HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/60||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(61);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/61||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(62);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/62||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(63);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/63||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(65);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/65||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/66||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/67||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(68);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/68||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(69);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/69||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(70);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/70||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/71||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/72||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/73||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(74);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/74||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/75||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(76);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/76||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/77||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/78||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/79||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/81||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/82||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(83);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/83||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(84);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/84||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(85);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/85||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(86);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/86||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(87);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/87||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/88||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(89);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/89||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(90);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/90||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/91||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/92||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/93||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/94||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/95||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(96);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/96||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/97||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/98||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(99);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/99||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/100||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/101||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/121||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(122);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/122||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/128||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/133||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/134||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/137||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/138||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/154||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/156||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/157||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/158||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(159);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/159||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/160||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/161||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(162);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/162||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(163);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/163||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(164);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/164||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/165||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(166);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/166||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/167||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/174||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/176||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/177||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/178||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/179||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/180||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/181||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/182||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/187||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/188||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/189||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/190||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/191||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/192||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/193||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/194||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/197||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/206||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/208||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(209);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/209||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/210||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/211||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/212||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/213||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/214||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/215||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/216||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/217||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/218||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/219||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/220||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/221||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/222||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/223||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/224||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/225||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/226||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/227||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/229||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/230||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(232);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/232||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(233);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/233||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(234);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/234||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/235||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/236||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/237||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(238);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/238||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/240||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/247||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/248||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/251||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/252||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/253||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/254||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/255||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/256||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/257||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/258||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/259||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/260||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/261||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/262||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/263||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/264||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/265||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/266||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/267||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/268||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/269||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/270||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/271||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/272||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/273||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/274||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/275||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/276||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/283||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/284||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/285||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/286||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/288||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/291||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/292||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/293||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/294||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/296||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/297||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/302||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/303||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/304||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/305||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/306||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/307||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/308||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/309||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/310||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/311||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/312||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/313||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/314||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/315||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/316||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/317||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(318);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/318||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/319||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(320);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/320||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/321||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/322||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/323||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/324||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(325);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/325||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/326||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/327||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/328||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/329||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/330||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/331||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(332);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/332||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/333||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/334||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/335||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/336||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/337||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/338||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/339||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/340||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/341||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/343||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/344||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/345||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/346||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/347||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/348||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/349||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/350||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/351||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/352||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/353||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/354||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/355||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/356||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/357||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/358||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/359||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/360||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/361||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/362||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/363||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/364||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/365||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/366||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/367||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/371||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/372||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/373||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/374||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/375||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/376||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/377||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/378||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/379||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/380||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/381||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/382||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/383||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/384||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/385||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/386||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/387||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/388||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/389||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/390||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/391||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/392||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/393||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/394||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/395||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/396||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/401||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/402||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/403||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/404||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/406||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/409||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/410||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/411||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/412||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/414||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/415||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/420||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/421||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/422||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/423||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/424||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/425||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/426||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/427||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/428||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/429||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/430||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/431||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/432||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/433||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/434||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/435||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/436||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/437||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/438||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/439||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/440||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/441||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/442||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/443||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/444||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/445||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/446||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/447||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/448||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/449||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/450||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/451||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/452||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/453||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/454||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/455||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/456||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/457||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/458||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/459||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/461||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/462||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/463||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/464||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/465||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/466||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/467||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/468||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/469||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/470||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/471||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/472||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/473||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/474||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/475||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/476||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/477||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/478||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/479||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/480||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/481||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/482||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/483||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/484||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/485||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/488||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Write_Ptr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/489||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Write_Ptr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/490||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Read_Ptr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/491||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Read_Ptr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/492||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/493||FIFOs.vhd(164);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/164
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/494||FIFOs.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/181
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/495||FIFOs.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/198
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/530||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/531||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/532||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/533||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/534||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/535||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/536||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/537||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/538||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/539||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/540||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/541||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/542||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/543||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/544||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(545);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/545||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(546);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/546||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/547||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/548||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/549||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/550||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/551||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/552||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/553||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/554||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/555||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/556||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/557||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/558||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/568||Interrupts.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/215
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/569||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/570||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/583||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/584||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/585||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/587||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/588||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/589||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/590||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_UNDERRUN_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/591||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/592||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_UNDERRUN_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/595||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/596||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/597||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int_d(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/598||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/599||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/600||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/601||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of rx_FIFO_OVERFLOW_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/602||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/604||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/607||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/608||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/612||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of tx_FIFO_UNDERRUN_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/617||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int_d(2 downto 1). Make sure that there are no unused intermediate registers.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/618||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int_d(2 downto 1). Make sure that there are no unused intermediate registers.||m2s010_som.srr(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/619||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(620);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/620||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of apb3_wdata(7 downto 0) is unused ||m2s010_som.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/621||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/622||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of int_mask_reg(7 downto 0) is unused ||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/623||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/684||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/739||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/740||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/741||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/742||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(819);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/819||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(888);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/888||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(889);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/889||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(890);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/890||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(891);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/891||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(892);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/892||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(893);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/893||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(894);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/894||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(895);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/895||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(896);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/896||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(897);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/897||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(898);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/898||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(899);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/899||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(900);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/900||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(901);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/901||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(902);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/902||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(903);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/903||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(904);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/904||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(905);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/905||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(969);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/969||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(970);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/970||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 488 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.irx_packet_avail_int. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(971);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/971||interrupts.vhd(218);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/218
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(972);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/972||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(973);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/973||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(974);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/974||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 280 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.RX_packet_depth[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(975);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/975||up_if.vhd(698);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\up_if.vhd'/linenumber/698
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(976);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/976||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 252 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(977);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/977||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(978);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/978||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1088);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1088||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1089);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1089||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1090);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1090||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1091);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1091||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1092);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1092||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1093);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1093||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1094);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1094||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1095);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1095||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1096);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1096||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1097);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1097||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_d[0] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1108);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1108||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1109||interrupts.vhd(368);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/368
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[0] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1110);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1110||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[1] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1111);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1111||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[2] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1112||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1189||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1190||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1191||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1192||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1193||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1194||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1195||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1196);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1196||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1197||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1198||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1199);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1199||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1200);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1200||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1201);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1201||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1202);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1202||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1389||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1390||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(1391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1391||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(1392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1392||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(1393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1393||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(1394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1394||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1395||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(1396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1396||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(1397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1397||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(1398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1398||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(1399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1399||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(1412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1412||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(1414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1414||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(1438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_3\m2s010_som.srr'/linenumber/1438||null;null
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/189||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/190||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/191||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/192||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/194||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/195||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/196||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/197||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/198||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(199);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/199||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(200);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/200||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(201);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/201||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(202);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/202||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(203);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/203||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(204);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/204||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(205);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/205||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/206||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/207||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/208||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/210||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/211||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/212||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/213||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/214||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/215||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/216||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/217||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/218||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/219||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/220||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/221||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/222||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/223||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/224||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/225||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/226||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/227||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/228||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/229||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/230||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/250||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/251||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/257||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/262||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/263||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/266||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/267||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/283||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/285||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/286||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/287||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/288||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/289||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/290||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/291||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/292||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/293||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/294||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/295||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/296||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/303||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/305||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/306||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/307||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/308||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/309||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/310||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/311||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/316||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/317||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(318);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/318||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/319||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(320);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/320||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/321||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/322||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/323||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/326||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/335||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/337||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/338||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/339||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/340||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/341||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/342||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/343||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/344||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/345||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/346||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/347||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/348||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/349||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/350||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/351||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/352||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/353||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/354||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/355||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/356||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/358||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/359||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/361||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/362||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/363||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/364||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/365||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/366||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/367||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/369||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/376||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/377||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/380||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/381||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/382||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/383||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/384||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/385||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/386||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/387||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/388||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/389||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/390||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/391||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/392||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/393||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/394||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/395||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/396||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/397||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/398||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/399||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/400||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/401||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/402||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/403||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/404||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/405||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/412||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/413||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/414||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/415||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/417||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/420||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/421||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/422||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/423||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/425||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/426||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/431||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/432||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/433||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/434||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/435||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/436||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/437||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/438||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/439||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/440||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/441||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/442||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/443||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/444||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/445||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/446||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/447||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/448||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/449||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/450||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/451||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/452||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/453||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/454||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/455||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/456||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/457||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/458||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/459||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/460||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/461||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/462||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/463||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/464||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/465||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/466||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/467||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/468||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/469||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/470||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/472||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/473||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/474||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/475||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/476||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/477||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/478||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/479||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/480||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/481||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/482||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/483||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/484||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/485||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/486||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/487||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/488||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/489||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/490||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/491||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/492||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/493||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/494||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/495||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/496||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/500||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/501||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/502||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/503||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/504||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/505||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/506||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/507||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/508||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/509||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/510||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/511||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/512||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/513||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/514||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/515||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/516||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/517||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/518||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/519||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/520||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/521||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/522||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/523||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/524||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/525||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/530||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/531||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/532||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/533||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/535||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/538||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/539||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/540||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/541||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/543||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/544||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/549||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/550||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/551||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/552||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/553||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/554||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/555||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/556||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/557||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/558||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/559||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/560||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/561||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/562||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/563||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/564||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/565||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/566||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/567||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/568||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/569||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/570||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/571||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(572);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/572||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(573);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/573||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/574||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/575||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/576||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/577||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/578||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/579||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/580||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/581||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/582||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/583||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/584||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/585||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/586||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/587||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/588||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/590||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/591||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/592||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/593||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/594||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/595||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/596||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/597||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/598||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/599||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/600||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/601||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/602||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/603||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/604||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/605||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/606||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/607||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/608||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/609||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/610||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/611||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/612||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/613||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/614||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/617||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Write_Ptr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/618||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Write_Ptr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/619||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Read_Ptr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(620);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/620||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Read_Ptr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/621||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/622||FIFOs.vhd(164);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/164
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/623||FIFOs.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/181
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/624||FIFOs.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/198
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/659||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/660||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/661||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/662||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/663||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/664||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/665||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/666||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/667||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/668||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/669||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/670||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/671||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/672||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/673||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/674||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/675||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/676||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/677||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/678||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/679||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/680||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/681||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/682||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/683||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/684||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/685||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/686||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/687||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(697);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/697||Interrupts.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/215
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(698);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/698||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(699);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/699||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(712);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/712||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(713);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/713||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(714);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/714||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(716);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/716||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(717);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/717||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(718);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/718||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(719);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/719||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_UNDERRUN_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(720);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/720||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(721);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/721||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_UNDERRUN_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(724);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/724||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(725);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/725||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/726||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int_d(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/727||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/728||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/729||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/730||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of rx_FIFO_OVERFLOW_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/731||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/733||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/736||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/737||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/741||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of tx_FIFO_UNDERRUN_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/746||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int_d(2 downto 1). Make sure that there are no unused intermediate registers.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/747||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int_d(2 downto 1). Make sure that there are no unused intermediate registers.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/748||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/749||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of apb3_wdata(7 downto 0) is unused ||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/750||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/751||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of int_mask_reg(7 downto 0) is unused ||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/752||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(813);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/813||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(868);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/868||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(869);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/869||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(870);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/870||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(871);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/871||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(948);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/948||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1019);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1019||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1020);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1020||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1040);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1040||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1041);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1041||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1042||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1043);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1043||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1044);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1044||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1045);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1045||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1046);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1046||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1047);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1047||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1048);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1048||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1049);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1049||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1050);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1050||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1051);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1051||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1052);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1052||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1053);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1053||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1054);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1054||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1055);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1055||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1127||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 488 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.RX_packet_depth[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1128||up_if.vhd(698);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\up_if.vhd'/linenumber/698
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1129||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 252 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1130||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 488 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1131||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1132||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1133||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1134||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1135);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1135||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 413 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1136);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1136||syn_dics.v(4275);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/4275
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1137||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 17 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1138);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1138||syn_dics.v(4683);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/4683
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1139);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1139||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1258||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1259||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1260||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1261||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1262||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1263||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1264||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1265);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1265||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1266||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1267||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(1299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1299||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1336||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1337||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1338||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1339||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1340||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1341||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1342);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1342||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1343||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1344||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1345||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1346);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1346||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1347||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1348||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1349||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_d[0] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1361||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1362||interrupts.vhd(368);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/368
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[0] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1363||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[1] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1364||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[2] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1365||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1429||syn_dics.v(4247);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/4247
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1430||syn_dics.v(4275);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/4275
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[31] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1431||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[32] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1432||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[33] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1433||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[34] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1434||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[35] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1435||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[36] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1436||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[30:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(1438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1438||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[37] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1441||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[36] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1442||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[35] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1443||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[34] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1444||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[33] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1445||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[32] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1446||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1640||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1641||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(1643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1643||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(1644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1644||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(1646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1646||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(1647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1647||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(1648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1648||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(1649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1649||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(1650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1650||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(1651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1651||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(1652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1652||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(1653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1653||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(1654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1654||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(1655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1655||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(1669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1669||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(1671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1671||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(1699);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1699||null;null
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/275||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/276||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/277||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/278||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/280||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/281||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/282||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/283||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/284||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/285||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/286||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/287||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/288||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/289||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/290||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/291||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/292||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/293||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/294||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/296||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/297||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/298||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/299||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/300||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/301||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/302||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/303||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/304||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/305||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/306||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/307||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/308||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/309||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/310||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/311||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/312||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/313||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/314||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/315||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/316||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/336||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/337||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/343||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/348||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/349||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/352||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/353||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/369||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/371||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/372||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/373||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/374||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/375||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/376||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/377||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/378||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/379||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/380||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/381||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/382||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/389||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/391||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/392||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/393||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/394||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/395||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/396||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/397||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/402||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/403||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/404||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/405||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/406||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/407||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/408||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/409||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/412||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/421||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/423||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/424||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/425||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/426||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/427||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/428||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/429||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/430||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/431||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/432||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/433||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/434||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/435||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/436||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/437||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/438||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/439||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/440||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/441||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/442||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/444||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/445||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/447||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/448||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/449||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/450||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/451||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/452||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/453||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/455||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/462||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/463||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/466||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/467||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/468||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/469||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/470||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/471||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/472||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/473||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/474||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/475||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/476||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/477||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/478||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/479||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/480||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/481||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/482||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/483||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/484||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/485||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/486||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/487||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/488||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/489||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/490||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/491||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/498||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/499||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/500||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/501||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/503||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/506||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/507||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/508||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/509||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/511||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/512||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/517||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/518||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/519||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/520||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/521||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/522||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/523||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/524||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/525||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/526||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/527||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/528||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/529||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/530||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/531||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/532||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/533||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/534||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/535||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/536||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/537||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/538||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/539||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/540||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/541||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/542||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/543||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/544||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(545);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/545||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(546);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/546||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/547||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/548||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/549||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/550||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/551||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/552||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/553||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/554||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/555||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/556||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/558||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/559||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/560||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/561||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/562||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/563||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/564||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/565||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/566||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/567||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/568||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/569||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/570||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/571||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(572);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/572||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(573);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/573||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/574||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/575||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/576||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/577||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/578||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/579||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/580||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/581||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/582||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/586||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/587||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/588||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/589||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/590||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/591||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/592||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/593||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/594||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/595||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/596||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/597||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/598||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/599||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/600||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/601||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/602||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/603||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/604||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/605||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/606||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/607||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/608||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/609||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/610||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/611||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/616||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/617||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/618||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/619||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/621||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/624||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/625||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/626||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/627||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/629||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/630||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/635||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/636||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/637||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/638||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/639||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/640||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/641||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/642||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/643||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/644||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/645||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/646||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/647||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/648||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/649||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/650||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/651||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/652||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/653||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/654||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/655||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/656||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/657||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/658||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/659||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/660||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/661||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/662||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/663||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/664||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/665||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/666||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/667||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/668||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/669||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/670||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/671||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/672||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/673||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/674||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/676||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/677||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/678||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/679||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/680||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/681||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/682||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/683||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/684||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/685||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/686||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/687||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/688||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(689);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/689||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(690);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/690||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/691||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(692);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/692||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(693);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/693||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(694);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/694||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(695);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/695||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(696);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/696||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(697);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/697||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(698);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/698||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(699);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/699||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(700);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/700||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(703);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/703||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Write_Ptr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(704);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/704||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Write_Ptr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(705);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/705||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Read_Ptr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(706);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/706||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Read_Ptr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(707);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/707||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(708);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/708||FIFOs.vhd(164);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/164
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(709);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/709||FIFOs.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/181
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(710);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/710||FIFOs.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/198
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/745||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/746||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/747||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/748||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/749||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/750||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/751||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/752||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/753||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/754||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(755);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/755||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(756);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/756||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(757);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/757||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(758);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/758||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/759||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(760);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/760||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(761);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/761||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(762);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/762||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(763);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/763||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(764);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/764||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(765);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/765||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(766);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/766||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(767);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/767||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(768);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/768||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/769||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(770);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/770||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(771);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/771||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/772||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/773||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(783);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/783||Interrupts.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/215
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(784);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/784||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(785);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/785||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(798);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/798||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(799);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/799||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(800);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/800||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(802);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/802||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(803);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/803||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(804);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/804||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(805);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/805||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_UNDERRUN_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(806);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/806||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(807);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/807||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_UNDERRUN_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(810);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/810||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(811);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/811||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(812);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/812||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int_d(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(813);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/813||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(814);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/814||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(815);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/815||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(816);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/816||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of rx_FIFO_OVERFLOW_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(817);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/817||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(819);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/819||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(822);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/822||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(823);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/823||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(827);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/827||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of tx_FIFO_UNDERRUN_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(832);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/832||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int_d(2 downto 1). Make sure that there are no unused intermediate registers.||m2s010_som.srr(833);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/833||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int_d(2 downto 1). Make sure that there are no unused intermediate registers.||m2s010_som.srr(834);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/834||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(835);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/835||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of apb3_wdata(7 downto 0) is unused ||m2s010_som.srr(836);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/836||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(837);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/837||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of int_mask_reg(7 downto 0) is unused ||m2s010_som.srr(838);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/838||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(899);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/899||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(954);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/954||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(955);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/955||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(956);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/956||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(957);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/957||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(1034);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1034||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1105||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1106);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1106||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1126||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1127||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1128||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1129||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1130||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1131||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1132||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1133||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1134||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1135);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1135||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1136);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1136||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1137||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1138);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1138||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1139);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1139||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1140);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1140||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1141||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1213||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 493 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.RX_packet_depth[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1214||up_if.vhd(698);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\up_if.vhd'/linenumber/698
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1215||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 252 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1216||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 488 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1217);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1217||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1218||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1219||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1220||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1221||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 420 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1222||syn_dics.v(4275);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/4275
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1223||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 18 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1224||syn_dics.v(4683);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/4683
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1225||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1344||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1345||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1346);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1346||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1347||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1348||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1349||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1350||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1351||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1352||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1353||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(1385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1385||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1422||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1423||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1424||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1425||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1426||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1427||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1428||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1429||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1430||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1431||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1432||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1433||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1434||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1435||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_d[0] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1447||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1448||interrupts.vhd(368);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/368
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[0] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1449||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[1] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1450||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[2] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1451||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1515||syn_dics.v(4247);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/4247
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1516||syn_dics.v(4275);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/4275
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[31] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1517||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[32] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1518||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[33] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1519||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[34] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1520||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[35] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1521||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[36] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1522||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[30:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(1524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1524||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[37] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1527||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[36] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1528||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[35] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1529||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[34] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1530||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[33] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1531||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[32] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1532||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_la_for_005\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1721);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1721||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1722);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1722||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(1724);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1724||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(1725);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1725||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(1727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1727||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(1728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1728||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(1729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1729||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(1730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1730||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(1731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1731||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(1732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1732||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(1733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1733||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(1734);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1734||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(1735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1735||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(1736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1736||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(1750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1750||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(1752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1752||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(1780);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_LA_For_005\m2s010_som.srr'/linenumber/1780||null;null
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/118||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/119||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/120||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/121||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/123||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/124||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/125||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/126||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/127||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/128||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/129||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/130||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/131||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/132||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/133||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/134||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/135||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/136||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/137||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/138||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/139||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/140||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/141||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CD638 ||@W:Signal fpll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/142||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/143||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/144||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/145||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/146||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:Signal SDIF3_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/148||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:Signal SDIF2_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/149||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CL240 ||@W:Signal SDIF1_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/150||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CL240 ||@W:Signal SDIF0_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/151||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CL240 ||@W:Signal FPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/152||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CL240 ||@W:Signal SDIF3_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/153||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CL240 ||@W:Signal SDIF2_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/154||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CL240 ||@W:Signal SDIF1_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/155||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CL240 ||@W:Signal SDIF0_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/156||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/176||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/177||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/183||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/187||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/188||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/191||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/192||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/215||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/216||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/217||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/218||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/219||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/220||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/221||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/228||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/236||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/239||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/240||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/247||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/248||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/251||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/252||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/253||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/254||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/255||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/256||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/257||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/258||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/259||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/260||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/261||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/262||COREFIFO.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/425
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/263||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/264||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/265||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/266||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/267||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/268||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/269||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/270||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/271||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/272||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/273||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/274||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/275||COREFIFO.vhd(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/458
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/276||COREFIFO.vhd(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/459
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/277||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/278||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/279||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/280||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/281||COREFIFO.vhd(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/464
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/282||COREFIFO.vhd(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/465
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/283||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/284||COREFIFO.vhd(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/467
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/285||COREFIFO.vhd(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/468
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/286||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/287||COREFIFO.vhd(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/471
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/288||COREFIFO.vhd(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/472
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/289||COREFIFO.vhd(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/473
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/290||COREFIFO.vhd(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/474
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/291||COREFIFO.vhd(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/475
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/292||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/293||COREFIFO.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/477
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/294||COREFIFO.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/478
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/295||COREFIFO.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/479
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/296||COREFIFO.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/480
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/297||COREFIFO.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/481
Implementation;Synthesis|| CD638 ||@W:Signal re_pol is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/298||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CD638 ||@W:Signal pos_rclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/299||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CD638 ||@W:Signal pos_wclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/300||COREFIFO.vhd(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/499
Implementation;Synthesis|| CD638 ||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/301||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/302||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/303||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CD638 ||@W:Signal fifo_re_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/304||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/305||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/306||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/307||COREFIFO.vhd(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/506
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/308||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/512
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/309||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/513
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/310||COREFIFO.vhd(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/517
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/311||COREFIFO.vhd(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/518
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/312||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/313||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/314||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/315||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/316||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/317||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(318);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/318||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/319||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/326||FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/327||FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/328||FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/329||FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/331||corefifo_async.vhd(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/730
Implementation;Synthesis|| CD638 ||@W:Signal fulli is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/334||corefifo_async.vhd(169);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/169
Implementation;Synthesis|| CD638 ||@W:Signal fulli_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/335||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CD638 ||@W:Signal almostfulli is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/336||corefifo_async.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/171
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/337||corefifo_async.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_assert_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/338||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal almostfulli_deassert_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/339||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/340||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/341||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/342||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/343||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/344||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/345||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/346||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/347||corefifo_async.vhd(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/187
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/348||corefifo_async.vhd(188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/188
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/349||corefifo_async.vhd(189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/189
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/350||corefifo_async.vhd(190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/190
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/351||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/352||corefifo_async.vhd(202);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/202
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/353||corefifo_async.vhd(203);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/203
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/354||corefifo_async.vhd(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/218
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_assert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/355||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_deassert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/356||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/357||corefifo_async.vhd(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/221
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/358||corefifo_async.vhd(224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/224
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/359||corefifo_async.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/225
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/361||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/362||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/365||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/366||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl2 is floating; a simulation mismatch is possible.||m2s010_som.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/368||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/369||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/371||corefifo_async.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/225
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/372||corefifo_async.vhd(224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/224
Implementation;Synthesis|| CL240 ||@W:Signal dvld_xhdl9 is floating; a simulation mismatch is possible.||m2s010_som.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/373||corefifo_async.vhd(202);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/202
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/374||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl22 is floating; a simulation mismatch is possible.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/375||corefifo_async.vhd(189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/189
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl21 is floating; a simulation mismatch is possible.||m2s010_som.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/376||corefifo_async.vhd(188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/188
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/377||corefifo_async.vhd(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/187
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl19 is floating; a simulation mismatch is possible.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/378||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl18 is floating; a simulation mismatch is possible.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/379||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CL240 ||@W:Signal temp_empty_int is floating; a simulation mismatch is possible.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/380||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/381||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi is floating; a simulation mismatch is possible.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/382||corefifo_async.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/172
Implementation;Synthesis|| CL240 ||@W:Signal almostfulli is floating; a simulation mismatch is possible.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/383||corefifo_async.vhd(171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/171
Implementation;Synthesis|| CL240 ||@W:Signal fulli_int is floating; a simulation mismatch is possible.||m2s010_som.srr(384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/384||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/385||corefifo_async.vhd(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/683
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/386||corefifo_async.vhd(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/669
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_corefifo_grayToBinConv because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/387||corefifo_async.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/613
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_corefifo_doubleSync because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/388||corefifo_async.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/599
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/390||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/391||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/392||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/393||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/394||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/395||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal fifo_re_in is floating; a simulation mismatch is possible.||m2s010_som.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/396||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/397||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/398||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CL240 ||@W:Signal pos_rclk is floating; a simulation mismatch is possible.||m2s010_som.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/399||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CL240 ||@W:Signal RE_pol is floating; a simulation mismatch is possible.||m2s010_som.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/400||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/401||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/402||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/403||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/404||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/405||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/406||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/407||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/408||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/409||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/410||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/411||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/412||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/413||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/414||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/415||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/416||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/417||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/418||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/419||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/420||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10 is floating; a simulation mismatch is possible.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/421||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/422||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/423||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/424||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/425||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/426||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/427||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/428||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/429||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/430||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl25 is floating; a simulation mismatch is possible.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/431||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/432||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/433||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/434||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/435||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/436||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/437||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/438||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/439||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/440||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/441||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/442||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/443||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/444||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/445||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/446||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/447||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/448||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/449||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/450||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/451||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/452||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/453||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/454||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/455||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/456||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/457||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/458||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/459||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/460||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/461||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/462||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/463||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/464||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/465||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/466||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/467||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/468||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/469||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/470||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/471||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/472||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/473||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/474||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL240 ||@W:Signal EMPTY is floating; a simulation mismatch is possible.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/475||COREFIFO.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/93
Implementation;Synthesis|| CL168 ||@W:Removing instance RW1.UI_ram_wrapper_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/476||COREFIFO.vhd(1259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1259
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/480||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/481||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/482||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/483||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/484||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/485||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/486||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/487||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/488||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/489||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/490||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/491||COREFIFO.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/425
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/492||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/493||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/494||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/495||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/496||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/497||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/498||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/499||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/500||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/501||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/502||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/503||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/504||COREFIFO.vhd(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/458
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/505||COREFIFO.vhd(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/459
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/506||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/507||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/508||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/509||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/510||COREFIFO.vhd(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/464
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/511||COREFIFO.vhd(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/465
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/512||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/513||COREFIFO.vhd(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/467
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/514||COREFIFO.vhd(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/468
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/515||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/516||COREFIFO.vhd(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/471
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/517||COREFIFO.vhd(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/472
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/518||COREFIFO.vhd(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/473
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/519||COREFIFO.vhd(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/474
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/520||COREFIFO.vhd(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/475
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/521||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/522||COREFIFO.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/477
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/523||COREFIFO.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/478
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/524||COREFIFO.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/479
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/525||COREFIFO.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/480
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/526||COREFIFO.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/481
Implementation;Synthesis|| CD638 ||@W:Signal re_pol is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/527||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CD638 ||@W:Signal pos_rclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/528||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CD638 ||@W:Signal pos_wclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/529||COREFIFO.vhd(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/499
Implementation;Synthesis|| CD638 ||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/530||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/531||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/532||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CD638 ||@W:Signal fifo_re_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/533||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/534||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/535||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/536||COREFIFO.vhd(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/506
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/537||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/512
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/538||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/513
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/539||COREFIFO.vhd(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/517
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/540||COREFIFO.vhd(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/518
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/541||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/542||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/543||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/544||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(545);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/545||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(546);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/546||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(547);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/547||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/548||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/553||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/554||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/555||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/556||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/558||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal fulli is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/561||corefifo_async.vhd(167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal fulli_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/562||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/563||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_assert_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/564||corefifo_async.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/565||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/566||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/567||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/568||corefifo_async.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/178
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/569||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/570||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/571||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(572);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/572||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(573);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/573||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/574||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/575||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/576||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/577||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/578||corefifo_async.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/198
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/579||corefifo_async.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/213
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_assert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/580||corefifo_async.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_deassert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/581||corefifo_async.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/215
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/582||corefifo_async.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/583||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/584||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/586||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/587||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/590||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/591||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl2 is floating; a simulation mismatch is possible.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/593||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/594||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/596||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/597||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CL240 ||@W:Signal dvld_xhdl9 is floating; a simulation mismatch is possible.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/598||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/599||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl22 is floating; a simulation mismatch is possible.||m2s010_som.srr(600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/600||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl21 is floating; a simulation mismatch is possible.||m2s010_som.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/601||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/602||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl19 is floating; a simulation mismatch is possible.||m2s010_som.srr(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/603||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl18 is floating; a simulation mismatch is possible.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/604||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CL240 ||@W:Signal temp_empty_int is floating; a simulation mismatch is possible.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/605||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/606||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi is floating; a simulation mismatch is possible.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/607||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CL240 ||@W:Signal fulli_int is floating; a simulation mismatch is possible.||m2s010_som.srr(608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/608||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/609||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/610||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/612||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/613||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/614||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/615||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/616||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/617||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal fifo_re_in is floating; a simulation mismatch is possible.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/618||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/619||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(620);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/620||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CL240 ||@W:Signal pos_rclk is floating; a simulation mismatch is possible.||m2s010_som.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/621||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CL240 ||@W:Signal RE_pol is floating; a simulation mismatch is possible.||m2s010_som.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/622||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/623||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/624||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/625||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/626||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/627||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/628||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/629||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/630||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/631||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/632||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/633||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/634||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/635||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/636||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/637||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/638||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/639||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/640||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10 is floating; a simulation mismatch is possible.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/641||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/642||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/643||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/644||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/645||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/646||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/647||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/648||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/649||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl25 is floating; a simulation mismatch is possible.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/650||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/651||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/652||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/653||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/654||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/655||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/656||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/657||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/658||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/659||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/660||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/661||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/662||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/663||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/664||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/665||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/666||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/667||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/668||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/669||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/670||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/671||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/672||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/673||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/674||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/675||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/676||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/677||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/678||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/679||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/680||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/681||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/682||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/683||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/684||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/685||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/686||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/687||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/688||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(689);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/689||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(690);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/690||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/691||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(692);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/692||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL240 ||@W:Signal EMPTY is floating; a simulation mismatch is possible.||m2s010_som.srr(693);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/693||COREFIFO.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/93
Implementation;Synthesis|| CL168 ||@W:Removing instance RW1.UI_ram_wrapper_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(694);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/694||COREFIFO.vhd(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1258
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/731||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/732||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/733||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(734);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/734||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/735||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/736||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/737||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/738||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/739||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/740||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/741||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/742||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/743||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/744||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/745||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/746||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/747||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/748||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/749||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/750||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/751||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/752||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/753||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/754||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(755);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/755||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(756);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/756||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(757);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/757||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(758);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/758||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/759||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/769||Interrupts.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/215
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(770);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/770||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(771);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/771||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(784);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/784||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(785);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/785||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(786);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/786||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(788);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/788||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(789);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/789||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(790);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/790||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(794);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/794||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(795);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/795||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(799);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/799||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(909);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/909||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(910);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/910||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(911);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/911||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(912);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/912||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(914);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/914||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(915);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/915||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(916);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/916||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(917);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/917||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(918);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/918||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(919);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/919||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(920);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/920||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(921);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/921||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(922);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/922||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(923);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/923||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(924);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/924||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(925);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/925||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(926);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/926||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(927);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/927||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(928);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/928||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(930);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/930||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(931);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/931||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(932);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/932||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(933);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/933||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(934);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/934||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(935);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/935||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/936||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(937);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/937||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(938);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/938||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(939);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/939||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(940);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/940||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(941);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/941||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(942);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/942||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(943);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/943||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(944);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/944||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/945||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(946);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/946||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(947);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/947||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(948);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/948||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(949);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/949||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(950);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/950||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(970);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/970||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(971);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/971||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(977);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/977||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(982);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/982||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(983);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/983||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(986);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/986||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(987);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/987||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1003);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1003||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1006);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1006||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1007);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1007||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1008);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1008||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(1009);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1009||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1010);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1010||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1011);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1011||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1012);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1012||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1013);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1013||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1014);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1014||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1015);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1015||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1016);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1016||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1017);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1017||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1025);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1025||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1027);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1027||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1028);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1028||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1029);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1029||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1030);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1030||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1031);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1031||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1032);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1032||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1033);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1033||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1038);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1038||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1039);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1039||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1040);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1040||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1041);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1041||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1042||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1043);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1043||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1044);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1044||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1045);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1045||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1048);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1048||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1057);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1057||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1060);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1060||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1061);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1061||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1062);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1062||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1063);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1063||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1064);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1064||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1065);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1065||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1066);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1066||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1067);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1067||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1068);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1068||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1069);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1069||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1070);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1070||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1071);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1071||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1072);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1072||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1073);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1073||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1074);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1074||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1075);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1075||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1076);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1076||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1077);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1077||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1078);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1078||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1079);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1079||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1081);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1081||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(1082);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1082||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_collision_detect. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1084);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1084||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_FIFO_DOUT_d2_syncCompare[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1085);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1085||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal RX_FIFO_DIN_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1086);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1086||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_FIFO_DOUT_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1087||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_FIFO_DOUT_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1088);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1088||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1090);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1090||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1095);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1095||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1096);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1096||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1099);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1099||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1100||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1101||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1102);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1102||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1103||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1104);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1104||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1105||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1106);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1106||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1107||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1108);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1108||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1109||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1110);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1110||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1111);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1111||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1112||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1113);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1113||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1114||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1115);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1115||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1116);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1116||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1117);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1117||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1118||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1119);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1119||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1120||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1121||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1122);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1122||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1123);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1123||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1124);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1124||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1131||FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1132||FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1133||FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1134||FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\FIFO_2Kx9_FIFO_2Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1136);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1136||corefifo_async.vhd(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/730
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1139);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1139||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1140);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1140||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1141||corefifo_async.vhd(190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/190
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1142||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1144);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1144||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1145||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(1150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1150||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(1151);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1151||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1152||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1153||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1154);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1154||corefifo_async.vhd(852);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/852
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1155||corefifo_async.vhd(852);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/852
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1156||corefifo_async.vhd(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/774
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1157||corefifo_async.vhd(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/774
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1158||corefifo_async.vhd(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/759
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1159);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1159||corefifo_async.vhd(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/759
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1160||corefifo_async.vhd(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/746
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1161||corefifo_async.vhd(696);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/696
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1162);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1162||corefifo_async.vhd(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/683
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1163);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1163||corefifo_async.vhd(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/669
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1164);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1164||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1165||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1166);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1166||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1167||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1168||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1169);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1169||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1170||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1171||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1172||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1173);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1173||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1174||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1175);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1175||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1176||corefifo_async.vhd(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/945
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1177||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1178||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1179||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1180||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1181||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1182||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1183||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1184||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1185||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1186||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1187||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1188||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1189||corefifo_async.vhd(876);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/876
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1191||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1192||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1193||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1194||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1195||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1196);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1196||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(1197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1197||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(1198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1198||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1199);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1199||COREFIFO.vhd(1241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1241
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1200);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1200||COREFIFO.vhd(1227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1227
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1201);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1201||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1202);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1202||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1203);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1203||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1204);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1204||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1205);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1205||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1206||COREFIFO.vhd(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1143
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1207||COREFIFO.vhd(1130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1130
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1208||COREFIFO.vhd(1115);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1115
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1209);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1209||COREFIFO.vhd(1101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1101
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1210||COREFIFO.vhd(1088);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1088
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1211||COREFIFO.vhd(1043);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1043
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1212||COREFIFO.vhd(1043);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1043
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1213||COREFIFO.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/643
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1214||COREFIFO.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/643
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1215||COREFIFO.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx9\FIFO_2Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/643
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1219||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1220||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1221||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1222||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1223||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1224||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1225||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1226||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1227||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1228);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1228||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1229);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1229||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1230);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1230||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1231);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1231||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1232);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1232||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1233);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1233||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1234);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1234||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1235||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1236);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1236||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1237||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1238);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1238||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1239||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1240||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1241||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1242||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1243);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1243||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1244);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1244||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1249);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1249||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1250||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1251||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1252||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1254||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1257);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1257||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1258||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1259||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1260||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1262||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1263||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(1268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1268||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(1269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1269||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1270||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1271||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1272||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1273||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1274||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1275||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1276||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1277||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1278||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1279||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1280||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1281||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1282||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1283||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1284||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1285||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1286||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1287||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1288||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1289||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1290||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1291||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1292||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1293||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1294||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1295||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1296||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1297||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1298||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1299||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1300||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1301||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1302||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1303||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1304||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1305||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1306||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1307||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1309||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1310||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1311||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1312||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1313||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1314||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(1315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1315||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(1316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1316||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1317||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1318);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1318||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1319||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1320);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1320||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1321);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1321||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1322||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1323||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1324);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1324||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1325);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1325||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1326||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1327||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1328||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1329||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1330||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1331||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1332);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1332||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1333);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1333||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1370);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1370||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1371);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1371||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1372||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1373||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1374||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1375||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1376||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1377||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1378||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1379||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1380||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1381||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1382||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1383||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1384||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1385||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1386||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1387||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1388||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1389||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1390||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(1391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1391||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(1392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1392||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1393||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1394||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1395||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(1396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1396||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1397||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(1398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1398||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1408||Interrupts.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/215
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1409||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1410||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1423||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1424||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1425||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1427||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1428||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1429||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1430||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_UNDERRUN_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1431||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1432||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_UNDERRUN_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1435||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1436||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1437||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int_d(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1438||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1439||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1440||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1441||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of rx_FIFO_OVERFLOW_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1442||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(1444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1444||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1447||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(1448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1448||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(1452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1452||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of tx_FIFO_UNDERRUN_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1457||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int_d(2 downto 1). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1458||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int_d(2 downto 1). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1459||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1460||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of apb3_wdata(7 downto 0) is unused ||m2s010_som.srr(1461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1461||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1462||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of int_mask_reg(7 downto 0) is unused ||m2s010_som.srr(1463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1463||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(1512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1512||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1567||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1568||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1569||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1570||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(1647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1647||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1718);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1718||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1719);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1719||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1815);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1815||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1816);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1816||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1817);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1817||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1818);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1818||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1819);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1819||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1820);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1820||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1821);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1821||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1822);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1822||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1823);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1823||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1824);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1824||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1825);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1825||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1826);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1826||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1827);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1827||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1828);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1828||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1829);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1829||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 9 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1899);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1899||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 1611 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.RX_packet_depth[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1900);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1900||up_if.vhd(698);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\up_if.vhd'/linenumber/698
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1901);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1901||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 510 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1902);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1902||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 754 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1903);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1903||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1904);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1904||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1905);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1905||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1906);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1906||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1907);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1907||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 1680 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1908);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1908||syn_dics.v(5678);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/5678
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1909);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1909||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 18 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1910);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1910||syn_dics.v(6086);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/6086
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1911);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/1911||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2029);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2029||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2030);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2030||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2031);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2031||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2032);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2032||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2033);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2033||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2034);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2034||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2035);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2035||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2036);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2036||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2037);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2037||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2038);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2038||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(2148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2148||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2188||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2189||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2190||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2191||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2192||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2193||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2194||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2195||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2196);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2196||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2197||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2198||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2199);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2199||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2200);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2200||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2201);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2201||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2275||syn_dics.v(5650);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/5650
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2276||syn_dics.v(5678);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/5678
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[241] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2277||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[242] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2278||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[243] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2279||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[244] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2280||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[245] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2281||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[246] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2282||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[240:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(2284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2284||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[247] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2287||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[246] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2288||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[245] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2289||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[244] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2290||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[243] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2291||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[242] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2292||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\synthesis\rev_debug2ndxfer\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2490||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2491||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\1v6_linux_4kla_lost_packets081317\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(2493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2493||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(2494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2494||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(2496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2496||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(2497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2497||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(2498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2498||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(2499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2499||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(2500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2500||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(2501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2501||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(2502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2502||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(2503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2503||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(2504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2504||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(2505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2505||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(2519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2519||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(2521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2521||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(2549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\1v6_Linux_4KLA_Lost_packets081317\synthesis\rev_debug2ndxfer\m2s010_som.srr'/linenumber/2549||null;null
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/118||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/119||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/120||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/121||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/123||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/124||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/125||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/126||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/127||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/128||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/129||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/130||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/131||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/132||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/133||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/134||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/135||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/136||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/137||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/138||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/139||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/140||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/141||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CD638 ||@W:Signal fpll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/142||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/143||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/144||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/145||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/146||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:Signal SDIF3_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/148||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:Signal SDIF2_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/149||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CL240 ||@W:Signal SDIF1_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/150||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CL240 ||@W:Signal SDIF0_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/151||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CL240 ||@W:Signal FPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/152||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CL240 ||@W:Signal SDIF3_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/153||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CL240 ||@W:Signal SDIF2_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/154||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CL240 ||@W:Signal SDIF1_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/155||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CL240 ||@W:Signal SDIF0_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/156||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/176||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/177||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/183||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/187||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/188||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/191||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/192||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/215||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/216||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/217||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/218||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/219||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/220||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/221||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/228||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/236||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/239||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/240||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(249);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/249||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/250||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/253||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/254||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/255||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/256||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/257||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/258||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/259||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/260||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/261||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/262||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/263||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/264||COREFIFO.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/425
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/265||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/266||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/267||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/268||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/269||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/270||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/271||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/272||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/273||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/274||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/275||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/276||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/277||COREFIFO.vhd(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/458
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/278||COREFIFO.vhd(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/459
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/279||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/280||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/281||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/282||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/283||COREFIFO.vhd(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/464
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/284||COREFIFO.vhd(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/465
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/285||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/286||COREFIFO.vhd(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/467
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/287||COREFIFO.vhd(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/468
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/288||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/289||COREFIFO.vhd(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/471
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/290||COREFIFO.vhd(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/472
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/291||COREFIFO.vhd(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/473
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/292||COREFIFO.vhd(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/474
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/293||COREFIFO.vhd(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/475
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/294||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/295||COREFIFO.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/477
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/296||COREFIFO.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/478
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/297||COREFIFO.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/479
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/298||COREFIFO.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/480
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/299||COREFIFO.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/481
Implementation;Synthesis|| CD638 ||@W:Signal re_pol is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/300||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CD638 ||@W:Signal pos_rclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/301||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CD638 ||@W:Signal pos_wclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/302||COREFIFO.vhd(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/499
Implementation;Synthesis|| CD638 ||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/303||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/304||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/305||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CD638 ||@W:Signal fifo_re_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/306||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/307||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/308||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/309||COREFIFO.vhd(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/506
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/310||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/512
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/311||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/513
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/312||COREFIFO.vhd(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/517
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/313||COREFIFO.vhd(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/518
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/314||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/315||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/316||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/317||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(318);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/318||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/319||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(320);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/320||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(321);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/321||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/328||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/329||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/330||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/331||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(333);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/333||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal fulli is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/336||corefifo_async.vhd(167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal fulli_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/337||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/338||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_assert_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/339||corefifo_async.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/340||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/341||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/342||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/343||corefifo_async.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/178
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/344||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/345||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/346||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/347||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/348||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/349||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/350||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/351||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/352||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/353||corefifo_async.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/198
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/354||corefifo_async.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/213
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_assert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/355||corefifo_async.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_deassert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/356||corefifo_async.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/215
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/357||corefifo_async.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/358||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/359||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/361||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/362||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/365||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/366||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl2 is floating; a simulation mismatch is possible.||m2s010_som.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/368||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/369||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/371||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/372||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CL240 ||@W:Signal dvld_xhdl9 is floating; a simulation mismatch is possible.||m2s010_som.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/373||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/374||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl22 is floating; a simulation mismatch is possible.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/375||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl21 is floating; a simulation mismatch is possible.||m2s010_som.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/376||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/377||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl19 is floating; a simulation mismatch is possible.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/378||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl18 is floating; a simulation mismatch is possible.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/379||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CL240 ||@W:Signal temp_empty_int is floating; a simulation mismatch is possible.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/380||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/381||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi is floating; a simulation mismatch is possible.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/382||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CL240 ||@W:Signal fulli_int is floating; a simulation mismatch is possible.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/383||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/384||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/385||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/387||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/388||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/389||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/390||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/391||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/392||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal fifo_re_in is floating; a simulation mismatch is possible.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/393||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/394||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/395||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CL240 ||@W:Signal pos_rclk is floating; a simulation mismatch is possible.||m2s010_som.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/396||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CL240 ||@W:Signal RE_pol is floating; a simulation mismatch is possible.||m2s010_som.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/397||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/398||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/399||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/400||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/401||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/402||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/403||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/404||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/405||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/406||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/407||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/408||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/409||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/410||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/411||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/412||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/413||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/414||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/415||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/416||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/417||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10 is floating; a simulation mismatch is possible.||m2s010_som.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/418||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/419||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/420||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/421||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/422||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/423||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/424||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/425||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/426||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/427||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl25 is floating; a simulation mismatch is possible.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/428||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/429||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/430||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/431||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/432||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/433||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/434||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/435||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/436||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/437||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/438||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/439||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/440||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/441||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/442||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/443||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/444||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/445||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/446||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/447||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/448||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/449||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/450||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/451||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/452||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/453||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/454||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/455||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/456||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/457||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/458||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/459||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/460||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/461||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/462||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/463||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/464||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/465||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/466||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/467||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/468||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/469||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/470||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/471||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL240 ||@W:Signal EMPTY is floating; a simulation mismatch is possible.||m2s010_som.srr(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/472||COREFIFO.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/93
Implementation;Synthesis|| CL168 ||@W:Removing instance RW1.UI_ram_wrapper_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/473||COREFIFO.vhd(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1258
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/477||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/478||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/479||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/480||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/481||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/482||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/483||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/484||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/485||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/486||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/487||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/488||COREFIFO.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/425
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/489||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/490||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/491||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/492||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/493||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/494||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/495||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/496||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/497||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/498||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/499||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/500||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/501||COREFIFO.vhd(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/458
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/502||COREFIFO.vhd(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/459
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/503||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/504||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/505||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/506||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/507||COREFIFO.vhd(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/464
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/508||COREFIFO.vhd(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/465
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/509||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/510||COREFIFO.vhd(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/467
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/511||COREFIFO.vhd(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/468
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/512||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/513||COREFIFO.vhd(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/471
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/514||COREFIFO.vhd(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/472
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/515||COREFIFO.vhd(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/473
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/516||COREFIFO.vhd(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/474
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/517||COREFIFO.vhd(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/475
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/518||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/519||COREFIFO.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/477
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/520||COREFIFO.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/478
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/521||COREFIFO.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/479
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/522||COREFIFO.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/480
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/523||COREFIFO.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/481
Implementation;Synthesis|| CD638 ||@W:Signal re_pol is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/524||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CD638 ||@W:Signal pos_rclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/525||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CD638 ||@W:Signal pos_wclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/526||COREFIFO.vhd(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/499
Implementation;Synthesis|| CD638 ||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/527||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/528||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/529||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CD638 ||@W:Signal fifo_re_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/530||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/531||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/532||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/533||COREFIFO.vhd(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/506
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/534||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/512
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/535||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/513
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/536||COREFIFO.vhd(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/517
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/537||COREFIFO.vhd(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/518
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/538||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/539||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/540||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/541||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/542||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/543||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(544);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/544||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(545);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/545||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/550||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/551||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/552||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/553||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/555||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal fulli is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/558||corefifo_async.vhd(167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal fulli_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/559||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/560||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_assert_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/561||corefifo_async.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/562||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/563||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/564||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/565||corefifo_async.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/178
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/566||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/567||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/568||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/569||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/570||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/571||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(572);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/572||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(573);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/573||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/574||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/575||corefifo_async.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/198
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/576||corefifo_async.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/213
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_assert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/577||corefifo_async.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_deassert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/578||corefifo_async.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/215
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/579||corefifo_async.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/580||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/581||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(583);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/583||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/584||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/587||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/588||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl2 is floating; a simulation mismatch is possible.||m2s010_som.srr(590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/590||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/591||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/593||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/594||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CL240 ||@W:Signal dvld_xhdl9 is floating; a simulation mismatch is possible.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/595||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/596||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl22 is floating; a simulation mismatch is possible.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/597||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl21 is floating; a simulation mismatch is possible.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/598||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/599||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl19 is floating; a simulation mismatch is possible.||m2s010_som.srr(600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/600||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl18 is floating; a simulation mismatch is possible.||m2s010_som.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/601||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CL240 ||@W:Signal temp_empty_int is floating; a simulation mismatch is possible.||m2s010_som.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/602||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/603||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi is floating; a simulation mismatch is possible.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/604||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CL240 ||@W:Signal fulli_int is floating; a simulation mismatch is possible.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/605||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/606||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/607||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/609||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/610||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/611||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/612||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/613||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/614||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal fifo_re_in is floating; a simulation mismatch is possible.||m2s010_som.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/615||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/616||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/617||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CL240 ||@W:Signal pos_rclk is floating; a simulation mismatch is possible.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/618||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CL240 ||@W:Signal RE_pol is floating; a simulation mismatch is possible.||m2s010_som.srr(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/619||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(620);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/620||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/621||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/622||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/623||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/624||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/625||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/626||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/627||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/628||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/629||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/630||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/631||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/632||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/633||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/634||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/635||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/636||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/637||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10 is floating; a simulation mismatch is possible.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/638||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/639||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/640||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/641||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/642||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/643||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/644||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/645||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/646||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl25 is floating; a simulation mismatch is possible.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/647||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/648||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/649||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/650||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/651||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/652||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/653||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/654||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/655||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/656||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/657||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/658||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/659||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/660||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/661||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/662||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/663||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/664||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/665||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/666||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/667||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/668||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/669||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/670||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/671||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/672||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/673||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/674||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/675||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/676||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/677||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/678||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/679||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/680||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/681||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/682||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/683||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/684||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/685||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/686||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/687||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/688||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(689);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/689||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL240 ||@W:Signal EMPTY is floating; a simulation mismatch is possible.||m2s010_som.srr(690);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/690||COREFIFO.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/93
Implementation;Synthesis|| CL168 ||@W:Removing instance RW1.UI_ram_wrapper_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/691||COREFIFO.vhd(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1258
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/728||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/729||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/730||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/731||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/732||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/733||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(734);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/734||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/735||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/736||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/737||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/738||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/739||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/740||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/741||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/742||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/743||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/744||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/745||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/746||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/747||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/748||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/749||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/750||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/751||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/752||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/753||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/754||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(755);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/755||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(756);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/756||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(766);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/766||Interrupts.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/215
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(767);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/767||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(768);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/768||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(781);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/781||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(782);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/782||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(783);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/783||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(785);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/785||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(786);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/786||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(787);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/787||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(791);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/791||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(792);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/792||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(796);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/796||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(904);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/904||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(905);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/905||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(906);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/906||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(907);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/907||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(909);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/909||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(910);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/910||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(911);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/911||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(912);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/912||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(913);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/913||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(914);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/914||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(915);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/915||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(916);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/916||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(917);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/917||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(918);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/918||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(919);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/919||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(920);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/920||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(921);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/921||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(922);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/922||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(923);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/923||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(925);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/925||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(926);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/926||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(927);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/927||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(928);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/928||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(929);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/929||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(930);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/930||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(931);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/931||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(932);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/932||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(933);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/933||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(934);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/934||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(935);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/935||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/936||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(937);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/937||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(938);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/938||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(939);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/939||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(940);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/940||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(941);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/941||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(942);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/942||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(943);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/943||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(944);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/944||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(945);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/945||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(965);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/965||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(966);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/966||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(972);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/972||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(977);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/977||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(978);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/978||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(981);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/981||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(982);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/982||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(998);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/998||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1000);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1000||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1001);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1001||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1002);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1002||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(1003);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1003||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1004);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1004||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1005);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1005||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1006);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1006||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1007);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1007||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1008);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1008||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1009);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1009||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1010);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1010||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1011);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1011||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1019);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1019||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1021);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1021||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1022);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1022||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1023);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1023||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1024);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1024||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1025);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1025||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1026);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1026||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1027);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1027||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1032);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1032||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1033);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1033||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1034);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1034||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1035);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1035||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1036);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1036||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1037);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1037||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1038);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1038||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1039);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1039||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1042||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1051);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1051||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1054);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1054||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1055);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1055||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1056);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1056||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1057);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1057||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1058);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1058||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1059);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1059||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1060);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1060||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1061);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1061||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1062);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1062||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1063);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1063||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1064);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1064||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1065);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1065||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1066);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1066||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1067);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1067||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1068);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1068||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1069);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1069||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1070);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1070||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1071);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1071||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1072);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1072||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1073);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1073||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1075);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1075||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(1076);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1076||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1078);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1078||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1079);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1079||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1080);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1080||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1081);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1081||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1082);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1082||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1083);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1083||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1084);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1084||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1086);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1086||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1093);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1093||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1094);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1094||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1097);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1097||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1098);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1098||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1099);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1099||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1100||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1101||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1102);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1102||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1103||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1104);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1104||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1105||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1106);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1106||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1107||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1108);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1108||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1109||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1110);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1110||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1111);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1111||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1112||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1113);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1113||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1114||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1115);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1115||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1116);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1116||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1117);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1117||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1118||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1119);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1119||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1120||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1121||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1122);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1122||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1129||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1130||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1131||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1132||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1134||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1137||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1138);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1138||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1139);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1139||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1140);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1140||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1142||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1143||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(1148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1148||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(1149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1149||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1150||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1151);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1151||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1152||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1153||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1154);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1154||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1155||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1156||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1157||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1158);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1158||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1159);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1159||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1160);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1160||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1161);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1161||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1162);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1162||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1163);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1163||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1164);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1164||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1165||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1166);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1166||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1167||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1168||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1169);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1169||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1170||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1171);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1171||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1172||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1173);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1173||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1174||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1175);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1175||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1176||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1177||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1178||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1179||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1180||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1181||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1182||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1183||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1184||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1185||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1186||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1187||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1189||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1190||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1191||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1192||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1193||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1194||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(1195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1195||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(1196);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1196||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1197||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1198||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1199);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1199||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1200);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1200||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1201);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1201||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1202);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1202||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1203);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1203||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1204);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1204||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1205);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1205||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1206||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1207||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1208||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1209);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1209||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1210||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1211||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1212||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1213||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1217);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1217||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1218||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1219||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1220||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1221||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1222||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1223||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1224||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1225||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1226||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1227||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1228);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1228||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1229);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1229||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1230);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1230||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1231);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1231||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1232);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1232||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1233);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1233||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1234);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1234||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1235||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1236);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1236||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1237||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1238);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1238||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1239||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1240||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1241||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1242||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1247);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1247||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1248);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1248||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1249);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1249||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1250||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1252||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1255);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1255||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1256);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1256||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1257);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1257||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1258||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1260||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1261||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(1266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1266||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(1267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1267||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1268||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1269||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1270||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1271||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1272||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1273||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1274||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1275||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1276||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1277||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1278||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1279||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1280||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1281||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1282||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1283||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1284||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1285||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1286||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1287||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1288||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1289||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1290||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1291||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1292||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1293||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1294||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1295||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1296||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1297||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1298||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1299||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1300||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1301||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1302||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1303||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1304||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1305||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1307||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1308||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1309||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1310||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1311||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1312||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(1313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1313||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(1314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1314||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1315||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1316||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1317||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1318);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1318||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1319||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1320);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1320||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1321);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1321||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1322||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1323||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1324);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1324||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1325);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1325||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1326||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1327||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1328||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1329||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1330);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1330||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1331||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1334||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Write_Ptr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1335||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Write_Ptr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1336||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Read_Ptr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1337||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Read_Ptr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1338||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1339||FIFOs.vhd(164);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/164
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1340||FIFOs.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/181
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1341||FIFOs.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/198
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1376||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1377||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1378||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1379||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1380||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1381||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1382||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1383||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1384||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1385||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1386||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1387||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1388||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1389||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1390||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1391||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1392||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1393||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1394||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1395||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1396||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(1397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1397||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(1398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1398||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1399||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1400||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1401||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(1402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1402||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1403||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(1404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1404||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1414||Interrupts.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/215
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1415||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1416||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1429||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1430||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1431||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1433||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1434||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1435||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1436||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_UNDERRUN_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1437||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1438||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_UNDERRUN_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1441||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1442||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1443||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int_d(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1444||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1445||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1446||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1447||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of rx_FIFO_OVERFLOW_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1448||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(1450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1450||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1453||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(1454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1454||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(1458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1458||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of tx_FIFO_UNDERRUN_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1463||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||m2s010_som.srr(1464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1464||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of tx_FIFO_UNDERRUN_int_d(2 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1465||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||m2s010_som.srr(1466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1466||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int_d(2). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1467||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1468||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of apb3_wdata(7 downto 0) is unused ||m2s010_som.srr(1469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1469||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1470||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of int_mask_reg(7 downto 0) is unused ||m2s010_som.srr(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1471||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(1532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1532||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1587||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1588||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1589||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1590);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1590||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(1667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1667||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1738||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1739||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1827);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1827||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1828);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1828||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1829);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1829||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1830);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1830||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1831);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1831||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1832);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1832||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1833);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1833||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1834);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1834||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1835);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1835||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1836);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1836||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1837);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1837||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1838);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1838||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1839);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1839||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1840);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1840||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1841);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1841||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1842);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1842||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1909);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1909||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 1117 sequential elements including CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31\.U_corefifo_async.Rd_corefifo_doubleSync.sync_out_xhdl1[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1910);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1910||corefifo_doublesync.vhd(84);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_doublesync.vhd'/linenumber/84
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1911);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1911||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 253 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1912);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1912||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 676 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1913);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1913||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1914);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1914||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1915);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1915||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1916);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1916||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1917);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1917||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 1338 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1918);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1918||syn_dics.v(5296);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5296
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1919);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1919||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 18 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1920);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1920||syn_dics.v(5704);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5704
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1921);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1921||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2040);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2040||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2041);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2041||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2042||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2043);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2043||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2044);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2044||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2045);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2045||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2046);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2046||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2047);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2047||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2048);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2048||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2049);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2049||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(2148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2148||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2185||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2186||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2187||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2188||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2189||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2190||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2191||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2192||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2193||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2194||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2195||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2196);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2196||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2197||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2198||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_d[0] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2218||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_FIFO_OVERFLOW_int_d[1] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2219||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2220||interrupts.vhd(368);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/368
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[0] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2221||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[1] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2222||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[2] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2223||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2279||syn_dics.v(5268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5268
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2280||syn_dics.v(5296);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5296
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[184] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2281||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[185] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2282||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[186] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2283||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[187] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2284||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[188] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2285||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[189] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2286||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[183:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(2288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2288||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[190] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2291||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[189] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2292||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[188] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2293||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[187] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2294||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[186] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2295||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[185] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2296||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2475||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2476||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(2478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2478||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(2479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2479||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(2481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2481||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(2482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2482||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(2483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2483||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(2484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2484||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(2485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2485||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(2486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2486||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(2487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2487||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(2488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2488||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(2489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2489||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(2490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2490||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(2504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2504||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(2506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2506||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(2534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2534||null;null
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/359||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/360||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/361||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/362||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/364||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/365||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/366||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/367||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/368||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/369||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(370);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/370||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/371||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/372||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/373||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/374||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/375||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/376||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/377||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/378||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/380||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/381||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/382||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/383||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/384||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/385||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/386||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/387||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/388||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/389||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/390||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/391||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/392||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/393||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/394||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/395||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/396||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/397||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/398||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/399||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/400||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/420||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/421||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/427||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/432||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/433||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/436||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/437||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/453||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/455||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/456||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/457||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/458||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/459||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/460||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/461||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/462||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/463||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/464||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/465||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/466||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/474||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/476||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/477||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/478||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/479||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/480||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/481||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/482||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/487||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/488||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/489||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/490||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/491||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/492||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/493||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/494||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/497||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/506||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/509||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/510||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/511||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/512||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/513||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/514||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/515||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/516||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/517||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/518||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/519||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/520||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/521||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/522||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/523||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/524||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/525||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/526||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/527||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/528||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/530||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/531||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/533||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/534||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/535||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/536||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/537||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/538||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/539||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/541||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/548||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/549||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(552);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/552||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/553||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/554||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/555||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/556||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/557||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/558||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/559||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/560||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/561||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/562||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/563||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/564||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/565||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/566||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/567||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/568||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/569||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/570||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/571||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(572);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/572||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(573);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/573||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/574||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/575||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/576||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/577||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/584||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/585||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/586||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/587||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/589||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/592||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/593||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/594||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/595||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/597||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/598||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/603||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/604||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/605||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(606);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/606||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/607||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/608||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/609||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/610||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/611||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/612||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/613||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/614||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/615||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/616||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/617||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/618||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/619||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(620);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/620||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/621||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/622||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/623||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/624||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/625||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/626||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/627||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/628||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/629||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/630||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/631||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/632||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/633||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/634||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/635||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/636||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/637||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/638||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/639||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/640||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/641||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/642||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/644||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/645||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/646||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/647||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/648||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/649||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/650||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/651||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/652||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/653||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/654||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/655||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/656||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/657||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/658||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/659||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/660||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/661||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/662||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/663||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/664||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/665||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/666||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/667||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/668||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/672||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/673||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/674||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/675||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/676||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/677||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/678||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/679||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/680||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/681||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/682||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/683||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/684||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/685||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/686||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/687||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/688||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(689);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/689||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(690);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/690||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/691||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(692);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/692||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(693);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/693||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(694);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/694||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(695);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/695||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(696);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/696||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(697);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/697||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(702);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/702||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(703);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/703||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(704);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/704||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(705);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/705||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(707);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/707||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(710);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/710||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(711);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/711||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(712);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/712||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(713);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/713||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(715);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/715||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(716);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/716||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(721);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/721||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(722);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/722||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(723);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/723||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(724);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/724||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(725);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/725||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/726||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/727||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/728||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/729||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/730||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/731||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/732||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/733||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(734);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/734||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/735||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/736||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/737||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/738||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/739||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/740||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/741||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/742||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/743||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/744||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/745||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/746||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/747||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/748||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/749||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/750||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/751||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/752||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/753||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/754||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(755);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/755||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(756);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/756||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(757);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/757||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(758);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/758||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/759||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(760);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/760||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(762);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/762||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(763);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/763||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(764);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/764||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(765);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/765||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(766);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/766||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(767);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/767||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(768);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/768||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/769||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(770);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/770||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(771);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/771||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(772);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/772||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(773);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/773||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(774);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/774||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/775||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(776);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/776||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(777);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/777||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(778);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/778||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(779);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/779||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(780);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/780||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(781);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/781||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(782);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/782||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(783);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/783||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(784);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/784||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(785);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/785||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(786);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/786||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(789);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/789||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Write_Ptr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(790);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/790||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Write_Ptr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(791);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/791||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Read_Ptr(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(792);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/792||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to ReadFIFO_Read_Ptr(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(793);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/793||FIFOs.vhd(222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/222
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(794);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/794||FIFOs.vhd(164);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/164
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_2 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(795);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/795||FIFOs.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/181
Implementation;Synthesis|| CL168 ||@W:Removing instance RECEIVE_FIFO_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(796);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/796||FIFOs.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/198
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(831);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/831||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(832);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/832||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(833);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/833||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(834);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/834||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(835);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/835||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(836);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/836||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(837);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/837||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(838);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/838||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(839);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/839||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(840);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/840||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(841);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/841||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(842);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/842||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(843);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/843||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/844||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(845);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/845||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(846);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/846||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(847);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/847||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(848);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/848||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(849);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/849||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(850);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/850||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(851);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/851||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(852);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/852||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(853);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/853||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(854);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/854||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(855);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/855||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(856);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/856||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(857);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/857||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(858);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/858||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(859);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/859||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(869);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/869||Interrupts.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/215
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(870);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/870||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(871);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/871||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(884);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/884||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(885);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/885||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(886);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/886||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(888);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/888||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(889);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/889||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(890);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/890||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(891);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/891||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_UNDERRUN_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(892);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/892||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(893);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/893||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_UNDERRUN_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(896);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/896||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(897);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/897||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(898);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/898||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int_d(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(899);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/899||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(900);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/900||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(901);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/901||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(902);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/902||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of rx_FIFO_OVERFLOW_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(903);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/903||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(905);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/905||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(908);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/908||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(909);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/909||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(913);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/913||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of tx_FIFO_UNDERRUN_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(918);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/918||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||m2s010_som.srr(919);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/919||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of tx_FIFO_UNDERRUN_int_d(2 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(920);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/920||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||m2s010_som.srr(921);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/921||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int_d(2). Make sure that there are no unused intermediate registers.||m2s010_som.srr(922);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/922||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(923);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/923||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of apb3_wdata(7 downto 0) is unused ||m2s010_som.srr(924);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/924||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(925);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/925||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of int_mask_reg(7 downto 0) is unused ||m2s010_som.srr(926);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/926||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(987);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/987||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1042||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1043);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1043||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1044);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1044||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1045);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1045||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(1122);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1122||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1193||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1194||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1292||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1293||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1294||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1295||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1296||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1297||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1298||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1299||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1300||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1301||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1302||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1303||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1304||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1305||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1306||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1307||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(1374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1374||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 1235 sequential elements including CommsFPGA_top_0.FIFOS_INST.RECEIVE_FIFO_0.FIFO_8Kx9_0.L31\.U_corefifo_async.Rd_corefifo_doubleSync.sync_out_xhdl1[11:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1375||corefifo_doublesync.vhd(84);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\fifo_8kx9\fifo_8kx9_0\rtl\vhdl\core\corefifo_doublesync.vhd'/linenumber/84
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1376||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 253 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1377||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 705 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1378||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1379||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1380||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1381||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1382||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 1512 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1383||syn_dics.v(5495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5495
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1384||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 18 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1385||syn_dics.v(5903);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5903
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(1386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1386||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1505||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1506||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1507||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1508||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1509||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1510||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1511||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1512||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1513||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1514||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(1623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1623||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1660||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1661||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1662||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1663||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1664||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1665||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1666||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1667||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1668||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1669||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1670||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1671||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1672||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1673||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_d[0] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1693);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1693||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_FIFO_OVERFLOW_int_d[1] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1694);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1694||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1695);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1695||interrupts.vhd(368);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/368
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[0] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1696);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1696||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[1] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1697);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1697||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[2] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1698);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1698||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1754||syn_dics.v(5467);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5467
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1755);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1755||syn_dics.v(5495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5495
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[213] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1756);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1756||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[214] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1757);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1757||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[215] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1758);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1758||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[216] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1759);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1759||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[217] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1760);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1760||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[218] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(1761);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1761||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[212:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(1763);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1763||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[219] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1766);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1766||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[218] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1767);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1767||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[217] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1768);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1768||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[216] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1769);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1769||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[215] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1770);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1770||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[214] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(1771);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1771||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1953);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1953||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(1954);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1954||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(1956);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1956||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(1957);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1957||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(1959);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1959||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(1960);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1960||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(1961);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1961||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(1962);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1962||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(1963);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1963||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(1964);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1964||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(1965);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1965||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(1966);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1966||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(1967);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1967||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(1968);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1968||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(1982);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1982||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(1984);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1984||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(2012);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2012||null;null
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/118||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/119||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/120||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/121||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/123||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/124||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/125||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/126||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/127||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/128||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/129||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/130||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/131||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/132||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/133||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/134||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/135||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/136||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/137||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/138||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/139||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/140||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/141||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CD638 ||@W:Signal fpll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/142||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/143||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/144||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/145||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/146||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:Signal SDIF3_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/148||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:Signal SDIF2_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/149||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CL240 ||@W:Signal SDIF1_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/150||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CL240 ||@W:Signal SDIF0_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/151||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CL240 ||@W:Signal FPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/152||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CL240 ||@W:Signal SDIF3_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/153||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CL240 ||@W:Signal SDIF2_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/154||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CL240 ||@W:Signal SDIF1_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/155||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CL240 ||@W:Signal SDIF0_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/156||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/176||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/177||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/183||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/187||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/188||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/191||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/192||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/215||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/216||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/217||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/218||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/219||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/220||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/221||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/228||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/236||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/239||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/240||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/247||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/248||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/251||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/252||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/253||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/254||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/255||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/256||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/257||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/258||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/259||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/260||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/261||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/262||COREFIFO.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/425
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/263||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/264||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/265||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/266||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/267||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/268||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/269||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/270||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/271||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/272||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/273||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/274||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/275||COREFIFO.vhd(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/458
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/276||COREFIFO.vhd(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/459
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/277||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/278||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/279||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/280||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/281||COREFIFO.vhd(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/464
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/282||COREFIFO.vhd(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/465
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/283||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/284||COREFIFO.vhd(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/467
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/285||COREFIFO.vhd(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/468
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/286||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/287||COREFIFO.vhd(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/471
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/288||COREFIFO.vhd(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/472
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/289||COREFIFO.vhd(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/473
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/290||COREFIFO.vhd(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/474
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/291||COREFIFO.vhd(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/475
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/292||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/293||COREFIFO.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/477
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/294||COREFIFO.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/478
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/295||COREFIFO.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/479
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/296||COREFIFO.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/480
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/297||COREFIFO.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/481
Implementation;Synthesis|| CD638 ||@W:Signal re_pol is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/298||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CD638 ||@W:Signal pos_rclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/299||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CD638 ||@W:Signal pos_wclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/300||COREFIFO.vhd(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/499
Implementation;Synthesis|| CD638 ||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/301||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/302||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/303||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CD638 ||@W:Signal fifo_re_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/304||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/305||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/306||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/307||COREFIFO.vhd(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/506
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/308||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/512
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/309||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/513
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/310||COREFIFO.vhd(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/517
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/311||COREFIFO.vhd(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/518
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/312||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/313||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/314||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/315||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/316||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/317||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(318);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/318||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/319||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/326||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/327||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/328||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/329||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/331||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal fulli is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/334||corefifo_async.vhd(167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal fulli_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/335||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/336||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_assert_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/337||corefifo_async.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/338||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/339||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/340||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/341||corefifo_async.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/178
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/342||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/343||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/344||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/345||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/346||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/347||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/348||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/349||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/350||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/351||corefifo_async.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/198
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/352||corefifo_async.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/213
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_assert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/353||corefifo_async.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_deassert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/354||corefifo_async.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/215
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/355||corefifo_async.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/356||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/357||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/359||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/360||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/363||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/364||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl2 is floating; a simulation mismatch is possible.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/366||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/367||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/369||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(370);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/370||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CL240 ||@W:Signal dvld_xhdl9 is floating; a simulation mismatch is possible.||m2s010_som.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/371||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/372||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl22 is floating; a simulation mismatch is possible.||m2s010_som.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/373||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl21 is floating; a simulation mismatch is possible.||m2s010_som.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/374||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/375||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl19 is floating; a simulation mismatch is possible.||m2s010_som.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/376||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl18 is floating; a simulation mismatch is possible.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/377||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CL240 ||@W:Signal temp_empty_int is floating; a simulation mismatch is possible.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/378||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/379||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi is floating; a simulation mismatch is possible.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/380||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CL240 ||@W:Signal fulli_int is floating; a simulation mismatch is possible.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/381||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/382||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/383||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/385||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/386||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/387||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/388||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/389||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/390||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal fifo_re_in is floating; a simulation mismatch is possible.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/391||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/392||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/393||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CL240 ||@W:Signal pos_rclk is floating; a simulation mismatch is possible.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/394||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CL240 ||@W:Signal RE_pol is floating; a simulation mismatch is possible.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/395||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/396||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/397||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/398||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/399||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/400||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/401||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/402||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/403||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/404||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/405||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/406||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/407||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/408||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/409||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/410||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/411||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/412||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/413||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/414||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/415||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10 is floating; a simulation mismatch is possible.||m2s010_som.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/416||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/417||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/418||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/419||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/420||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/421||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/422||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/423||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/424||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/425||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl25 is floating; a simulation mismatch is possible.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/426||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/427||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/428||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/429||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/430||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/431||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/432||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/433||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/434||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/435||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/436||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/437||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/438||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/439||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/440||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/441||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/442||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/443||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/444||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/445||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/446||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/447||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/448||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/449||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/450||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/451||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/452||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/453||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/454||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/455||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/456||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/457||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/458||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/459||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/460||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/461||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/462||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/463||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/464||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/465||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/466||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/467||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/468||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/469||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL240 ||@W:Signal EMPTY is floating; a simulation mismatch is possible.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/470||COREFIFO.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/93
Implementation;Synthesis|| CL168 ||@W:Removing instance RW1.UI_ram_wrapper_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/471||COREFIFO.vhd(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1258
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/475||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/476||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/477||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/478||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/479||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/480||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/481||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/482||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/483||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/484||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/485||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/486||COREFIFO.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/425
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/487||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/488||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/489||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/490||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/491||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/492||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/493||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/494||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/495||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/496||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/497||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/498||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/499||COREFIFO.vhd(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/458
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/500||COREFIFO.vhd(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/459
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/501||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/502||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/503||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/504||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/505||COREFIFO.vhd(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/464
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/506||COREFIFO.vhd(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/465
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/507||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/508||COREFIFO.vhd(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/467
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/509||COREFIFO.vhd(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/468
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/510||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/511||COREFIFO.vhd(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/471
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/512||COREFIFO.vhd(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/472
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/513||COREFIFO.vhd(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/473
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/514||COREFIFO.vhd(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/474
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/515||COREFIFO.vhd(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/475
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/516||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/517||COREFIFO.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/477
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/518||COREFIFO.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/478
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/519||COREFIFO.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/479
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/520||COREFIFO.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/480
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/521||COREFIFO.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/481
Implementation;Synthesis|| CD638 ||@W:Signal re_pol is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/522||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CD638 ||@W:Signal pos_rclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/523||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CD638 ||@W:Signal pos_wclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/524||COREFIFO.vhd(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/499
Implementation;Synthesis|| CD638 ||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/525||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/526||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/527||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CD638 ||@W:Signal fifo_re_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/528||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/529||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/530||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/531||COREFIFO.vhd(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/506
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/532||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/512
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/533||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/513
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/534||COREFIFO.vhd(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/517
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/535||COREFIFO.vhd(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/518
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/536||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/537||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/538||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/539||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/540||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/541||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/542||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/543||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/548||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/549||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/550||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/551||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/553||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal fulli is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/556||corefifo_async.vhd(167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal fulli_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/557||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/558||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_assert_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/559||corefifo_async.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/560||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/561||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/562||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/563||corefifo_async.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/178
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/564||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/565||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/566||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/567||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/568||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/569||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/570||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/571||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(572);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/572||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(573);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/573||corefifo_async.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/198
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/574||corefifo_async.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/213
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_assert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/575||corefifo_async.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_deassert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/576||corefifo_async.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/215
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/577||corefifo_async.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/578||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/579||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/581||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/582||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/585||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/586||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl2 is floating; a simulation mismatch is possible.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/588||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/589||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/591||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/592||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CL240 ||@W:Signal dvld_xhdl9 is floating; a simulation mismatch is possible.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/593||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/594||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl22 is floating; a simulation mismatch is possible.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/595||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl21 is floating; a simulation mismatch is possible.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/596||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/597||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl19 is floating; a simulation mismatch is possible.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/598||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl18 is floating; a simulation mismatch is possible.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/599||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CL240 ||@W:Signal temp_empty_int is floating; a simulation mismatch is possible.||m2s010_som.srr(600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/600||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/601||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi is floating; a simulation mismatch is possible.||m2s010_som.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/602||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CL240 ||@W:Signal fulli_int is floating; a simulation mismatch is possible.||m2s010_som.srr(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/603||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/604||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/605||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/607||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/608||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/609||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/610||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/611||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/612||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal fifo_re_in is floating; a simulation mismatch is possible.||m2s010_som.srr(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/613||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/614||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/615||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CL240 ||@W:Signal pos_rclk is floating; a simulation mismatch is possible.||m2s010_som.srr(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/616||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CL240 ||@W:Signal RE_pol is floating; a simulation mismatch is possible.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/617||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/618||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/619||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(620);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/620||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/621||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/622||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/623||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/624||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/625||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/626||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/627||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/628||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/629||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/630||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/631||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/632||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/633||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/634||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/635||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10 is floating; a simulation mismatch is possible.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/636||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/637||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/638||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/639||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/640||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/641||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/642||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/643||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/644||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl25 is floating; a simulation mismatch is possible.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/645||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/646||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/647||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/648||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/649||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/650||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/651||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/652||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/653||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/654||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/655||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/656||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/657||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/658||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/659||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/660||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/661||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/662||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/663||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/664||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/665||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/666||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/667||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/668||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/669||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/670||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/671||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/672||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/673||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/674||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/675||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/676||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/677||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/678||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/679||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/680||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/681||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/682||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/683||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/684||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/685||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/686||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/687||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL240 ||@W:Signal EMPTY is floating; a simulation mismatch is possible.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/688||COREFIFO.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/93
Implementation;Synthesis|| CL168 ||@W:Removing instance RW1.UI_ram_wrapper_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(689);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/689||COREFIFO.vhd(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1258
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/726||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/727||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/728||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/729||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/730||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/731||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/732||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/733||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(734);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/734||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/735||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/736||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/737||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/738||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/739||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/740||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/741||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/742||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/743||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/744||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/745||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/746||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/747||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/748||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/749||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/750||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/751||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/752||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/753||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/754||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(764);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/764||Interrupts.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/215
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(765);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/765||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(766);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/766||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(779);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/779||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(780);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/780||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(781);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/781||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(783);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/783||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(784);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/784||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(785);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/785||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(789);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/789||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(790);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/790||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(794);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/794||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(1091);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1091||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(1092);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1092||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(1093);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1093||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(1094);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1094||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1096);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1096||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1097);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1097||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1098);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1098||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1099);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1099||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1100||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1101||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1102);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1102||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1103||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1104);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1104||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1105||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1106);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1106||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1107||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1108);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1108||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1109||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1110);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1110||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1112||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1113);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1113||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1114||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1115);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1115||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1116);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1116||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1117);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1117||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1118||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1119);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1119||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1120||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1121||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1122);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1122||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1123);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1123||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1124);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1124||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1125);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1125||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1126||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1127||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1128||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1129||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1130||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1131||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1132||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1152||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1153||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1159);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1159||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1164);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1164||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(1165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1165||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1168||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(1169);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1169||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1185||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1187||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1188||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1189||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(1190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1190||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1191||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1192||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1193||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1194||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1195||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1196);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1196||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1197||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1198||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1206||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1208||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1209);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1209||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1210||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1211||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1212||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1213||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1214||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1219||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1220||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1221||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1222||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1223||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1224||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1225||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1226||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1229);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1229||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1238);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1238||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1241||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1242||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1243);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1243||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1244);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1244||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1245);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1245||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1246);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1246||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1247);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1247||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1248);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1248||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1249);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1249||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1250||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1251||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1252||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1253);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1253||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1254||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1255);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1255||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1256);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1256||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1257);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1257||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1258||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1259||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1260||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1262||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(1263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1263||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1265);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1265||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1266||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1267||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1268||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1269||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1270||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1271||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1273||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1278||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1279||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1282||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1283||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1284||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1285||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1286||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1287||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1288||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1289||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1290||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1291||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1292||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1293||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1294||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1295||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1296||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1297||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1298||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1299||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1300||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1301||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1302||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1303||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1304||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1305||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1306||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1307||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1314||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1315||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1316||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1317||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1319||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1322||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1323||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1324);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1324||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1325);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1325||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1327||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1328||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(1333);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1333||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(1334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1334||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1335||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1336||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1337||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1338||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1339||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1340||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1341||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1342);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1342||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1343||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1344||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1345||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1346);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1346||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1347||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1348||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1349||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1350||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1351||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1352||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1353||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1354||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1355||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1356||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1357||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1358||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1359||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1360||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1361||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1362||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1363||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1364||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1365||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1366||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1367||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1368||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1369);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1369||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1370);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1370||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1371);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1371||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1372||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1374||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1375||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1376||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1377||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1378||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1379||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(1380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1380||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(1381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1381||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1382||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1383||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1384||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1385||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1386||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1387||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1388||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1389||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1390||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1391||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1392||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1393||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1394||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1395||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1396||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1397||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1398||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1402||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1403||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1404||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1405||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1406||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1407||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1408||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1409||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1410||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1411||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1412||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1413||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1414||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1415||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1416||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1417||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1418||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1419||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1420||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1421||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1422||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1423||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1424||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1425||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1426||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1427||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1432||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1433||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1434||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1435||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1437||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1440||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1441||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1442||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1443||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1445||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1446||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(1451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1451||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(1452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1452||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1453||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1454||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1455||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1456||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1457||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1458||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1459||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1460||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1461||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1462||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1463||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1464||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1465||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1466||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1467||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1468||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1469||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1470||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1471||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1472||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1473||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1474||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1475||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1476||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1477||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1478||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1479||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1480||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1481||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1482||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1483||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1484||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1485||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1486||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1487||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1488||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1489||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1490||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1492||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1493||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1494||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1495||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1496||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1497||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(1498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1498||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(1499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1499||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1500||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1501||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1502||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1503||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1504||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1505||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1506||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1507||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1508||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1509||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1510||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1511||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1512||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1513||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1514||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1515||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1516||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1519||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1554||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1555||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1556||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1557||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1558||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1559||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1560||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1561||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1562||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1563||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1564||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1565||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1566||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1567||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1568||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1569||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1570||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1571);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1571||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1572);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1572||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1573);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1573||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1574||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(1575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1575||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(1576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1576||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1577||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1578||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1579||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(1580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1580||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1581||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(1582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1582||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1592||Interrupts.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/215
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1593||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1594||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1607||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1608||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1609||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1611||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1612||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1613||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1614||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_UNDERRUN_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1615||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1616||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_UNDERRUN_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1619||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1620);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1620||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1621||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int_d(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1622||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1623||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1624||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1625||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of rx_FIFO_OVERFLOW_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1626||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(1628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1628||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1631||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(1632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1632||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(1636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1636||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of tx_FIFO_UNDERRUN_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1641||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||m2s010_som.srr(1642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1642||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of tx_FIFO_UNDERRUN_int_d(2 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1643||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||m2s010_som.srr(1644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1644||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int_d(2). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1645||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1646||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of apb3_wdata(7 downto 0) is unused ||m2s010_som.srr(1647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1647||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1648||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of int_mask_reg(7 downto 0) is unused ||m2s010_som.srr(1649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1649||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(1707);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1707||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1762);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1762||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1763);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1763||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1764);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1764||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1765);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1765||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(1842);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1842||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1913);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1913||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1914);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1914||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2012);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2012||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2013);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2013||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2014);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2014||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2015);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2015||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2016);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2016||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2017);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2017||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2018);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2018||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2019);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2019||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2020);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2020||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2021);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2021||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2022);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2022||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2023);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2023||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2024);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2024||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2025);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2025||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2026);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2026||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2027);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2027||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(2097);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2097||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 1461 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.RX_packet_depth[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2098);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2098||up_if.vhd(698);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\up_if.vhd'/linenumber/698
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2099);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2099||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 253 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2100||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 969 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2101||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2102);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2102||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2103||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2104);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2104||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2105||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 1512 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2106);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2106||syn_dics.v(5495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5495
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2107||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 18 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2108);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2108||syn_dics.v(5903);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5903
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2109||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2226||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2227||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2228);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2228||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2229);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2229||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2230);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2230||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2231);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2231||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2232);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2232||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2233);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2233||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2234);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2234||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2235||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(2344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2344||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2381||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2382||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2383||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2384||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2385||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2386||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2387||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2388||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2389||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2390||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2391||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2392||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2393||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2394||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_d[0] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2406||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_FIFO_OVERFLOW_int_d[1] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2407||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2408||interrupts.vhd(368);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/368
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[0] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2409||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[1] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2410||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[2] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2411||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2475||syn_dics.v(5467);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5467
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2476||syn_dics.v(5495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5495
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[213] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2477||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[214] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2478||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[215] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2479||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[216] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2480||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[217] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2481||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[218] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2482||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[212:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(2484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2484||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[219] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2487||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[218] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2488||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[217] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2489||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[216] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2490||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[215] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2491||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[214] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2492||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2680||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2681||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(2683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2683||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(2684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2684||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(2686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2686||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(2687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2687||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(2688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2688||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(2689);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2689||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(2690);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2690||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(2691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2691||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(2692);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2692||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(2693);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2693||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(2694);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2694||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(2695);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2695||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(2709);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2709||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(2711);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2711||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(2739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2739||null;null
Implementation;Synthesis;RootName:m2s010_som
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/118||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(119);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/119||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/120||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/121||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(123);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/123||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(124);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/124||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(125);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/125||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/126||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/127||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/128||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/129||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/130||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/131||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/132||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/133||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/134||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(135);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/135||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(136);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/136||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(137);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/137||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(138);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/138||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(139);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/139||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(140);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/140||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_perst_n_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/141||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CD638 ||@W:Signal fpll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/142||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CD638 ||@W:Signal sdif0_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/143||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CD638 ||@W:Signal sdif1_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(144);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/144||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CD638 ||@W:Signal sdif2_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/145||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CD638 ||@W:Signal sdif3_spll_lock_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(146);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/146||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:Signal SDIF3_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(148);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/148||coreresetp.vhd(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/395
Implementation;Synthesis|| CL240 ||@W:Signal SDIF2_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/149||coreresetp.vhd(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/394
Implementation;Synthesis|| CL240 ||@W:Signal SDIF1_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/150||coreresetp.vhd(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/393
Implementation;Synthesis|| CL240 ||@W:Signal SDIF0_SPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(151);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/151||coreresetp.vhd(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/392
Implementation;Synthesis|| CL240 ||@W:Signal FPLL_LOCK_int is floating; a simulation mismatch is possible.||m2s010_som.srr(152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/152||coreresetp.vhd(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/391
Implementation;Synthesis|| CL240 ||@W:Signal SDIF3_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/153||coreresetp.vhd(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/310
Implementation;Synthesis|| CL240 ||@W:Signal SDIF2_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/154||coreresetp.vhd(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/309
Implementation;Synthesis|| CL240 ||@W:Signal SDIF1_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/155||coreresetp.vhd(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/308
Implementation;Synthesis|| CL240 ||@W:Signal SDIF0_PERST_N_int is floating; a simulation mismatch is possible.||m2s010_som.srr(156);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/156||coreresetp.vhd(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/307
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/176||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/177||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/183||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/187||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/188||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/191||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/192||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/215||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/216||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(217);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/217||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(218);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/218||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/219||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/220||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/221||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/228||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(236);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/236||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/239||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/240||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(247);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/247||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(248);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/248||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/251||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/252||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(253);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/253||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/254||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(255);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/255||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(256);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/256||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(257);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/257||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/258||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/259||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/260||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(261);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/261||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/262||COREFIFO.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/425
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/263||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/264||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(265);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/265||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/266||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/267||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/268||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/269||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/270||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/271||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(272);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/272||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/273||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(274);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/274||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(275);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/275||COREFIFO.vhd(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/458
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(276);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/276||COREFIFO.vhd(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/459
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(277);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/277||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/278||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/279||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(280);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/280||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(281);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/281||COREFIFO.vhd(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/464
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/282||COREFIFO.vhd(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/465
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/283||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/284||COREFIFO.vhd(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/467
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/285||COREFIFO.vhd(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/468
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/286||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/287||COREFIFO.vhd(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/471
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/288||COREFIFO.vhd(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/472
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/289||COREFIFO.vhd(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/473
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/290||COREFIFO.vhd(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/474
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/291||COREFIFO.vhd(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/475
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/292||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/293||COREFIFO.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/477
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/294||COREFIFO.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/478
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/295||COREFIFO.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/479
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/296||COREFIFO.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/480
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/297||COREFIFO.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/481
Implementation;Synthesis|| CD638 ||@W:Signal re_pol is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/298||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CD638 ||@W:Signal pos_rclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/299||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CD638 ||@W:Signal pos_wclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/300||COREFIFO.vhd(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/499
Implementation;Synthesis|| CD638 ||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/301||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/302||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/303||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CD638 ||@W:Signal fifo_re_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/304||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/305||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/306||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/307||COREFIFO.vhd(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/506
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(308);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/308||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/512
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(309);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/309||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/513
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(310);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/310||COREFIFO.vhd(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/517
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/311||COREFIFO.vhd(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/518
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(312);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/312||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(313);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/313||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/314||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/315||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/316||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/317||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(318);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/318||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/319||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/326||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/327||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/328||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(329);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/329||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/331||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal fulli is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/334||corefifo_async.vhd(167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal fulli_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/335||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/336||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_assert_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/337||corefifo_async.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/338||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/339||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/340||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/341||corefifo_async.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/178
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(342);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/342||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/343||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/344||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/345||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(346);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/346||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/347||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/348||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/349||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/350||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/351||corefifo_async.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/198
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/352||corefifo_async.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/213
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_assert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/353||corefifo_async.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_deassert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/354||corefifo_async.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/215
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/355||corefifo_async.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/356||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/357||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/359||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/360||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/363||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/364||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl2 is floating; a simulation mismatch is possible.||m2s010_som.srr(366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/366||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/367||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(369);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/369||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(370);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/370||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CL240 ||@W:Signal dvld_xhdl9 is floating; a simulation mismatch is possible.||m2s010_som.srr(371);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/371||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/372||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl22 is floating; a simulation mismatch is possible.||m2s010_som.srr(373);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/373||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl21 is floating; a simulation mismatch is possible.||m2s010_som.srr(374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/374||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/375||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl19 is floating; a simulation mismatch is possible.||m2s010_som.srr(376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/376||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl18 is floating; a simulation mismatch is possible.||m2s010_som.srr(377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/377||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CL240 ||@W:Signal temp_empty_int is floating; a simulation mismatch is possible.||m2s010_som.srr(378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/378||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/379||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi is floating; a simulation mismatch is possible.||m2s010_som.srr(380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/380||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CL240 ||@W:Signal fulli_int is floating; a simulation mismatch is possible.||m2s010_som.srr(381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/381||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/382||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/383||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/385||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/386||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/387||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/388||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/389||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/390||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal fifo_re_in is floating; a simulation mismatch is possible.||m2s010_som.srr(391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/391||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/392||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/393||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CL240 ||@W:Signal pos_rclk is floating; a simulation mismatch is possible.||m2s010_som.srr(394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/394||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CL240 ||@W:Signal RE_pol is floating; a simulation mismatch is possible.||m2s010_som.srr(395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/395||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/396||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/397||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/398||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(399);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/399||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/400||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/401||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/402||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/403||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/404||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/405||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/406||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/407||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/408||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/409||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/410||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/411||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/412||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/413||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/414||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/415||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10 is floating; a simulation mismatch is possible.||m2s010_som.srr(416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/416||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/417||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/418||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/419||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/420||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/421||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/422||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/423||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/424||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/425||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl25 is floating; a simulation mismatch is possible.||m2s010_som.srr(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/426||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/427||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/428||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/429||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/430||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(431);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/431||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/432||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/433||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/434||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/435||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(436);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/436||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/437||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(438);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/438||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(439);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/439||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/440||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/441||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/442||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/443||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/444||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/445||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/446||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/447||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(448);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/448||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(449);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/449||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(450);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/450||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/451||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/452||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/453||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/454||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/455||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/456||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/457||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/458||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/459||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/460||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/461||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/462||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/463||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/464||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/465||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/466||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/467||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/468||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/469||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL240 ||@W:Signal EMPTY is floating; a simulation mismatch is possible.||m2s010_som.srr(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/470||COREFIFO.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/93
Implementation;Synthesis|| CL168 ||@W:Removing instance RW1.UI_ram_wrapper_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/471||COREFIFO.vhd(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1258
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/475||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/476||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/477||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/478||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/479||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/480||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/481||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/482||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/483||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/484||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/485||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/486||COREFIFO.vhd(425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/425
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/487||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/488||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/489||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/490||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/491||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/492||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/493||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/494||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/495||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/496||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/497||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/498||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/499||COREFIFO.vhd(458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/458
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/500||COREFIFO.vhd(459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/459
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/501||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/502||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/503||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/504||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/505||COREFIFO.vhd(464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/464
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/506||COREFIFO.vhd(465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/465
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/507||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/508||COREFIFO.vhd(467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/467
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/509||COREFIFO.vhd(468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/468
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/510||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig3 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/511||COREFIFO.vhd(471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/471
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig4 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/512||COREFIFO.vhd(472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/472
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig5 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/513||COREFIFO.vhd(473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/473
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig6 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/514||COREFIFO.vhd(474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/474
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig7 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/515||COREFIFO.vhd(475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/475
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig8 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/516||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pre is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/517||COREFIFO.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/477
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/518||COREFIFO.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/478
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe0 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/519||COREFIFO.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/479
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(520);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/520||COREFIFO.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/480
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_pipe2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(521);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/521||COREFIFO.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/481
Implementation;Synthesis|| CD638 ||@W:Signal re_pol is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(522);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/522||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CD638 ||@W:Signal pos_rclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(523);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/523||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CD638 ||@W:Signal pos_wclk is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/524||COREFIFO.vhd(499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/499
Implementation;Synthesis|| CD638 ||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/525||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/526||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/527||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CD638 ||@W:Signal fifo_re_in is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(528);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/528||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(529);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/529||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/530||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/531||COREFIFO.vhd(506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/506
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe1_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/532||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/512
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_pipe2_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/533||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/513
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig4_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(534);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/534||COREFIFO.vhd(517);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/517
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig5_ecc1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(535);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/535||COREFIFO.vhd(518);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/518
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(536);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/536||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(537);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/537||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(538);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/538||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(539);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/539||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(540);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/540||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(541);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/541||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(542);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/542||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(543);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/543||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(548);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/548||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(549);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/549||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(550);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/550||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(551);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/551||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(553);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/553||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal fulli is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/556||corefifo_async.vhd(167);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/167
Implementation;Synthesis|| CD638 ||@W:Signal fulli_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/557||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/558||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_assert_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/559||corefifo_async.vhd(172);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/172
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/560||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_empty_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/561||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/562||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/563||corefifo_async.vhd(178);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/178
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/564||corefifo_async.vhd(179);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/179
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/565||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/566||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/567||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/568||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/569||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/570||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(571);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/571||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(572);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/572||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl9_int is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(573);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/573||corefifo_async.vhd(198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/198
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/574||corefifo_async.vhd(213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/213
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_assert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/575||corefifo_async.vhd(214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/214
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_deassert is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/576||corefifo_async.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/215
Implementation;Synthesis|| CD638 ||@W:Signal fulli_fstop_sig is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/577||corefifo_async.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/578||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CD638 ||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/579||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/581||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/582||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(585);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/585||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(586);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/586||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl2 is floating; a simulation mismatch is possible.||m2s010_som.srr(588);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/588||corefifo_doubleSync.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/67
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(589);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/589||corefifo_doubleSync.vhd(66);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_doubleSync.vhd'/linenumber/66
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(591);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/591||corefifo_async.vhd(220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/220
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/592||corefifo_async.vhd(219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/219
Implementation;Synthesis|| CL240 ||@W:Signal dvld_xhdl9 is floating; a simulation mismatch is possible.||m2s010_som.srr(593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/593||corefifo_async.vhd(197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/197
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/594||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl22 is floating; a simulation mismatch is possible.||m2s010_som.srr(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/595||corefifo_async.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/184
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl21 is floating; a simulation mismatch is possible.||m2s010_som.srr(596);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/596||corefifo_async.vhd(183);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/183
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(597);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/597||corefifo_async.vhd(182);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/182
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl19 is floating; a simulation mismatch is possible.||m2s010_som.srr(598);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/598||corefifo_async.vhd(181);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/181
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl18 is floating; a simulation mismatch is possible.||m2s010_som.srr(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/599||corefifo_async.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/180
Implementation;Synthesis|| CL240 ||@W:Signal temp_empty_int is floating; a simulation mismatch is possible.||m2s010_som.srr(600);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/600||corefifo_async.vhd(176);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/176
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/601||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi is floating; a simulation mismatch is possible.||m2s010_som.srr(602);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/602||corefifo_async.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/170
Implementation;Synthesis|| CL240 ||@W:Signal fulli_int is floating; a simulation mismatch is possible.||m2s010_som.srr(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/603||corefifo_async.vhd(168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/168
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(604);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/604||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/605||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/607||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/608||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/609||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/610||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/611||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/612||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal fifo_re_in is floating; a simulation mismatch is possible.||m2s010_som.srr(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/613||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis|| CL240 ||@W:Signal sresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/614||COREFIFO.vhd(502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/502
Implementation;Synthesis|| CL240 ||@W:Signal aresetn is floating; a simulation mismatch is possible.||m2s010_som.srr(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/615||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis|| CL240 ||@W:Signal pos_rclk is floating; a simulation mismatch is possible.||m2s010_som.srr(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/616||COREFIFO.vhd(498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/498
Implementation;Synthesis|| CL240 ||@W:Signal RE_pol is floating; a simulation mismatch is possible.||m2s010_som.srr(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/617||COREFIFO.vhd(497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/497
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(618);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/618||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/619||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(620);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/620||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/621||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/622||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/623||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/624||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal ext_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/625||COREFIFO.vhd(476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/476
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/626||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/627||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/628||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/629||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(630);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/630||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/631||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/632||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal int_MEMRD_sig8 is floating -- simulation mismatch possible.||m2s010_som.srr(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/633||COREFIFO.vhd(463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/463
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(634);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/634||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/635||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10 is floating; a simulation mismatch is possible.||m2s010_som.srr(636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/636||COREFIFO.vhd(443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/443
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/637||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(638);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/638||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/639||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(640);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/640||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/641||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/642||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/643||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl116 is floating -- simulation mismatch possible.||m2s010_som.srr(644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/644||COREFIFO.vhd(429);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/429
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl25 is floating; a simulation mismatch is possible.||m2s010_som.srr(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/645||COREFIFO.vhd(428);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/428
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/646||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/647||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/648||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/649||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(650);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/650||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/651||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(652);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/652||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/653||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(654);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/654||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(655);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/655||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl23 is floating -- simulation mismatch possible.||m2s010_som.srr(656);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/656||COREFIFO.vhd(426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/426
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(657);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/657||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/658||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(659);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/659||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(660);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/660||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(661);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/661||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(662);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/662||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(663);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/663||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/664||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(665);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/665||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(666);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/666||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl22 is floating -- simulation mismatch possible.||m2s010_som.srr(667);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/667||COREFIFO.vhd(423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/423
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(668);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/668||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(669);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/669||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(670);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/670||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(671);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/671||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(672);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/672||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/673||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(674);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/674||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl21 is floating -- simulation mismatch possible.||m2s010_som.srr(675);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/675||COREFIFO.vhd(422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/422
Implementation;Synthesis|| CL240 ||@W:Signal temp_xhdl20 is floating; a simulation mismatch is possible.||m2s010_som.srr(676);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/676||COREFIFO.vhd(421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/421
Implementation;Synthesis|| CL252 ||@W:Bit 0 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(677);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/677||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 1 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(678);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/678||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 2 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(679);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/679||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 3 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/680||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 4 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/681||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 5 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(682);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/682||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 6 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/683||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 7 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/684||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 8 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(685);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/685||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 9 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/686||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL252 ||@W:Bit 10 of signal temp_xhdl19 is floating -- simulation mismatch possible.||m2s010_som.srr(687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/687||COREFIFO.vhd(420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/420
Implementation;Synthesis|| CL240 ||@W:Signal EMPTY is floating; a simulation mismatch is possible.||m2s010_som.srr(688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/688||COREFIFO.vhd(93);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/93
Implementation;Synthesis|| CL168 ||@W:Removing instance RW1.UI_ram_wrapper_1 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(689);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/689||COREFIFO.vhd(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1258
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(726);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/726||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(727);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/727||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(728);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/728||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(729);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/729||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(730);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/730||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(731);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/731||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(732);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/732||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(733);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/733||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(734);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/734||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(735);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/735||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(736);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/736||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(737);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/737||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(738);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/738||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/739||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(740);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/740||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(741);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/741||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(742);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/742||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(743);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/743||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(744);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/744||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(745);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/745||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(746);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/746||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(747);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/747||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(748);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/748||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(749);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/749||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(750);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/750||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/751||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(752);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/752||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(753);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/753||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(754);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/754||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(764);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/764||Interrupts.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/215
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(765);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/765||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(766);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/766||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(779);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/779||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(780);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/780||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(781);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/781||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(783);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/783||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(784);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/784||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(785);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/785||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(789);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/789||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(790);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/790||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(794);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/794||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL240 ||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(1091);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1091||m2s010_som_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||m2s010_som.srr(1092);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1092||m2s010_som_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(1093);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1093||m2s010_som_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.||m2s010_som.srr(1094);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1094||m2s010_som_sb_FABOSC_0_OSC.vhd(11);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som_sb\FABOSC_0\m2s010_som_sb_FABOSC_0_OSC.vhd'/linenumber/11
Implementation;Synthesis|| CD434 ||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1096);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1096||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis|| CD434 ||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1097);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1097||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis|| CD434 ||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1098);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1098||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis|| CD434 ||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1099);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1099||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis|| CD434 ||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1100||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1101||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1102);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1102||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1103||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1104);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1104||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1105||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1106);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1106||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1107||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1108);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1108||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1109||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis|| CD434 ||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1110);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1110||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1112);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1112||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1113);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1113||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1114||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1115);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1115||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1116);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1116||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1117);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1117||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1118);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1118||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1119);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1119||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1120||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1121);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1121||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1122);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1122||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1123);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1123||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1124);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1124||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1125);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1125||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1126);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1126||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis|| CL169 ||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1127);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1127||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1128);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1128||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1129||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1130);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1130||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1131);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1131||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1132);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1132||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CD434 ||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1152);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1152||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis|| CD638 ||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1153);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1153||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis|| CD638 ||@W:Signal idata_fail is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1159);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1159||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1164);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1164||ReadFIFO_Write_SM.vhd(141);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/141
Implementation;Synthesis|| CG290 ||@W:Referenced variable tx_col_detect_en is not in sensitivity list.||m2s010_som.srr(1165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1165||ReadFIFO_Write_SM.vhd(145);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/145
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1168);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1168||ReadFIFO_Write_SM.vhd(260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/260
Implementation;Synthesis|| CG290 ||@W:Referenced variable sm_advance is not in sensitivity list.||m2s010_som.srr(1169);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1169||ReadFIFO_Write_SM.vhd(266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/266
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal lfsr_q[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1185||CRC16_Generator.vhd(79);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CRC16_Generator.vhd'/linenumber/79
Implementation;Synthesis|| CL169 ||@W:Pruning unused register First_time_reg_1. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1187);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1187||ReadFIFO_Write_SM.vhd(170);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/170
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal bit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1188);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1188||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iRX_FIFO_wr_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1189);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1189||ReadFIFO_Write_SM.vhd(207);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/207
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal hold_collision; possible missing assignment in an if or case statement.||m2s010_som.srr(1190);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1190||ReadFIFO_Write_SM.vhd(143);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/143
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d3[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1191);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1191||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d2[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1192);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1192||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_fifo_din_d1[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1193);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1193||ReadFIFO_Write_SM.vhd(262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/262
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advancebit_cntr[2:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1194);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1194||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal SM_advance_i. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1195);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1195||ReadFIFO_Write_SM.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/186
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal rx_crc_data_store[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1196);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1196||ReadFIFO_Write_SM.vhd(242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/242
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1197);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1197||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of rx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1198);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1198||ReadFIFO_Write_SM.vhd(278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ReadFIFO_Write_SM.vhd'/linenumber/278
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_Empty_s_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1206||AFE_RX_SM.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\AFE_RX_SM.vhd'/linenumber/91
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1208||ManchesDecoder_Adapter.vhd(206);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/206
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1209);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1209||ManchesDecoder_Adapter.vhd(210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/210
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1210);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1210||ManchesDecoder_Adapter.vhd(223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/223
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1211);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1211||ManchesDecoder_Adapter.vhd(227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/227
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1212);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1212||ManchesDecoder_Adapter.vhd(235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/235
Implementation;Synthesis|| CG290 ||@W:Referenced variable clock_adjust is not in sensitivity list.||m2s010_som.srr(1213);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1213||ManchesDecoder_Adapter.vhd(239);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/239
Implementation;Synthesis|| CD638 ||@W:Signal idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1214);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1214||ManchesDecoder_Adapter.vhd(75);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/75
Implementation;Synthesis|| CL169 ||@W:Pruning unused register manches_Transition_d_3(3 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1219);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1219||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 3 of decoder_Transition_d_4(3 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1220);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1220||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of decoder_ShiftReg_3(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1221);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1221||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL271 ||@W:Pruning unused bits 7 to 1 of manches_ShiftReg_4(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||m2s010_som.srr(1222);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1222||ManchesDecoder_Adapter.vhd(98);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/98
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal s2p_data[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1223);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1223||ManchesDecoder_Adapter.vhd(264);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/264
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal irx_center_sample. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1224);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1224||ManchesDecoder_Adapter.vhd(237);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/237
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal isampler_clk1x_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1225||ManchesDecoder_Adapter.vhd(225);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/225
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal clkdiv[3:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1226||ManchesDecoder_Adapter.vhd(208);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesDecoder_Adapter.vhd'/linenumber/208
Implementation;Synthesis|| CD638 ||@W:Signal man_data is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1229);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1229||ManchesEncoder.vhd(78);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/78
Implementation;Synthesis|| CD638 ||@W:Signal tx_idle_line_cntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1238);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1238||TX_SM.vhd(95);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/95
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal txen_early_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1241);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1241||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_length[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1242);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1242||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_byte_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1243);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1243||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PostAmble_cntr[11:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1244);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1244||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal PreAmble_cntr[6:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1245);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1245||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_preamble_pat_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1246);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1246||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_packet_complt. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1247);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1247||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_gen. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1248);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1248||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte2_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1249);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1249||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_crc_byte1_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1250);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1250||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to iTX_PostAmble are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1251);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1251||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_FIFO_rd_en. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1252);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1252||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal iTX_Enable. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1253);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1253||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_STATE[0:8]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1254||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_PreAmble. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1255);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1255||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal TX_DataEn. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1256);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1256||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal tx_idle_line_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1257);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1257||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL113 ||@W:Feedback mux created for signal start_tx_FIFO_s. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.||m2s010_som.srr(1258);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1258||TX_SM.vhd(120);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/120
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_packet_length(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1259);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1259||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 11 of tx_packet_length(11 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1260);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1260||TX_SM.vhd(149);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_SM.vhd'/linenumber/149
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1262);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1262||TX_Collision_Detector.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/177
Implementation;Synthesis|| CG290 ||@W:Referenced variable rx_crc_byte_en is not in sensitivity list.||m2s010_som.srr(1263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1263||TX_Collision_Detector.vhd(184);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/184
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_syncCompare_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1265);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1265||TX_Collision_Detector.vhd(165);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/165
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_DIN_d1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1266);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1266||TX_Collision_Detector.vhd(150);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/150
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_sync2RX_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1267);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1267||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1268);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1268||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_DOUT_d1_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1269);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1269||TX_Collision_Detector.vhd(97);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/97
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to TX_collision_detect are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1270);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1270||TX_Collision_Detector.vhd(180);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/180
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_wr_en_d(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1271);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1271||TX_Collision_Detector.vhd(133);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\TX_Collision_Detector.vhd'/linenumber/133
Implementation;Synthesis|| CL265 ||@W:Removing unused bit 2 of TX_PreAmble_d_3(2 downto 0). Either assign all bits or reduce the width of the signal.||m2s010_som.srr(1273);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1273||ManchesEncoder.vhd(157);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\ManchesEncoder.vhd'/linenumber/157
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_af is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1278);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1278||FIFOs.vhd(91);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/91
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_ae is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1279);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1279||FIFOs.vhd(92);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/92
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1282);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1282||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1283);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1283||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1284||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1285);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1285||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1286);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1286||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1287);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1287||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1288);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1288||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1289);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1289||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1290);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1290||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1291);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1291||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1292);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1292||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1293);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1293||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1294);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1294||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1295);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1295||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1296);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1296||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1297);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1297||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1298);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1298||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1299);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1299||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1300);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1300||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1301);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1301||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1302);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1302||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1303);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1303||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1304);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1304||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1305);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1305||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1306);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1306||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1307);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1307||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1314);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1314||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1315);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1315||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1316);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1316||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1317);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1317||FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\FIFO_8Kx9_FIFO_8Kx9_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1319);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1319||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1322);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1322||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1323);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1323||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1324);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1324||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1325);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1325||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1327);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1327||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1328);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1328||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(1333);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1333||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(1334);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1334||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1335);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1335||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1336);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1336||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1337);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1337||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1338);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1338||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1339);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1339||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1340);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1340||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1341);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1341||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1342);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1342||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1343);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1343||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1344||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1345);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1345||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1346);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1346||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1347);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1347||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1348);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1348||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1349);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1349||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1350);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1350||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1351);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1351||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1352);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1352||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1353);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1353||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1354);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1354||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1355);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1355||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1356);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1356||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1357);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1357||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1358);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1358||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1359);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1359||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1360);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1360||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1361);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1361||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1362);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1362||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1363);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1363||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1364);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1364||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1365);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1365||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1366);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1366||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1367);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1367||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1368);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1368||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1369);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1369||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1370);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1370||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1371);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1371||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1372);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1372||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1374);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1374||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1375);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1375||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1376);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1376||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1377);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1377||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1378);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1378||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1379);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1379||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(1380);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1380||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(1381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1381||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1382||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1383||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1384||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1385||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1386||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1387||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1388||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1389||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1390||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1391||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1392||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(8 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1393||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1394||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1395);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1395||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1396);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1396||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1397);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1397||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1398);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1398||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_8Kx9\FIFO_8Kx9_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CD638 ||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1402);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1402||COREFIFO.vhd(400);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/400
Implementation;Synthesis|| CD638 ||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1403);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1403||COREFIFO.vhd(401);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/401
Implementation;Synthesis|| CD638 ||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1404||COREFIFO.vhd(404);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/404
Implementation;Synthesis|| CD638 ||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1405||COREFIFO.vhd(405);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/405
Implementation;Synthesis|| CD638 ||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1406||COREFIFO.vhd(406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/406
Implementation;Synthesis|| CD638 ||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1407||COREFIFO.vhd(410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/410
Implementation;Synthesis|| CD638 ||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1408||COREFIFO.vhd(413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/413
Implementation;Synthesis|| CD638 ||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1409||COREFIFO.vhd(430);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/430
Implementation;Synthesis|| CD638 ||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1410||COREFIFO.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/434
Implementation;Synthesis|| CD638 ||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1411||COREFIFO.vhd(435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/435
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1412);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1412||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CD638 ||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1413);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1413||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CD638 ||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1414);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1414||COREFIFO.vhd(447);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/447
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1415);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1415||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis|| CD638 ||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1416);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1416||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis|| CD638 ||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1417);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1417||COREFIFO.vhd(470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/470
Implementation;Synthesis|| CD638 ||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1418);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1418||COREFIFO.vhd(504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/504
Implementation;Synthesis|| CD638 ||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1419);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1419||COREFIFO.vhd(505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/505
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1420);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1420||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_sb_correct is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1421);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1421||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CD638 ||@W:Signal temp_a_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1422);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1422||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CD638 ||@W:Signal temp_b_db_detect is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1423);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1423||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1424);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1424||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CD638 ||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1425);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1425||COREFIFO.vhd(531);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/531
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl1 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1426);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1426||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CD638 ||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1427);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1427||COREFIFO.vhd(533);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/533
Implementation;Synthesis|| CL240 ||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1432);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1432||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis|| CL240 ||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1433);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1433||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis|| CL240 ||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1434);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1434||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(27);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/27
Implementation;Synthesis|| CL240 ||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1435);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1435||FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\FIFO_2Kx8_FIFO_2Kx8_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis|| CD434 ||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1437);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1437||corefifo_async.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/629
Implementation;Synthesis|| CD638 ||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1440);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1440||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1441);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1441||corefifo_async.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/177
Implementation;Synthesis|| CD638 ||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1442);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1442||corefifo_async.vhd(185);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/185
Implementation;Synthesis|| CD638 ||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1443);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1443||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CD434 ||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1445||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis|| CD638 ||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1446);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1446||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis|| CL240 ||@W:Signal re_top_p is floating; a simulation mismatch is possible.||m2s010_som.srr(1451);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1451||corefifo_async.vhd(186);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/186
Implementation;Synthesis|| CL240 ||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||m2s010_som.srr(1452);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1452||corefifo_async.vhd(174);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/174
Implementation;Synthesis|| CL169 ||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1453);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1453||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_r_fwft_5. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1454);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1454||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_gray_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1455);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1455||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1456);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1456||corefifo_async.vhd(751);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/751
Implementation;Synthesis|| CL169 ||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1457);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1457||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1458);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1458||corefifo_async.vhd(673);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/673
Implementation;Synthesis|| CL169 ||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1459);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1459||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1460);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1460||corefifo_async.vhd(658);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/658
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1461);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1461||corefifo_async.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/645
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rptr_bin_sync2_fwft_3(11 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1462);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1462||corefifo_async.vhd(595);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/595
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1463);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1463||corefifo_async.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/582
Implementation;Synthesis|| CL168 ||@W:Removing instance Rd_doubleSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||m2s010_som.srr(1464);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1464||corefifo_async.vhd(568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/568
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1465);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1465||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1466);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1466||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1467);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1467||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1468);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1468||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1469);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1469||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1470);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1470||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1471);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1471||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1472);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1472||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1473);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1473||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1474);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1474||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1475||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wrcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1476||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1477||corefifo_async.vhd(844);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/844
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1478||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1479||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1480||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1481||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1482||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1483);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1483||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1484||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1485);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1485||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1486);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1486||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1487||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1488||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to rdcnt_r(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1489||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL111 ||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||m2s010_som.srr(1490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1490||corefifo_async.vhd(775);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/775
Implementation;Synthesis|| CL240 ||@W:Signal DB_DETECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1492||COREFIFO.vhd(532);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/532
Implementation;Synthesis|| CL240 ||@W:Signal SB_CORRECT_xhdl1 is floating; a simulation mismatch is possible.||m2s010_som.srr(1493);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1493||COREFIFO.vhd(530);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/530
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1494);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1494||COREFIFO.vhd(527);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/527
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_DB_DETECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1495);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1495||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis|| CL240 ||@W:Signal temp_B_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1496);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1496||COREFIFO.vhd(525);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/525
Implementation;Synthesis|| CL240 ||@W:Signal temp_A_SB_CORRECT is floating; a simulation mismatch is possible.||m2s010_som.srr(1497);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1497||COREFIFO.vhd(524);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/524
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||m2s010_som.srr(1498);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1498||COREFIFO.vhd(445);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/445
Implementation;Synthesis|| CL240 ||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||m2s010_som.srr(1499);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1499||COREFIFO.vhd(444);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1500);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1500||COREFIFO.vhd(1240);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1240
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_ext_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1501);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1501||COREFIFO.vhd(1226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1226
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1502);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1502||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1503);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1503||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1504);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1504||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1505);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1505||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1506);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1506||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1507);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1507||COREFIFO.vhd(1142);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1142
Implementation;Synthesis|| CL169 ||@W:Pruning unused register fwft_Q_r_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1508);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1508||COREFIFO.vhd(1129);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1129
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r2_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1509);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1509||COREFIFO.vhd(1114);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1114
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r1_2(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1510);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1510||COREFIFO.vhd(1100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1100
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RDATA_r_pre_3(7 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1511);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1511||COREFIFO.vhd(1087);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1087
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1512);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1512||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1513);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1513||COREFIFO.vhd(1042);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1042
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1514);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1514||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1515);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1515||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register DVLD_async_ecc_4. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1516);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1516||COREFIFO.vhd(642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\FIFO_2Kx8\FIFO_2Kx8_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/642
Implementation;Synthesis|| CL169 ||@W:Pruning unused register packet_available_clear_reg_3(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1519);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1519||FIFOs.vhd(254);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\FIFOs.vhd'/linenumber/254
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1554);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1554||uP_if.vhd(584);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/584
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1555);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1555||uP_if.vhd(627);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/627
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1556);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1556||uP_if.vhd(625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/625
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1557);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1557||uP_if.vhd(623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/623
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1558);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1558||uP_if.vhd(653);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/653
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1559);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1559||uP_if.vhd(621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/621
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1560);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1560||uP_if.vhd(651);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/651
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1561);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1561||uP_if.vhd(619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/619
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1562);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1562||uP_if.vhd(649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/649
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1563);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1563||uP_if.vhd(617);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/617
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1564);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1564||uP_if.vhd(647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/647
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1565);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1565||uP_if.vhd(615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/615
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1566);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1566||uP_if.vhd(645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/645
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1567);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1567||uP_if.vhd(613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/613
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_4_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1568);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1568||uP_if.vhd(643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/643
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1569);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1569||uP_if.vhd(611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/611
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1570);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1570||uP_if.vhd(641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/641
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1571);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1571||uP_if.vhd(609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/609
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_5_reg is not in sensitivity list.||m2s010_som.srr(1572);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1572||uP_if.vhd(639);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/639
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_1_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1573);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1573||uP_if.vhd(607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/607
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_4_reg is not in sensitivity list.||m2s010_som.srr(1574);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1574||uP_if.vhd(637);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/637
Implementation;Synthesis|| CG290 ||@W:Referenced variable int_reg is not in sensitivity list.||m2s010_som.srr(1575);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1575||uP_if.vhd(601);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/601
Implementation;Synthesis|| CG290 ||@W:Referenced variable i_int_mask_reg is not in sensitivity list.||m2s010_som.srr(1576);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1576||uP_if.vhd(603);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/603
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_3_reg is not in sensitivity list.||m2s010_som.srr(1577);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1577||uP_if.vhd(635);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/635
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_2_reg is not in sensitivity list.||m2s010_som.srr(1578);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1578||uP_if.vhd(633);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/633
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_3_byte_1_reg is not in sensitivity list.||m2s010_som.srr(1579);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1579||uP_if.vhd(631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/631
Implementation;Synthesis|| CG290 ||@W:Referenced variable status_reg is not in sensitivity list.||m2s010_som.srr(1580);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1580||uP_if.vhd(605);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/605
Implementation;Synthesis|| CG290 ||@W:Referenced variable mac_2_byte_6_reg is not in sensitivity list.||m2s010_som.srr(1581);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1581||uP_if.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/629
Implementation;Synthesis|| CG290 ||@W:Referenced variable control_reg is not in sensitivity list.||m2s010_som.srr(1582);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1582||uP_if.vhd(599);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/599
Implementation;Synthesis|| CD434 ||@W:Signal rx_crc_error_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1592);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1592||Interrupts.vhd(215);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/215
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_overflow_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1593);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1593||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD434 ||@W:Signal rx_fifo_underrun_int in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||m2s010_som.srr(1594);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1594||Interrupts.vhd(216);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/216
Implementation;Synthesis|| CD638 ||@W:Signal rx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1607);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1607||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_underrun_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1608);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1608||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CD638 ||@W:Signal tx_fifo_overflow_c is undriven. Either assign the signal a value or remove the signal declaration.||m2s010_som.srr(1609);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1609||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1611);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1611||Interrupts.vhd(107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/107
Implementation;Synthesis|| CL240 ||@W:Signal TX_FIFO_UNDERRUN_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1612);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1612||Interrupts.vhd(105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/105
Implementation;Synthesis|| CL240 ||@W:Signal RX_FIFO_OVERFLOW_c is floating; a simulation mismatch is possible.||m2s010_som.srr(1613);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1613||Interrupts.vhd(103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/103
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1614);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1614||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register TX_FIFO_UNDERRUN_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1615);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1615||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register RX_FIFO_OVERFLOW_d_2(2 downto 0). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1616);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1616||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_UNDERRUN_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1619);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1619||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit tx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1620);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1620||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1621);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1621||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit rx_FIFO_OVERFLOW_int_d(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1622);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1622||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1623);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1623||Interrupts.vhd(263);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/263
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1624);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1624||Interrupts.vhd(284);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/284
Implementation;Synthesis|| CL169 ||@W:Pruning unused register rx_FIFO_OVERFLOW_int. Make sure that there are no unused intermediate registers.||m2s010_som.srr(1625);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1625||Interrupts.vhd(326);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/326
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of rx_FIFO_OVERFLOW_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1626);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1626||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL117 ||@W:Latch generated from process for signal APB3_RDATA(7 downto 0); possible missing assignment in an if or case statement.||m2s010_som.srr(1628);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1628||uP_if.vhd(587);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\uP_if.vhd'/linenumber/587
Implementation;Synthesis|| CG296 ||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||m2s010_som.srr(1631);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1631||Debounce.vhd(47);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/47
Implementation;Synthesis|| CG290 ||@W:Referenced variable debounce_in is not in sensitivity list.||m2s010_som.srr(1632);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1632||Debounce.vhd(52);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Debounce.vhd'/linenumber/52
Implementation;Synthesis|| CL240 ||@W:Signal iData_FAIL is floating; a simulation mismatch is possible.||m2s010_som.srr(1636);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1636||CommsFPGA_top.vhd(177);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/177
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of tx_FIFO_UNDERRUN_int_d(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1641);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1641||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||m2s010_som.srr(1642);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1642||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of tx_FIFO_UNDERRUN_int_d(2 downto 1). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||m2s010_som.srr(1643);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1643||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL257 ||@W:Register bit 0 always 0, optimizing ...||m2s010_som.srr(1644);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1644||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL169 ||@W:Pruning unused register tx_FIFO_UNDERRUN_int_d(2). Make sure that there are no unused intermediate registers.||m2s010_som.srr(1645);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1645||Interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/390
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of apb3_wdata(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1646);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1646||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of apb3_wdata(7 downto 0) is unused ||m2s010_som.srr(1647);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1647||Interrupts.vhd(57);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/57
Implementation;Synthesis|| CL246 ||@W:Input port bits 5 to 4 of int_mask_reg(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||m2s010_som.srr(1648);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1648||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 2 of int_mask_reg(7 downto 0) is unused ||m2s010_som.srr(1649);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1649||Interrupts.vhd(67);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\Interrupts.vhd'/linenumber/67
Implementation;Synthesis|| CL247 ||@W:Input port bit 0 of id_res(3 downto 0) is unused ||m2s010_som.srr(1707);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1707||CommsFPGA_top.vhd(94);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\hdl\CommsFPGA_top.vhd'/linenumber/94
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1762);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1762||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1763);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1763||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1764);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1764||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL177 ||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||m2s010_som.srr(1765);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1765||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis|| CL158 ||@W:Inout GPIO_1_BIDI is unused||m2s010_som.srr(1842);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1842||m2s010_som.vhd(88);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\component\work\m2s010_som\m2s010_som.vhd'/linenumber/88
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_ext_reset because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.SDIF_READY_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1913);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1913||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(1914);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/1914||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2012);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2012||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2013);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2013||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2014);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2014||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2015);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2015||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2016);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2016||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2017);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2017||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2018);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2018||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2019);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2019||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2020);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2020||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2021);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2021||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.MANCHESTER_DECODER_INST.ReadFIFO_Write_SM_PROC.hold_collision is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2022);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2022||readfifo_write_sm.vhd(143);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\readfifo_write_sm.vhd'/linenumber/143
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2023);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2023||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2024);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2024||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2025);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2025||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2026);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2026||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis|| MO129 ||@W:Sequential instance m2s010_som_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2027);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2027||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 8 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.APB3_RDATA[7:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||m2s010_som.srr(2097);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2097||up_if.vhd(587);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\up_if.vhd'/linenumber/587
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock which controls 1461 sequential elements including CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.RX_packet_depth[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2098);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2098||up_if.vhd(698);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\up_if.vhd'/linenumber/698
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock which controls 4 sequential elements including CommsFPGA_top_0.MANCHESTER_ENCODER_INST.MANCHESTER_OUT. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2099);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2099||manchesencoder.vhd(157);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\manchesencoder.vhd'/linenumber/157
Implementation;Synthesis|| MT530 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock which controls 253 sequential elements including CommsFPGA_top_0.TRIPLE_DEBOUNCE_INST.DEBOUNCE_0_INST.debounce_cntr_0[1:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2100);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2100||debounce.vhd(49);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\debounce.vhd'/linenumber/49
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 969 sequential elements including m2s010_som_sb_0.CORERESETP_0.sm0_state[0:6]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2101);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2101||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock which controls 109 sequential elements including m2s010_som_sb_0.CORECONFIGP_0.FIC_2_APB_M_PREADY_0. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2102);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2102||coreconfigp.vhd(517);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/517
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2103);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2103||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2104);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2104||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 31 sequential elements including m2s010_som_sb_0.CORERESETP_0.count_ddr[13:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2105);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2105||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 1512 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2106);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2106||syn_dics.v(5495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5495
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2107);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2107||syn_dics.v(344);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/344
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 18 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2108);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2108||syn_dics.v(5903);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5903
Implementation;Synthesis|| MT530 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] which controls 1 sequential elements including m2s010_som_sb_0.m2s010_som_sb_MSS_0.MSS_ADLIB_INST. This clock has no specified timing constraint which may adversely impact design performance. ||m2s010_som.srr(2109);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2109||m2s010_som_sb_mss.vhd(2268);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb_mss\m2s010_som_sb_mss.vhd'/linenumber/2268
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2226);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2226||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2227);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2227||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2228);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2228||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2229);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2229||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2230);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2230||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2231);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2231||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2232);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2232||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.sdif0_areset_n_rcosc because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2233);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2233||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif3_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2234);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2234||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance m2s010_som_sb_0.CORERESETP_0.release_sdif2_core because it is equivalent to instance m2s010_som_sb_0.CORERESETP_0.release_sdif1_core. To keep the instance, apply constraint syn_preserve=1 on the instance.||m2s010_som.srr(2235);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2235||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreresetp\7.0.104\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||m2s010_som.srr(2344);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2344||syn_dics.v(212);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/212
Implementation;Synthesis|| MO160 ||@W:Register bit paddr[16] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2381);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2381||coreconfigp.vhd(341);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/341
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[31] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2382);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2382||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[30] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2383);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2383||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[29] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2384);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2384||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[28] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2385);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2385||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[27] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2386);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2386||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[26] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2387);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2387||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[25] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2388);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2388||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[24] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2389);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2389||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[23] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2390);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2390||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[22] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2391);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2391||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[21] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2392);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2392||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[20] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2393);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2393||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO160 ||@W:Register bit FIC_2_APB_M_PRDATA_0[19] (in view view:work.CoreConfigP(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2394);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2394||coreconfigp.vhd(622);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\actel\directcore\coreconfigp\7.0.105\rtl\vhdl\core\coreconfigp.vhd'/linenumber/622
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.col_detect_d[0] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2406);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2406||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO129 ||@W:Sequential instance CommsFPGA_top_0.PROCESSOR_INTERFACE_INST.INTERRUPT_INST.rx_FIFO_OVERFLOW_int_d[1] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2407);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2407||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2408);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2408||interrupts.vhd(368);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/368
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[0] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2409);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2409||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[1] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2410);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2410||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit INTERRUPT_INST.col_detect_int_d[2] (in view view:work.uP_if(behavioral)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2411);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2411||interrupts.vhd(390);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\hdl\interrupts.vhd'/linenumber/390
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2475);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2475||syn_dics.v(5467);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5467
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2476);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2476||syn_dics.v(5495);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/5495
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[213] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2477);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2477||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[214] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2478);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2478||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[215] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2479);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2479||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[216] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2480);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2480||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[217] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2481);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2481||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[218] is reduced to a combinational gate by constant propagation.||m2s010_som.srr(2482);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2482||syn_dics.v(2653);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2653
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW[212:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||m2s010_som.srr(2484);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2484||syn_dics.v(2649);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2649
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[219] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2487);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2487||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[218] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2488);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2488||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[217] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2489);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2489||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[216] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2490);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2490||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[215] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2491);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2491||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[214] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||m2s010_som.srr(2492);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2492||syn_dics.v(2516);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\synthesis\rev_debug\instr_sources\syn_dics.v'/linenumber/2516
Implementation;Synthesis|| MT246 ||@W:Blackbox XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2680);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2680||m2s010_som_sb_fabosc_0_osc.vhd(66);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\fabosc_0\m2s010_som_sb_fabosc_0_osc.vhd'/linenumber/66
Implementation;Synthesis|| MT246 ||@W:Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||m2s010_som.srr(2681);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2681||m2s010_som_sb_ccc_0_fccc.vhd(106);liberoaction://cross_probe/hdl/file/'c:\users\gcallsen\documents\projects\fpga\081817-1v6-linux-debug-ident\component\work\m2s010_som_sb\ccc_0\m2s010_som_sb_ccc_0_fccc.vhd'/linenumber/106
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_RX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_RX_CLK"||m2s010_som.srr(2683);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2683||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som|MAC_MII_TX_CLK with period 10.00ns. Please declare a user-defined clock on object "p:MAC_MII_TX_CLK"||m2s010_som.srr(2684);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2684||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||m2s010_som.srr(2686);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2686||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||m2s010_som.srr(2687);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2687||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||m2s010_som.srr(2688);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2688||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock CommsFPGA_top|BIT_CLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_top_0.BIT_CLK"||m2s010_som.srr(2689);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2689||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_MSS|FIC_2_APB_M_PCLK_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.m2s010_som_sb_MSS_0.FIC_2_APB_M_PCLK"||m2s010_som.srr(2690);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2690||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.FABOSC_0.N_RCOSC_25_50MHZ_CLKOUT"||m2s010_som.srr(2691);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2691||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CCC_0.GL0_net"||m2s010_som.srr(2692);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2692||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_sb_CAM_SPI_1_CLK_IO|Y_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on object "n:m2s010_som_sb_0.CAM_SPI_1_CLK.Y[0]"||m2s010_som.srr(2693);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2693||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL1_net"||m2s010_som.srr(2694);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2694||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock m2s010_som_CommsFPGA_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CommsFPGA_CCC_0.GL0_net"||m2s010_som.srr(2695);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2695||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||m2s010_som.srr(2709);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2709||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||m2s010_som.srr(2711);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2711||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||m2s010_som.srr(2739);liberoaction://cross_probe/hdl/file/'C:\Users\gcallsen\Documents\Projects\FPGA\081817-1v6-Linux-Debug-Ident\synthesis\rev_debug\m2s010_som.srr'/linenumber/2739||null;null
Implementation;Compile;RootName:m2s010_som
Implementation;Compile||(null)||Please refer to the log file for details about 4 Warning(s) , 7 Info(s)||m2s010_som_compile_log.log;liberoaction://open_report/file/m2s010_som_compile_log.log||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98369539||Info: I/O Bank and Globals Assigner detected (1) out of (10) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:m2s010_som
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||m2s010_som_layout_log.log;liberoaction://open_report/file/m2s010_som_layout_log.log||(null);(null)
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||m2s010_som_generateBitstream.log;liberoaction://open_report/file/m2s010_som_generateBitstream.log||(null);(null)
Implementation;Generate Bitstream;RootName:m2s010_som
