// Seed: 3743529490
module module_0 (
    input tri1 id_0
);
  wire id_2;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input supply0 id_5,
    input wire id_6,
    input tri id_7,
    input wor id_8,
    output logic id_9,
    output tri1 id_10,
    output uwire id_11,
    output tri0 id_12,
    input wor id_13,
    input wor id_14
);
  module_0 modCall_1 (id_8);
  wire [1 : 1] id_16;
  wire id_17;
  always_latch id_9 <= #1  ~id_16;
endmodule
