

================================================================
== Vivado HLS Report for 'axi_interfaces'
================================================================
* Date:           Tue May 16 14:41:50 2017

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        axi_interfaces_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      2.65|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+-------------+
    |  Latency  |  Interval |   Pipeline  |
    | min | max | min | max |     Type    |
    +-----+-----+-----+-----+-------------+
    |    5|    6|    4|    4| loop rewind |
    +-----+-----+-----+-----+-------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |            |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+-----+-----+----------+-----------+-----------+------+----------+
        |- For_Loop  |    5|    5|         3|          1|          1|     4|    yes   |
        +------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     443|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     317|
|Register         |        -|      -|     848|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     848|     760|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_1_7_fu_234_p2         |     +    |      0|  0|   6|           4|           6|
    |tmp_3_1_fu_295_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_2_fu_326_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_3_fu_357_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_4_fu_388_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_5_fu_419_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_6_fu_450_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_7_fu_481_p2       |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_264_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_4_1_fu_307_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_2_fu_338_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_3_fu_369_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_4_fu_400_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_5_fu_431_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_6_fu_462_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_7_fu_493_p2       |     +    |      0|  0|  16|          16|          16|
    |tmp_4_fu_276_p2         |     +    |      0|  0|  16|          16|          16|
    |d_i_0_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_0_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_1_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_1_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_2_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_2_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_3_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_3_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_4_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_4_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_5_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_5_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_6_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_6_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_7_0_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_i_7_0_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_0_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_0_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_1_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_1_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_2_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_2_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_3_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_3_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_4_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_4_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_5_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_5_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_6_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_6_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_o_7_1_load_A          |    and   |      0|  0|   1|           1|           1|
    |d_o_7_1_load_B          |    and   |      0|  0|   1|           1|           1|
    |d_i_0_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_1_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_2_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_3_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_4_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_5_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_6_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_i_7_0_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_0_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_1_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_2_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_3_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_4_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_5_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_6_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |d_o_7_1_state_cmp_full  |   icmp   |      0|  0|   1|           2|           1|
    |exitcond_fu_244_p2      |   icmp   |      0|  0|   3|           6|           7|
    |ap_condition_127        |    or    |      0|  0|   1|           1|           1|
    |ap_condition_67         |    or    |      0|  0|   1|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 443|         460|         447|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          3|    1|          3|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   1|          2|    1|          2|
    |d_i_0_0_data_out         |  16|          2|   16|         32|
    |d_i_0_0_state            |   2|          3|    2|          6|
    |d_i_0_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_1_0_data_out         |  16|          2|   16|         32|
    |d_i_1_0_state            |   2|          3|    2|          6|
    |d_i_1_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_2_0_data_out         |  16|          2|   16|         32|
    |d_i_2_0_state            |   2|          3|    2|          6|
    |d_i_2_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_3_0_data_out         |  16|          2|   16|         32|
    |d_i_3_0_state            |   2|          3|    2|          6|
    |d_i_3_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_4_0_data_out         |  16|          2|   16|         32|
    |d_i_4_0_state            |   2|          3|    2|          6|
    |d_i_4_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_5_0_data_out         |  16|          2|   16|         32|
    |d_i_5_0_state            |   2|          3|    2|          6|
    |d_i_5_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_6_0_data_out         |  16|          2|   16|         32|
    |d_i_6_0_state            |   2|          3|    2|          6|
    |d_i_6_TDATA_blk_n        |   1|          2|    1|          2|
    |d_i_7_0_data_out         |  16|          2|   16|         32|
    |d_i_7_0_state            |   2|          3|    2|          6|
    |d_i_7_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_0_1_data_out         |  16|          2|   16|         32|
    |d_o_0_1_state            |   2|          3|    2|          6|
    |d_o_0_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_1_1_data_out         |  16|          2|   16|         32|
    |d_o_1_1_state            |   2|          3|    2|          6|
    |d_o_1_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_2_1_data_out         |  16|          2|   16|         32|
    |d_o_2_1_state            |   2|          3|    2|          6|
    |d_o_2_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_3_1_data_out         |  16|          2|   16|         32|
    |d_o_3_1_state            |   2|          3|    2|          6|
    |d_o_3_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_4_1_data_out         |  16|          2|   16|         32|
    |d_o_4_1_state            |   2|          3|    2|          6|
    |d_o_4_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_5_1_data_out         |  16|          2|   16|         32|
    |d_o_5_1_state            |   2|          3|    2|          6|
    |d_o_5_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_6_1_data_out         |  16|          2|   16|         32|
    |d_o_6_1_state            |   2|          3|    2|          6|
    |d_o_6_TDATA_blk_n        |   1|          2|    1|          2|
    |d_o_7_1_data_out         |  16|          2|   16|         32|
    |d_o_7_1_state            |   2|          3|    2|          6|
    |d_o_7_TDATA_blk_n        |   1|          2|    1|          2|
    |i1_phi_fu_220_p6         |   5|          3|    5|         15|
    |i1_reg_216               |   5|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 317|        124|  317|        672|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |acc_0                                       |  32|   0|   32|          0|
    |acc_1                                       |  32|   0|   32|          0|
    |acc_2                                       |  32|   0|   32|          0|
    |acc_3                                       |  32|   0|   32|          0|
    |acc_4                                       |  32|   0|   32|          0|
    |acc_5                                       |  32|   0|   32|          0|
    |acc_6                                       |  32|   0|   32|          0|
    |acc_7                                       |  32|   0|   32|          0|
    |ap_CS_fsm                                   |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond_reg_505  |   1|   0|    1|          0|
    |d_i_0_0_payload_A                           |  16|   0|   16|          0|
    |d_i_0_0_payload_B                           |  16|   0|   16|          0|
    |d_i_0_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_0_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_0_0_state                               |   2|   0|    2|          0|
    |d_i_1_0_payload_A                           |  16|   0|   16|          0|
    |d_i_1_0_payload_B                           |  16|   0|   16|          0|
    |d_i_1_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_1_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_1_0_state                               |   2|   0|    2|          0|
    |d_i_2_0_payload_A                           |  16|   0|   16|          0|
    |d_i_2_0_payload_B                           |  16|   0|   16|          0|
    |d_i_2_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_2_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_2_0_state                               |   2|   0|    2|          0|
    |d_i_3_0_payload_A                           |  16|   0|   16|          0|
    |d_i_3_0_payload_B                           |  16|   0|   16|          0|
    |d_i_3_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_3_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_3_0_state                               |   2|   0|    2|          0|
    |d_i_4_0_payload_A                           |  16|   0|   16|          0|
    |d_i_4_0_payload_B                           |  16|   0|   16|          0|
    |d_i_4_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_4_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_4_0_state                               |   2|   0|    2|          0|
    |d_i_5_0_payload_A                           |  16|   0|   16|          0|
    |d_i_5_0_payload_B                           |  16|   0|   16|          0|
    |d_i_5_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_5_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_5_0_state                               |   2|   0|    2|          0|
    |d_i_6_0_payload_A                           |  16|   0|   16|          0|
    |d_i_6_0_payload_B                           |  16|   0|   16|          0|
    |d_i_6_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_6_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_6_0_state                               |   2|   0|    2|          0|
    |d_i_7_0_payload_A                           |  16|   0|   16|          0|
    |d_i_7_0_payload_B                           |  16|   0|   16|          0|
    |d_i_7_0_sel_rd                              |   1|   0|    1|          0|
    |d_i_7_0_sel_wr                              |   1|   0|    1|          0|
    |d_i_7_0_state                               |   2|   0|    2|          0|
    |d_o_0_1_payload_A                           |  16|   0|   16|          0|
    |d_o_0_1_payload_B                           |  16|   0|   16|          0|
    |d_o_0_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_0_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_0_1_state                               |   2|   0|    2|          0|
    |d_o_1_1_payload_A                           |  16|   0|   16|          0|
    |d_o_1_1_payload_B                           |  16|   0|   16|          0|
    |d_o_1_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_1_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_1_1_state                               |   2|   0|    2|          0|
    |d_o_2_1_payload_A                           |  16|   0|   16|          0|
    |d_o_2_1_payload_B                           |  16|   0|   16|          0|
    |d_o_2_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_2_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_2_1_state                               |   2|   0|    2|          0|
    |d_o_3_1_payload_A                           |  16|   0|   16|          0|
    |d_o_3_1_payload_B                           |  16|   0|   16|          0|
    |d_o_3_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_3_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_3_1_state                               |   2|   0|    2|          0|
    |d_o_4_1_payload_A                           |  16|   0|   16|          0|
    |d_o_4_1_payload_B                           |  16|   0|   16|          0|
    |d_o_4_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_4_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_4_1_state                               |   2|   0|    2|          0|
    |d_o_5_1_payload_A                           |  16|   0|   16|          0|
    |d_o_5_1_payload_B                           |  16|   0|   16|          0|
    |d_o_5_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_5_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_5_1_state                               |   2|   0|    2|          0|
    |d_o_6_1_payload_A                           |  16|   0|   16|          0|
    |d_o_6_1_payload_B                           |  16|   0|   16|          0|
    |d_o_6_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_6_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_6_1_state                               |   2|   0|    2|          0|
    |d_o_7_1_payload_A                           |  16|   0|   16|          0|
    |d_o_7_1_payload_B                           |  16|   0|   16|          0|
    |d_o_7_1_sel_rd                              |   1|   0|    1|          0|
    |d_o_7_1_sel_wr                              |   1|   0|    1|          0|
    |d_o_7_1_state                               |   2|   0|    2|          0|
    |exitcond_reg_505                            |   1|   0|    1|          0|
    |i1_reg_216                                  |   5|   0|    5|          0|
    |tmp_12_reg_500                              |   5|   0|    5|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 848|   0|  848|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_rst_n      |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_start      |  in |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_done       | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_idle       | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|ap_ready      | out |    1| ap_ctrl_hs | axi_interfaces | return value |
|d_o_0_TREADY  |  in |    1|    axis    |      d_o_0     |    pointer   |
|d_o_0_TDATA   | out |   16|    axis    |      d_o_0     |    pointer   |
|d_o_0_TVALID  | out |    1|    axis    |      d_o_0     |    pointer   |
|d_o_1_TREADY  |  in |    1|    axis    |      d_o_1     |    pointer   |
|d_o_1_TDATA   | out |   16|    axis    |      d_o_1     |    pointer   |
|d_o_1_TVALID  | out |    1|    axis    |      d_o_1     |    pointer   |
|d_o_2_TREADY  |  in |    1|    axis    |      d_o_2     |    pointer   |
|d_o_2_TDATA   | out |   16|    axis    |      d_o_2     |    pointer   |
|d_o_2_TVALID  | out |    1|    axis    |      d_o_2     |    pointer   |
|d_o_3_TREADY  |  in |    1|    axis    |      d_o_3     |    pointer   |
|d_o_3_TDATA   | out |   16|    axis    |      d_o_3     |    pointer   |
|d_o_3_TVALID  | out |    1|    axis    |      d_o_3     |    pointer   |
|d_o_4_TREADY  |  in |    1|    axis    |      d_o_4     |    pointer   |
|d_o_4_TDATA   | out |   16|    axis    |      d_o_4     |    pointer   |
|d_o_4_TVALID  | out |    1|    axis    |      d_o_4     |    pointer   |
|d_o_5_TREADY  |  in |    1|    axis    |      d_o_5     |    pointer   |
|d_o_5_TDATA   | out |   16|    axis    |      d_o_5     |    pointer   |
|d_o_5_TVALID  | out |    1|    axis    |      d_o_5     |    pointer   |
|d_o_6_TREADY  |  in |    1|    axis    |      d_o_6     |    pointer   |
|d_o_6_TDATA   | out |   16|    axis    |      d_o_6     |    pointer   |
|d_o_6_TVALID  | out |    1|    axis    |      d_o_6     |    pointer   |
|d_o_7_TREADY  |  in |    1|    axis    |      d_o_7     |    pointer   |
|d_o_7_TDATA   | out |   16|    axis    |      d_o_7     |    pointer   |
|d_o_7_TVALID  | out |    1|    axis    |      d_o_7     |    pointer   |
|d_i_0_TDATA   |  in |   16|    axis    |      d_i_0     |    pointer   |
|d_i_0_TVALID  |  in |    1|    axis    |      d_i_0     |    pointer   |
|d_i_0_TREADY  | out |    1|    axis    |      d_i_0     |    pointer   |
|d_i_1_TDATA   |  in |   16|    axis    |      d_i_1     |    pointer   |
|d_i_1_TVALID  |  in |    1|    axis    |      d_i_1     |    pointer   |
|d_i_1_TREADY  | out |    1|    axis    |      d_i_1     |    pointer   |
|d_i_2_TDATA   |  in |   16|    axis    |      d_i_2     |    pointer   |
|d_i_2_TVALID  |  in |    1|    axis    |      d_i_2     |    pointer   |
|d_i_2_TREADY  | out |    1|    axis    |      d_i_2     |    pointer   |
|d_i_3_TDATA   |  in |   16|    axis    |      d_i_3     |    pointer   |
|d_i_3_TVALID  |  in |    1|    axis    |      d_i_3     |    pointer   |
|d_i_3_TREADY  | out |    1|    axis    |      d_i_3     |    pointer   |
|d_i_4_TDATA   |  in |   16|    axis    |      d_i_4     |    pointer   |
|d_i_4_TVALID  |  in |    1|    axis    |      d_i_4     |    pointer   |
|d_i_4_TREADY  | out |    1|    axis    |      d_i_4     |    pointer   |
|d_i_5_TDATA   |  in |   16|    axis    |      d_i_5     |    pointer   |
|d_i_5_TVALID  |  in |    1|    axis    |      d_i_5     |    pointer   |
|d_i_5_TREADY  | out |    1|    axis    |      d_i_5     |    pointer   |
|d_i_6_TDATA   |  in |   16|    axis    |      d_i_6     |    pointer   |
|d_i_6_TVALID  |  in |    1|    axis    |      d_i_6     |    pointer   |
|d_i_6_TREADY  | out |    1|    axis    |      d_i_6     |    pointer   |
|d_i_7_TDATA   |  in |   16|    axis    |      d_i_7     |    pointer   |
|d_i_7_TVALID  |  in |    1|    axis    |      d_i_7     |    pointer   |
|d_i_7_TREADY  | out |    1|    axis    |      d_i_7     |    pointer   |
+--------------+-----+-----+------------+----------------+--------------+

