--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf xem6010.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - hi_in<0> does not clock data to hi_out<1>
WARNING:Timing:3225 - Timing constraint COMP "hi_out<1>" OFFSET = OUT 11.93 ns 
   AFTER COMP "hi_in<0>" "RISING"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X28Y15.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          20.830ns
  Data Path Delay:      2.094ns (Levels of Logic = 0)
  Clock Path Skew:      0.480ns (0.997 - 0.517)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.430   host/rst1
                                                       host/flop1
    SLICE_X28Y15.DX      net (fanout=1)        1.550   host/rst1
    SLICE_X28Y15.CLK     Tdick                 0.114   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      2.094ns (0.544ns logic, 1.550ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X26Y17.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.124ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.119 - 0.126)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.AQ      Tcko                  0.430   host/rst3
                                                       host/flop3
    SLICE_X26Y17.D3      net (fanout=2)        0.375   host/rst3
    SLICE_X26Y17.CLK     Tas                   0.319   host/rst4
                                                       host/rst3_rt
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      1.124ns (0.749ns logic, 0.375ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X27Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     19.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          20.830ns
  Data Path Delay:      1.283ns (Levels of Logic = 0)
  Clock Path Skew:      0.277ns (1.304 - 1.027)
  Source Clock:         hi_in_0_IBUFG rising at 0.000ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.DQ      Tcko                  0.476   host/rst2
                                                       host/flop2
    SLICE_X27Y17.AX      net (fanout=2)        0.693   host/rst2
    SLICE_X27Y17.CLK     Tdick                 0.114   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (0.590ns logic, 0.693ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/flop4 (SLICE_X26Y17.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop3 (FF)
  Destination:          host/flop4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop3 to host/flop4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.AQ      Tcko                  0.198   host/rst3
                                                       host/flop3
    SLICE_X26Y17.D3      net (fanout=2)        0.168   host/rst3
    SLICE_X26Y17.CLK     Tah         (-Th)    -0.184   host/rst4
                                                       host/rst3_rt
                                                       host/flop4
    -------------------------------------------------  ---------------------------
    Total                                      0.550ns (0.382ns logic, 0.168ns route)
                                                       (69.5% logic, 30.5% route)

--------------------------------------------------------------------------------

Paths for end point host/flop3 (SLICE_X27Y17.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.583ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop2 (FF)
  Destination:          host/flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.583ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop2 to host/flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y15.DQ      Tcko                  0.200   host/rst2
                                                       host/flop2
    SLICE_X27Y17.AX      net (fanout=2)        0.324   host/rst2
    SLICE_X27Y17.CLK     Tckdi       (-Th)    -0.059   host/rst3
                                                       host/flop3
    -------------------------------------------------  ---------------------------
    Total                                      0.583ns (0.259ns logic, 0.324ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point host/flop2 (SLICE_X28Y15.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.701ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/flop1 (FF)
  Destination:          host/flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.209ns (Levels of Logic = 0)
  Clock Path Skew:      0.508ns (0.717 - 0.209)
  Source Clock:         hi_in_0_IBUFG rising at 20.830ns
  Destination Clock:    hi_in_0_IBUFG rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/flop1 to host/flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y15.AQ      Tcko                  0.198   host/rst1
                                                       host/flop1
    SLICE_X28Y15.DX      net (fanout=1)        0.963   host/rst1
    SLICE_X28Y15.CLK     Tckdi       (-Th)    -0.048   host/rst2
                                                       host/flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.246ns logic, 0.963ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okHostClk = PERIOD TIMEGRP "okHostClk" 20.83 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.830ns
  Low pulse: 10.415ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.830ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.830ns
  High pulse: 10.415ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 16.830ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 4.000ns (250.000MHz) (Tdcmper_CLKIN)
  Physical resource: host/hi_dcm/CLKIN
  Logical resource: host/hi_dcm/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: host/hi_dcm_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_okSysClk = PERIOD TIMEGRP "okSysClk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.548ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/CLKIN
  Location pin: DCM_X0Y6.CLKIN
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CustomClk = PERIOD TIMEGRP "CustomClk" 9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.570ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CustomClk = PERIOD TIMEGRP "CustomClk" 9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y8.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y40.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 5.430ns (period - min period limit)
  Period: 9.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y30.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" 
TS_okHostClk HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 44656 paths analyzed, 8499 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.390ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[2].fdreout0 (OLOGIC_X14Y3.D1), 57 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_2 (FF)
  Destination:          host/delays[2].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      20.751ns (Levels of Logic = 5)
  Clock Path Skew:      0.496ns (1.172 - 0.676)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_2 to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.BQ      Tcko                  0.430   ok1<20>
                                                       host/core0/core0/ti_addr_2
    SLICE_X20Y51.A4      net (fanout=60)       7.047   ok1<18>
    SLICE_X20Y51.A       Tilo                  0.235   FIFO_data_in<1>
                                                       wo21/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X6Y33.B2       net (fanout=6)        3.895   wo21/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X6Y33.BMUX     Tilo                  0.326   wireOR/ok2<94>_wg_cy<3>
                                                       wo21/Mmux_ok2<15:0>91
    SLICE_X14Y41.B4      net (fanout=1)        1.809   wireOR/ok2<87>_wg_lut<1>
    SLICE_X14Y41.COUT    Topcyb                0.483   wireOR/ok2<87>_wg_cy<3>
                                                       wireOR/ok2<87>_wg_lut<1>_rt
                                                       wireOR/ok2<87>_wg_cy<3>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   wireOR/ok2<87>_wg_cy<3>
    SLICE_X14Y42.CMUX    Tcinc                 0.302   ok2<2>
                                                       wireOR/ok2<87>_wg_cy<6>
    SLICE_X21Y21.A4      net (fanout=1)        2.489   ok2<2>
    SLICE_X21Y21.AMUX    Tilo                  0.337   wi07/ep_datahold<7>
                                                       host/core0/core0/Mmux_hi_dataout1411
    OLOGIC_X14Y3.D1      net (fanout=1)        2.217   host/okCH<5>
    OLOGIC_X14Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     20.751ns (3.291ns logic, 17.460ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_1 (FF)
  Destination:          host/delays[2].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      20.676ns (Levels of Logic = 6)
  Clock Path Skew:      0.496ns (1.172 - 0.676)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_1 to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y12.AQ      Tcko                  0.430   ok1<20>
                                                       host/core0/core0/ti_addr_1
    SLICE_X20Y51.B3      net (fanout=61)       6.541   ok1<17>
    SLICE_X20Y51.B       Tilo                  0.235   FIFO_data_in<1>
                                                       wo21/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X20Y51.A5      net (fanout=1)        0.196   wo21/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X20Y51.A       Tilo                  0.235   FIFO_data_in<1>
                                                       wo21/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X6Y33.B2       net (fanout=6)        3.895   wo21/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X6Y33.BMUX     Tilo                  0.326   wireOR/ok2<94>_wg_cy<3>
                                                       wo21/Mmux_ok2<15:0>91
    SLICE_X14Y41.B4      net (fanout=1)        1.809   wireOR/ok2<87>_wg_lut<1>
    SLICE_X14Y41.COUT    Topcyb                0.483   wireOR/ok2<87>_wg_cy<3>
                                                       wireOR/ok2<87>_wg_lut<1>_rt
                                                       wireOR/ok2<87>_wg_cy<3>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   wireOR/ok2<87>_wg_cy<3>
    SLICE_X14Y42.CMUX    Tcinc                 0.302   ok2<2>
                                                       wireOR/ok2<87>_wg_cy<6>
    SLICE_X21Y21.A4      net (fanout=1)        2.489   ok2<2>
    SLICE_X21Y21.AMUX    Tilo                  0.337   wi07/ep_datahold<7>
                                                       host/core0/core0/Mmux_hi_dataout1411
    OLOGIC_X14Y3.D1      net (fanout=1)        2.217   host/okCH<5>
    OLOGIC_X14Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     20.676ns (3.526ns logic, 17.150ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               host/core0/core0/ti_addr_5 (FF)
  Destination:          host/delays[2].fdreout0 (FF)
  Requirement:          20.830ns
  Data Path Delay:      20.424ns (Levels of Logic = 6)
  Clock Path Skew:      0.497ns (1.172 - 0.675)
  Source Clock:         ok1<24> rising at 0.000ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: host/core0/core0/ti_addr_5 to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y12.AQ      Tcko                  0.525   ok1<23>
                                                       host/core0/core0/ti_addr_5
    SLICE_X20Y51.B5      net (fanout=58)       6.194   ok1<21>
    SLICE_X20Y51.B       Tilo                  0.235   FIFO_data_in<1>
                                                       wo21/ti_addr[7]_ep_addr[7]_equal_2_o81
    SLICE_X20Y51.A5      net (fanout=1)        0.196   wo21/ti_addr[7]_ep_addr[7]_equal_2_o8
    SLICE_X20Y51.A       Tilo                  0.235   FIFO_data_in<1>
                                                       wo21/ti_addr[7]_ep_addr[7]_equal_2_o83
    SLICE_X6Y33.B2       net (fanout=6)        3.895   wo21/ti_addr[7]_ep_addr[7]_equal_2_o
    SLICE_X6Y33.BMUX     Tilo                  0.326   wireOR/ok2<94>_wg_cy<3>
                                                       wo21/Mmux_ok2<15:0>91
    SLICE_X14Y41.B4      net (fanout=1)        1.809   wireOR/ok2<87>_wg_lut<1>
    SLICE_X14Y41.COUT    Topcyb                0.483   wireOR/ok2<87>_wg_cy<3>
                                                       wireOR/ok2<87>_wg_lut<1>_rt
                                                       wireOR/ok2<87>_wg_cy<3>
    SLICE_X14Y42.CIN     net (fanout=1)        0.003   wireOR/ok2<87>_wg_cy<3>
    SLICE_X14Y42.CMUX    Tcinc                 0.302   ok2<2>
                                                       wireOR/ok2<87>_wg_cy<6>
    SLICE_X21Y21.A4      net (fanout=1)        2.489   ok2<2>
    SLICE_X21Y21.AMUX    Tilo                  0.337   wi07/ep_datahold<7>
                                                       host/core0/core0/Mmux_hi_dataout1411
    OLOGIC_X14Y3.D1      net (fanout=1)        2.217   host/okCH<5>
    OLOGIC_X14Y3.CLK0    Todck                 1.178   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    -------------------------------------------------  ---------------------------
    Total                                     20.424ns (3.621ns logic, 16.803ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst (RAMB16_X1Y40.ADDRA5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_1 (FF)
  Destination:          RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      9.056ns (Levels of Logic = 0)
  Clock Path Skew:      -0.047ns (0.703 - 0.750)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_1 to RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.BQ      Tcko                  0.476   RAM_addr_wr_counter<3>
                                                       RAM_addr_wr_counter_1
    RAMB16_X1Y40.ADDRA5  net (fanout=65)       8.180   RAM_addr_wr_counter<1>
    RAMB16_X1Y40.CLKA    Trcck_ADDRA           0.400   RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst
                                                       RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      9.056ns (0.876ns logic, 8.180ns route)
                                                       (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_2_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst (RAMB16_X0Y10.ADDRA7), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.519ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RAM_addr_wr_counter_3 (FF)
  Destination:          RAM_bank_2_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst (RAM)
  Requirement:          10.415ns
  Data Path Delay:      8.716ns (Levels of Logic = 0)
  Clock Path Skew:      -0.045ns (0.608 - 0.653)
  Source Clock:         ok1<24> falling at 10.415ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: RAM_addr_wr_counter_3 to RAM_bank_2_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y48.DQ      Tcko                  0.476   RAM_addr_wr_counter<3>
                                                       RAM_addr_wr_counter_3
    RAMB16_X0Y10.ADDRA7  net (fanout=65)       7.840   RAM_addr_wr_counter<3>
    RAMB16_X0Y10.CLKA    Trcck_ADDRA           0.400   RAM_bank_2_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst
                                                       RAM_bank_2_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      8.716ns (0.876ns logic, 7.840ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAMB16_X1Y2.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.286ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/pc0/address_loop[10].pc_flop (FF)
  Destination:          host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/pc0/address_loop[10].pc_flop to host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y4.CQ       Tcko                  0.200   host/core0/core0/a0/pc0/KCPSM6_PC2
                                                       host/core0/core0/a0/pc0/address_loop[10].pc_flop
    RAMB16_X1Y2.DIA0     net (fanout=3)        0.139   host/core0/core0/a0/pico_addr<10>
    RAMB16_X1Y2.CLKA     Trckd_DIA   (-Th)     0.053   host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
                                                       host/core0/core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.147ns logic, 0.139ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg (SLICE_X6Y3.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1 (FF)
  Destination:          host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.299ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.041 - 0.040)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1 to host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y2.AMUX      Tshcko                0.266   host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/wr_rst_asreg_d2
                                                       host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X6Y3.CE        net (fanout=2)        0.125   host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg_d1
    SLICE_X6Y3.CLK       Tckce       (-Th)     0.092   host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
                                                       host/core0/core0/a0/cb0/BU2/U0/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      0.299ns (0.174ns logic, 0.125ns route)
                                                       (58.2% logic, 41.8% route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (SLICE_X22Y4.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               host/core0/core0/a0/c0/dataout_0 (FF)
  Destination:          host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.075 - 0.071)
  Source Clock:         ok1<24> rising at 20.830ns
  Destination Clock:    ok1<24> rising at 20.830ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: host/core0/core0/a0/c0/dataout_0 to host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y4.AQ       Tcko                  0.200   host/core0/core0/a0/c0/dataout<3>
                                                       host/core0/core0/a0/c0/dataout_0
    SLICE_X22Y4.AX       net (fanout=1)        0.229   host/core0/core0/a0/c0/dataout<0>
    SLICE_X22Y4.CLK      Tdh         (-Th)     0.120   host/core0/core0/a0/tok_mem_dataout<2>
                                                       host/core0/core0/a0/cb0/BU2/U0/grf.rf/mem/gdm.dm/Mram_RAM1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.309ns (0.080ns logic, 0.229ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_host_dcm_clk0 = PERIOD TIMEGRP "host_dcm_clk0" TS_okHostClk HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.840ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 5.990ns (166.945MHz) (Tdcmper_PSCLK)
  Physical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Logical resource: variable_freq_clk_generator_inst/DCM_CLKGEN_1/PROGCLK
  Location pin: DCM_X0Y6.PSCLK
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X3Y8.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------
Slack: 17.260ns (period - min period limit)
  Period: 20.830ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKA
  Location pin: RAMB16_X1Y40.CLKA
  Clock network: ok1<24>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD       
  TIMEGRP         
"SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_okSysClk / 0.78125 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13345 paths analyzed, 1302 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.252ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4 (SLICE_X20Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.925ns (Levels of Logic = 1)
  Clock Path Skew:      -0.438ns (2.011 - 2.449)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y70.DQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y78.B4       net (fanout=1)        1.019   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y78.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X20Y86.SR      net (fanout=55)       2.938   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X20Y86.CLK     Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.925ns (0.968ns logic, 3.957ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4 (FF)
  Requirement:          12.800ns
  Data Path Delay:      6.331ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.604 - 0.669)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y67.AQ      Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y78.B3       net (fanout=4)        2.471   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y78.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X20Y86.SR      net (fanout=55)       2.938   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X20Y86.CLK     Trck                  0.233   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_4
    -------------------------------------------------  ---------------------------
    Total                                      6.331ns (0.922ns logic, 5.409ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8 (SLICE_X20Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.914ns (Levels of Logic = 1)
  Clock Path Skew:      -0.438ns (2.011 - 2.449)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y70.DQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y78.B4       net (fanout=1)        1.019   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y78.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X20Y86.SR      net (fanout=55)       2.938   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X20Y86.CLK     Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8
    -------------------------------------------------  ---------------------------
    Total                                      4.914ns (0.957ns logic, 3.957ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8 (FF)
  Requirement:          12.800ns
  Data Path Delay:      6.320ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.604 - 0.669)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y67.AQ      Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y78.B3       net (fanout=4)        2.471   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y78.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X20Y86.SR      net (fanout=55)       2.938   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X20Y86.CLK     Trck                  0.222   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<4>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_8
    -------------------------------------------------  ---------------------------
    Total                                      6.320ns (0.911ns logic, 5.409ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3 (SLICE_X19Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3 (FF)
  Requirement:          6.400ns
  Data Path Delay:      4.493ns (Levels of Logic = 1)
  Clock Path Skew:      -0.438ns (2.011 - 2.449)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.263ns

  Clock Uncertainty:          0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1 to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y70.DQ       Tcko                  0.476   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
                                                       SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y78.B4       net (fanout=1)        1.019   SDRAM_FIFO_inst/memc3_infrastructure_inst/powerup_pll_locked_1
    SLICE_X5Y78.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X19Y86.SR      net (fanout=55)       2.444   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X19Y86.CLK     Trck                  0.295   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.493ns (1.030ns logic, 3.463ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3 (FF)
  Requirement:          12.800ns
  Data Path Delay:      5.899ns (Levels of Logic = 1)
  Clock Path Skew:      -0.065ns (0.604 - 0.669)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.143ns

  Clock Uncertainty:          0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.276ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y67.AQ      Tcko                  0.430   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y78.B3       net (fanout=4)        2.471   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X5Y78.B        Tilo                  0.259   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/WAIT_SELFREFRESH_EXIT_DQS_CAL
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst1
    SLICE_X19Y86.SR      net (fanout=55)       2.444   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/int_sys_rst
    SLICE_X19Y86.CLK     Trck                  0.295   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter<3>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RstCounter_3
    -------------------------------------------------  ---------------------------
    Total                                      5.899ns (0.984ns logic, 4.915ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4 (SLICE_X7Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.393ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y85.AQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y85.SR       net (fanout=63)       0.326   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y85.CLK      Tcksr       (-Th)     0.131   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_4
    -------------------------------------------------  ---------------------------
    Total                                      0.393ns (0.067ns logic, 0.326ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5 (SLICE_X7Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.396ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y85.AQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y85.SR       net (fanout=63)       0.326   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y85.CLK      Tcksr       (-Th)     0.128   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_5
    -------------------------------------------------  ---------------------------
    Total                                      0.396ns (0.070ns logic, 0.326ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6 (SLICE_X7Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg (FF)
  Destination:          SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Destination Clock:    SDRAM_FIFO_inst/c3_mcb_drp_clk rising at 12.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg to SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y85.AQ       Tcko                  0.198   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y85.SR       net (fanout=63)       0.326   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/RST_reg
    SLICE_X7Y85.CLK      Tcksr       (-Th)     0.121   SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL<6>
                                                       SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_INITIAL_6
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.077ns logic, 0.326ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_okSysClk / 0.78125 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.134ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: SDRAM_FIFO_inst/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: SDRAM_FIFO_inst/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 11.401ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/SELFREFRESH_MCB_MODE_R3/CLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mshreg_SELFREFRESH_MCB_MODE_R2/CLK
  Location pin: SLICE_X2Y85.CLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 11.800ns (period - min period limit)
  Period: 12.800ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: SDRAM_FIFO_inst/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" 
TS_okSysClk /         6.25 PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_180" TS_okSysClk /
        6.25 PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" 
TS_okSysClk /         6.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.599ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk_2x_0" TS_okSysClk /
        6.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.001ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.599ns (625.391MHz) (Tmcbcper_PLLCLK)
  Physical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: SDRAM_FIFO_inst/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: SDRAM_FIFO_inst/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = 
PERIOD TIMEGRP         "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" 
TS_okSysClk /         1.5625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4332 paths analyzed, 2055 endpoints analyzed, 9 failing endpoints
 9 timing errors detected. (9 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 4017.920ns.
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (SLICE_X12Y76.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.372ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.785ns (4.525 - 15.310)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y76.DQ      Tcko                  0.525   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_10
    SLICE_X12Y76.DX      net (fanout=1)        0.733   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<10>
    SLICE_X12Y76.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<10>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_10
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.639ns logic, 0.733ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (SLICE_X11Y77.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.488ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.323ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.786ns (4.526 - 15.312)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y77.AMUX    Tshcko                0.535   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_2
    SLICE_X11Y77.AX      net (fanout=1)        0.674   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<2>
    SLICE_X11Y77.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<5>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (0.649ns logic, 0.674ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9 (SLICE_X13Y77.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -12.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9 (FF)
  Requirement:          0.020ns
  Data Path Delay:      1.295ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -10.786ns (4.526 - 15.312)
  Source Clock:         dataclk rising at 1702.380ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 1702.400ns
  Clock Uncertainty:    0.399ns

  Clock Uncertainty:          0.399ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.244ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Slow Process Corner: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9 to SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y77.DQ      Tcko                  0.476   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_9
    SLICE_X13Y77.DX      net (fanout=1)        0.705   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc<9>
    SLICE_X13Y77.CLK     Tdick                 0.114   SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg<9>
                                                       SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/gcx.clkx/wr_pntr_gc_asreg_9
    -------------------------------------------------  ---------------------------
    Total                                      1.295ns (0.590ns logic, 0.705ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y16.DIA22), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_22 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_22 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.AQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_22
    RAMB16_X0Y16.DIA22   net (fanout=2)        0.132   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_22
    RAMB16_X0Y16.CLKA    Trckd_DIA   (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.145ns logic, 0.132ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y16.DIPA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_24 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.277ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.077 - 0.074)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_24 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.CQ       Tcko                  0.198   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_25
                                                       SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_24
    RAMB16_X0Y16.DIPA2   net (fanout=2)        0.132   SDRAM_FIFO_inst/ddr2_state_machine_inst/ob_data_24
    RAMB16_X0Y16.CLKA    Trckd_DIPA  (-Th)     0.053   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.277ns (0.145ns logic, 0.132ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8 (SLICE_X4Y12.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8 (FF)
  Destination:          SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Destination Clock:    SDRAM_FIFO_inst/c3_clk0 rising at 6.400ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8 to SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y12.CQ       Tcko                  0.198   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<9>
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_8
    SLICE_X4Y12.CX       net (fanout=1)        0.137   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg<8>
    SLICE_X4Y12.CLK      Tckdi       (-Th)    -0.048   SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1<9>
                                                       SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/gcx.clkx/rd_pntr_gc_asreg_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.246ns logic, 0.137ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "SDRAM_FIFO_inst_memc3_infrastructure_inst_clk0_bufg_in" TS_okSysClk /
        1.5625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y12.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: SDRAM_FIFO_inst/okPipeOut_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X0Y16.CLKA
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------
Slack: 2.830ns (period - min period limit)
  Period: 6.400ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: SDRAM_FIFO_inst/okPipeIn_fifo/BU2/U0/grf.rf/mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y38.CLKB
  Clock network: SDRAM_FIFO_inst/c3_clk0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD 
TIMEGRP         "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 
HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 133980597 paths analyzed, 19588 endpoints analyzed, 1054 failing endpoints
 1054 timing errors detected. (1054 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.833ns.
--------------------------------------------------------------------------------

Paths for end point FIFO_data_in_10 (SLICE_X22Y39.C6), 1073869 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_10 (FF)
  Requirement:          11.904ns
  Data Path Delay:      18.750ns (Levels of Logic = 18)
  Clock Path Skew:      -0.048ns (0.602 - 0.650)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.AQ      Tcko                  0.476   DAC_reref_register<13>
                                                       DAC_reref_register_1
    SLICE_X28Y12.B5      net (fanout=8)        1.687   DAC_reref_register<1>
    SLICE_X28Y12.COUT    Topcyb                0.448   DAC_register_6<0>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_lut<1>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.COUT    Tbyp                  0.091   DAC_edge_type_0
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.COUT    Tbyp                  0.091   DAC_register_6<12>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.DMUX    Tcind                 0.289   host/rst2
                                                       DAC_output_6/Madd_n0283_Madd_Madd_xor<15>
    SLICE_X19Y19.C1      net (fanout=36)       1.338   DAC_output_6/n0283<15>
    SLICE_X19Y19.C       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_filter_input11
    SLICE_X19Y19.A6      net (fanout=3)        0.342   DAC_output_6/filter_input<10>
    SLICE_X19Y19.A       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_n0278151
    SLICE_X20Y19.AX      net (fanout=3)        0.675   DAC_output_6/n0278<8>
    SLICE_X20Y19.COUT    Taxcy                 0.281   DAC_output_6/Msub_subtract_result_cy<11>
                                                       DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.DMUX    Tcind                 0.289   DAC_output_6/subtract_result<15>
                                                       DAC_output_6/Msub_subtract_result_xor<15>
    SLICE_X15Y24.C1      net (fanout=31)       1.399   DAC_output_6/subtract_result<15>
    SLICE_X15Y24.C       Tilo                  0.259   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4545_o
                                                       DAC_output_6/Mmux_input_suppressed51
    SLICE_X17Y25.B1      net (fanout=6)        0.755   DAC_output_6/input_suppressed<13>
    SLICE_X17Y25.BMUX    Tilo                  0.337   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4559_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o7111
    SLICE_X15Y28.A3      net (fanout=22)       0.942   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o711
    SLICE_X15Y28.A       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o712
    SLICE_X15Y28.B6      net (fanout=24)       0.227   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o71
    SLICE_X15Y28.B       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o73
    SLICE_X14Y22.B5      net (fanout=9)        0.736   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
    SLICE_X14Y22.BMUX    Tilo                  0.326   DAC_output_6/input_suppressed[15]_input_suppressed[2]_MUX_4620_o
                                                       DAC_output_6/Mmux_input_suppressed[15]_input_suppressed[0]_MUX_4622_o131
    SLICE_X16Y27.C6      net (fanout=1)        0.637   DAC_output_6/input_suppressed[15]_input_suppressed[3]_MUX_4619_o
    SLICE_X16Y27.CMUX    Tilo                  0.403   DAC_output_6/input_suppressed<10>
                                                       DAC_output_6/Mmux_input_scaled<10>_3
                                                       DAC_output_6/Mmux_input_scaled<10>_2_f7
    SLICE_X17Y55.B6      net (fanout=1)        2.342   DAC_output_6/input_scaled<10>
    SLICE_X17Y55.B       Tilo                  0.259   DAC_output_6/DIN
                                                       DAC_output_6/Mmux_register21
    SLICE_X17Y55.A5      net (fanout=2)        0.237   DAC_output_register_6<10>
    SLICE_X17Y55.A       Tilo                  0.259   DAC_output_6/DIN
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<10>5
    SLICE_X22Y39.D4      net (fanout=1)        1.841   main_state_main_state[31]_GND_1_o_select_668_OUT<10>5
    SLICE_X22Y39.D       Tilo                  0.254   FIFO_data_in<10>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<10>7
    SLICE_X22Y39.C6      net (fanout=1)        0.143   main_state_main_state[31]_GND_1_o_select_668_OUT<10>7
    SLICE_X22Y39.CLK     Tas                   0.339   FIFO_data_in<10>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<10>34
                                                       FIFO_data_in_10
    -------------------------------------------------  ---------------------------
    Total                                     18.750ns (5.437ns logic, 13.313ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_3 (FF)
  Destination:          FIFO_data_in_10 (FF)
  Requirement:          11.904ns
  Data Path Delay:      18.648ns (Levels of Logic = 18)
  Clock Path Skew:      -0.048ns (0.602 - 0.650)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_3 to FIFO_data_in_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y29.DQ      Tcko                  0.430   DAC_reref_register<3>
                                                       DAC_reref_register_3
    SLICE_X28Y12.D3      net (fanout=8)        1.789   DAC_reref_register<3>
    SLICE_X28Y12.COUT    Topcyd                0.290   DAC_register_6<0>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_lut<3>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.COUT    Tbyp                  0.091   DAC_edge_type_0
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.COUT    Tbyp                  0.091   DAC_register_6<12>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.DMUX    Tcind                 0.289   host/rst2
                                                       DAC_output_6/Madd_n0283_Madd_Madd_xor<15>
    SLICE_X19Y19.C1      net (fanout=36)       1.338   DAC_output_6/n0283<15>
    SLICE_X19Y19.C       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_filter_input11
    SLICE_X19Y19.A6      net (fanout=3)        0.342   DAC_output_6/filter_input<10>
    SLICE_X19Y19.A       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_n0278151
    SLICE_X20Y19.AX      net (fanout=3)        0.675   DAC_output_6/n0278<8>
    SLICE_X20Y19.COUT    Taxcy                 0.281   DAC_output_6/Msub_subtract_result_cy<11>
                                                       DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.DMUX    Tcind                 0.289   DAC_output_6/subtract_result<15>
                                                       DAC_output_6/Msub_subtract_result_xor<15>
    SLICE_X15Y24.C1      net (fanout=31)       1.399   DAC_output_6/subtract_result<15>
    SLICE_X15Y24.C       Tilo                  0.259   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4545_o
                                                       DAC_output_6/Mmux_input_suppressed51
    SLICE_X17Y25.B1      net (fanout=6)        0.755   DAC_output_6/input_suppressed<13>
    SLICE_X17Y25.BMUX    Tilo                  0.337   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4559_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o7111
    SLICE_X15Y28.A3      net (fanout=22)       0.942   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o711
    SLICE_X15Y28.A       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o712
    SLICE_X15Y28.B6      net (fanout=24)       0.227   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o71
    SLICE_X15Y28.B       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o73
    SLICE_X14Y22.B5      net (fanout=9)        0.736   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
    SLICE_X14Y22.BMUX    Tilo                  0.326   DAC_output_6/input_suppressed[15]_input_suppressed[2]_MUX_4620_o
                                                       DAC_output_6/Mmux_input_suppressed[15]_input_suppressed[0]_MUX_4622_o131
    SLICE_X16Y27.C6      net (fanout=1)        0.637   DAC_output_6/input_suppressed[15]_input_suppressed[3]_MUX_4619_o
    SLICE_X16Y27.CMUX    Tilo                  0.403   DAC_output_6/input_suppressed<10>
                                                       DAC_output_6/Mmux_input_scaled<10>_3
                                                       DAC_output_6/Mmux_input_scaled<10>_2_f7
    SLICE_X17Y55.B6      net (fanout=1)        2.342   DAC_output_6/input_scaled<10>
    SLICE_X17Y55.B       Tilo                  0.259   DAC_output_6/DIN
                                                       DAC_output_6/Mmux_register21
    SLICE_X17Y55.A5      net (fanout=2)        0.237   DAC_output_register_6<10>
    SLICE_X17Y55.A       Tilo                  0.259   DAC_output_6/DIN
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<10>5
    SLICE_X22Y39.D4      net (fanout=1)        1.841   main_state_main_state[31]_GND_1_o_select_668_OUT<10>5
    SLICE_X22Y39.D       Tilo                  0.254   FIFO_data_in<10>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<10>7
    SLICE_X22Y39.C6      net (fanout=1)        0.143   main_state_main_state[31]_GND_1_o_select_668_OUT<10>7
    SLICE_X22Y39.CLK     Tas                   0.339   FIFO_data_in<10>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<10>34
                                                       FIFO_data_in_10
    -------------------------------------------------  ---------------------------
    Total                                     18.648ns (5.233ns logic, 13.415ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_10 (FF)
  Requirement:          11.904ns
  Data Path Delay:      18.600ns (Levels of Logic = 18)
  Clock Path Skew:      -0.048ns (0.602 - 0.650)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.AQ      Tcko                  0.476   DAC_reref_register<13>
                                                       DAC_reref_register_1
    SLICE_X28Y12.B5      net (fanout=8)        1.687   DAC_reref_register<1>
    SLICE_X28Y12.COUT    Topcyb                0.448   DAC_register_6<0>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_lut<1>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.COUT    Tbyp                  0.091   DAC_edge_type_0
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.COUT    Tbyp                  0.091   DAC_register_6<12>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.DMUX    Tcind                 0.289   host/rst2
                                                       DAC_output_6/Madd_n0283_Madd_Madd_xor<15>
    SLICE_X19Y19.C1      net (fanout=36)       1.338   DAC_output_6/n0283<15>
    SLICE_X19Y19.C       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_filter_input11
    SLICE_X19Y19.A6      net (fanout=3)        0.342   DAC_output_6/filter_input<10>
    SLICE_X19Y19.A       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_n0278151
    SLICE_X20Y19.AX      net (fanout=3)        0.675   DAC_output_6/n0278<8>
    SLICE_X20Y19.COUT    Taxcy                 0.281   DAC_output_6/Msub_subtract_result_cy<11>
                                                       DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.BMUX    Tcinb                 0.277   DAC_output_6/subtract_result<15>
                                                       DAC_output_6/Msub_subtract_result_xor<15>
    SLICE_X15Y24.C3      net (fanout=2)        1.261   DAC_output_6/subtract_result<13>
    SLICE_X15Y24.C       Tilo                  0.259   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4545_o
                                                       DAC_output_6/Mmux_input_suppressed51
    SLICE_X17Y25.B1      net (fanout=6)        0.755   DAC_output_6/input_suppressed<13>
    SLICE_X17Y25.BMUX    Tilo                  0.337   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4559_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o7111
    SLICE_X15Y28.A3      net (fanout=22)       0.942   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o711
    SLICE_X15Y28.A       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o712
    SLICE_X15Y28.B6      net (fanout=24)       0.227   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o71
    SLICE_X15Y28.B       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o73
    SLICE_X14Y22.B5      net (fanout=9)        0.736   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
    SLICE_X14Y22.BMUX    Tilo                  0.326   DAC_output_6/input_suppressed[15]_input_suppressed[2]_MUX_4620_o
                                                       DAC_output_6/Mmux_input_suppressed[15]_input_suppressed[0]_MUX_4622_o131
    SLICE_X16Y27.C6      net (fanout=1)        0.637   DAC_output_6/input_suppressed[15]_input_suppressed[3]_MUX_4619_o
    SLICE_X16Y27.CMUX    Tilo                  0.403   DAC_output_6/input_suppressed<10>
                                                       DAC_output_6/Mmux_input_scaled<10>_3
                                                       DAC_output_6/Mmux_input_scaled<10>_2_f7
    SLICE_X17Y55.B6      net (fanout=1)        2.342   DAC_output_6/input_scaled<10>
    SLICE_X17Y55.B       Tilo                  0.259   DAC_output_6/DIN
                                                       DAC_output_6/Mmux_register21
    SLICE_X17Y55.A5      net (fanout=2)        0.237   DAC_output_register_6<10>
    SLICE_X17Y55.A       Tilo                  0.259   DAC_output_6/DIN
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<10>5
    SLICE_X22Y39.D4      net (fanout=1)        1.841   main_state_main_state[31]_GND_1_o_select_668_OUT<10>5
    SLICE_X22Y39.D       Tilo                  0.254   FIFO_data_in<10>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<10>7
    SLICE_X22Y39.C6      net (fanout=1)        0.143   main_state_main_state[31]_GND_1_o_select_668_OUT<10>7
    SLICE_X22Y39.CLK     Tas                   0.339   FIFO_data_in<10>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<10>34
                                                       FIFO_data_in_10
    -------------------------------------------------  ---------------------------
    Total                                     18.600ns (5.425ns logic, 13.175ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point FIFO_data_in_11 (SLICE_X11Y50.C6), 1078517 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_11 (FF)
  Requirement:          11.904ns
  Data Path Delay:      18.167ns (Levels of Logic = 18)
  Clock Path Skew:      -0.014ns (0.636 - 0.650)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.AQ      Tcko                  0.476   DAC_reref_register<13>
                                                       DAC_reref_register_1
    SLICE_X28Y12.B5      net (fanout=8)        1.687   DAC_reref_register<1>
    SLICE_X28Y12.COUT    Topcyb                0.448   DAC_register_6<0>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_lut<1>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.COUT    Tbyp                  0.091   DAC_edge_type_0
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.COUT    Tbyp                  0.091   DAC_register_6<12>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.DMUX    Tcind                 0.289   host/rst2
                                                       DAC_output_6/Madd_n0283_Madd_Madd_xor<15>
    SLICE_X19Y19.C1      net (fanout=36)       1.338   DAC_output_6/n0283<15>
    SLICE_X19Y19.C       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_filter_input11
    SLICE_X19Y19.A6      net (fanout=3)        0.342   DAC_output_6/filter_input<10>
    SLICE_X19Y19.A       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_n0278151
    SLICE_X20Y19.AX      net (fanout=3)        0.675   DAC_output_6/n0278<8>
    SLICE_X20Y19.COUT    Taxcy                 0.281   DAC_output_6/Msub_subtract_result_cy<11>
                                                       DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.DMUX    Tcind                 0.289   DAC_output_6/subtract_result<15>
                                                       DAC_output_6/Msub_subtract_result_xor<15>
    SLICE_X15Y24.C1      net (fanout=31)       1.399   DAC_output_6/subtract_result<15>
    SLICE_X15Y24.C       Tilo                  0.259   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4545_o
                                                       DAC_output_6/Mmux_input_suppressed51
    SLICE_X17Y25.B1      net (fanout=6)        0.755   DAC_output_6/input_suppressed<13>
    SLICE_X17Y25.BMUX    Tilo                  0.337   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4559_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o7111
    SLICE_X15Y28.A3      net (fanout=22)       0.942   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o711
    SLICE_X15Y28.A       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o712
    SLICE_X15Y28.B6      net (fanout=24)       0.227   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o71
    SLICE_X15Y28.B       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o73
    SLICE_X14Y26.A5      net (fanout=9)        0.520   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
    SLICE_X14Y26.A       Tilo                  0.254   DAC_output_6/input_suppressed<11>
                                                       DAC_output_6/Mmux_input_suppressed[15]_input_suppressed[0]_MUX_4622_o141
    SLICE_X14Y26.C1      net (fanout=1)        0.540   DAC_output_6/input_suppressed[15]_input_suppressed[4]_MUX_4618_o
    SLICE_X14Y26.CMUX    Tilo                  0.430   DAC_output_6/input_suppressed<11>
                                                       DAC_output_6/Mmux_input_scaled<11>_3
                                                       DAC_output_6/Mmux_input_scaled<11>_2_f7
    SLICE_X15Y60.B6      net (fanout=1)        2.614   DAC_output_6/input_scaled<11>
    SLICE_X15Y60.B       Tilo                  0.259   DAC_output_register_7<11>
                                                       DAC_output_6/Mmux_register31
    SLICE_X15Y60.A5      net (fanout=2)        0.239   DAC_output_register_6<11>
    SLICE_X15Y60.A       Tilo                  0.259   DAC_output_register_7<11>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<11>32
    SLICE_X11Y50.D3      net (fanout=1)        1.303   main_state_main_state[31]_GND_1_o_select_668_OUT<11>31
    SLICE_X11Y50.D       Tilo                  0.259   FIFO_data_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<11>34
    SLICE_X11Y50.C6      net (fanout=1)        0.143   main_state_main_state[31]_GND_1_o_select_668_OUT<11>33
    SLICE_X11Y50.CLK     Tas                   0.373   FIFO_data_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<11>35
                                                       FIFO_data_in_11
    -------------------------------------------------  ---------------------------
    Total                                     18.167ns (5.431ns logic, 12.736ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.210ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_3 (FF)
  Destination:          FIFO_data_in_11 (FF)
  Requirement:          11.904ns
  Data Path Delay:      18.065ns (Levels of Logic = 18)
  Clock Path Skew:      -0.014ns (0.636 - 0.650)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_3 to FIFO_data_in_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y29.DQ      Tcko                  0.430   DAC_reref_register<3>
                                                       DAC_reref_register_3
    SLICE_X28Y12.D3      net (fanout=8)        1.789   DAC_reref_register<3>
    SLICE_X28Y12.COUT    Topcyd                0.290   DAC_register_6<0>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_lut<3>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.COUT    Tbyp                  0.091   DAC_edge_type_0
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.COUT    Tbyp                  0.091   DAC_register_6<12>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.DMUX    Tcind                 0.289   host/rst2
                                                       DAC_output_6/Madd_n0283_Madd_Madd_xor<15>
    SLICE_X19Y19.C1      net (fanout=36)       1.338   DAC_output_6/n0283<15>
    SLICE_X19Y19.C       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_filter_input11
    SLICE_X19Y19.A6      net (fanout=3)        0.342   DAC_output_6/filter_input<10>
    SLICE_X19Y19.A       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_n0278151
    SLICE_X20Y19.AX      net (fanout=3)        0.675   DAC_output_6/n0278<8>
    SLICE_X20Y19.COUT    Taxcy                 0.281   DAC_output_6/Msub_subtract_result_cy<11>
                                                       DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.DMUX    Tcind                 0.289   DAC_output_6/subtract_result<15>
                                                       DAC_output_6/Msub_subtract_result_xor<15>
    SLICE_X15Y24.C1      net (fanout=31)       1.399   DAC_output_6/subtract_result<15>
    SLICE_X15Y24.C       Tilo                  0.259   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4545_o
                                                       DAC_output_6/Mmux_input_suppressed51
    SLICE_X17Y25.B1      net (fanout=6)        0.755   DAC_output_6/input_suppressed<13>
    SLICE_X17Y25.BMUX    Tilo                  0.337   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4559_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o7111
    SLICE_X15Y28.A3      net (fanout=22)       0.942   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o711
    SLICE_X15Y28.A       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o712
    SLICE_X15Y28.B6      net (fanout=24)       0.227   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o71
    SLICE_X15Y28.B       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o73
    SLICE_X14Y26.A5      net (fanout=9)        0.520   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
    SLICE_X14Y26.A       Tilo                  0.254   DAC_output_6/input_suppressed<11>
                                                       DAC_output_6/Mmux_input_suppressed[15]_input_suppressed[0]_MUX_4622_o141
    SLICE_X14Y26.C1      net (fanout=1)        0.540   DAC_output_6/input_suppressed[15]_input_suppressed[4]_MUX_4618_o
    SLICE_X14Y26.CMUX    Tilo                  0.430   DAC_output_6/input_suppressed<11>
                                                       DAC_output_6/Mmux_input_scaled<11>_3
                                                       DAC_output_6/Mmux_input_scaled<11>_2_f7
    SLICE_X15Y60.B6      net (fanout=1)        2.614   DAC_output_6/input_scaled<11>
    SLICE_X15Y60.B       Tilo                  0.259   DAC_output_register_7<11>
                                                       DAC_output_6/Mmux_register31
    SLICE_X15Y60.A5      net (fanout=2)        0.239   DAC_output_register_6<11>
    SLICE_X15Y60.A       Tilo                  0.259   DAC_output_register_7<11>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<11>32
    SLICE_X11Y50.D3      net (fanout=1)        1.303   main_state_main_state[31]_GND_1_o_select_668_OUT<11>31
    SLICE_X11Y50.D       Tilo                  0.259   FIFO_data_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<11>34
    SLICE_X11Y50.C6      net (fanout=1)        0.143   main_state_main_state[31]_GND_1_o_select_668_OUT<11>33
    SLICE_X11Y50.CLK     Tas                   0.373   FIFO_data_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<11>35
                                                       FIFO_data_in_11
    -------------------------------------------------  ---------------------------
    Total                                     18.065ns (5.227ns logic, 12.838ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_11 (FF)
  Requirement:          11.904ns
  Data Path Delay:      18.017ns (Levels of Logic = 18)
  Clock Path Skew:      -0.014ns (0.636 - 0.650)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.AQ      Tcko                  0.476   DAC_reref_register<13>
                                                       DAC_reref_register_1
    SLICE_X28Y12.B5      net (fanout=8)        1.687   DAC_reref_register<1>
    SLICE_X28Y12.COUT    Topcyb                0.448   DAC_register_6<0>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_lut<1>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.COUT    Tbyp                  0.091   DAC_edge_type_0
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.COUT    Tbyp                  0.091   DAC_register_6<12>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.DMUX    Tcind                 0.289   host/rst2
                                                       DAC_output_6/Madd_n0283_Madd_Madd_xor<15>
    SLICE_X19Y19.C1      net (fanout=36)       1.338   DAC_output_6/n0283<15>
    SLICE_X19Y19.C       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_filter_input11
    SLICE_X19Y19.A6      net (fanout=3)        0.342   DAC_output_6/filter_input<10>
    SLICE_X19Y19.A       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_n0278151
    SLICE_X20Y19.AX      net (fanout=3)        0.675   DAC_output_6/n0278<8>
    SLICE_X20Y19.COUT    Taxcy                 0.281   DAC_output_6/Msub_subtract_result_cy<11>
                                                       DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.BMUX    Tcinb                 0.277   DAC_output_6/subtract_result<15>
                                                       DAC_output_6/Msub_subtract_result_xor<15>
    SLICE_X15Y24.C3      net (fanout=2)        1.261   DAC_output_6/subtract_result<13>
    SLICE_X15Y24.C       Tilo                  0.259   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4545_o
                                                       DAC_output_6/Mmux_input_suppressed51
    SLICE_X17Y25.B1      net (fanout=6)        0.755   DAC_output_6/input_suppressed<13>
    SLICE_X17Y25.BMUX    Tilo                  0.337   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4559_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o7111
    SLICE_X15Y28.A3      net (fanout=22)       0.942   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o711
    SLICE_X15Y28.A       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o712
    SLICE_X15Y28.B6      net (fanout=24)       0.227   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o71
    SLICE_X15Y28.B       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o73
    SLICE_X14Y26.A5      net (fanout=9)        0.520   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
    SLICE_X14Y26.A       Tilo                  0.254   DAC_output_6/input_suppressed<11>
                                                       DAC_output_6/Mmux_input_suppressed[15]_input_suppressed[0]_MUX_4622_o141
    SLICE_X14Y26.C1      net (fanout=1)        0.540   DAC_output_6/input_suppressed[15]_input_suppressed[4]_MUX_4618_o
    SLICE_X14Y26.CMUX    Tilo                  0.430   DAC_output_6/input_suppressed<11>
                                                       DAC_output_6/Mmux_input_scaled<11>_3
                                                       DAC_output_6/Mmux_input_scaled<11>_2_f7
    SLICE_X15Y60.B6      net (fanout=1)        2.614   DAC_output_6/input_scaled<11>
    SLICE_X15Y60.B       Tilo                  0.259   DAC_output_register_7<11>
                                                       DAC_output_6/Mmux_register31
    SLICE_X15Y60.A5      net (fanout=2)        0.239   DAC_output_register_6<11>
    SLICE_X15Y60.A       Tilo                  0.259   DAC_output_register_7<11>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<11>32
    SLICE_X11Y50.D3      net (fanout=1)        1.303   main_state_main_state[31]_GND_1_o_select_668_OUT<11>31
    SLICE_X11Y50.D       Tilo                  0.259   FIFO_data_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<11>34
    SLICE_X11Y50.C6      net (fanout=1)        0.143   main_state_main_state[31]_GND_1_o_select_668_OUT<11>33
    SLICE_X11Y50.CLK     Tas                   0.373   FIFO_data_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<11>35
                                                       FIFO_data_in_11
    -------------------------------------------------  ---------------------------
    Total                                     18.017ns (5.419ns logic, 12.598ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point FIFO_data_in_5 (SLICE_X21Y53.C4), 971508 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_5 (FF)
  Requirement:          11.904ns
  Data Path Delay:      17.936ns (Levels of Logic = 17)
  Clock Path Skew:      -0.017ns (0.633 - 0.650)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.AQ      Tcko                  0.476   DAC_reref_register<13>
                                                       DAC_reref_register_1
    SLICE_X28Y12.B5      net (fanout=8)        1.687   DAC_reref_register<1>
    SLICE_X28Y12.COUT    Topcyb                0.448   DAC_register_6<0>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_lut<1>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.COUT    Tbyp                  0.091   DAC_edge_type_0
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.COUT    Tbyp                  0.091   DAC_register_6<12>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.DMUX    Tcind                 0.289   host/rst2
                                                       DAC_output_6/Madd_n0283_Madd_Madd_xor<15>
    SLICE_X19Y19.C1      net (fanout=36)       1.338   DAC_output_6/n0283<15>
    SLICE_X19Y19.C       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_filter_input11
    SLICE_X19Y19.A6      net (fanout=3)        0.342   DAC_output_6/filter_input<10>
    SLICE_X19Y19.A       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_n0278151
    SLICE_X20Y19.AX      net (fanout=3)        0.675   DAC_output_6/n0278<8>
    SLICE_X20Y19.COUT    Taxcy                 0.281   DAC_output_6/Msub_subtract_result_cy<11>
                                                       DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.DMUX    Tcind                 0.289   DAC_output_6/subtract_result<15>
                                                       DAC_output_6/Msub_subtract_result_xor<15>
    SLICE_X15Y24.C1      net (fanout=31)       1.399   DAC_output_6/subtract_result<15>
    SLICE_X15Y24.C       Tilo                  0.259   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4545_o
                                                       DAC_output_6/Mmux_input_suppressed51
    SLICE_X17Y25.B1      net (fanout=6)        0.755   DAC_output_6/input_suppressed<13>
    SLICE_X17Y25.BMUX    Tilo                  0.337   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4559_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o7111
    SLICE_X15Y28.A3      net (fanout=22)       0.942   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o711
    SLICE_X15Y28.A       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o712
    SLICE_X17Y29.C3      net (fanout=24)       0.682   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o71
    SLICE_X17Y29.C       Tilo                  0.259   DAC_output_6/input_suppressed[15]_input_suppressed[0]_MUX_4594_o
                                                       DAC_output_6/Mmux_input_suppressed[15]_input_suppressed[0]_MUX_4594_o14
    SLICE_X16Y31.C4      net (fanout=1)        0.738   DAC_output_6/input_suppressed[15]_input_suppressed[0]_MUX_4594_o
    SLICE_X16Y31.CMUX    Tilo                  0.403   DAC_output_6/input_suppressed[15]_input_suppressed[1]_MUX_4579_o
                                                       DAC_output_6/Mmux_input_scaled<5>_3
                                                       DAC_output_6/Mmux_input_scaled<5>_2_f7
    SLICE_X17Y53.D6      net (fanout=1)        1.750   DAC_output_6/input_scaled<5>
    SLICE_X17Y53.D       Tilo                  0.259   DAC_output_register_6<5>
                                                       DAC_output_6/Mmux_register121
    SLICE_X17Y54.A4      net (fanout=2)        0.488   DAC_output_register_6<5>
    SLICE_X17Y54.A       Tilo                  0.259   DAC_output_5/multiplier_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<5>5
    SLICE_X17Y47.C5      net (fanout=1)        0.854   main_state_main_state[31]_GND_1_o_select_668_OUT<5>4
    SLICE_X17Y47.C       Tilo                  0.259   main_state_main_state[31]_GND_1_o_select_668_OUT<5>5
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<5>7
    SLICE_X21Y53.C4      net (fanout=1)        1.124   main_state_main_state[31]_GND_1_o_select_668_OUT<5>6
    SLICE_X21Y53.CLK     Tas                   0.373   FIFO_data_in<5>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<5>33
                                                       FIFO_data_in_5
    -------------------------------------------------  ---------------------------
    Total                                     17.936ns (5.150ns logic, 12.786ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.982ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_3 (FF)
  Destination:          FIFO_data_in_5 (FF)
  Requirement:          11.904ns
  Data Path Delay:      17.834ns (Levels of Logic = 17)
  Clock Path Skew:      -0.017ns (0.633 - 0.650)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_3 to FIFO_data_in_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y29.DQ      Tcko                  0.430   DAC_reref_register<3>
                                                       DAC_reref_register_3
    SLICE_X28Y12.D3      net (fanout=8)        1.789   DAC_reref_register<3>
    SLICE_X28Y12.COUT    Topcyd                0.290   DAC_register_6<0>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_lut<3>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.COUT    Tbyp                  0.091   DAC_edge_type_0
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.COUT    Tbyp                  0.091   DAC_register_6<12>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.DMUX    Tcind                 0.289   host/rst2
                                                       DAC_output_6/Madd_n0283_Madd_Madd_xor<15>
    SLICE_X19Y19.C1      net (fanout=36)       1.338   DAC_output_6/n0283<15>
    SLICE_X19Y19.C       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_filter_input11
    SLICE_X19Y19.A6      net (fanout=3)        0.342   DAC_output_6/filter_input<10>
    SLICE_X19Y19.A       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_n0278151
    SLICE_X20Y19.AX      net (fanout=3)        0.675   DAC_output_6/n0278<8>
    SLICE_X20Y19.COUT    Taxcy                 0.281   DAC_output_6/Msub_subtract_result_cy<11>
                                                       DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.DMUX    Tcind                 0.289   DAC_output_6/subtract_result<15>
                                                       DAC_output_6/Msub_subtract_result_xor<15>
    SLICE_X15Y24.C1      net (fanout=31)       1.399   DAC_output_6/subtract_result<15>
    SLICE_X15Y24.C       Tilo                  0.259   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4545_o
                                                       DAC_output_6/Mmux_input_suppressed51
    SLICE_X17Y25.B1      net (fanout=6)        0.755   DAC_output_6/input_suppressed<13>
    SLICE_X17Y25.BMUX    Tilo                  0.337   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4559_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o7111
    SLICE_X15Y28.A3      net (fanout=22)       0.942   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o711
    SLICE_X15Y28.A       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o712
    SLICE_X17Y29.C3      net (fanout=24)       0.682   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o71
    SLICE_X17Y29.C       Tilo                  0.259   DAC_output_6/input_suppressed[15]_input_suppressed[0]_MUX_4594_o
                                                       DAC_output_6/Mmux_input_suppressed[15]_input_suppressed[0]_MUX_4594_o14
    SLICE_X16Y31.C4      net (fanout=1)        0.738   DAC_output_6/input_suppressed[15]_input_suppressed[0]_MUX_4594_o
    SLICE_X16Y31.CMUX    Tilo                  0.403   DAC_output_6/input_suppressed[15]_input_suppressed[1]_MUX_4579_o
                                                       DAC_output_6/Mmux_input_scaled<5>_3
                                                       DAC_output_6/Mmux_input_scaled<5>_2_f7
    SLICE_X17Y53.D6      net (fanout=1)        1.750   DAC_output_6/input_scaled<5>
    SLICE_X17Y53.D       Tilo                  0.259   DAC_output_register_6<5>
                                                       DAC_output_6/Mmux_register121
    SLICE_X17Y54.A4      net (fanout=2)        0.488   DAC_output_register_6<5>
    SLICE_X17Y54.A       Tilo                  0.259   DAC_output_5/multiplier_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<5>5
    SLICE_X17Y47.C5      net (fanout=1)        0.854   main_state_main_state[31]_GND_1_o_select_668_OUT<5>4
    SLICE_X17Y47.C       Tilo                  0.259   main_state_main_state[31]_GND_1_o_select_668_OUT<5>5
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<5>7
    SLICE_X21Y53.C4      net (fanout=1)        1.124   main_state_main_state[31]_GND_1_o_select_668_OUT<5>6
    SLICE_X21Y53.CLK     Tas                   0.373   FIFO_data_in<5>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<5>33
                                                       FIFO_data_in_5
    -------------------------------------------------  ---------------------------
    Total                                     17.834ns (4.946ns logic, 12.888ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -5.934ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DAC_reref_register_1 (FF)
  Destination:          FIFO_data_in_5 (FF)
  Requirement:          11.904ns
  Data Path Delay:      17.786ns (Levels of Logic = 17)
  Clock Path Skew:      -0.017ns (0.633 - 0.650)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 11.904ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DAC_reref_register_1 to FIFO_data_in_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y29.AQ      Tcko                  0.476   DAC_reref_register<13>
                                                       DAC_reref_register_1
    SLICE_X28Y12.B5      net (fanout=8)        1.687   DAC_reref_register<1>
    SLICE_X28Y12.COUT    Topcyb                0.448   DAC_register_6<0>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_lut<1>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<3>
    SLICE_X28Y13.COUT    Tbyp                  0.091   DAC_edge_type_0
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<7>
    SLICE_X28Y14.COUT    Tbyp                  0.091   DAC_register_6<12>
                                                       DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.CIN     net (fanout=1)        0.003   DAC_output_6/Madd_n0283_Madd_Madd_cy<11>
    SLICE_X28Y15.DMUX    Tcind                 0.289   host/rst2
                                                       DAC_output_6/Madd_n0283_Madd_Madd_xor<15>
    SLICE_X19Y19.C1      net (fanout=36)       1.338   DAC_output_6/n0283<15>
    SLICE_X19Y19.C       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_filter_input11
    SLICE_X19Y19.A6      net (fanout=3)        0.342   DAC_output_6/filter_input<10>
    SLICE_X19Y19.A       Tilo                  0.259   analog_out_sequencer_8/DAC_negative<3>
                                                       DAC_output_6/Mmux_n0278151
    SLICE_X20Y19.AX      net (fanout=3)        0.675   DAC_output_6/n0278<8>
    SLICE_X20Y19.COUT    Taxcy                 0.281   DAC_output_6/Msub_subtract_result_cy<11>
                                                       DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.CIN     net (fanout=1)        0.003   DAC_output_6/Msub_subtract_result_cy<11>
    SLICE_X20Y20.BMUX    Tcinb                 0.277   DAC_output_6/subtract_result<15>
                                                       DAC_output_6/Msub_subtract_result_xor<15>
    SLICE_X15Y24.C3      net (fanout=2)        1.261   DAC_output_6/subtract_result<13>
    SLICE_X15Y24.C       Tilo                  0.259   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4545_o
                                                       DAC_output_6/Mmux_input_suppressed51
    SLICE_X17Y25.B1      net (fanout=6)        0.755   DAC_output_6/input_suppressed<13>
    SLICE_X17Y25.BMUX    Tilo                  0.337   DAC_output_6/input_suppressed[15]_input_suppressed[7]_MUX_4559_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o7111
    SLICE_X15Y28.A3      net (fanout=22)       0.942   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o711
    SLICE_X15Y28.A       Tilo                  0.259   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o
                                                       DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o712
    SLICE_X17Y29.C3      net (fanout=24)       0.682   DAC_output_6/input_suppressed[14]_input_suppressed[15]_equal_32_o71
    SLICE_X17Y29.C       Tilo                  0.259   DAC_output_6/input_suppressed[15]_input_suppressed[0]_MUX_4594_o
                                                       DAC_output_6/Mmux_input_suppressed[15]_input_suppressed[0]_MUX_4594_o14
    SLICE_X16Y31.C4      net (fanout=1)        0.738   DAC_output_6/input_suppressed[15]_input_suppressed[0]_MUX_4594_o
    SLICE_X16Y31.CMUX    Tilo                  0.403   DAC_output_6/input_suppressed[15]_input_suppressed[1]_MUX_4579_o
                                                       DAC_output_6/Mmux_input_scaled<5>_3
                                                       DAC_output_6/Mmux_input_scaled<5>_2_f7
    SLICE_X17Y53.D6      net (fanout=1)        1.750   DAC_output_6/input_scaled<5>
    SLICE_X17Y53.D       Tilo                  0.259   DAC_output_register_6<5>
                                                       DAC_output_6/Mmux_register121
    SLICE_X17Y54.A4      net (fanout=2)        0.488   DAC_output_register_6<5>
    SLICE_X17Y54.A       Tilo                  0.259   DAC_output_5/multiplier_in<11>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<5>5
    SLICE_X17Y47.C5      net (fanout=1)        0.854   main_state_main_state[31]_GND_1_o_select_668_OUT<5>4
    SLICE_X17Y47.C       Tilo                  0.259   main_state_main_state[31]_GND_1_o_select_668_OUT<5>5
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<5>7
    SLICE_X21Y53.C4      net (fanout=1)        1.124   main_state_main_state[31]_GND_1_o_select_668_OUT<5>6
    SLICE_X21Y53.CLK     Tas                   0.373   FIFO_data_in<5>
                                                       main_state_main_state[31]_GND_1_o_select_668_OUT<5>33
                                                       FIFO_data_in_5
    -------------------------------------------------  ---------------------------
    Total                                     17.786ns (5.138ns logic, 12.648ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point RAM_bank_3_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst (RAMB16_X2Y14.ADDRB9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAM_addr_rd_5 (FF)
  Destination:          RAM_bank_3_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.324ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAM_addr_rd_5 to RAM_bank_3_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y29.BQ      Tcko                  0.200   RAM_addr_rd<5>
                                                       RAM_addr_rd_5
    RAMB16_X2Y14.ADDRB9  net (fanout=64)       0.190   RAM_addr_rd<5>
    RAMB16_X2Y14.CLKB    Trckc_ADDRB (-Th)     0.066   RAM_bank_3_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst
                                                       RAM_bank_3_MSW/RAM_block_0/RAM_block_4/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (0.134ns logic, 0.190ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst (RAMB16_X2Y12.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAM_addr_rd_2 (FF)
  Destination:          RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.376ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.068 - 0.067)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAM_addr_rd_2 to RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y26.AQ      Tcko                  0.198   RAM_addr_rd<3>
                                                       RAM_addr_rd_2
    RAMB16_X2Y12.ADDRB6  net (fanout=64)       0.244   RAM_addr_rd<2>
    RAMB16_X2Y12.CLKB    Trckc_ADDRB (-Th)     0.066   RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
                                                       RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.376ns (0.132ns logic, 0.244ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Paths for end point RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst (RAMB16_X2Y12.ADDRB5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RAM_addr_rd_1 (FF)
  Destination:          RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.068 - 0.070)
  Source Clock:         dataclk rising at 0.000ns
  Destination Clock:    dataclk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RAM_addr_rd_1 to RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y27.BQ      Tcko                  0.200   RAM_addr_rd<1>
                                                       RAM_addr_rd_1
    RAMB16_X2Y12.ADDRB5  net (fanout=64)       0.245   RAM_addr_rd<1>
    RAMB16_X2Y12.CLKB    Trckc_ADDRB (-Th)     0.066   RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
                                                       RAM_bank_3_MSW/RAM_block_0/RAM_block_5/RAMB16BWER_inst
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.134ns logic, 0.245ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_variable_freq_clk_generator_inst_clkout_i = PERIOD TIMEGRP
        "variable_freq_clk_generator_inst_clkout_i" TS_okSysClk / 0.84 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y8.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_4_MSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X1Y40.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------
Slack: 8.334ns (period - min period limit)
  Period: 11.904ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Logical resource: RAM_bank_3_LSW/RAM_block_0/RAM_block_2/RAMB16BWER_inst/CLKB
  Location pin: RAMB16_X3Y30.CLKB
  Clock network: dataclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<1>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" 
"RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   6.414ns.
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  5.516ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.930ns
  Data Path Delay:      6.770ns (Levels of Logic = 1)
  Clock Path Delay:     -0.631ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X45Y16.CLK     net (fanout=608)      1.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.631ns (-5.512ns logic, 4.881ns route)

  Maximum Data Path at Slow Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y16.CQ      Tcko                  0.430   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        3.618   host/okCH<0>
    Y19.PAD              Tioop                 2.722   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      6.770ns (3.152ns logic, 3.618ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------

Fastest Paths: COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_out<0> (Y19.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest paths):  3.160ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/core0/core0/hi_busy (FF)
  Destination:          hi_out<0> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      3.394ns (Levels of Logic = 1)
  Clock Path Delay:     0.041ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/hi_busy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X45Y16.CLK     net (fanout=608)      0.680   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.041ns (-1.700ns logic, 1.741ns route)

  Minimum Data Path at Fast Process Corner: host/core0/core0/hi_busy to hi_out<0>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y16.CQ      Tcko                  0.198   host/okCH<0>
                                                       host/core0/core0/hi_busy
    Y19.O                net (fanout=1)        1.800   host/okCH<0>
    Y19.PAD              Tioop                 1.396   hi_out<0>
                                                       host/obuf0
                                                       hi_out<0>
    -------------------------------------------------  ---------------------------
    Total                                      3.394ns (1.594ns logic, 1.800ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.869ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X4Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.461ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.810ns (Levels of Logic = 2)
  Clock Path Delay:     -0.784ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp549.IMUX.10
    SLICE_X15Y14.D1      net (fanout=15)       3.697   hi_in_7_IBUF
    SLICE_X15Y14.DMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y83.SR       net (fanout=32)       5.997   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y83.CLK      Trck                  0.222   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.810ns (2.116ns logic, 9.694ns route)
                                                       (17.9% logic, 82.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X4Y83.CLK      net (fanout=608)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.784ns (-4.753ns logic, 3.969ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_9 (SLICE_X23Y18.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.791ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.486ns (Levels of Logic = 5)
  Clock Path Delay:     -0.778ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp549.IMUX.10
    SLICE_X21Y14.B1      net (fanout=15)       4.239   hi_in_7_IBUF
    SLICE_X21Y14.BMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X21Y14.A3      net (fanout=2)        0.371   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X21Y14.A       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A5      net (fanout=1)        2.069   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X23Y18.D3      net (fanout=16)       2.022   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X23Y18.CLK     Tas                   0.373   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       host/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     11.486ns (2.785ns logic, 8.701ns route)
                                                       (24.2% logic, 75.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y18.CLK     net (fanout=608)      1.398   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.778ns (-4.753ns logic, 3.975ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_7 (SLICE_X23Y18.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.345ns (Levels of Logic = 5)
  Clock Path Delay:     -0.778ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<7> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 1.557   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp549.IMUX.10
    SLICE_X21Y14.B1      net (fanout=15)       4.239   hi_in_7_IBUF
    SLICE_X21Y14.BMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X21Y14.A3      net (fanout=2)        0.371   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X21Y14.A       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A5      net (fanout=1)        2.069   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X23Y18.B1      net (fanout=16)       1.881   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X23Y18.CLK     Tas                   0.373   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       host/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     11.345ns (2.785ns logic, 8.560ns route)
                                                       (24.5% logic, 75.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y18.CLK     net (fanout=608)      1.398   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.778ns (-4.753ns logic, 3.975ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X21Y7.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.708ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.557ns (Levels of Logic = 2)
  Clock Path Delay:     0.074ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp549.IMUX.10
    SLICE_X21Y7.A5       net (fanout=15)       1.639   hi_in_7_IBUF
    SLICE_X21Y7.CLK      Tah         (-Th)    -0.155   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.557ns (0.918ns logic, 1.639ns route)
                                                       (35.9% logic, 64.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X21Y7.CLK      net (fanout=608)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.074ns (-1.827ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_read (SLICE_X19Y13.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.915ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.774ns (Levels of Logic = 2)
  Clock Path Delay:     0.084ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp549.IMUX.10
    SLICE_X19Y13.A6      net (fanout=15)       1.796   hi_in_7_IBUF
    SLICE_X19Y13.CLK     Tah         (-Th)    -0.215   ok1<27>
                                                       host/core0/core0/state_state[31]_GND_2_o_Select_96_o
                                                       host/core0/core0/ti_read
    -------------------------------------------------  ---------------------------
    Total                                      2.774ns (0.978ns logic, 1.796ns route)
                                                       (35.3% logic, 64.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X19Y13.CLK     net (fanout=608)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-1.827ns logic, 1.911ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_write (SLICE_X19Y13.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.915ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<7> (PAD)
  Destination:          host/core0/core0/ti_write (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.774ns (Levels of Logic = 2)
  Clock Path Delay:     0.084ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<7> to host/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB3.I                Tiopi                 0.763   hi_in<7>
                                                       hi_in<7>
                                                       hi_in_7_IBUF
                                                       ProtoComp549.IMUX.10
    SLICE_X19Y13.B6      net (fanout=15)       1.796   hi_in_7_IBUF
    SLICE_X19Y13.CLK     Tah         (-Th)    -0.215   ok1<27>
                                                       host/core0/core0/state_state[31]_GND_2_o_Select_92_o1
                                                       host/core0/core0/ti_write
    -------------------------------------------------  ---------------------------
    Total                                      2.774ns (0.978ns logic, 1.796ns route)
                                                       (35.3% logic, 64.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_write
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X19Y13.CLK     net (fanout=608)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-1.827ns logic, 1.911ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.887ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_9 (SLICE_X23Y18.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.443ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.834ns (Levels of Logic = 5)
  Clock Path Delay:     -0.778ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp549.IMUX.9
    SLICE_X21Y14.B5      net (fanout=14)       4.587   hi_in_6_IBUF
    SLICE_X21Y14.BMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X21Y14.A3      net (fanout=2)        0.371   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X21Y14.A       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A5      net (fanout=1)        2.069   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X23Y18.D3      net (fanout=16)       2.022   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X23Y18.CLK     Tas                   0.373   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       host/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     11.834ns (2.785ns logic, 9.049ns route)
                                                       (23.5% logic, 76.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y18.CLK     net (fanout=608)      1.398   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.778ns (-4.753ns logic, 3.975ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X4Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.458ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.813ns (Levels of Logic = 2)
  Clock Path Delay:     -0.784ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp549.IMUX.9
    SLICE_X15Y14.D3      net (fanout=14)       3.700   hi_in_6_IBUF
    SLICE_X15Y14.DMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y83.SR       net (fanout=32)       5.997   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y83.CLK      Trck                  0.222   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.813ns (2.116ns logic, 9.697ns route)
                                                       (17.9% logic, 82.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X4Y83.CLK      net (fanout=608)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.784ns (-4.753ns logic, 3.969ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_7 (SLICE_X23Y18.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.584ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.693ns (Levels of Logic = 5)
  Clock Path Delay:     -0.778ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<6> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 1.557   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp549.IMUX.9
    SLICE_X21Y14.B5      net (fanout=14)       4.587   hi_in_6_IBUF
    SLICE_X21Y14.BMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X21Y14.A3      net (fanout=2)        0.371   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X21Y14.A       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A5      net (fanout=1)        2.069   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X23Y18.B1      net (fanout=16)       1.881   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X23Y18.CLK     Tas                   0.373   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       host/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     11.693ns (2.785ns logic, 8.908ns route)
                                                       (23.8% logic, 76.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y18.CLK     net (fanout=608)      1.398   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.778ns (-4.753ns logic, 3.975ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X21Y7.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.958ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.807ns (Levels of Logic = 2)
  Clock Path Delay:     0.074ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp549.IMUX.9
    SLICE_X21Y7.A1       net (fanout=14)       1.889   hi_in_6_IBUF
    SLICE_X21Y7.CLK      Tah         (-Th)    -0.155   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.807ns (0.918ns logic, 1.889ns route)
                                                       (32.7% logic, 67.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X21Y7.CLK      net (fanout=608)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.074ns (-1.827ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X23Y7.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.031ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.880ns (Levels of Logic = 2)
  Clock Path Delay:     0.074ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp549.IMUX.9
    SLICE_X23Y7.A5       net (fanout=14)       1.902   hi_in_6_IBUF
    SLICE_X23Y7.CLK      Tah         (-Th)    -0.215   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.880ns (0.978ns logic, 1.902ns route)
                                                       (34.0% logic, 66.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y7.CLK      net (fanout=608)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.074ns (-1.827ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/block_size_3 (SLICE_X26Y7.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.047ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<6> (PAD)
  Destination:          host/core0/core0/block_size_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.896ns (Levels of Logic = 2)
  Clock Path Delay:     0.074ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<6> to host/core0/core0/block_size_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y3.I                 Tiopi                 0.763   hi_in<6>
                                                       hi_in<6>
                                                       hi_in_6_IBUF
                                                       ProtoComp549.IMUX.9
    SLICE_X22Y7.A3       net (fanout=14)       1.850   hi_in_6_IBUF
    SLICE_X22Y7.A        Tilo                  0.156   host/core0/core0/_n0201_inv
                                                       host/core0/core0/state__n0201_inv1
    SLICE_X26Y7.CE       net (fanout=3)        0.235   host/core0/core0/_n0201_inv
    SLICE_X26Y7.CLK      Tckce       (-Th)     0.108   host/core0/core0/block_size<3>
                                                       host/core0/core0/block_size_3
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (0.811ns logic, 2.085ns route)
                                                       (28.0% logic, 72.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/block_size_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y7.CLK      net (fanout=608)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.074ns (-1.827ns logic, 1.901ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.927ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_9 (SLICE_X23Y18.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.403ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.874ns (Levels of Logic = 5)
  Clock Path Delay:     -0.778ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp549.IMUX.8
    SLICE_X21Y14.B4      net (fanout=14)       4.627   hi_in_5_IBUF
    SLICE_X21Y14.BMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X21Y14.A3      net (fanout=2)        0.371   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X21Y14.A       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A5      net (fanout=1)        2.069   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X23Y18.D3      net (fanout=16)       2.022   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X23Y18.CLK     Tas                   0.373   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       host/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     11.874ns (2.785ns logic, 9.089ns route)
                                                       (23.5% logic, 76.5% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y18.CLK     net (fanout=608)      1.398   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.778ns (-4.753ns logic, 3.975ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X4Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.408ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.863ns (Levels of Logic = 2)
  Clock Path Delay:     -0.784ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp549.IMUX.8
    SLICE_X15Y14.D5      net (fanout=14)       3.750   hi_in_5_IBUF
    SLICE_X15Y14.DMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y83.SR       net (fanout=32)       5.997   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y83.CLK      Trck                  0.222   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.863ns (2.116ns logic, 9.747ns route)
                                                       (17.8% logic, 82.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X4Y83.CLK      net (fanout=608)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.784ns (-4.753ns logic, 3.969ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_7 (SLICE_X23Y18.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.544ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.733ns (Levels of Logic = 5)
  Clock Path Delay:     -0.778ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<5> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 1.557   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp549.IMUX.8
    SLICE_X21Y14.B4      net (fanout=14)       4.627   hi_in_5_IBUF
    SLICE_X21Y14.BMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X21Y14.A3      net (fanout=2)        0.371   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X21Y14.A       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A5      net (fanout=1)        2.069   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X23Y18.B1      net (fanout=16)       1.881   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X23Y18.CLK     Tas                   0.373   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       host/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     11.733ns (2.785ns logic, 8.948ns route)
                                                       (23.7% logic, 76.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y18.CLK     net (fanout=608)      1.398   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.778ns (-4.753ns logic, 3.975ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X21Y7.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.918ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.767ns (Levels of Logic = 2)
  Clock Path Delay:     0.074ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp549.IMUX.8
    SLICE_X21Y7.A3       net (fanout=14)       1.849   hi_in_5_IBUF
    SLICE_X21Y7.CLK      Tah         (-Th)    -0.155   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (0.918ns logic, 1.849ns route)
                                                       (33.2% logic, 66.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X21Y7.CLK      net (fanout=608)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.074ns (-1.827ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X23Y7.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.011ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.860ns (Levels of Logic = 2)
  Clock Path Delay:     0.074ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp549.IMUX.8
    SLICE_X23Y7.A3       net (fanout=14)       1.882   hi_in_5_IBUF
    SLICE_X23Y7.CLK      Tah         (-Th)    -0.215   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.978ns logic, 1.882ns route)
                                                       (34.2% logic, 65.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y7.CLK      net (fanout=608)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.074ns (-1.827ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/block_size_3 (SLICE_X26Y7.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.030ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<5> (PAD)
  Destination:          host/core0/core0/block_size_3 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.879ns (Levels of Logic = 2)
  Clock Path Delay:     0.074ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<5> to host/core0/core0/block_size_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB4.I                Tiopi                 0.763   hi_in<5>
                                                       hi_in<5>
                                                       hi_in_5_IBUF
                                                       ProtoComp549.IMUX.8
    SLICE_X22Y7.A4       net (fanout=14)       1.833   hi_in_5_IBUF
    SLICE_X22Y7.A        Tilo                  0.156   host/core0/core0/_n0201_inv
                                                       host/core0/core0/state__n0201_inv1
    SLICE_X26Y7.CE       net (fanout=3)        0.235   host/core0/core0/_n0201_inv
    SLICE_X26Y7.CLK      Tckce       (-Th)     0.108   host/core0/core0/block_size<3>
                                                       host/core0/core0/block_size_3
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (0.811ns logic, 2.068ns route)
                                                       (28.2% logic, 71.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/block_size_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X26Y7.CLK      net (fanout=608)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.074ns (-1.827ns logic, 1.901ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 249 paths analyzed, 249 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is  12.801ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/a0/d0/dna_read (SLICE_X4Y83.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.529ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/a0/d0/dna_read (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.742ns (Levels of Logic = 2)
  Clock Path Delay:     -0.784ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp549.IMUX.7
    SLICE_X15Y14.D4      net (fanout=14)       3.629   hi_in_4_IBUF
    SLICE_X15Y14.DMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_34_o_0
                                                       host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o21
    SLICE_X4Y83.SR       net (fanout=32)       5.997   host/core0/core0/hi_addr[3]_GND_2_o_equal_30_o2
    SLICE_X4Y83.CLK      Trck                  0.222   host/core0/core0/a0/d0/dna_read
                                                       host/core0/core0/a0/d0/dna_read
    -------------------------------------------------  ---------------------------
    Total                                     11.742ns (2.116ns logic, 9.626ns route)
                                                       (18.0% logic, 82.0% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/a0/d0/dna_read
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X4Y83.CLK      net (fanout=608)      1.392   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.784ns (-4.753ns logic, 3.969ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_9 (SLICE_X23Y18.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.703ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_dataout_9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.574ns (Levels of Logic = 5)
  Clock Path Delay:     -0.778ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp549.IMUX.7
    SLICE_X21Y14.B2      net (fanout=14)       4.327   hi_in_4_IBUF
    SLICE_X21Y14.BMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X21Y14.A3      net (fanout=2)        0.371   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X21Y14.A       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A5      net (fanout=1)        2.069   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X23Y18.D3      net (fanout=16)       2.022   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X23Y18.CLK     Tas                   0.373   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<9>1
                                                       host/core0/core0/ti_dataout_9
    -------------------------------------------------  ---------------------------
    Total                                     11.574ns (2.785ns logic, 8.789ns route)
                                                       (24.1% logic, 75.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y18.CLK     net (fanout=608)      1.398   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.778ns (-4.753ns logic, 3.975ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_dataout_7 (SLICE_X23Y18.B1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.844ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_dataout_7 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          13.330ns
  Data Path Delay:      11.433ns (Levels of Logic = 5)
  Clock Path Delay:     -0.778ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<4> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 1.557   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp549.IMUX.7
    SLICE_X21Y14.B2      net (fanout=14)       4.327   hi_in_4_IBUF
    SLICE_X21Y14.BMUX    Tilo                  0.337   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o1
    SLICE_X21Y14.A3      net (fanout=2)        0.371   host/core0/core0/hi_addr[3]_hi_addr[3]_OR_157_o
    SLICE_X21Y14.A       Tilo                  0.259   host/core0/core0/hi_addr[3]_GND_2_o_equal_31_o
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A5      net (fanout=1)        2.069   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>13
    SLICE_X31Y24.A       Tilo                  0.259   ok1<5>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>14
    SLICE_X23Y18.B1      net (fanout=16)       1.881   host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<0>1
    SLICE_X23Y18.CLK     Tas                   0.373   ok1<9>
                                                       host/core0/core0/state[31]_ti_dataout[15]_select_93_OUT<7>1
                                                       host/core0/core0/ti_dataout_7
    -------------------------------------------------  ---------------------------
    Total                                     11.433ns (2.785ns logic, 8.648ns route)
                                                       (24.4% logic, 75.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/ti_dataout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y18.CLK     net (fanout=608)      1.398   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.778ns (-4.753ns logic, 3.975ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_reset (SLICE_X21Y7.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.061ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_reset (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.910ns (Levels of Logic = 2)
  Clock Path Delay:     0.074ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp549.IMUX.7
    SLICE_X21Y7.A2       net (fanout=14)       1.992   hi_in_4_IBUF
    SLICE_X21Y7.CLK      Tah         (-Th)    -0.155   host/core0/N4
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11
                                                       host/core0/core0/ti_reset
    -------------------------------------------------  ---------------------------
    Total                                      2.910ns (0.918ns logic, 1.992ns route)
                                                       (31.5% logic, 68.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_reset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X21Y7.CLK      net (fanout=608)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.074ns (-1.827ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/ti_wireupdate (SLICE_X23Y7.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.079ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/ti_wireupdate (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      2.928ns (Levels of Logic = 2)
  Clock Path Delay:     0.074ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp549.IMUX.7
    SLICE_X23Y7.A4       net (fanout=14)       1.950   hi_in_4_IBUF
    SLICE_X23Y7.CLK      Tah         (-Th)    -0.215   ok1<28>
                                                       host/core0/core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11
                                                       host/core0/core0/ti_wireupdate
    -------------------------------------------------  ---------------------------
    Total                                      2.928ns (0.978ns logic, 1.950ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/ti_wireupdate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X23Y7.CLK      net (fanout=608)      0.738   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.074ns (-1.827ns logic, 1.901ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd11 (SLICE_X22Y11.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.222ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<4> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd11 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          7.500ns
  Data Path Delay:      3.078ns (Levels of Logic = 2)
  Clock Path Delay:     0.081ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<4> to host/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA4.I                Tiopi                 0.763   hi_in<4>
                                                       hi_in<4>
                                                       hi_in_4_IBUF
                                                       ProtoComp549.IMUX.7
    SLICE_X22Y11.A2      net (fanout=14)       2.184   hi_in_4_IBUF
    SLICE_X22Y11.CLK     Tah         (-Th)    -0.131   host/core0/core0/state_FSM_FFd12
                                                       host/core0/core0/state_FSM_FFd11_rstpot
                                                       host/core0/core0/state_FSM_FFd11
    -------------------------------------------------  ---------------------------
    Total                                      3.078ns (0.894ns logic, 2.184ns route)
                                                       (29.0% logic, 71.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X22Y11.CLK     net (fanout=608)      0.745   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (-1.827ns logic, 1.908ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.668ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X30Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.462ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.619ns (Levels of Logic = 2)
  Clock Path Delay:     -0.774ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp549.IMUX.6
    SLICE_X25Y10.A5      net (fanout=1)        3.065   hi_in_3_IBUF
    SLICE_X25Y10.A       Tilo                  0.259   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X30Y11.SR      net (fanout=2)        1.310   host/core0/core0/hi_cmd<2>_2
    SLICE_X30Y11.CLK     Tsrck                 0.428   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      6.619ns (2.244ns logic, 4.375ns route)
                                                       (33.9% logic, 66.1% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X30Y11.CLK     net (fanout=608)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.774ns (-4.753ns logic, 3.979ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X31Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.701ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.380ns (Levels of Logic = 2)
  Clock Path Delay:     -0.774ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp549.IMUX.6
    SLICE_X25Y10.A5      net (fanout=1)        3.065   hi_in_3_IBUF
    SLICE_X25Y10.AMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X31Y11.SR      net (fanout=2)        1.011   host/core0/core0/hi_cmd<2>_0
    SLICE_X31Y11.CLK     Tsrck                 0.410   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.380ns (2.304ns logic, 4.076ns route)
                                                       (36.1% logic, 63.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y11.CLK     net (fanout=608)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.774ns (-4.753ns logic, 3.979ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X24Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.942ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.163ns (Levels of Logic = 2)
  Clock Path Delay:     -0.750ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 1.557   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp549.IMUX.6
    SLICE_X25Y10.A5      net (fanout=1)        3.065   hi_in_3_IBUF
    SLICE_X25Y10.AMUX    Tilo                  0.337   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X24Y12.SR      net (fanout=2)        0.775   host/core0/core0/hi_cmd<2>_0
    SLICE_X24Y12.CLK     Tsrck                 0.429   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.163ns (2.323ns logic, 3.840ns route)
                                                       (37.7% logic, 62.3% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=608)      1.426   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.750ns (-4.753ns logic, 4.003ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y10.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      8.866ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.520ns (Levels of Logic = 2)
  Clock Path Delay:     0.079ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp549.IMUX.6
    SLICE_X25Y10.A5      net (fanout=1)        1.439   hi_in_3_IBUF
    SLICE_X25Y10.A       Tilo                  0.156   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/hi_cmd<2>_21
    SLICE_X25Y10.SR      net (fanout=2)        0.293   host/core0/core0/hi_cmd<2>_2
    SLICE_X25Y10.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (0.788ns logic, 1.732ns route)
                                                       (31.3% logic, 68.7% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y10.CLK     net (fanout=608)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.079ns (-1.827ns logic, 1.906ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X24Y12.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.156ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.815ns (Levels of Logic = 2)
  Clock Path Delay:     0.084ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp549.IMUX.6
    SLICE_X25Y10.A5      net (fanout=1)        1.439   hi_in_3_IBUF
    SLICE_X25Y10.AMUX    Tilo                  0.203   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X24Y12.SR      net (fanout=2)        0.364   host/core0/core0/hi_cmd<2>_0
    SLICE_X24Y12.CLK     Tcksr       (-Th)    -0.046   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (1.012ns logic, 1.803ns route)
                                                       (36.0% logic, 64.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=608)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-1.827ns logic, 1.911ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X31Y11.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.229ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<3> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.864ns (Levels of Logic = 2)
  Clock Path Delay:     0.060ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<3> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB8.I                Tiopi                 0.763   hi_in<3>
                                                       hi_in<3>
                                                       hi_in_3_IBUF
                                                       ProtoComp549.IMUX.6
    SLICE_X25Y10.A5      net (fanout=1)        1.439   hi_in_3_IBUF
    SLICE_X25Y10.AMUX    Tilo                  0.203   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/hi_cmd<2>_01
    SLICE_X31Y11.SR      net (fanout=2)        0.590   host/core0/core0/hi_cmd<2>_0
    SLICE_X31Y11.CLK     Tcksr       (-Th)     0.131   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      2.864ns (0.835ns logic, 2.029ns route)
                                                       (29.2% logic, 70.8% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y11.CLK     net (fanout=608)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (-1.827ns logic, 1.887ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   8.918ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X24Y11.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.212ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.891ns (Levels of Logic = 4)
  Clock Path Delay:     -0.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp549.IMUX.5
    SLICE_X30Y11.A3      net (fanout=2)        4.167   hi_in_2_IBUF
    SLICE_X30Y11.AMUX    Tilo                  0.326   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X24Y11.B4      net (fanout=1)        1.014   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X24Y11.B       Tilo                  0.235   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X24Y11.C4      net (fanout=1)        0.371   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X24Y11.CLK     Tas                   0.221   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      7.891ns (2.339ns logic, 5.552ns route)
                                                       (29.6% logic, 70.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y11.CLK     net (fanout=608)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.752ns (-4.753ns logic, 4.001ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X31Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.727ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.354ns (Levels of Logic = 2)
  Clock Path Delay:     -0.774ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp549.IMUX.5
    SLICE_X30Y11.A3      net (fanout=2)        4.167   hi_in_2_IBUF
    SLICE_X30Y11.A       Tilo                  0.254   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X31Y11.AX      net (fanout=1)        0.262   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X31Y11.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      6.354ns (1.925ns logic, 4.429ns route)
                                                       (30.3% logic, 69.7% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y11.CLK     net (fanout=608)      1.402   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.774ns (-4.753ns logic, 3.979ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y10.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.983ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.117ns (Levels of Logic = 2)
  Clock Path Delay:     -0.755ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 1.557   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp549.IMUX.5
    SLICE_X24Y12.B2      net (fanout=2)        3.529   hi_in_2_IBUF
    SLICE_X24Y12.B       Tilo                  0.235   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X25Y10.AX      net (fanout=1)        0.682   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X25Y10.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      6.117ns (1.906ns logic, 4.211ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y10.CLK     net (fanout=608)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.755ns (-4.753ns logic, 3.998ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X24Y12.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.016ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      2.675ns (Levels of Logic = 2)
  Clock Path Delay:     0.084ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp549.IMUX.5
    SLICE_X24Y12.B2      net (fanout=2)        1.722   hi_in_2_IBUF
    SLICE_X24Y12.CLK     Tah         (-Th)    -0.190   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (0.953ns logic, 1.722ns route)
                                                       (35.6% logic, 64.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=608)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-1.827ns logic, 1.911ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y10.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.362ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.016ns (Levels of Logic = 2)
  Clock Path Delay:     0.079ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp549.IMUX.5
    SLICE_X24Y12.B2      net (fanout=2)        1.722   hi_in_2_IBUF
    SLICE_X24Y12.B       Tilo                  0.142   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X25Y10.AX      net (fanout=1)        0.330   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X25Y10.CLK     Tckdi       (-Th)    -0.059   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      3.016ns (0.964ns logic, 2.052ns route)
                                                       (32.0% logic, 68.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y10.CLK     net (fanout=608)      0.743   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.079ns (-1.827ns logic, 1.906ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X30Y11.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.461ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<2> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.096ns (Levels of Logic = 2)
  Clock Path Delay:     0.060ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<2> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB7.I                Tiopi                 0.763   hi_in<2>
                                                       hi_in<2>
                                                       hi_in_2_IBUF
                                                       ProtoComp549.IMUX.5
    SLICE_X30Y11.A3      net (fanout=2)        2.136   hi_in_2_IBUF
    SLICE_X30Y11.CLK     Tah         (-Th)    -0.197   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (0.960ns logic, 2.136ns route)
                                                       (31.0% logic, 69.0% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X30Y11.CLK     net (fanout=608)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (-1.827ns logic, 1.887ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE 
COMP "hi_in<0>"         "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   9.272ns.
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd17 (SLICE_X24Y11.C4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.858ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd17 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      8.245ns (Levels of Logic = 4)
  Clock Path Delay:     -0.752ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp549.IMUX.4
    SLICE_X30Y11.A2      net (fanout=2)        4.521   hi_in_1_IBUF
    SLICE_X30Y11.AMUX    Tilo                  0.326   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd17-In2
    SLICE_X24Y11.B4      net (fanout=1)        1.014   host/core0/core0/state_FSM_FFd17-In2
    SLICE_X24Y11.B       Tilo                  0.235   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In3
    SLICE_X24Y11.C4      net (fanout=1)        0.371   host/core0/core0/state_FSM_FFd17-In3
    SLICE_X24Y11.CLK     Tas                   0.221   host/core0/core0/state_FSM_FFd7
                                                       host/core0/core0/state_FSM_FFd17-In4
                                                       host/core0/core0/state_FSM_FFd17
    -------------------------------------------------  ---------------------------
    Total                                      8.245ns (2.339ns logic, 5.906ns route)
                                                       (28.4% logic, 71.6% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y11.CLK     net (fanout=608)      1.424   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.752ns (-4.753ns logic, 4.001ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd6 (SLICE_X25Y10.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.504ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd6 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      7.596ns (Levels of Logic = 2)
  Clock Path Delay:     -0.755ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp549.IMUX.4
    SLICE_X24Y12.B5      net (fanout=2)        5.008   hi_in_1_IBUF
    SLICE_X24Y12.B       Tilo                  0.235   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
    SLICE_X25Y10.AX      net (fanout=1)        0.682   host/core0/core0/state_FSM_FFd14-In1
    SLICE_X25Y10.CLK     Tdick                 0.114   host/core0/core0/state_FSM_FFd6
                                                       host/core0/core0/state_FSM_FFd6
    -------------------------------------------------  ---------------------------
    Total                                      7.596ns (1.906ns logic, 5.690ns route)
                                                       (25.1% logic, 74.9% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X25Y10.CLK     net (fanout=608)      1.421   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.755ns (-4.753ns logic, 3.998ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X24Y12.B5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     6.191ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          14.130ns
  Data Path Delay:      6.914ns (Levels of Logic = 2)
  Clock Path Delay:     -0.750ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 1.557   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp549.IMUX.4
    SLICE_X24Y12.B5      net (fanout=2)        5.008   hi_in_1_IBUF
    SLICE_X24Y12.CLK     Tas                   0.349   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      6.914ns (1.906ns logic, 5.008ns route)
                                                       (27.6% logic, 72.4% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=608)      1.426   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.750ns (-4.753ns logic, 4.003ns route)

--------------------------------------------------------------------------------

Hold Paths: COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd9 (SLICE_X30Y11.A2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.708ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd9 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.343ns (Levels of Logic = 2)
  Clock Path Delay:     0.060ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp549.IMUX.4
    SLICE_X30Y11.A2      net (fanout=2)        2.383   hi_in_1_IBUF
    SLICE_X30Y11.CLK     Tah         (-Th)    -0.197   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
                                                       host/core0/core0/state_FSM_FFd9
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (0.960ns logic, 2.383ns route)
                                                       (28.7% logic, 71.3% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X30Y11.CLK     net (fanout=608)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (-1.827ns logic, 1.887ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd16 (SLICE_X31Y11.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      9.813ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd16 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.448ns (Levels of Logic = 2)
  Clock Path Delay:     0.060ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp549.IMUX.4
    SLICE_X30Y11.A2      net (fanout=2)        2.383   hi_in_1_IBUF
    SLICE_X30Y11.A       Tilo                  0.156   host/core0/core0/state_FSM_FFd9
                                                       host/core0/core0/state_FSM_FFd16-In11
    SLICE_X31Y11.AX      net (fanout=1)        0.087   host/core0/core0/state_FSM_FFd16-In1
    SLICE_X31Y11.CLK     Tckdi       (-Th)    -0.059   host/core0/core0/state_FSM_FFd16
                                                       host/core0/core0/state_FSM_FFd16
    -------------------------------------------------  ---------------------------
    Total                                      3.448ns (0.978ns logic, 2.470ns route)
                                                       (28.4% logic, 71.6% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X31Y11.CLK     net (fanout=608)      0.724   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.060ns (-1.827ns logic, 1.887ns route)

--------------------------------------------------------------------------------

Paths for end point host/core0/core0/state_FSM_FFd14 (SLICE_X24Y12.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.024ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_in<1> (PAD)
  Destination:          host/core0/core0/state_FSM_FFd14 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          6.700ns
  Data Path Delay:      3.683ns (Levels of Logic = 2)
  Clock Path Delay:     0.084ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_in<1> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB20.I               Tiopi                 0.763   hi_in<1>
                                                       hi_in<1>
                                                       hi_in_1_IBUF
                                                       ProtoComp549.IMUX.4
    SLICE_X24Y12.B5      net (fanout=2)        2.730   hi_in_1_IBUF
    SLICE_X24Y12.CLK     Tah         (-Th)    -0.190   host/core0/core0/state_FSM_FFd14
                                                       host/core0/core0/state_FSM_FFd14-In11
                                                       host/core0/core0/state_FSM_FFd14
    -------------------------------------------------  ---------------------------
    Total                                      3.683ns (0.953ns logic, 2.730ns route)
                                                       (25.9% logic, 74.1% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/core0/core0/state_FSM_FFd14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    SLICE_X24Y12.CLK     net (fanout=608)      0.748   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (-1.827ns logic, 1.911ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns 
BEFORE COMP         "hi_in<0>" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 16 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.819ns.
--------------------------------------------------------------------------------

Paths for end point host/delays[5].fdrein0 (ILOGIC_X20Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<5> (PAD)
  Destination:          host/delays[5].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     -0.213ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<5> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V15.I                Tiopi                 1.557   hi_inout<5>
                                                       hi_inout<5>
                                                       host/delays[5].iobf0/IBUF
                                                       ProtoComp542.IMUX.5
    IODELAY_X20Y0.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<5>
    IODELAY_X20Y0.DATAOUTTioddo_IDATAIN        5.082   host/delays[5].iodelay_inst
                                                       host/delays[5].iodelay_inst
    ILOGIC_X20Y0.DDLY    net (fanout=1)        0.007   host/iodly0_datain<5>
    ILOGIC_X20Y0.CLK0    Tidockd               0.532   host/hi_datain<5>
                                                       ProtoComp607.D2OFFBYP_SRC.5
                                                       host/delays[5].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[5].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y0.CLK0    net (fanout=608)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.213ns (-4.753ns logic, 4.540ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[15].fdrein0 (ILOGIC_X25Y1.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<15> (PAD)
  Destination:          host/delays[15].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     -0.213ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<15> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AA20.I               Tiopi                 1.557   hi_inout<15>
                                                       hi_inout<15>
                                                       host/delays[15].iobf0/IBUF
                                                       ProtoComp542.IMUX.16
    IODELAY_X25Y1.IDATAINnet (fanout=1)        0.153   host/iobf0_hi_datain<15>
    IODELAY_X25Y1.DATAOUTTioddo_IDATAIN        5.082   host/delays[15].iodelay_inst
                                                       host/delays[15].iodelay_inst
    ILOGIC_X25Y1.DDLY    net (fanout=1)        0.007   host/iodly0_datain<15>
    ILOGIC_X25Y1.CLK0    Tidockd               0.532   host/hi_datain<15>
                                                       ProtoComp607.D2OFFBYP_SRC.15
                                                       host/delays[15].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[15].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X25Y1.CLK0    net (fanout=608)      1.963   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.213ns (-4.753ns logic, 4.540ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[6].fdrein0 (ILOGIC_X1Y0.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.033ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               hi_inout<6> (PAD)
  Destination:          host/delays[6].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          9.830ns
  Data Path Delay:      7.331ns (Levels of Logic = 3)
  Clock Path Delay:     -0.191ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: hi_inout<6> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB2.I                Tiopi                 1.557   hi_inout<6>
                                                       hi_inout<6>
                                                       host/delays[6].iobf0/IBUF
                                                       ProtoComp542.IMUX.6
    IODELAY_X1Y0.IDATAIN net (fanout=1)        0.153   host/iobf0_hi_datain<6>
    IODELAY_X1Y0.DATAOUT Tioddo_IDATAIN        5.082   host/delays[6].iodelay_inst
                                                       host/delays[6].iodelay_inst
    ILOGIC_X1Y0.DDLY     net (fanout=1)        0.007   host/iodly0_datain<6>
    ILOGIC_X1Y0.CLK0     Tidockd               0.532   host/hi_datain<6>
                                                       ProtoComp607.D2OFFBYP_SRC.6
                                                       host/delays[6].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      7.331ns (7.171ns logic, 0.160ns route)
                                                       (97.8% logic, 2.2% route)

  Minimum Clock Path at Slow Process Corner: hi_in<0> to host/delays[6].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.344   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.443   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.179   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.070   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -6.473   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.064   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.197   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X1Y0.CLK0     net (fanout=608)      1.985   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                     -0.191ns (-4.753ns logic, 4.562ns route)

--------------------------------------------------------------------------------

Hold Paths: TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP
        "hi_in<0>" "RISING";
--------------------------------------------------------------------------------

Paths for end point host/delays[8].fdrein0 (ILOGIC_X8Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.554ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<8> (PAD)
  Destination:          host/delays[8].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     0.346ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<8> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y7.I                 Tiopi                 0.763   hi_inout<8>
                                                       hi_inout<8>
                                                       host/delays[8].iobf0/IBUF
                                                       ProtoComp542.IMUX.8
    IODELAY_X8Y3.IDATAIN net (fanout=1)        0.093   host/iobf0_hi_datain<8>
    IODELAY_X8Y3.DATAOUT Tioddo_IDATAIN        1.178   host/delays[8].iodelay_inst
                                                       host/delays[8].iodelay_inst
    ILOGIC_X8Y3.DDLY     net (fanout=1)        0.005   host/iodly0_datain<8>
    ILOGIC_X8Y3.CLK0     Tiockdd     (-Th)    -0.136   host/hi_datain<8>
                                                       ProtoComp607.D2OFFBYP_SRC.8
                                                       host/delays[8].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[8].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X8Y3.CLK0     net (fanout=608)      1.010   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (-1.827ns logic, 2.173ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[2].fdrein0 (ILOGIC_X14Y3.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.574ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<2> (PAD)
  Destination:          host/delays[2].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 3)
  Clock Path Delay:     0.326ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<2> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y13.I                Tiopi                 0.763   hi_inout<2>
                                                       hi_inout<2>
                                                       host/delays[2].iobf0/IBUF
                                                       ProtoComp542.IMUX.2
    IODELAY_X14Y3.IDATAINnet (fanout=1)        0.093   host/iobf0_hi_datain<2>
    IODELAY_X14Y3.DATAOUTTioddo_IDATAIN        1.178   host/delays[2].iodelay_inst
                                                       host/delays[2].iodelay_inst
    ILOGIC_X14Y3.DDLY    net (fanout=1)        0.005   host/iodly0_datain<2>
    ILOGIC_X14Y3.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<2>
                                                       ProtoComp607.D2OFFBYP_SRC.2
                                                       host/delays[2].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (2.077ns logic, 0.098ns route)
                                                       (95.5% logic, 4.5% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[2].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X14Y3.CLK0    net (fanout=608)      0.990   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.326ns (-1.827ns logic, 2.153ns route)

--------------------------------------------------------------------------------

Paths for end point host/delays[3].fdrein0 (ILOGIC_X20Y2.DDLY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.574ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               hi_inout<3> (PAD)
  Destination:          host/delays[3].fdrein0 (FF)
  Destination Clock:    ok1<24> rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      2.173ns (Levels of Logic = 3)
  Clock Path Delay:     0.324ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Data Path at Fast Process Corner: hi_inout<3> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AB18.I               Tiopi                 0.763   hi_inout<3>
                                                       hi_inout<3>
                                                       host/delays[3].iobf0/IBUF
                                                       ProtoComp542.IMUX.3
    IODELAY_X20Y2.IDATAINnet (fanout=1)        0.091   host/iobf0_hi_datain<3>
    IODELAY_X20Y2.DATAOUTTioddo_IDATAIN        1.178   host/delays[3].iodelay_inst
                                                       host/delays[3].iodelay_inst
    ILOGIC_X20Y2.DDLY    net (fanout=1)        0.005   host/iodly0_datain<3>
    ILOGIC_X20Y2.CLK0    Tiockdd     (-Th)    -0.136   host/hi_datain<3>
                                                       ProtoComp607.D2OFFBYP_SRC.3
                                                       host/delays[3].fdrein0
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (2.077ns logic, 0.096ns route)
                                                       (95.6% logic, 4.4% route)

  Maximum Clock Path at Fast Process Corner: hi_in<0> to host/delays[3].fdrein0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.887   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.305   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.130   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.421   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.907   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.437   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.063   host/clkout1_buf
                                                       host/clkout1_buf
    ILOGIC_X20Y2.CLK0    net (fanout=608)      0.988   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.324ns (-1.827ns logic, 2.151ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP 
"hi_in<0>"         "RISING";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 32 paths analyzed, 16 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
 Minimum allowable offset is   4.564ns.
--------------------------------------------------------------------------------

Paths for end point hi_inout<8> (Y7.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.066ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout0 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     0.049ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=608)      2.404   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.049ns (-5.512ns logic, 5.561ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout0 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.OQ       Tockq                 1.080   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout0
    Y7.O                 net (fanout=1)        0.438   host/fdreout0_hi_dataout<8>
    Y7.PAD               Tioop                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.447ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[8].fdreout1 (FF)
  Destination:          hi_inout<8> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     0.049ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[8].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X8Y3.CLK0     net (fanout=608)      2.404   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.049ns (-5.512ns logic, 5.561ns route)

  Maximum Data Path at Slow Process Corner: host/delays[8].fdreout1 to hi_inout<8>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X8Y3.TQ       Tockq                 0.699   host/fdreout0_hi_dataout<8>
                                                       host/delays[8].fdreout1
    Y7.T                 net (fanout=1)        0.438   host/fdreout1_hi_drive<8>
    Y7.PAD               Tiotp                 2.722   hi_inout<8>
                                                       host/delays[8].iobf0/OBUFT
                                                       hi_inout<8>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<2> (Y13.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.087ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout0 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     0.028ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=608)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.028ns (-5.512ns logic, 5.540ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout0 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout0
    Y13.O                net (fanout=1)        0.438   host/fdreout0_hi_dataout<2>
    Y13.PAD              Tioop                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.468ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[2].fdreout1 (FF)
  Destination:          hi_inout<2> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     0.028ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[2].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X14Y3.CLK0    net (fanout=608)      2.383   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.028ns (-5.512ns logic, 5.540ns route)

  Maximum Data Path at Slow Process Corner: host/delays[2].fdreout1 to hi_inout<2>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X14Y3.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<2>
                                                       host/delays[2].fdreout1
    Y13.T                net (fanout=1)        0.438   host/fdreout1_hi_drive<2>
    Y13.PAD              Tiotp                 2.722   hi_inout<2>
                                                       host/delays[2].iobf0/OBUFT
                                                       hi_inout<2>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<3> (AB18.PAD), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  7.089ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout0 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      4.240ns (Levels of Logic = 1)
  Clock Path Delay:     0.026ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=608)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.026ns (-5.512ns logic, 5.538ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout0 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.OQ      Tockq                 1.080   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout0
    AB18.O               net (fanout=1)        0.438   host/fdreout0_hi_dataout<3>
    AB18.PAD             Tioop                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      4.240ns (3.802ns logic, 0.438ns route)
                                                       (89.7% logic, 10.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  7.470ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               host/delays[3].fdreout1 (FF)
  Destination:          hi_inout<3> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Requirement:          11.630ns
  Data Path Delay:      3.859ns (Levels of Logic = 1)
  Clock Path Delay:     0.026ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Maximum Clock Path at Slow Process Corner: hi_in<0> to host/delays[3].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 1.557   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.718   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.190   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        1.232   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -7.468   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        1.207   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.209   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y2.CLK0    net (fanout=608)      2.381   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.026ns (-5.512ns logic, 5.538ns route)

  Maximum Data Path at Slow Process Corner: host/delays[3].fdreout1 to hi_inout<3>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y2.TQ      Tockq                 0.699   host/fdreout0_hi_dataout<3>
                                                       host/delays[3].fdreout1
    AB18.T               net (fanout=1)        0.438   host/fdreout1_hi_drive<3>
    AB18.PAD             Tiotp                 2.722   hi_inout<3>
                                                       host/delays[3].iobf0/OBUFT
                                                       hi_inout<3>
    -------------------------------------------------  ---------------------------
    Total                                      3.859ns (3.421ns logic, 0.438ns route)
                                                       (88.6% logic, 11.4% route)

--------------------------------------------------------------------------------

Fastest Paths: TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"
        "RISING";
--------------------------------------------------------------------------------

Paths for end point hi_inout<15> (AA20.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.019ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout0 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     0.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=608)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (-1.700ns logic, 1.994ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout0 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout0
    AA20.O               net (fanout=1)        0.268   host/fdreout0_hi_dataout<15>
    AA20.PAD             Tioop                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.911ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[15].fdreout1 (FF)
  Destination:          hi_inout<15> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     0.294ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[15].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X25Y1.CLK0    net (fanout=608)      0.933   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.294ns (-1.700ns logic, 1.994ns route)

  Minimum Data Path at Fast Process Corner: host/delays[15].fdreout1 to hi_inout<15>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X25Y1.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<15>
                                                       host/delays[15].fdreout1
    AA20.T               net (fanout=1)        0.268   host/fdreout1_hi_drive<15>
    AA20.PAD             Tiotp                 1.396   hi_inout<15>
                                                       host/delays[15].iobf0/OBUFT
                                                       hi_inout<15>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<5> (V15.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.020ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout0 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     0.295ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=608)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (-1.700ns logic, 1.995ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout0 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.OQ      Tockq                 0.336   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout0
    V15.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<5>
    V15.PAD              Tioop                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.912ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[5].fdreout1 (FF)
  Destination:          hi_inout<5> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     0.295ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[5].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X20Y0.CLK0    net (fanout=608)      0.934   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (-1.700ns logic, 1.995ns route)

  Minimum Data Path at Fast Process Corner: host/delays[5].fdreout1 to hi_inout<5>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X20Y0.TQ      Tockq                 0.228   host/fdreout0_hi_dataout<5>
                                                       host/delays[5].fdreout1
    V15.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<5>
    V15.PAD              Tiotp                 1.396   hi_inout<5>
                                                       host/delays[5].iobf0/OBUFT
                                                       hi_inout<5>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point hi_inout<6> (AB2.PAD), 2 paths
--------------------------------------------------------------------------------
Delay (fastest paths):  2.042ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout0 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      2.000ns (Levels of Logic = 1)
  Clock Path Delay:     0.317ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=608)      0.956   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (-1.700ns logic, 2.017ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout0 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.OQ       Tockq                 0.336   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout0
    AB2.O                net (fanout=1)        0.268   host/fdreout0_hi_dataout<6>
    AB2.PAD              Tioop                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      2.000ns (1.732ns logic, 0.268ns route)
                                                       (86.6% logic, 13.4% route)

--------------------------------------------------------------------------------
Delay (fastest paths):  1.934ns (clock arrival + clock path + data path - uncertainty)
  Source:               host/delays[6].fdreout1 (FF)
  Destination:          hi_inout<6> (PAD)
  Source Clock:         ok1<24> rising at 0.000ns
  Data Path Delay:      1.892ns (Levels of Logic = 1)
  Clock Path Delay:     0.317ns (Levels of Logic = 4)
  Clock Uncertainty:    0.275ns

  Clock Uncertainty:          0.275ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.150ns

  Minimum Clock Path at Fast Process Corner: hi_in<0> to host/delays[6].fdreout1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    Y12.I                Tiopi                 0.763   hi_in<0>
                                                       hi_in<0>
                                                       hi_in_0_IBUFG
                                                       ProtoComp549.IMUX.3
    BUFIO2_X3Y1.I        net (fanout=5)        0.295   hi_in_0_IBUFG
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.122   SP6_BUFIO_INSERT_ML_BUFIO2_0
                                                       SP6_BUFIO_INSERT_ML_BUFIO2_0
    DCM_X0Y1.CLKIN       net (fanout=1)        0.372   host/hi_dcm_ML_NEW_DIVCLK
    DCM_X0Y1.CLK0        Tdmcko_CLK           -2.644   host/hi_dcm
                                                       host/hi_dcm
    BUFGMUX_X2Y3.I0      net (fanout=1)        0.394   host/dcm_clk0
    BUFGMUX_X2Y3.O       Tgi0o                 0.059   host/clkout1_buf
                                                       host/clkout1_buf
    OLOGIC_X1Y0.CLK0     net (fanout=608)      0.956   ok1<24>
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (-1.700ns logic, 2.017ns route)

  Minimum Data Path at Fast Process Corner: host/delays[6].fdreout1 to hi_inout<6>
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    OLOGIC_X1Y0.TQ       Tockq                 0.228   host/fdreout0_hi_dataout<6>
                                                       host/delays[6].fdreout1
    AB2.T                net (fanout=1)        0.268   host/fdreout1_hi_drive<6>
    AB2.PAD              Tiotp                 1.396   hi_inout<6>
                                                       host/delays[6].iobf0/OBUFT
                                                       hi_inout<6>
    -------------------------------------------------  ---------------------------
    Total                                      1.892ns (1.624ns logic, 0.268ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_okHostClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okHostClk                   |     20.830ns|     16.000ns|     20.390ns|            0|            0|            3|        44656|
| TS_host_dcm_clk0              |     20.830ns|     20.390ns|          N/A|            0|            0|        44656|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_okSysClk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_okSysClk                    |     10.000ns|      5.340ns|   6278.000ns|            0|         1063|            0|    133998274|
| TS_SDRAM_FIFO_inst_memc3_infra|     12.800ns|     11.252ns|          N/A|            0|            0|        13345|            0|
| structure_inst_mcb_drp_clk_buf|             |             |             |             |             |             |             |
| g_in                          |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_180     |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      1.600ns|      1.599ns|          N/A|            0|            0|            0|            0|
| structure_inst_clk_2x_0       |             |             |             |             |             |             |             |
| TS_SDRAM_FIFO_inst_memc3_infra|      6.400ns|   4017.920ns|          N/A|            9|            0|         4332|            0|
| structure_inst_clk0_bufg_in   |             |             |             |             |             |             |             |
| TS_variable_freq_clk_generator|     11.905ns|     18.833ns|          N/A|         1054|            0|    133980597|            0|
| _inst_clkout_i                |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock hi_in<0>
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
hi_in<1>    |    9.272(R)|      SLOW  |   -3.008(R)|      FAST  |ok1<24>           |   0.000|
hi_in<2>    |    8.918(R)|      SLOW  |   -2.316(R)|      FAST  |ok1<24>           |   0.000|
hi_in<3>    |    7.668(R)|      SLOW  |   -2.166(R)|      FAST  |ok1<24>           |   0.000|
hi_in<4>    |   12.801(R)|      SLOW  |   -2.561(R)|      FAST  |ok1<24>           |   0.000|
hi_in<5>    |   12.927(R)|      SLOW  |   -2.418(R)|      FAST  |ok1<24>           |   0.000|
hi_in<6>    |   12.887(R)|      SLOW  |   -2.458(R)|      FAST  |ok1<24>           |   0.000|
hi_in<7>    |   12.869(R)|      SLOW  |   -2.208(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<0> |    7.796(R)|      SLOW  |   -1.611(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |    7.796(R)|      SLOW  |   -1.611(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |    7.759(R)|      SLOW  |   -1.574(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |    7.759(R)|      SLOW  |   -1.574(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |    7.761(R)|      SLOW  |   -1.576(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |    7.819(R)|      SLOW  |   -1.634(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |    7.797(R)|      SLOW  |   -1.612(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |    7.797(R)|      SLOW  |   -1.612(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |    7.739(R)|      SLOW  |   -1.554(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |    7.797(R)|      SLOW  |   -1.612(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|    7.797(R)|      SLOW  |   -1.612(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|    7.796(R)|      SLOW  |   -1.611(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|    7.796(R)|      SLOW  |   -1.611(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|    7.760(R)|      SLOW  |   -1.575(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|    7.762(R)|      SLOW  |   -1.577(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|    7.819(R)|      SLOW  |   -1.634(R)|      FAST  |ok1<24>           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock hi_in<0> to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
hi_inout<0> |         4.514(R)|      SLOW  |         1.935(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<1> |         4.514(R)|      SLOW  |         1.935(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<2> |         4.543(R)|      SLOW  |         1.964(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<3> |         4.541(R)|      SLOW  |         1.962(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<4> |         4.541(R)|      SLOW  |         1.962(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<5> |         4.491(R)|      SLOW  |         1.912(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<6> |         4.513(R)|      SLOW  |         1.934(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<7> |         4.513(R)|      SLOW  |         1.934(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<8> |         4.564(R)|      SLOW  |         1.985(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<9> |         4.513(R)|      SLOW  |         1.934(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<10>|         4.513(R)|      SLOW  |         1.934(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<11>|         4.514(R)|      SLOW  |         1.935(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<12>|         4.514(R)|      SLOW  |         1.935(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<13>|         4.540(R)|      SLOW  |         1.961(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<14>|         4.540(R)|      SLOW  |         1.961(R)|      FAST  |ok1<24>           |   0.000|
hi_inout<15>|         4.490(R)|      SLOW  |         1.911(R)|      FAST  |ok1<24>           |   0.000|
hi_out<0>   |         6.414(R)|      SLOW  |         3.160(R)|      FAST  |ok1<24>           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk1_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk1_in        |   18.833|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hi_in<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hi_in<0>       |   20.390|    9.238|    6.515|    1.957|
---------------+---------+---------+---------+---------+

COMP "hi_in<7>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 10.661; Ideal Clock Offset To Actual Clock 4.624; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<7>          |   12.869(R)|      SLOW  |   -2.208(R)|      FAST  |    0.461|    9.708|       -4.624|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.869|         -  |      -2.208|         -  |    0.461|    9.708|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<6>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 10.429; Ideal Clock Offset To Actual Clock 4.758; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<6>          |   12.887(R)|      SLOW  |   -2.458(R)|      FAST  |    0.443|    9.958|       -4.758|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.887|         -  |      -2.458|         -  |    0.443|    9.958|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<5>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 10.509; Ideal Clock Offset To Actual Clock 4.757; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<5>          |   12.927(R)|      SLOW  |   -2.418(R)|      FAST  |    0.403|    9.918|       -4.757|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.927|         -  |      -2.418|         -  |    0.403|    9.918|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<4>" OFFSET = IN 13.33 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 10.240; Ideal Clock Offset To Actual Clock 4.766; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<4>          |   12.801(R)|      SLOW  |   -2.561(R)|      FAST  |    0.529|   10.061|       -4.766|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      12.801|         -  |      -2.561|         -  |    0.529|   10.061|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<3>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 5.502; Ideal Clock Offset To Actual Clock 1.202; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<3>          |    7.668(R)|      SLOW  |   -2.166(R)|      FAST  |    6.462|    8.866|       -1.202|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.668|         -  |      -2.166|         -  |    6.462|    8.866|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<2>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.602; Ideal Clock Offset To Actual Clock 1.902; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<2>          |    8.918(R)|      SLOW  |   -2.316(R)|      FAST  |    5.212|    9.016|       -1.902|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       8.918|         -  |      -2.316|         -  |    5.212|    9.016|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_in<1>" OFFSET = IN 14.13 ns VALID 20.83 ns BEFORE COMP "hi_in<0>"         "RISING";
Worst Case Data Window 6.264; Ideal Clock Offset To Actual Clock 2.425; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_in<1>          |    9.272(R)|      SLOW  |   -3.008(R)|      FAST  |    4.858|    9.708|       -2.425|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       9.272|         -  |      -3.008|         -  |    4.858|    9.708|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

TIMEGRP "okHostINOUT_grp" OFFSET = IN 9.83 ns VALID 9.83 ns BEFORE COMP         "hi_in<0>" "RISING";
Worst Case Data Window 6.265; Ideal Clock Offset To Actual Clock -0.229; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
hi_inout<0>       |    7.796(R)|      SLOW  |   -1.611(R)|      FAST  |    2.034|    1.611|        0.211|
hi_inout<1>       |    7.796(R)|      SLOW  |   -1.611(R)|      FAST  |    2.034|    1.611|        0.211|
hi_inout<2>       |    7.759(R)|      SLOW  |   -1.574(R)|      FAST  |    2.071|    1.574|        0.249|
hi_inout<3>       |    7.759(R)|      SLOW  |   -1.574(R)|      FAST  |    2.071|    1.574|        0.249|
hi_inout<4>       |    7.761(R)|      SLOW  |   -1.576(R)|      FAST  |    2.069|    1.576|        0.246|
hi_inout<5>       |    7.819(R)|      SLOW  |   -1.634(R)|      FAST  |    2.011|    1.634|        0.189|
hi_inout<6>       |    7.797(R)|      SLOW  |   -1.612(R)|      FAST  |    2.033|    1.612|        0.210|
hi_inout<7>       |    7.797(R)|      SLOW  |   -1.612(R)|      FAST  |    2.033|    1.612|        0.210|
hi_inout<8>       |    7.739(R)|      SLOW  |   -1.554(R)|      FAST  |    2.091|    1.554|        0.269|
hi_inout<9>       |    7.797(R)|      SLOW  |   -1.612(R)|      FAST  |    2.033|    1.612|        0.210|
hi_inout<10>      |    7.797(R)|      SLOW  |   -1.612(R)|      FAST  |    2.033|    1.612|        0.210|
hi_inout<11>      |    7.796(R)|      SLOW  |   -1.611(R)|      FAST  |    2.034|    1.611|        0.211|
hi_inout<12>      |    7.796(R)|      SLOW  |   -1.611(R)|      FAST  |    2.034|    1.611|        0.211|
hi_inout<13>      |    7.760(R)|      SLOW  |   -1.575(R)|      FAST  |    2.070|    1.575|        0.247|
hi_inout<14>      |    7.762(R)|      SLOW  |   -1.577(R)|      FAST  |    2.068|    1.577|        0.246|
hi_inout<15>      |    7.819(R)|      SLOW  |   -1.634(R)|      FAST  |    2.011|    1.634|        0.189|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.819|         -  |      -1.554|         -  |    2.011|    1.554|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "hi_out<0>" OFFSET = OUT 11.93 ns AFTER COMP "hi_in<0>" "RISING";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_out<0>                                      |        6.414|      SLOW  |        3.160|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+

TIMEGRP "okHostINOUT_grp" OFFSET = OUT 11.63 ns AFTER COMP "hi_in<0>"         "RISING";
Bus Skew: 0.074 ns; 
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
                                               |Max (slowest)|  Process   |Min (fastest)|  Process   |              |
PAD                                            | Delay (ns)  |   Corner   | Delay (ns)  |   Corner   |Edge Skew (ns)|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+
hi_inout<0>                                    |        4.514|      SLOW  |        1.935|      FAST  |         0.024|
hi_inout<1>                                    |        4.514|      SLOW  |        1.935|      FAST  |         0.024|
hi_inout<2>                                    |        4.543|      SLOW  |        1.964|      FAST  |         0.053|
hi_inout<3>                                    |        4.541|      SLOW  |        1.962|      FAST  |         0.051|
hi_inout<4>                                    |        4.541|      SLOW  |        1.962|      FAST  |         0.051|
hi_inout<5>                                    |        4.491|      SLOW  |        1.912|      FAST  |         0.001|
hi_inout<6>                                    |        4.513|      SLOW  |        1.934|      FAST  |         0.023|
hi_inout<7>                                    |        4.513|      SLOW  |        1.934|      FAST  |         0.023|
hi_inout<8>                                    |        4.564|      SLOW  |        1.985|      FAST  |         0.074|
hi_inout<9>                                    |        4.513|      SLOW  |        1.934|      FAST  |         0.023|
hi_inout<10>                                   |        4.513|      SLOW  |        1.934|      FAST  |         0.023|
hi_inout<11>                                   |        4.514|      SLOW  |        1.935|      FAST  |         0.024|
hi_inout<12>                                   |        4.514|      SLOW  |        1.935|      FAST  |         0.024|
hi_inout<13>                                   |        4.540|      SLOW  |        1.961|      FAST  |         0.050|
hi_inout<14>                                   |        4.540|      SLOW  |        1.961|      FAST  |         0.050|
hi_inout<15>                                   |        4.490|      SLOW  |        1.911|      FAST  |         0.000|
-----------------------------------------------+-------------+------------+-------------+------------+--------------+


Timing summary:
---------------

Timing errors: 1063  Score: 1473955  (Setup/Max: 1473955, Hold: 0)

Constraints cover 134043992 paths, 0 nets, and 74596 connections

Design statistics:
   Minimum period: 4017.920ns{1}   (Maximum frequency:   0.249MHz)
   Minimum input required time before clock:  12.927ns
   Minimum output required time after clock:   6.414ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 18 19:01:43 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 613 MB



