# //  ModelSim SE-64 10.1c Jul 27 2012 Linux 3.10.0-327.28.2.el7.x86_64
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vlog -work /home/jlt94/cpre381/Project-B/ProjB/ProjectB/work -refresh -force_refresh
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Skipping entity alu_32_bit
# -- Skipping entity alu_controller
# -- Skipping entity alu_mult_shift
# -- Skipping entity and2
# -- Skipping package array2d
# -- Skipping package array_of_vectors_32_type
# -- Skipping entity barrel_shifter_32
# -- Skipping entity bit_reversal
# -- Skipping entity branch_detection_unit
# -- Skipping entity branch_logic
# -- Skipping entity controller
# -- Skipping entity decoder_5_32
# -- Skipping entity dff
# -- Skipping entity eightto1mux
# -- Skipping entity extender_16
# -- Skipping entity extender_8
# -- Skipping entity fulladderstructural
# -- Skipping entity immediate
# -- Skipping entity instruction_mem
# -- Skipping entity inv
# -- Skipping entity load
# -- Skipping entity mem
# -- Skipping entity mips_processor_project_b
# -- Skipping entity mult_tb
# -- Skipping entity multiplier
# -- Skipping entity mux_21
# -- Skipping entity mux_21_16_bit
# -- Skipping entity mux_21_5_bit
# -- Skipping entity mux_21_n
# -- Skipping entity mux_32_1
# -- Skipping entity mux_4_1
# -- Skipping entity mux_4_1_32
# -- Skipping entity mux_4_1_4
# -- Skipping entity mux_4_1_8
# -- Skipping entity n_bit_fulladderstructural
# -- Skipping entity n_bit_reg
# -- Skipping entity n_bitregister
# -- Skipping entity onebitalu
# -- Skipping entity ones_complement_data
# -- Skipping entity or2
# -- Skipping entity overflow_detection
# -- Skipping entity pc_plus_4
# -- Skipping entity pc_register
# -- Skipping entity register_file
# -- Skipping entity sixteento32extender
# -- Skipping entity store
# -- Skipping entity tb_alu_32
# -- Skipping entity tb_barrel_shift_32
# -- Skipping entity xor2
vcom -work /home/jlt94/cpre381/Project-B/ProjB/ProjectB/work -refresh -force_refresh
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ALU_32_bit
# -- Compiling architecture structure of ALU_32_bit
# -- Compiling entity alu_controller
# -- Compiling architecture structure of alu_controller
# -- Compiling entity alu_mult_shift
# -- Compiling architecture structure of alu_mult_shift
# -- Compiling entity and2
# -- Compiling architecture dataflow of and2
# -- Compiling package array2d
# -- Compiling package array_of_vectors_32_type
# -- Compiling entity barrel_shifter_32
# -- Compiling architecture structure of barrel_shifter_32
# -- Compiling entity bit_reversal
# -- Compiling architecture structure of bit_reversal
# -- Loading package NUMERIC_STD
# -- Compiling entity branch_detection_Unit
# -- Compiling architecture behavior of branch_detection_Unit
# -- Compiling entity branch_logic
# -- Compiling architecture structure of branch_logic
# -- Compiling entity controller
# -- Compiling architecture structure of controller
# -- Compiling entity decoder_5_32
# -- Compiling architecture Joe of decoder_5_32
# -- Compiling entity dff
# -- Compiling architecture mixed of dff
# -- Compiling entity Eightto1Mux
# -- Compiling architecture structure of Eightto1Mux
# -- Compiling entity extender_16
# -- Compiling architecture dataflow of extender_16
# -- Compiling entity extender_8
# -- Compiling architecture dataflow of extender_8
# -- Compiling entity FullAdderStructural
# -- Compiling architecture structure of FullAdderStructural
# -- Compiling entity immediate
# -- Compiling architecture structure of immediate
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity instruction_mem
# -- Compiling architecture behavioral of instruction_mem
# -- Compiling entity inv
# -- Compiling architecture dataflow of inv
# -- Compiling entity load
# -- Compiling architecture structure of load
# -- Compiling entity mem
# -- Compiling architecture behavioral of mem
# -- Compiling entity MIPS_Processor_Project_B
# -- Compiling architecture structure of MIPS_Processor_Project_B
# -- Loading package array2d
# -- Compiling entity Mult_TB
# -- Compiling architecture behavior of Mult_TB
# -- Compiling entity Multiplier
# -- Compiling architecture structure of Multiplier
# -- Compiling entity mux_21
# -- Compiling architecture structure of mux_21
# -- Compiling entity mux_21_16_bit
# -- Compiling architecture structure of mux_21_16_bit
# -- Compiling entity mux_21_5_bit
# -- Compiling architecture structure of mux_21_5_bit
# -- Compiling entity mux_21_n
# -- Compiling architecture structure of mux_21_n
# -- Loading package array_of_vectors_32_type
# -- Compiling entity mux_32_1
# -- Compiling architecture dataflow of mux_32_1
# -- Compiling entity mux_4_1
# -- Compiling architecture structure of mux_4_1
# -- Compiling entity mux_4_1_32
# -- Compiling architecture behavioral of mux_4_1_32
# -- Compiling entity mux_4_1_4
# -- Compiling architecture behavioral of mux_4_1_4
# -- Compiling entity mux_4_1_8
# -- Compiling architecture behavioral of mux_4_1_8
# -- Compiling entity N_Bit_FullAdderStructural
# -- Compiling architecture structure of N_Bit_FullAdderStructural
# -- Compiling entity n_bit_reg
# -- Compiling architecture structure of n_bit_reg
# -- Compiling entity N_BitRegister
# -- Compiling architecture structure of N_BitRegister
# -- Compiling entity OneBitALU
# -- Compiling architecture structure of OneBitALU
# -- Compiling entity ones_complement_data
# -- Compiling architecture dataflow of ones_complement_data
# -- Compiling entity or2
# -- Compiling architecture dataflow of or2
# -- Compiling entity overflow_detection
# -- Compiling architecture structure of overflow_detection
# -- Compiling entity pc_plus_4
# -- Compiling architecture structure of pc_plus_4
# -- Compiling entity PC_Register
# -- Compiling architecture structure of PC_Register
# -- Compiling entity register_file
# -- Compiling architecture structural of register_file
# -- Compiling entity SixteenTo32Extender
# -- Compiling architecture structure of SixteenTo32Extender
# -- Compiling entity store
# -- Compiling architecture structure of store
# -- Compiling entity tb_alu_32
# -- Compiling architecture behavior of tb_alu_32
# -- Compiling entity tb_barrel_shift_32
# -- Compiling architecture behavior of tb_barrel_shift_32
# -- Compiling entity xor2
# -- Compiling architecture dataflow of xor2
vsim -voptargs=+acc work.mips_processor_project_b
# vsim -voptargs=+acc work.mips_processor_project_b 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mips_processor_project_b(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_mem(behavioral)#1
# Loading work.mux_21_5_bit(structure)#1
# Loading work.mux_21(structure)#1
# Loading work.inv(dataflow)#1
# Loading work.and2(dataflow)#1
# Loading work.or2(dataflow)#1
# Loading work.mux_21_n(structure)#1
# Loading work.array_of_vectors_32_type
# Loading work.register_file(structural)#1
# Loading work.decoder_5_32(joe)#1
# Loading work.n_bit_reg(structure)#1
# Loading work.dff(mixed)#1
# Loading work.mux_32_1(dataflow)#1
# Loading work.immediate(structure)#1
# Loading work.extender_16(dataflow)#1
# Loading work.alu_controller(structure)#1
# Loading work.controller(structure)#1
# Loading work.alu_mult_shift(structure)#1
# Loading work.alu_32_bit(structure)#1
# Loading work.ones_complement_data(dataflow)#1
# Loading work.onebitalu(structure)#1
# Loading work.eightto1mux(structure)#1
# Loading work.overflow_detection(structure)#1
# Loading work.barrel_shifter_32(structure)#1
# Loading work.bit_reversal(structure)#1
# Loading work.array2d
# Loading work.multiplier(structure)#1
# Loading work.fulladderstructural(structure)#1
# Loading work.xor2(dataflow)#1
# Loading work.mux_4_1_32(behavioral)#1
# Loading work.mem(behavioral)#1
# Loading work.load(structure)#1
# Loading work.mux_21_16_bit(structure)#1
# Loading work.mux_4_1_8(behavioral)#1
# Loading work.extender_8(dataflow)#1
# Loading work.store(structure)#1
# Loading work.mux_4_1_4(behavioral)#1
# Loading work.mux_21_n(structure)#2
# Loading work.branch_detection_unit(behavior)#1
# Loading work.pc_register(structure)#1
# Loading work.n_bitregister(structure)#1
# Loading work.pc_plus_4(structure)#1
# Loading work.branch_logic(structure)#1
# Loading work.sixteento32extender(structure)#1
# Loading work.n_bit_fulladderstructural(structure)#1
add wave -position insertpoint  \
sim:/mips_processor_project_b/N \
sim:/mips_processor_project_b/clk \
sim:/mips_processor_project_b/s_reset \
sim:/mips_processor_project_b/s_write_data \
sim:/mips_processor_project_b/s_reg_out_1 \
sim:/mips_processor_project_b/s_reg_out_2 \
sim:/mips_processor_project_b/s_alu_out \
sim:/mips_processor_project_b/s_write_address \
sim:/mips_processor_project_b/s_write_address_final \
sim:/mips_processor_project_b/s_mem_out \
sim:/mips_processor_project_b/s_store_data \
sim:/mips_processor_project_b/s_store_byteena \
sim:/mips_processor_project_b/s_which_load \
sim:/mips_processor_project_b/s_instruction_out \
sim:/mips_processor_project_b/s_immediate_out \
sim:/mips_processor_project_b/s_alu_overflow \
sim:/mips_processor_project_b/s_alu_c_out \
sim:/mips_processor_project_b/s_alu_zero_out \
sim:/mips_processor_project_b/s_input_2_alu \
sim:/mips_processor_project_b/s_write_data_final \
sim:/mips_processor_project_b/s_take_branch \
sim:/mips_processor_project_b/s_PC_value \
sim:/mips_processor_project_b/s_new_PC_current \
sim:/mips_processor_project_b/s_current_PC_value \
sim:/mips_processor_project_b/s_pc_current \
sim:/mips_processor_project_b/s_link_address \
sim:/mips_processor_project_b/s_load_is_And_Link \
sim:/mips_processor_project_b/s_load_is_jump_reg \
sim:/mips_processor_project_b/s_alu_src \
sim:/mips_processor_project_b/s_add_sub \
sim:/mips_processor_project_b/s_sel_srl_sll \
sim:/mips_processor_project_b/s_sel_srl_sra \
sim:/mips_processor_project_b/s_sel_shift_v \
sim:/mips_processor_project_b/s_load_type \
sim:/mips_processor_project_b/s_op \
sim:/mips_processor_project_b/s_load_alu_shift_mult \
sim:/mips_processor_project_b/s_reg_write \
sim:/mips_processor_project_b/s_load_rd_rt \
sim:/mips_processor_project_b/s_mem_to_reg \
sim:/mips_processor_project_b/s_load_which_immediate \
sim:/mips_processor_project_b/s_load_is_jump \
sim:/mips_processor_project_b/s_mem_write \
sim:/mips_processor_project_b/s_type_sign \
sim:/mips_processor_project_b/s_load_size \
sim:/mips_processor_project_b/s_load_which_load
force -freeze sim:/mips_processor_project_b/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/mips_processor_project_b/s_reset 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_b/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_b/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_b/instuction_mem_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_b/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_b/instuction_mem_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 8  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 8  Instance: /mips_processor_project_b/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 12  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 12  Instance: /mips_processor_project_b/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 13  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 13  Instance: /mips_processor_project_b/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 14  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 14  Instance: /mips_processor_project_b/data_mem
force -freeze sim:/mips_processor_project_b/s_reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint sim:/mips_processor_project_b/alu_mult_shifter/barel_shifter/*
restart -f
force -freeze sim:/mips_processor_project_b/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/mips_processor_project_b/s_reset 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_b/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_b/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_b/instuction_mem_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_b/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_b/instuction_mem_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 8  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 8  Instance: /mips_processor_project_b/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 12  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 12  Instance: /mips_processor_project_b/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 13  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 13  Instance: /mips_processor_project_b/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 14  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 14  Instance: /mips_processor_project_b/data_mem
force -freeze sim:/mips_processor_project_b/s_reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vcom -reportprogress 300 -work work /home/jlt94/cpre381/Project-B/ProjB/ProjectB/Processor/alu_mult_shift.vhd
# Model Technology ModelSim SE-64 vcom 10.1c Compiler 2012.07 Jul 27 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity alu_mult_shift
# -- Compiling architecture structure of alu_mult_shift
restart -f
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.mips_processor_project_b(structure)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.instruction_mem(behavioral)#1
# Loading work.mux_21_5_bit(structure)#1
# Loading work.mux_21(structure)#1
# Loading work.inv(dataflow)#1
# Loading work.and2(dataflow)#1
# Loading work.or2(dataflow)#1
# Loading work.mux_21_n(structure)#1
# Loading work.array_of_vectors_32_type
# Loading work.register_file(structural)#1
# Loading work.decoder_5_32(joe)#1
# Loading work.n_bit_reg(structure)#1
# Loading work.dff(mixed)#1
# Loading work.mux_32_1(dataflow)#1
# Loading work.immediate(structure)#1
# Loading work.extender_16(dataflow)#1
# Loading work.alu_controller(structure)#1
# Loading work.controller(structure)#1
# Loading work.alu_mult_shift(structure)#1
# Loading work.alu_32_bit(structure)#1
# Loading work.ones_complement_data(dataflow)#1
# Loading work.onebitalu(structure)#1
# Loading work.eightto1mux(structure)#1
# Loading work.overflow_detection(structure)#1
# Loading work.barrel_shifter_32(structure)#1
# Loading work.bit_reversal(structure)#1
# Loading work.array2d
# Loading work.multiplier(structure)#1
# Loading work.fulladderstructural(structure)#1
# Loading work.xor2(dataflow)#1
# Loading work.mux_4_1_32(behavioral)#1
# Loading work.mem(behavioral)#1
# Loading work.load(structure)#1
# Loading work.mux_21_16_bit(structure)#1
# Loading work.mux_4_1_8(behavioral)#1
# Loading work.extender_8(dataflow)#1
# Loading work.store(structure)#1
# Loading work.mux_4_1_4(behavioral)#1
# Loading work.mux_21_n(structure)#2
# Loading work.branch_detection_unit(behavior)#1
# Loading work.pc_register(structure)#1
# Loading work.n_bitregister(structure)#1
# Loading work.pc_plus_4(structure)#1
# Loading work.branch_logic(structure)#1
# Loading work.sixteento32extender(structure)#1
# Loading work.n_bit_fulladderstructural(structure)#1
add wave -position insertpoint  \
sim:/mips_processor_project_b/N \
sim:/mips_processor_project_b/clk \
sim:/mips_processor_project_b/s_reset \
sim:/mips_processor_project_b/s_write_data \
sim:/mips_processor_project_b/s_reg_out_1 \
sim:/mips_processor_project_b/s_reg_out_2 \
sim:/mips_processor_project_b/s_alu_out \
sim:/mips_processor_project_b/s_write_address \
sim:/mips_processor_project_b/s_write_address_final \
sim:/mips_processor_project_b/s_mem_out \
sim:/mips_processor_project_b/s_store_data \
sim:/mips_processor_project_b/s_store_byteena \
sim:/mips_processor_project_b/s_which_load \
sim:/mips_processor_project_b/s_instruction_out \
sim:/mips_processor_project_b/s_immediate_out \
sim:/mips_processor_project_b/s_alu_overflow \
sim:/mips_processor_project_b/s_alu_c_out \
sim:/mips_processor_project_b/s_alu_zero_out \
sim:/mips_processor_project_b/s_input_2_alu \
sim:/mips_processor_project_b/s_write_data_final \
sim:/mips_processor_project_b/s_take_branch \
sim:/mips_processor_project_b/s_PC_value \
sim:/mips_processor_project_b/s_new_PC_current \
sim:/mips_processor_project_b/s_current_PC_value \
sim:/mips_processor_project_b/s_pc_current \
sim:/mips_processor_project_b/s_link_address \
sim:/mips_processor_project_b/s_load_is_And_Link \
sim:/mips_processor_project_b/s_load_is_jump_reg \
sim:/mips_processor_project_b/s_alu_src \
sim:/mips_processor_project_b/s_add_sub \
sim:/mips_processor_project_b/s_sel_srl_sll \
sim:/mips_processor_project_b/s_sel_srl_sra \
sim:/mips_processor_project_b/s_sel_shift_v \
sim:/mips_processor_project_b/s_load_type \
sim:/mips_processor_project_b/s_op \
sim:/mips_processor_project_b/s_load_alu_shift_mult \
sim:/mips_processor_project_b/s_reg_write \
sim:/mips_processor_project_b/s_load_rd_rt \
sim:/mips_processor_project_b/s_mem_to_reg \
sim:/mips_processor_project_b/s_load_which_immediate \
sim:/mips_processor_project_b/s_load_is_jump \
sim:/mips_processor_project_b/s_mem_write \
sim:/mips_processor_project_b/s_type_sign \
sim:/mips_processor_project_b/s_load_size \
sim:/mips_processor_project_b/s_load_which_load
force -freeze sim:/mips_processor_project_b/clk 1 0, 0 {50 ns} -r 100
force -freeze sim:/mips_processor_project_b/s_reset 1 0
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_b/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_b/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 0  Instance: /mips_processor_project_b/instuction_mem_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_b/instuction_mem_i
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 1  Instance: /mips_processor_project_b/instuction_mem_i
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 8  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 8  Instance: /mips_processor_project_b/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 12  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 12  Instance: /mips_processor_project_b/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 13  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 13  Instance: /mips_processor_project_b/data_mem
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ns  Iteration: 14  Instance: /mips_processor_project_b/data_mem
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 0 ns  Iteration: 14  Instance: /mips_processor_project_b/data_mem
force -freeze sim:/mips_processor_project_b/s_reset 0 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
