{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708158240626 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BK0011M_poseidon-ep4cgx150 EP4CGX150DF27I7 " "Selected device EP4CGX150DF27I7 for design \"BK0011M_poseidon-ep4cgx150\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708158240702 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708158240748 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708158240748 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1708158241157 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708158241164 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27C7 " "Device EP4CGX75DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708158241346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75DF27I7 " "Device EP4CGX75DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708158241346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50DF27C7 " "Device EP4CGX50DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708158241346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50DF27I7 " "Device EP4CGX50DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708158241346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27C7 " "Device EP4CGX150DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708158241346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF27I7AF " "Device EP4CGX150DF27I7AF is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708158241346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF27C7 " "Device EP4CGX110DF27C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708158241346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF27I7 " "Device EP4CGX110DF27I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708158241346 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708158241346 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ F6 " "Pin ~ALTERA_DCLK~ is reserved at location F6" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 17344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1708158241361 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1708158241361 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708158241363 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708158241363 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1708158241363 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1708158241368 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1708158242776 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 77 " "No exact pin location assignment(s) for 3 pins of 77 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708158243761 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MPLL PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] -111.1 degrees -110.0 degrees " "Can't achieve requested value -111.1 degrees for clock output guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -110.0 degrees" {  } { { "pll_altpll.v" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 4634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Design Software" 0 -1 1708158243827 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 16 25 0 0 " "Implementing clock multiplication of 16, clock division of 25, and phase shift of 0 degrees (0 ps) for guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "pll_altpll.v" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 4633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1708158243827 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 32 9 -110 -1719 " "Implementing clock multiplication of 32, clock division of 9, and phase shift of -110 degrees (-1719 ps) for guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "pll_altpll.v" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 4634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1708158243827 ""}  } { { "pll_altpll.v" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/db/pll_altpll.v" 46 -1 0 } } { "" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 4633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1708158243827 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1708158244569 ""}
{ "Info" "ISTA_SDC_FOUND" "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/Board/poseidon-ep4cgx150/constraints.sdc " "Reading SDC File: '//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/Board/poseidon-ep4cgx150/constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1708158244578 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "constraints.sdc 3 CLOCK_50\[0\] port " "Ignored filter at constraints.sdc(3): CLOCK_50\[0\] could not be matched with a port" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/Board/poseidon-ep4cgx150/constraints.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/Board/poseidon-ep4cgx150/constraints.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1708158244602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock constraints.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at constraints.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clock50_0 -period 20 \[get_ports \{CLOCK_50\[0\]\}\] " "create_clock -name clock50_0 -period 20 \[get_ports \{CLOCK_50\[0\]\}\]" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/Board/poseidon-ep4cgx150/constraints.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/Board/poseidon-ep4cgx150/constraints.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1708158244605 ""}  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/Board/poseidon-ep4cgx150/constraints.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/Board/poseidon-ep4cgx150/constraints.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244605 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{guest\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{guest\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{guest\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{guest\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 16 -duty_cycle 50.00 -name \{guest\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{guest\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1708158244608 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{guest\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 32 -phase -110.00 -duty_cycle 50.00 -name \{guest\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{guest\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{guest\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 9 -multiply_by 32 -phase -110.00 -duty_cycle 50.00 -name \{guest\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{guest\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1708158244608 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1708158244608 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1708158244609 ""}
{ "Info" "ISTA_SDC_FOUND" "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc " "Reading SDC File: '//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1708158244613 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eightthirtytwo_multicycles.sdc 13 *eightthirtytwo_alu:alu\|mulresult\[*\] keeper " "Ignored filter at eightthirtytwo_multicycles.sdc(13): *eightthirtytwo_alu:alu\|mulresult\[*\] could not be matched with a keeper" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1708158244622 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eightthirtytwo_multicycles.sdc 13 *alu_d1\[*\]* clock or keeper or register or port or pin or cell or partition " "Ignored filter at eightthirtytwo_multicycles.sdc(13): *alu_d1\[*\]* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1708158244626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 13 Argument <from> is not an object ID " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(13): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{*alu_d1\[*\]*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -setup -end 2 " "set_multicycle_path -from \{*alu_d1\[*\]*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -setup -end 2" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1708158244626 ""}  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244626 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 13 Argument <to> is an empty collection " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(13): Argument <to> is an empty collection" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244627 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eightthirtytwo_multicycles.sdc 14 *alu_d2\[*\]* clock or keeper or register or port or pin or cell or partition " "Ignored filter at eightthirtytwo_multicycles.sdc(14): *alu_d2\[*\]* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1708158244628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 14 Argument <from> is not an object ID " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(14): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{*alu_d2\[*\]*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -setup -end 2 " "set_multicycle_path -from \{*alu_d2\[*\]*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -setup -end 2" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1708158244628 ""}  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 14 Argument <to> is an empty collection " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(14): Argument <to> is an empty collection" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 15 Argument <from> is not an object ID " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(15): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{*alu_d1\[*\]*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -hold -end 2 " "set_multicycle_path -from \{*alu_d1\[*\]*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -hold -end 2" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1708158244628 ""}  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 15 Argument <to> is an empty collection " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(15): Argument <to> is an empty collection" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 16 Argument <from> is not an object ID " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(16): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{*alu_d2\[*\]*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -hold -end 2 " "set_multicycle_path -from \{*alu_d2\[*\]*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -hold -end 2" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1708158244628 ""}  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244628 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 16 Argument <to> is an empty collection " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(16): Argument <to> is an empty collection" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244628 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eightthirtytwo_multicycles.sdc 17 *flag_sgn* clock or keeper or register or port or pin or cell or partition " "Ignored filter at eightthirtytwo_multicycles.sdc(17): *flag_sgn* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1708158244630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 17 Argument <from> is not an object ID " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(17): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{*flag_sgn*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -setup -end 2 " "set_multicycle_path -from \{*flag_sgn*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -setup -end 2" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1708158244630 ""}  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 17 Argument <to> is an empty collection " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(17): Argument <to> is an empty collection" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 18 Argument <from> is not an object ID " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(18): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{*flag_sgn*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -hold -end 2 " "set_multicycle_path -from \{*flag_sgn*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -hold -end 2" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1708158244630 ""}  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244630 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 18 Argument <to> is an empty collection " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(18): Argument <to> is an empty collection" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244630 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "eightthirtytwo_multicycles.sdc 19 *alu_sgn* clock or keeper or register or port or pin or cell or partition " "Ignored filter at eightthirtytwo_multicycles.sdc(19): *alu_sgn* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1708158244631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 19 Argument <from> is not an object ID " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(19): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{*alu_sgn*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -setup -end 2 " "set_multicycle_path -from \{*alu_sgn*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -setup -end 2" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1708158244631 ""}  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244631 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 19 Argument <to> is an empty collection " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(19): Argument <to> is an empty collection" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 20 Argument <from> is not an object ID " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(20): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{*alu_sgn*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -hold -end 2 " "set_multicycle_path -from \{*alu_sgn*\} -to \[get_keepers *eightthirtytwo_alu:alu\|\$\{mulresult\}\[*\]\] -hold -end 2" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1708158244632 ""}  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244632 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path eightthirtytwo_multicycles.sdc 20 Argument <to> is an empty collection " "Ignored set_multicycle_path at eightthirtytwo_multicycles.sdc(20): Argument <to> is an empty collection" {  } { { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1708158244632 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1708158244707 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1708158244709 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708158244709 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708158244709 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      clock50 " "  20.000      clock50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708158244709 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  31.250 guest\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  31.250 guest\|pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708158244709 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.625 guest\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   5.625 guest\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708158244709 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666       spiclk " "  41.666       spiclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708158244709 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1708158244709 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN B14 (CLKIO9, DIFFCLK_5p)) " "Automatically promoted node CLOCK_50~input (placed in PIN B14 (CLKIO9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G23 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G23" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708158245304 ""}  } { { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 17337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708158245304 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_8) " "Automatically promoted node guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_8)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708158245304 ""}  } { { "pll_altpll.v" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/db/pll_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 4633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708158245304 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_8) " "Automatically promoted node guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C3 of PLL_8)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1708158245304 ""}  } { { "pll_altpll.v" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/db/pll_altpll.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 4633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1708158245304 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1708158246161 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708158246168 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708158246168 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708158246177 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1708158246203 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1708158246216 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1708158246216 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1708158246222 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1708158247156 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "53 I/O Output Buffer " "Packed 53 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1708158247164 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "5 " "Created 5 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1708158247164 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708158247164 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "3 unused 3.3V 1 2 0 " "Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 1 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1708158247191 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1708158247191 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708158247191 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708158247193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708158247193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 2 66 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708158247193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708158247193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708158247193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 24 41 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708158247193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 55 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708158247193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 39 18 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 39 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708158247193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 6 56 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708158247193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708158247193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 69 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708158247193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708158247193 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 2 2 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708158247193 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1708158247193 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708158247193 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] SDRAM_CLK~output " "PLL \"guest_top:guest\|pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"SDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "pll_altpll.v" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/db/pll_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/warehouse/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/pll.v" 98 0 0 } } { "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/bk0011m.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/bk0011m.sv" 70 0 0 } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 133 0 0 } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 53 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1708158247275 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[0\] " "Node \"BUS_A\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[10\] " "Node \"BUS_A\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[11\] " "Node \"BUS_A\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[12\] " "Node \"BUS_A\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[13\] " "Node \"BUS_A\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[14\] " "Node \"BUS_A\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[15\] " "Node \"BUS_A\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[16\] " "Node \"BUS_A\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[17\] " "Node \"BUS_A\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[18\] " "Node \"BUS_A\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[19\] " "Node \"BUS_A\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[1\] " "Node \"BUS_A\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[20\] " "Node \"BUS_A\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[21\] " "Node \"BUS_A\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[22\] " "Node \"BUS_A\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[23\] " "Node \"BUS_A\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[2\] " "Node \"BUS_A\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[3\] " "Node \"BUS_A\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[4\] " "Node \"BUS_A\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[5\] " "Node \"BUS_A\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[6\] " "Node \"BUS_A\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[7\] " "Node \"BUS_A\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[8\] " "Node \"BUS_A\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_A\[9\] " "Node \"BUS_A\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_A\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_CLK " "Node \"BUS_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_CLK2 " "Node \"BUS_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_D\[0\] " "Node \"BUS_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_D\[10\] " "Node \"BUS_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_D\[1\] " "Node \"BUS_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_D\[2\] " "Node \"BUS_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_D\[3\] " "Node \"BUS_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_D\[4\] " "Node \"BUS_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_D\[5\] " "Node \"BUS_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_D\[6\] " "Node \"BUS_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_D\[7\] " "Node \"BUS_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_D\[8\] " "Node \"BUS_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_D\[9\] " "Node \"BUS_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_IE0 " "Node \"BUS_IE0\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_IE0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_IE1 " "Node \"BUS_IE1\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_IE1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_N41 " "Node \"BUS_N41\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_N41" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_N42 " "Node \"BUS_N42\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_N42" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_N43 " "Node \"BUS_N43\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_N43" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_N44 " "Node \"BUS_N44\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_N44" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_N45 " "Node \"BUS_N45\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_N45" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_N46 " "Node \"BUS_N46\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_N46" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_N47 " "Node \"BUS_N47\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_N47" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_N48 " "Node \"BUS_N48\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_N48" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_PAGE " "Node \"BUS_PAGE\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_PAGE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_RFSH " "Node \"BUS_RFSH\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_RFSH" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_RX " "Node \"BUS_RX\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_RX2 " "Node \"BUS_RX2\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_RX2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_TX " "Node \"BUS_TX\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_TX2 " "Node \"BUS_TX2\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_TX2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_USER1 " "Node \"BUS_USER1\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_USER1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_USER2 " "Node \"BUS_USER2\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_USER2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_USER3 " "Node \"BUS_USER3\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_USER3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_USER5 " "Node \"BUS_USER5\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_USER5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_USER6 " "Node \"BUS_USER6\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_USER6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_USER7 " "Node \"BUS_USER7\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_USER7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_\[11\] " "Node \"BUS_\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_\[12\] " "Node \"BUS_\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_\[13\] " "Node \"BUS_\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_\[14\] " "Node \"BUS_\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_\[15\] " "Node \"BUS_\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_nBUSAK " "Node \"BUS_nBUSAK\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_nBUSAK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_nBUSRQ " "Node \"BUS_nBUSRQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_nBUSRQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_nHALT " "Node \"BUS_nHALT\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_nHALT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_nINT " "Node \"BUS_nINT\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_nINT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_nIORQ " "Node \"BUS_nIORQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_nIORQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_nM1 " "Node \"BUS_nM1\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_nM1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_nMREQ " "Node \"BUS_nMREQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_nMREQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_nNMI " "Node \"BUS_nNMI\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_nNMI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_nRD " "Node \"BUS_nRD\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_nRD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_nRESET " "Node \"BUS_nRESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_nRESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_nWAIT " "Node \"BUS_nWAIT\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_nWAIT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUS_nWR " "Node \"BUS_nWR\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUS_nWR" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY0 " "Node \"KEY0\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY1 " "Node \"KEY1\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED1 " "Node \"LED1\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LED2 " "Node \"LED2\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LED2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pll:pll\|altpll:altpll_component " "Node \"pll:pll\|altpll:altpll_component\" is assigned to location or region, but does not exist in design" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pll:pll\|altpll:altpll_component" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708158248775 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1708158248775 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708158248780 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1708158248809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708158251687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708158253450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708158253517 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708158283512 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:30 " "Fitter placement operations ending: elapsed time is 00:00:30" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708158283513 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708158284689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X94_Y69 X105_Y79 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X94_Y69 to location X105_Y79" {  } { { "loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X94_Y69 to location X105_Y79"} { { 12 { 0 ""} 94 69 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708158292935 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708158292935 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:05:36 " "Fitter routing operations ending: elapsed time is 00:05:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708158623467 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 7.74 " "Total time spent on timing analysis during the Fitter is 7.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708158623770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708158623820 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708158624536 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1708158624539 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1708158625227 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708158626942 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1708158628885 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 Cyclone IV GX " "26 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27 3.3-V LVTTL N26 " "Pin CLOCK_27 uses I/O standard 3.3-V LVTTL at N26" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS4 3.3-V LVTTL B21 " "Pin SPI_SS4 uses I/O standard 3.3-V LVTTL at B21" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPI_SS4 } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS4" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 41 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUDIO_IN 3.3-V LVTTL AC17 " "Pin AUDIO_IN uses I/O standard 3.3-V LVTTL at AC17" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { AUDIO_IN } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_IN" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 78 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL AE5 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at AE5" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { UART_RX } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 108 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DO 3.3-V LVTTL B23 " "Pin SPI_DO uses I/O standard 3.3-V LVTTL at B23" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPI_DO } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DO" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 29 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL B25 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at B25" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL B26 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at B26" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL C25 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at C25" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL C26 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at C26" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL D25 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at D25" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL D26 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at D26" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL E25 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at E25" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL E26 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at E26" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL H23 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at H23" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL G24 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at G24" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL G22 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL F24 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at F24" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL F23 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at F23" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL E24 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at E24" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL D24 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at D24" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL C24 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at C24" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 45 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DI 3.3-V LVTTL B22 " "Pin SPI_DI uses I/O standard 3.3-V LVTTL at B22" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPI_DI } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS2 3.3-V LVTTL C10 " "Pin SPI_SS2 uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPI_SS2 } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 31 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCK 3.3-V LVTTL C21 " "Pin SPI_SCK uses I/O standard 3.3-V LVTTL at C21" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS3 3.3-V LVTTL B9 " "Pin SPI_SS3 uses I/O standard 3.3-V LVTTL at B9" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { SPI_SS3 } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS3" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 32 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL B14 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628935 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1708158628935 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONF_DATA0 3.3-V LVTTL D6 " "Pin CONF_DATA0 uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/pin_planner.ppl" { CONF_DATA0 } } } { "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/warehouse/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONF_DATA0" } } } } { "poseidon_top.sv" "" { Text "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/poseidon_top.sv" 33 0 0 } } { "temporary_test_loc" "" { Generic "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1708158628937 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1708158628937 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/output_files/BK0011M_poseidon-ep4cgx150.fit.smsg " "Generated suppressed messages file //wsl.localhost/Ubuntu-22.04/Cores/BK0011M_SIDI/poseidon-ep4cgx150/output_files/BK0011M_poseidon-ep4cgx150.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708158629328 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 115 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 115 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6020 " "Peak virtual memory: 6020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708158630899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 17 09:30:30 2024 " "Processing ended: Sat Feb 17 09:30:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708158630899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:32 " "Elapsed time: 00:06:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708158630899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:37 " "Total CPU time (on all processors): 00:03:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708158630899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708158630899 ""}
