{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683305864320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683305864320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 05 22:27:44 2023 " "Processing started: Fri May 05 22:27:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683305864320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305864320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IndividualTests -c IndividualTests " "Command: quartus_map --read_settings_files=on --write_settings_files=off IndividualTests -c IndividualTests" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305864320 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683305864752 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683305864752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-arch " "Found design unit 1: RF-arch" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683305873130 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683305873130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873130 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RF " "Elaborating entity \"RF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1683305873162 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk RegisterFile.vhdl(49) " "VHDL Process Statement warning at RegisterFile.vhdl(49): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873164 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RF_D0_IN RegisterFile.vhdl(102) " "VHDL Process Statement warning at RegisterFile.vhdl(102): signal \"RF_D0_IN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873165 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 RegisterFile.vhdl(111) " "VHDL Process Statement warning at RegisterFile.vhdl(111): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873166 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 RegisterFile.vhdl(114) " "VHDL Process Statement warning at RegisterFile.vhdl(114): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873166 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 RegisterFile.vhdl(117) " "VHDL Process Statement warning at RegisterFile.vhdl(117): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873166 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 RegisterFile.vhdl(120) " "VHDL Process Statement warning at RegisterFile.vhdl(120): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873167 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 RegisterFile.vhdl(123) " "VHDL Process Statement warning at RegisterFile.vhdl(123): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873167 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 RegisterFile.vhdl(126) " "VHDL Process Statement warning at RegisterFile.vhdl(126): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873167 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 RegisterFile.vhdl(129) " "VHDL Process Statement warning at RegisterFile.vhdl(129): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873167 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 RegisterFile.vhdl(132) " "VHDL Process Statement warning at RegisterFile.vhdl(132): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873167 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 RegisterFile.vhdl(136) " "VHDL Process Statement warning at RegisterFile.vhdl(136): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873167 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 RegisterFile.vhdl(139) " "VHDL Process Statement warning at RegisterFile.vhdl(139): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873167 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 RegisterFile.vhdl(142) " "VHDL Process Statement warning at RegisterFile.vhdl(142): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873167 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 RegisterFile.vhdl(145) " "VHDL Process Statement warning at RegisterFile.vhdl(145): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873167 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 RegisterFile.vhdl(148) " "VHDL Process Statement warning at RegisterFile.vhdl(148): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873167 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 RegisterFile.vhdl(151) " "VHDL Process Statement warning at RegisterFile.vhdl(151): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873167 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 RegisterFile.vhdl(154) " "VHDL Process Statement warning at RegisterFile.vhdl(154): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873168 "|RF"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 RegisterFile.vhdl(157) " "VHDL Process Statement warning at RegisterFile.vhdl(157): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1683305873168 "|RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_DA_temp1 RegisterFile.vhdl(108) " "VHDL Process Statement warning at RegisterFile.vhdl(108): inferring latch(es) for signal or variable \"RF_DA_temp1\", which holds its previous value in one or more paths through the process" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683305873168 "|RF"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RF_DA_temp2 RegisterFile.vhdl(108) " "VHDL Process Statement warning at RegisterFile.vhdl(108): inferring latch(es) for signal or variable \"RF_DA_temp2\", which holds its previous value in one or more paths through the process" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1683305873168 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[0\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[0\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873171 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[1\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[1\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873171 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[2\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[2\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873171 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[3\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[3\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873171 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[4\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[4\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873171 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[5\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[5\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873171 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[6\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[6\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873171 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[7\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[7\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873171 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[8\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[8\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873172 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[9\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[9\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873172 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[10\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[10\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873172 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[11\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[11\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873172 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[12\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[12\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873172 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[13\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[13\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873172 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[14\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[14\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873172 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp2\[15\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp2\[15\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873172 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[0\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[0\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873172 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[1\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[1\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873172 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[2\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[2\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873172 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[3\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[3\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873172 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[4\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[4\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873172 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[5\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[5\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873173 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[6\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[6\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873173 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[7\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[7\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873173 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[8\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[8\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873173 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[9\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[9\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873173 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[10\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[10\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873173 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[11\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[11\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873173 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[12\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[12\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873173 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[13\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[13\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873174 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[14\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[14\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873174 "|RF"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RF_DA_temp1\[15\] RegisterFile.vhdl(108) " "Inferred latch for \"RF_DA_temp1\[15\]\" at RegisterFile.vhdl(108)" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305873174 "|RF"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[0\] " "LATCH primitive \"RF_DA_temp1\[0\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[1\] " "LATCH primitive \"RF_DA_temp1\[1\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[2\] " "LATCH primitive \"RF_DA_temp1\[2\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[3\] " "LATCH primitive \"RF_DA_temp1\[3\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[4\] " "LATCH primitive \"RF_DA_temp1\[4\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[5\] " "LATCH primitive \"RF_DA_temp1\[5\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[6\] " "LATCH primitive \"RF_DA_temp1\[6\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873360 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[7\] " "LATCH primitive \"RF_DA_temp1\[7\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[8\] " "LATCH primitive \"RF_DA_temp1\[8\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[9\] " "LATCH primitive \"RF_DA_temp1\[9\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[10\] " "LATCH primitive \"RF_DA_temp1\[10\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[11\] " "LATCH primitive \"RF_DA_temp1\[11\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[12\] " "LATCH primitive \"RF_DA_temp1\[12\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[13\] " "LATCH primitive \"RF_DA_temp1\[13\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[14\] " "LATCH primitive \"RF_DA_temp1\[14\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp1\[15\] " "LATCH primitive \"RF_DA_temp1\[15\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[0\] " "LATCH primitive \"RF_DA_temp2\[0\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[1\] " "LATCH primitive \"RF_DA_temp2\[1\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[2\] " "LATCH primitive \"RF_DA_temp2\[2\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[3\] " "LATCH primitive \"RF_DA_temp2\[3\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[4\] " "LATCH primitive \"RF_DA_temp2\[4\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[5\] " "LATCH primitive \"RF_DA_temp2\[5\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[6\] " "LATCH primitive \"RF_DA_temp2\[6\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[7\] " "LATCH primitive \"RF_DA_temp2\[7\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[8\] " "LATCH primitive \"RF_DA_temp2\[8\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[9\] " "LATCH primitive \"RF_DA_temp2\[9\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[10\] " "LATCH primitive \"RF_DA_temp2\[10\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[11\] " "LATCH primitive \"RF_DA_temp2\[11\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[12\] " "LATCH primitive \"RF_DA_temp2\[12\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[13\] " "LATCH primitive \"RF_DA_temp2\[13\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[14\] " "LATCH primitive \"RF_DA_temp2\[14\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "RF_DA_temp2\[15\] " "LATCH primitive \"RF_DA_temp2\[15\]\" is permanently enabled" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 108 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1683305873361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1683305873674 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1683305874229 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1683305874229 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LM_IMM\[7\] " "No output dependent on input pin \"LM_IMM\[7\]\"" {  } { { "RegisterFile.vhdl" "" { Text "E:/OneDrive - Indian Institute of Technology Bombay/IIT Bombay/Semester 4/EE309/Project/RISC-Pipeline-Project-EE309/RegisterFile.vhdl" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1683305874300 "|RF|LM_IMM[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1683305874300 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "386 " "Implemented 386 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1683305874300 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1683305874300 ""} { "Info" "ICUT_CUT_TM_LCELLS" "285 " "Implemented 285 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1683305874300 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1683305874300 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 55 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683305874315 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 05 22:27:54 2023 " "Processing ended: Fri May 05 22:27:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683305874315 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683305874315 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683305874315 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683305874315 ""}
