// Ignore Quartus Prime Lite auto-generated folders
ev21g1/db
ev21g1/qsys_editqsim
ev21g1/incremental_db
ev21g1/output_files
ev21g1/simulation/qsim

// Ignore simulation files
ev21g1/simulation/ev21g1.sft
ev21g1/simulation/ev21g1.vo
ev21g1/simulation/ev21g1_modelsim.xrf
ev21g1/simulation/msim_transcript
ev21g1/simulation/modelsim.ini
ev21g1/simulation/rtl_work
ev21g1/simulation/vsim.wlf

// Ignore temporal files created based on Verilog modules
*.v.bak
*.v.bak1
*.v.bak2
*.v.bak3
*.v.bak4
*.v.bak5
*.v.bak6
*.v.bak7
*.v.bak8
*.v.bak9
*.do.bak
*.do.bak1
*.do.bak2
*.do.bak3
*.do.bak4
*.do.bak5
*.do.bak6
*.do.bak7
*.do.bak8
*.do.bak9
*.do

// Ignore auto-generated project related files
*.qws
*.rpt
*.map.summary
c5_pin_model_dump.txt
*.done
*.fit.smsg
*.fit.summary
*.jdi
*.pin
*.sld
*.sof
*.sta.summary
*.merge.summary
*.json