<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\impl\gwsynthesis\riscy25k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\tang25k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\Projects\tangprimer25k\RiscY25kHDMI\riscy25k\src\timing25k.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Oct  8 00:28:02 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>7539</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7351</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>377</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk_25</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_ibuf/I</td>
<td>clk_25</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>3</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_25</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">48.434(MHz)</td>
<td>19</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>27.000(MHz)</td>
<td>40.866(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_25</td>
<td>Setup</td>
<td>-39.192</td>
<td>148</td>
</tr>
<tr>
<td>clk_25</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-20.166</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_56_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.248</td>
<td>20.396</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-19.957</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_67_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.256</td>
<td>20.344</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-19.954</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_64_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.227</td>
<td>20.369</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-19.912</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_89_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.237</td>
<td>20.318</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-19.747</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
<td>nes/u_hdmi/charMem_18_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.256</td>
<td>20.134</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-19.731</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
<td>nes/u_hdmi/charMem_82_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.232</td>
<td>20.141</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-19.725</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_75_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.256</td>
<td>20.112</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-19.653</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_69_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.246</td>
<td>20.049</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-19.578</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_84_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.237</td>
<td>19.984</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-19.553</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
<td>nes/u_hdmi/charMem_70_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.269</td>
<td>19.926</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-19.497</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_45_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.272</td>
<td>19.867</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-19.469</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
<td>nes/u_hdmi/charMem_36_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.248</td>
<td>19.862</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-19.434</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
<td>nes/u_hdmi/charMem_74_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.239</td>
<td>19.838</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-19.335</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
<td>nes/u_hdmi/charMem_60_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.251</td>
<td>19.726</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-19.331</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
<td>nes/u_hdmi/charMem_51_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.277</td>
<td>19.696</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-19.318</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_53_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.287</td>
<td>19.673</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-19.221</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_52_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.258</td>
<td>19.606</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-19.202</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_77_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.246</td>
<td>19.598</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-19.160</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_79_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.287</td>
<td>19.516</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-19.103</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_72_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.258</td>
<td>19.323</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-19.080</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
<td>nes/u_hdmi/charMem_35_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.246</td>
<td>19.476</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-19.055</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
<td>nes/u_hdmi/charMem_21_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.267</td>
<td>19.430</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-18.979</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_66_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.248</td>
<td>19.373</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-18.961</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_91_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.253</td>
<td>19.349</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-18.927</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
<td>nes/u_hdmi/charMem_44_s0/D</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.294</td>
<td>19.275</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.275</td>
<td>nes/reset_cnt_6_s1/Q</td>
<td>nes/reset_cnt_6_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>2</td>
<td>0.275</td>
<td>nes/reset_cnt_2_s1/Q</td>
<td>nes/reset_cnt_2_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>3</td>
<td>0.275</td>
<td>mem/cnt_4_s0/Q</td>
<td>mem/cnt_4_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>4</td>
<td>0.275</td>
<td>cpu_1/PC_24_s0/Q</td>
<td>cpu_1/PC_24_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>5</td>
<td>0.275</td>
<td>cpu_1/PC_26_s0/Q</td>
<td>cpu_1/PC_26_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>6</td>
<td>0.275</td>
<td>cpu_1/PC_29_s0/Q</td>
<td>cpu_1/PC_29_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>txCounter_0_s3/Q</td>
<td>txCounter_0_s3/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>txCounter_8_s2/Q</td>
<td>txCounter_8_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>txCounter_15_s2/Q</td>
<td>txCounter_15_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>txCounter_17_s2/Q</td>
<td>txCounter_17_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>txCounter_19_s2/Q</td>
<td>txCounter_19_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>txCounter_21_s2/Q</td>
<td>txCounter_21_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.278</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_4_s0/Q</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_4_s0/D</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>14</td>
<td>0.278</td>
<td>nes/u_hdmi/hdmi/cy_3_s0/Q</td>
<td>nes/u_hdmi/hdmi/cy_3_s0/D</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>15</td>
<td>0.278</td>
<td>nes/reset_cnt_1_s1/Q</td>
<td>nes/reset_cnt_1_s1/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>16</td>
<td>0.278</td>
<td>cpu_1/PC_15_s0/Q</td>
<td>cpu_1/PC_15_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>17</td>
<td>0.278</td>
<td>cpu_1/PC_18_s0/Q</td>
<td>cpu_1/PC_18_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>18</td>
<td>0.278</td>
<td>txCounter_18_s2/Q</td>
<td>txCounter_18_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
<tr>
<td>19</td>
<td>0.281</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/Q</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/D</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>20</td>
<td>0.281</td>
<td>nes/u_hdmi/hdmi/cy_2_s0/Q</td>
<td>nes/u_hdmi/hdmi/cy_2_s0/D</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>21</td>
<td>0.281</td>
<td>cpu_1/PC_14_s0/Q</td>
<td>cpu_1/PC_14_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.306</td>
</tr>
<tr>
<td>22</td>
<td>0.287</td>
<td>mem/state_0_s0/Q</td>
<td>mem/state_0_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.312</td>
</tr>
<tr>
<td>23</td>
<td>0.328</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/Q</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/D</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>24</td>
<td>0.328</td>
<td>mem/cnt_1_s0/Q</td>
<td>mem/cnt_1_s0/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
<tr>
<td>25</td>
<td>0.328</td>
<td>txCounter_1_s2/Q</td>
<td>txCounter_1_s2/D</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.353</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.199</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/clk_div/clkdiv_inst/RESETN</td>
<td>clk_25:[R]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.205</td>
<td>4.669</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.146</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.255</td>
<td>2.444</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-2.137</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.246</td>
<td>2.444</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-2.137</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.246</td>
<td>2.444</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-2.096</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.205</td>
<td>2.444</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-2.096</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.205</td>
<td>2.444</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-2.096</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.741</td>
<td>0.205</td>
<td>2.444</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-2.094</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.741</td>
<td>0.205</td>
<td>2.444</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-2.094</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.741</td>
<td>0.205</td>
<td>2.444</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-2.094</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.741</td>
<td>0.205</td>
<td>2.444</td>
</tr>
<tr>
<td>11</td>
<td>15.388</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_21_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.002</td>
<td>4.262</td>
</tr>
<tr>
<td>12</td>
<td>15.413</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_16_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.002</td>
<td>4.237</td>
</tr>
<tr>
<td>13</td>
<td>15.413</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_2_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>4.230</td>
</tr>
<tr>
<td>14</td>
<td>15.455</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_24_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>4.212</td>
</tr>
<tr>
<td>15</td>
<td>15.466</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_11_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.002</td>
<td>4.184</td>
</tr>
<tr>
<td>16</td>
<td>15.478</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_7_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>0.009</td>
<td>4.165</td>
</tr>
<tr>
<td>17</td>
<td>15.580</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_26_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>4.087</td>
</tr>
<tr>
<td>18</td>
<td>15.583</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_10_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>4.084</td>
</tr>
<tr>
<td>19</td>
<td>15.611</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_15_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.017</td>
<td>4.059</td>
</tr>
<tr>
<td>20</td>
<td>15.634</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_27_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.007</td>
<td>4.026</td>
</tr>
<tr>
<td>21</td>
<td>15.666</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_30_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.019</td>
<td>4.006</td>
</tr>
<tr>
<td>22</td>
<td>15.680</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_28_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.026</td>
<td>3.999</td>
</tr>
<tr>
<td>23</td>
<td>15.820</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_24_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>3.847</td>
</tr>
<tr>
<td>24</td>
<td>15.852</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_29_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.029</td>
<td>3.829</td>
</tr>
<tr>
<td>25</td>
<td>15.860</td>
<td>reset_s2/Q</td>
<td>cpu_1/PC_OLD_5_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>20.000</td>
<td>-0.014</td>
<td>3.807</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.036</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.788</td>
<td>1.013</td>
</tr>
<tr>
<td>2</td>
<td>0.036</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.788</td>
<td>1.013</td>
</tr>
<tr>
<td>3</td>
<td>0.036</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.788</td>
<td>1.013</td>
</tr>
<tr>
<td>4</td>
<td>0.038</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.788</td>
<td>1.013</td>
</tr>
<tr>
<td>5</td>
<td>0.038</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.788</td>
<td>1.013</td>
</tr>
<tr>
<td>6</td>
<td>0.038</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
<td>0.000</td>
<td>-0.788</td>
<td>1.013</td>
</tr>
<tr>
<td>7</td>
<td>0.732</td>
<td>cpu_1/PC_5_s0/Q</td>
<td>cpu_1/PC_OLD_5_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.684</td>
</tr>
<tr>
<td>8</td>
<td>0.744</td>
<td>cpu_1/PC_0_s0/Q</td>
<td>cpu_1/PC_OLD_0_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.687</td>
</tr>
<tr>
<td>9</td>
<td>0.744</td>
<td>cpu_1/PC_0_s0/Q</td>
<td>cpu_1/PC_OLD_0_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.687</td>
</tr>
<tr>
<td>10</td>
<td>0.782</td>
<td>cpu_1/PC_25_s0/Q</td>
<td>cpu_1/PC_OLD_25_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.724</td>
</tr>
<tr>
<td>11</td>
<td>0.788</td>
<td>cpu_1/PC_27_s0/Q</td>
<td>cpu_1/PC_OLD_27_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.735</td>
</tr>
<tr>
<td>12</td>
<td>0.793</td>
<td>cpu_1/PC_5_s0/Q</td>
<td>cpu_1/PC_OLD_5_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.745</td>
</tr>
<tr>
<td>13</td>
<td>0.793</td>
<td>cpu_1/PC_8_s0/Q</td>
<td>cpu_1/PC_OLD_8_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.744</td>
</tr>
<tr>
<td>14</td>
<td>0.793</td>
<td>cpu_1/PC_31_s0/Q</td>
<td>cpu_1/PC_OLD_31_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.744</td>
</tr>
<tr>
<td>15</td>
<td>0.795</td>
<td>cpu_1/PC_31_s0/Q</td>
<td>cpu_1/PC_OLD_31_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.002</td>
<td>0.744</td>
</tr>
<tr>
<td>16</td>
<td>0.804</td>
<td>cpu_1/PC_10_s0/Q</td>
<td>cpu_1/PC_OLD_10_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.756</td>
</tr>
<tr>
<td>17</td>
<td>0.817</td>
<td>cpu_1/PC_2_s0/Q</td>
<td>cpu_1/PC_OLD_2_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.004</td>
<td>0.760</td>
</tr>
<tr>
<td>18</td>
<td>0.819</td>
<td>cpu_1/PC_17_s0/Q</td>
<td>cpu_1/PC_OLD_17_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.007</td>
<td>0.759</td>
</tr>
<tr>
<td>19</td>
<td>0.850</td>
<td>cpu_1/PC_25_s0/Q</td>
<td>cpu_1/PC_OLD_25_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.792</td>
</tr>
<tr>
<td>20</td>
<td>0.877</td>
<td>cpu_1/PC_28_s0/Q</td>
<td>cpu_1/PC_OLD_28_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.834</td>
</tr>
<tr>
<td>21</td>
<td>0.886</td>
<td>cpu_1/PC_8_s0/Q</td>
<td>cpu_1/PC_OLD_8_s0/CLEAR</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.842</td>
</tr>
<tr>
<td>22</td>
<td>0.891</td>
<td>cpu_1/PC_14_s0/Q</td>
<td>cpu_1/PC_OLD_14_s1/PRESET</td>
<td>clk_25:[R]</td>
<td>clk_25:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.837</td>
</tr>
<tr>
<td>23</td>
<td>1.076</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.252</td>
<td>1.013</td>
</tr>
<tr>
<td>24</td>
<td>1.076</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.252</td>
<td>1.013</td>
</tr>
<tr>
<td>25</td>
<td>1.080</td>
<td>nes/sys_resetn_s0/Q</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0/RESET</td>
<td>clk_25:[R]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.256</td>
<td>1.013</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.747</td>
<td>8.747</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/instr_mem_instr_mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>7.751</td>
<td>8.751</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
<tr>
<td>6</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>7.757</td>
<td>8.757</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>7.758</td>
<td>8.758</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_25</td>
<td>mem/instr_mem_instr_mem_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>7.762</td>
<td>8.762</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>7.762</td>
<td>8.762</td>
<td>1.000</td>
<td>High Pulse Width</td>
<td>clk_25</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>763.015</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>742.849</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_56_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>757.008</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td>nes/u_hdmi/n39918_s1/I0</td>
</tr>
<tr>
<td>757.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R25C57[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39918_s1/F</td>
</tr>
<tr>
<td>759.390</td>
<td>1.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>nes/u_hdmi/n39918_s2/I2</td>
</tr>
<tr>
<td>759.917</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39918_s2/F</td>
</tr>
<tr>
<td>761.269</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>nes/u_hdmi/n39863_s0/I0</td>
</tr>
<tr>
<td>761.532</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39863_s0/F</td>
</tr>
<tr>
<td>762.268</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][A]</td>
<td>nes/u_hdmi/n39830_s7/I3</td>
</tr>
<tr>
<td>762.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s7/F</td>
</tr>
<tr>
<td>763.015</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_56_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.111</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C49[0][A]</td>
<td>nes/u_hdmi/charMem_56_s0/CLK</td>
</tr>
<tr>
<td>743.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_56_s0</td>
</tr>
<tr>
<td>742.849</td>
<td>-0.227</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C49[0][A]</td>
<td>nes/u_hdmi/charMem_56_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.248</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.472, 21.928%; route: 15.541, 76.197%; tC2Q: 0.382, 1.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_67_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>752.418</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C47[2][B]</td>
<td>nes/u_hdmi/n39944_s7/I1</td>
</tr>
<tr>
<td>752.934</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R33C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39944_s7/F</td>
</tr>
<tr>
<td>753.718</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[3][A]</td>
<td>nes/u_hdmi/n39944_s5/I3</td>
</tr>
<tr>
<td>754.100</td>
<td>0.382</td>
<td>tINS</td>
<td>RF</td>
<td>30</td>
<td>R25C47[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39944_s5/F</td>
</tr>
<tr>
<td>756.438</td>
<td>2.338</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C56[0][B]</td>
<td>nes/u_hdmi/n39781_s2/I3</td>
</tr>
<tr>
<td>756.700</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R24C56[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39781_s2/F</td>
</tr>
<tr>
<td>759.794</td>
<td>3.094</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C47[1][A]</td>
<td>nes/u_hdmi/n39897_s2/I0</td>
</tr>
<tr>
<td>760.320</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39897_s2/F</td>
</tr>
<tr>
<td>760.670</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][B]</td>
<td>nes/u_hdmi/n39853_s7/I2</td>
</tr>
<tr>
<td>761.197</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39853_s7/F</td>
</tr>
<tr>
<td>761.199</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[3][B]</td>
<td>nes/u_hdmi/n39853_s4/I3</td>
</tr>
<tr>
<td>761.720</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39853_s4/F</td>
</tr>
<tr>
<td>762.700</td>
<td>0.980</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C49[2][B]</td>
<td>nes/u_hdmi/n39853_s0/I3</td>
</tr>
<tr>
<td>762.963</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C49[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39853_s0/F</td>
</tr>
<tr>
<td>762.963</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C49[2][B]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_67_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.104</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C49[2][B]</td>
<td>nes/u_hdmi/charMem_67_s0/CLK</td>
</tr>
<tr>
<td>743.069</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_67_s0</td>
</tr>
<tr>
<td>743.005</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C49[2][B]</td>
<td>nes/u_hdmi/charMem_67_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.850, 23.840%; route: 15.111, 74.280%; tC2Q: 0.382, 1.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.988</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_64_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>757.008</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td>nes/u_hdmi/n39918_s1/I0</td>
</tr>
<tr>
<td>757.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R25C57[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39918_s1/F</td>
</tr>
<tr>
<td>759.390</td>
<td>1.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>nes/u_hdmi/n39918_s2/I2</td>
</tr>
<tr>
<td>759.917</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39918_s2/F</td>
</tr>
<tr>
<td>761.269</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>nes/u_hdmi/n39863_s0/I0</td>
</tr>
<tr>
<td>761.532</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39863_s0/F</td>
</tr>
<tr>
<td>762.268</td>
<td>0.736</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[0][A]</td>
<td>nes/u_hdmi/n39830_s7/I3</td>
</tr>
<tr>
<td>762.530</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s7/F</td>
</tr>
<tr>
<td>762.725</td>
<td>0.195</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][B]</td>
<td>nes/u_hdmi/n39847_s0/I3</td>
</tr>
<tr>
<td>762.988</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39847_s0/F</td>
</tr>
<tr>
<td>762.988</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][B]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_64_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.133</td>
<td>1.972</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C47[1][B]</td>
<td>nes/u_hdmi/charMem_64_s0/CLK</td>
</tr>
<tr>
<td>743.098</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_64_s0</td>
</tr>
<tr>
<td>743.034</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C47[1][B]</td>
<td>nes/u_hdmi/charMem_64_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.227</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.735, 23.246%; route: 15.251, 74.876%; tC2Q: 0.382, 1.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.972, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.912</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.024</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_89_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>757.008</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td>nes/u_hdmi/n39918_s1/I0</td>
</tr>
<tr>
<td>757.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R25C57[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39918_s1/F</td>
</tr>
<tr>
<td>759.390</td>
<td>1.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>nes/u_hdmi/n39918_s2/I2</td>
</tr>
<tr>
<td>759.917</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39918_s2/F</td>
</tr>
<tr>
<td>761.269</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][A]</td>
<td>nes/u_hdmi/n39897_s3/I0</td>
</tr>
<tr>
<td>761.532</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39897_s3/F</td>
</tr>
<tr>
<td>762.420</td>
<td>0.889</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][B]</td>
<td>nes/u_hdmi/n39897_s0/I2</td>
</tr>
<tr>
<td>762.937</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39897_s0/F</td>
</tr>
<tr>
<td>762.937</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][B]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_89_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.123</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C47[2][B]</td>
<td>nes/u_hdmi/charMem_89_s0/CLK</td>
</tr>
<tr>
<td>743.088</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_89_s0</td>
</tr>
<tr>
<td>743.024</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C47[2][B]</td>
<td>nes/u_hdmi/charMem_89_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.237</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.726, 23.262%; route: 15.209, 74.855%; tC2Q: 0.382, 1.883%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.962, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.747</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>742.998</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/CLK</td>
</tr>
<tr>
<td>742.994</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
</tr>
<tr>
<td>746.702</td>
<td>3.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1040/I1</td>
</tr>
<tr>
<td>747.218</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1040/F</td>
</tr>
<tr>
<td>747.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>nes/u_hdmi/n16497_s1021/I1</td>
</tr>
<tr>
<td>747.354</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1021/O</td>
</tr>
<tr>
<td>747.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>nes/u_hdmi/n16497_s1012/I0</td>
</tr>
<tr>
<td>747.441</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1012/O</td>
</tr>
<tr>
<td>747.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1007/I1</td>
</tr>
<tr>
<td>747.527</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1007/O</td>
</tr>
<tr>
<td>747.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>nes/u_hdmi/n16497_s991/I0</td>
</tr>
<tr>
<td>747.613</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s991/O</td>
</tr>
<tr>
<td>748.447</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>nes/u_hdmi/n39737_s17/I3</td>
</tr>
<tr>
<td>748.908</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>749.066</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][B]</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>749.587</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>750.582</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][B]</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>750.872</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R22C53[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>753.282</td>
<td>2.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C57[1][A]</td>
<td>nes/u_hdmi/n39767_s10/I2</td>
</tr>
<tr>
<td>753.517</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C57[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39767_s10/F</td>
</tr>
<tr>
<td>755.319</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C55[3][B]</td>
<td>nes/u_hdmi/n39725_s5/I2</td>
</tr>
<tr>
<td>755.609</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R24C55[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39725_s5/F</td>
</tr>
<tr>
<td>757.151</td>
<td>1.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C48[0][A]</td>
<td>nes/u_hdmi/n39765_s5/I0</td>
</tr>
<tr>
<td>757.413</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R34C48[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39765_s5/F</td>
</tr>
<tr>
<td>758.634</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[1][A]</td>
<td>nes/u_hdmi/n39761_s11/I2</td>
</tr>
<tr>
<td>759.151</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C55[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39761_s11/F</td>
</tr>
<tr>
<td>760.042</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C55[1][A]</td>
<td>nes/u_hdmi/n39753_s12/I2</td>
</tr>
<tr>
<td>760.503</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C55[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39753_s12/F</td>
</tr>
<tr>
<td>760.686</td>
<td>0.183</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[2][A]</td>
<td>nes/u_hdmi/n39753_s4/I3</td>
</tr>
<tr>
<td>761.212</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C56[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39753_s4/F</td>
</tr>
<tr>
<td>762.229</td>
<td>1.018</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[1][A]</td>
<td>nes/u_hdmi/n39753_s0/I3</td>
</tr>
<tr>
<td>762.746</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C56[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39753_s0/F</td>
</tr>
<tr>
<td>762.746</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[1][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.097</td>
<td>1.936</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[1][A]</td>
<td>nes/u_hdmi/charMem_18_s0/CLK</td>
</tr>
<tr>
<td>743.062</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_18_s0</td>
</tr>
<tr>
<td>742.998</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C56[1][A]</td>
<td>nes/u_hdmi/charMem_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.991, 24.790%; route: 14.760, 73.310%; tC2Q: 0.382, 1.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.936, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.022</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_82_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/CLK</td>
</tr>
<tr>
<td>742.994</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
</tr>
<tr>
<td>746.702</td>
<td>3.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1040/I1</td>
</tr>
<tr>
<td>747.218</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1040/F</td>
</tr>
<tr>
<td>747.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>nes/u_hdmi/n16497_s1021/I1</td>
</tr>
<tr>
<td>747.354</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1021/O</td>
</tr>
<tr>
<td>747.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>nes/u_hdmi/n16497_s1012/I0</td>
</tr>
<tr>
<td>747.441</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1012/O</td>
</tr>
<tr>
<td>747.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1007/I1</td>
</tr>
<tr>
<td>747.527</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1007/O</td>
</tr>
<tr>
<td>747.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>nes/u_hdmi/n16497_s991/I0</td>
</tr>
<tr>
<td>747.613</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s991/O</td>
</tr>
<tr>
<td>748.447</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>nes/u_hdmi/n39737_s17/I3</td>
</tr>
<tr>
<td>748.908</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>749.066</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][B]</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>749.587</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>750.582</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][B]</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>750.872</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R22C53[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>753.282</td>
<td>2.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C57[2][A]</td>
<td>nes/u_hdmi/n39763_s8/I2</td>
</tr>
<tr>
<td>753.544</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R33C57[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39763_s8/F</td>
</tr>
<tr>
<td>755.249</td>
<td>1.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[2][A]</td>
<td>nes/u_hdmi/n39707_s1/I2</td>
</tr>
<tr>
<td>755.711</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R24C48[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39707_s1/F</td>
</tr>
<tr>
<td>757.659</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][B]</td>
<td>nes/u_hdmi/n39773_s13/I0</td>
</tr>
<tr>
<td>758.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C50[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39773_s13/F</td>
</tr>
<tr>
<td>759.303</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>nes/u_hdmi/n39773_s16/I3</td>
</tr>
<tr>
<td>759.566</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C50[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39773_s16/F</td>
</tr>
<tr>
<td>760.197</td>
<td>0.631</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C53[1][A]</td>
<td>nes/u_hdmi/n39883_s6/I3</td>
</tr>
<tr>
<td>760.713</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C53[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39883_s6/F</td>
</tr>
<tr>
<td>761.464</td>
<td>0.751</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[3][A]</td>
<td>nes/u_hdmi/n39883_s3/I1</td>
</tr>
<tr>
<td>761.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C53[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39883_s3/F</td>
</tr>
<tr>
<td>762.227</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td>nes/u_hdmi/n39883_s1/I2</td>
</tr>
<tr>
<td>762.753</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39883_s1/F</td>
</tr>
<tr>
<td>762.753</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_82_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.121</td>
<td>1.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C52[2][A]</td>
<td>nes/u_hdmi/charMem_82_s0/CLK</td>
</tr>
<tr>
<td>743.086</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_82_s0</td>
</tr>
<tr>
<td>743.022</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C52[2][A]</td>
<td>nes/u_hdmi/charMem_82_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.232</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.154, 25.588%; route: 14.605, 72.513%; tC2Q: 0.382, 1.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.960, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_75_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>756.942</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C47[0][A]</td>
<td>nes/u_hdmi/n39779_s5/I2</td>
</tr>
<tr>
<td>757.205</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39779_s5/F</td>
</tr>
<tr>
<td>757.557</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[2][B]</td>
<td>nes/u_hdmi/n39836_s9/I0</td>
</tr>
<tr>
<td>758.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R31C48[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39836_s9/F</td>
</tr>
<tr>
<td>759.923</td>
<td>1.840</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[3][A]</td>
<td>nes/u_hdmi/n39869_s5/I1</td>
</tr>
<tr>
<td>760.445</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C51[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39869_s5/F</td>
</tr>
<tr>
<td>761.595</td>
<td>1.150</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C50[0][A]</td>
<td>nes/u_hdmi/n39869_s1/I2</td>
</tr>
<tr>
<td>761.857</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39869_s1/F</td>
</tr>
<tr>
<td>762.205</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[1][B]</td>
<td>nes/u_hdmi/n39869_s0/I0</td>
</tr>
<tr>
<td>762.731</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C51[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39869_s0/F</td>
</tr>
<tr>
<td>762.731</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[1][B]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_75_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.104</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C51[1][B]</td>
<td>nes/u_hdmi/charMem_75_s0/CLK</td>
</tr>
<tr>
<td>743.069</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_75_s0</td>
</tr>
<tr>
<td>743.005</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C51[1][B]</td>
<td>nes/u_hdmi/charMem_75_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.256</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.004, 24.880%; route: 14.726, 73.219%; tC2Q: 0.382, 1.902%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.653</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.668</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_69_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>757.770</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C57[3][A]</td>
<td>nes/u_hdmi/n39847_s1/I0</td>
</tr>
<tr>
<td>758.267</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R34C57[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39847_s1/F</td>
</tr>
<tr>
<td>758.960</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C51[1][B]</td>
<td>nes/u_hdmi/n39891_s8/I3</td>
</tr>
<tr>
<td>759.486</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R33C51[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39891_s8/F</td>
</tr>
<tr>
<td>760.086</td>
<td>0.600</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[0][A]</td>
<td>nes/u_hdmi/n39857_s7/I3</td>
</tr>
<tr>
<td>760.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39857_s7/F</td>
</tr>
<tr>
<td>760.705</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][B]</td>
<td>nes/u_hdmi/n39857_s1/I2</td>
</tr>
<tr>
<td>761.202</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C49[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39857_s1/F</td>
</tr>
<tr>
<td>762.207</td>
<td>1.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C51[0][A]</td>
<td>nes/u_hdmi/n39857_s0/I0</td>
</tr>
<tr>
<td>762.668</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C51[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39857_s0/F</td>
</tr>
<tr>
<td>762.668</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C51[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_69_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.114</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C51[0][A]</td>
<td>nes/u_hdmi/charMem_69_s0/CLK</td>
</tr>
<tr>
<td>743.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_69_s0</td>
</tr>
<tr>
<td>743.015</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C51[0][A]</td>
<td>nes/u_hdmi/charMem_69_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.246</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.349, 26.678%; route: 14.318, 71.414%; tC2Q: 0.382, 1.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.578</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.025</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_84_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>756.818</td>
<td>0.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C56[1][A]</td>
<td>nes/u_hdmi/n39871_s16/I0</td>
</tr>
<tr>
<td>757.334</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>R25C56[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39871_s16/F</td>
</tr>
<tr>
<td>758.925</td>
<td>1.591</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C54[3][B]</td>
<td>nes/u_hdmi/n39824_s8/I3</td>
</tr>
<tr>
<td>759.340</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C54[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39824_s8/F</td>
</tr>
<tr>
<td>760.288</td>
<td>0.948</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[2][B]</td>
<td>nes/u_hdmi/n39887_s6/I3</td>
</tr>
<tr>
<td>760.749</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C52[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39887_s6/F</td>
</tr>
<tr>
<td>761.613</td>
<td>0.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[2][B]</td>
<td>nes/u_hdmi/n39887_s3/I2</td>
</tr>
<tr>
<td>762.074</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C52[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39887_s3/F</td>
</tr>
<tr>
<td>762.077</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[0][A]</td>
<td>nes/u_hdmi/n39887_s0/I3</td>
</tr>
<tr>
<td>762.603</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C52[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39887_s0/F</td>
</tr>
<tr>
<td>762.603</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_84_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.123</td>
<td>1.962</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C52[0][A]</td>
<td>nes/u_hdmi/charMem_84_s0/CLK</td>
</tr>
<tr>
<td>743.088</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_84_s0</td>
</tr>
<tr>
<td>743.025</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C52[0][A]</td>
<td>nes/u_hdmi/charMem_84_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.237</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.285, 26.446%; route: 14.316, 71.639%; tC2Q: 0.382, 1.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.962, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>742.985</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_70_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/CLK</td>
</tr>
<tr>
<td>742.994</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
</tr>
<tr>
<td>746.702</td>
<td>3.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1040/I1</td>
</tr>
<tr>
<td>747.218</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1040/F</td>
</tr>
<tr>
<td>747.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>nes/u_hdmi/n16497_s1021/I1</td>
</tr>
<tr>
<td>747.354</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1021/O</td>
</tr>
<tr>
<td>747.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>nes/u_hdmi/n16497_s1012/I0</td>
</tr>
<tr>
<td>747.441</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1012/O</td>
</tr>
<tr>
<td>747.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1007/I1</td>
</tr>
<tr>
<td>747.527</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1007/O</td>
</tr>
<tr>
<td>747.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>nes/u_hdmi/n16497_s991/I0</td>
</tr>
<tr>
<td>747.613</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s991/O</td>
</tr>
<tr>
<td>748.447</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>nes/u_hdmi/n39737_s17/I3</td>
</tr>
<tr>
<td>748.908</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>749.066</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][B]</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>749.587</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>750.582</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][B]</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>750.872</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R22C53[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>753.282</td>
<td>2.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C57[2][A]</td>
<td>nes/u_hdmi/n39763_s8/I2</td>
</tr>
<tr>
<td>753.544</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R33C57[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39763_s8/F</td>
</tr>
<tr>
<td>755.249</td>
<td>1.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[2][A]</td>
<td>nes/u_hdmi/n39707_s1/I2</td>
</tr>
<tr>
<td>755.711</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R24C48[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39707_s1/F</td>
</tr>
<tr>
<td>757.518</td>
<td>1.808</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C55[3][B]</td>
<td>nes/u_hdmi/n39861_s12/I0</td>
</tr>
<tr>
<td>758.039</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C55[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39861_s12/F</td>
</tr>
<tr>
<td>759.551</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[3][A]</td>
<td>nes/u_hdmi/n39859_s12/I0</td>
</tr>
<tr>
<td>760.048</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C55[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39859_s12/F</td>
</tr>
<tr>
<td>760.206</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C55[2][A]</td>
<td>nes/u_hdmi/n39859_s6/I3</td>
</tr>
<tr>
<td>760.722</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C55[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39859_s6/F</td>
</tr>
<tr>
<td>761.367</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C51[3][B]</td>
<td>nes/u_hdmi/n39859_s1/I1</td>
</tr>
<tr>
<td>761.864</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39859_s1/F</td>
</tr>
<tr>
<td>762.022</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C51[0][B]</td>
<td>nes/u_hdmi/n39859_s0/I0</td>
</tr>
<tr>
<td>762.538</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C51[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39859_s0/F</td>
</tr>
<tr>
<td>762.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C51[0][B]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_70_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.084</td>
<td>1.923</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C51[0][B]</td>
<td>nes/u_hdmi/charMem_70_s0/CLK</td>
</tr>
<tr>
<td>743.049</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_70_s0</td>
</tr>
<tr>
<td>742.985</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C51[0][B]</td>
<td>nes/u_hdmi/charMem_70_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.269</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.456, 27.382%; route: 14.088, 70.698%; tC2Q: 0.382, 1.920%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.923, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.497</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>742.989</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_45_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>756.942</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C47[0][A]</td>
<td>nes/u_hdmi/n39779_s5/I2</td>
</tr>
<tr>
<td>757.205</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R33C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39779_s5/F</td>
</tr>
<tr>
<td>757.557</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C48[2][B]</td>
<td>nes/u_hdmi/n39836_s9/I0</td>
</tr>
<tr>
<td>758.083</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R31C48[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39836_s9/F</td>
</tr>
<tr>
<td>759.563</td>
<td>1.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[0][B]</td>
<td>nes/u_hdmi/n39808_s9/I1</td>
</tr>
<tr>
<td>760.090</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C50[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39808_s9/F</td>
</tr>
<tr>
<td>760.092</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td>nes/u_hdmi/n39808_s3/I2</td>
</tr>
<tr>
<td>760.613</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39808_s3/F</td>
</tr>
<tr>
<td>761.970</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C54[0][A]</td>
<td>nes/u_hdmi/n39808_s1/I2</td>
</tr>
<tr>
<td>762.486</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C54[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39808_s1/F</td>
</tr>
<tr>
<td>762.486</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C54[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_45_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.088</td>
<td>1.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C54[0][A]</td>
<td>nes/u_hdmi/charMem_45_s0/CLK</td>
</tr>
<tr>
<td>743.053</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_45_s0</td>
</tr>
<tr>
<td>742.989</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C54[0][A]</td>
<td>nes/u_hdmi/charMem_45_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.272</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.258, 26.464%; route: 14.227, 71.611%; tC2Q: 0.382, 1.925%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.927, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.469</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.474</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.006</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_36_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/CLK</td>
</tr>
<tr>
<td>742.994</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
</tr>
<tr>
<td>746.702</td>
<td>3.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1040/I1</td>
</tr>
<tr>
<td>747.218</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1040/F</td>
</tr>
<tr>
<td>747.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>nes/u_hdmi/n16497_s1021/I1</td>
</tr>
<tr>
<td>747.354</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1021/O</td>
</tr>
<tr>
<td>747.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>nes/u_hdmi/n16497_s1012/I0</td>
</tr>
<tr>
<td>747.441</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1012/O</td>
</tr>
<tr>
<td>747.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1007/I1</td>
</tr>
<tr>
<td>747.527</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1007/O</td>
</tr>
<tr>
<td>747.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>nes/u_hdmi/n16497_s991/I0</td>
</tr>
<tr>
<td>747.613</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s991/O</td>
</tr>
<tr>
<td>748.447</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>nes/u_hdmi/n39737_s17/I3</td>
</tr>
<tr>
<td>748.908</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>749.066</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][B]</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>749.587</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>750.582</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][B]</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>750.872</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R22C53[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>753.282</td>
<td>2.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C57[2][A]</td>
<td>nes/u_hdmi/n39763_s8/I2</td>
</tr>
<tr>
<td>753.544</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R33C57[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39763_s8/F</td>
</tr>
<tr>
<td>755.249</td>
<td>1.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[2][A]</td>
<td>nes/u_hdmi/n39707_s1/I2</td>
</tr>
<tr>
<td>755.711</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R24C48[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39707_s1/F</td>
</tr>
<tr>
<td>757.659</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][B]</td>
<td>nes/u_hdmi/n39773_s13/I0</td>
</tr>
<tr>
<td>758.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C50[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39773_s13/F</td>
</tr>
<tr>
<td>759.303</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>nes/u_hdmi/n39773_s16/I3</td>
</tr>
<tr>
<td>759.566</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C50[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39773_s16/F</td>
</tr>
<tr>
<td>759.728</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C50[3][B]</td>
<td>nes/u_hdmi/n39789_s7/I2</td>
</tr>
<tr>
<td>760.249</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39789_s7/F</td>
</tr>
<tr>
<td>760.739</td>
<td>0.490</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][A]</td>
<td>nes/u_hdmi/n39789_s2/I3</td>
</tr>
<tr>
<td>761.201</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39789_s2/F</td>
</tr>
<tr>
<td>761.953</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C55[3][A]</td>
<td>nes/u_hdmi/n39789_s0/I2</td>
</tr>
<tr>
<td>762.474</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C55[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39789_s0/F</td>
</tr>
<tr>
<td>762.474</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C55[3][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_36_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.104</td>
<td>1.943</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C55[3][A]</td>
<td>nes/u_hdmi/charMem_36_s0/CLK</td>
</tr>
<tr>
<td>743.069</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_36_s0</td>
</tr>
<tr>
<td>743.005</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C55[3][A]</td>
<td>nes/u_hdmi/charMem_36_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.248</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.200, 26.180%; route: 14.280, 71.894%; tC2Q: 0.382, 1.926%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.943, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.434</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_74_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/CLK</td>
</tr>
<tr>
<td>742.994</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
</tr>
<tr>
<td>746.702</td>
<td>3.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1040/I1</td>
</tr>
<tr>
<td>747.218</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1040/F</td>
</tr>
<tr>
<td>747.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>nes/u_hdmi/n16497_s1021/I1</td>
</tr>
<tr>
<td>747.354</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1021/O</td>
</tr>
<tr>
<td>747.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>nes/u_hdmi/n16497_s1012/I0</td>
</tr>
<tr>
<td>747.441</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1012/O</td>
</tr>
<tr>
<td>747.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1007/I1</td>
</tr>
<tr>
<td>747.527</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1007/O</td>
</tr>
<tr>
<td>747.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>nes/u_hdmi/n16497_s991/I0</td>
</tr>
<tr>
<td>747.613</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s991/O</td>
</tr>
<tr>
<td>748.447</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>nes/u_hdmi/n39737_s17/I3</td>
</tr>
<tr>
<td>748.908</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>749.066</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][B]</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>749.587</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>750.582</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][B]</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>750.872</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R22C53[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>753.282</td>
<td>2.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C57[2][A]</td>
<td>nes/u_hdmi/n39763_s8/I2</td>
</tr>
<tr>
<td>753.544</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R33C57[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39763_s8/F</td>
</tr>
<tr>
<td>755.249</td>
<td>1.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[2][A]</td>
<td>nes/u_hdmi/n39707_s1/I2</td>
</tr>
<tr>
<td>755.711</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R24C48[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39707_s1/F</td>
</tr>
<tr>
<td>757.659</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][B]</td>
<td>nes/u_hdmi/n39773_s13/I0</td>
</tr>
<tr>
<td>758.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C50[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39773_s13/F</td>
</tr>
<tr>
<td>759.303</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>nes/u_hdmi/n39773_s16/I3</td>
</tr>
<tr>
<td>759.566</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C50[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39773_s16/F</td>
</tr>
<tr>
<td>759.918</td>
<td>0.352</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C53[0][A]</td>
<td>nes/u_hdmi/n39791_s13/I3</td>
</tr>
<tr>
<td>760.379</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R29C53[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39791_s13/F</td>
</tr>
<tr>
<td>761.114</td>
<td>0.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[2][B]</td>
<td>nes/u_hdmi/n39867_s3/I1</td>
</tr>
<tr>
<td>761.576</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C53[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39867_s3/F</td>
</tr>
<tr>
<td>761.923</td>
<td>0.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[2][A]</td>
<td>nes/u_hdmi/n39867_s1/I2</td>
</tr>
<tr>
<td>762.449</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C53[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39867_s1/F</td>
</tr>
<tr>
<td>762.449</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[2][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_74_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.114</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C53[2][A]</td>
<td>nes/u_hdmi/charMem_74_s0/CLK</td>
</tr>
<tr>
<td>743.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_74_s0</td>
</tr>
<tr>
<td>743.015</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C53[2][A]</td>
<td>nes/u_hdmi/charMem_74_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.239</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.145, 25.936%; route: 14.310, 72.136%; tC2Q: 0.382, 1.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_60_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/CLK</td>
</tr>
<tr>
<td>742.994</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
</tr>
<tr>
<td>746.702</td>
<td>3.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1040/I1</td>
</tr>
<tr>
<td>747.218</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1040/F</td>
</tr>
<tr>
<td>747.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>nes/u_hdmi/n16497_s1021/I1</td>
</tr>
<tr>
<td>747.354</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1021/O</td>
</tr>
<tr>
<td>747.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>nes/u_hdmi/n16497_s1012/I0</td>
</tr>
<tr>
<td>747.441</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1012/O</td>
</tr>
<tr>
<td>747.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1007/I1</td>
</tr>
<tr>
<td>747.527</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1007/O</td>
</tr>
<tr>
<td>747.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>nes/u_hdmi/n16497_s991/I0</td>
</tr>
<tr>
<td>747.613</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s991/O</td>
</tr>
<tr>
<td>748.447</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>nes/u_hdmi/n39737_s17/I3</td>
</tr>
<tr>
<td>748.908</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>749.066</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][B]</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>749.587</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>750.582</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][B]</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>750.872</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R22C53[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>753.282</td>
<td>2.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C57[2][A]</td>
<td>nes/u_hdmi/n39763_s8/I2</td>
</tr>
<tr>
<td>753.544</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R33C57[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39763_s8/F</td>
</tr>
<tr>
<td>755.249</td>
<td>1.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[2][A]</td>
<td>nes/u_hdmi/n39707_s1/I2</td>
</tr>
<tr>
<td>755.711</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R24C48[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39707_s1/F</td>
</tr>
<tr>
<td>757.659</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][B]</td>
<td>nes/u_hdmi/n39773_s13/I0</td>
</tr>
<tr>
<td>758.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C50[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39773_s13/F</td>
</tr>
<tr>
<td>759.303</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>nes/u_hdmi/n39773_s16/I3</td>
</tr>
<tr>
<td>759.566</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C50[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39773_s16/F</td>
</tr>
<tr>
<td>760.108</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C50[2][B]</td>
<td>nes/u_hdmi/n39838_s6/I1</td>
</tr>
<tr>
<td>760.569</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C50[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39838_s6/F</td>
</tr>
<tr>
<td>761.353</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td>nes/u_hdmi/n39838_s3/I0</td>
</tr>
<tr>
<td>761.874</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39838_s3/F</td>
</tr>
<tr>
<td>761.877</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td>nes/u_hdmi/n39838_s0/I2</td>
</tr>
<tr>
<td>762.338</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39838_s0/F</td>
</tr>
<tr>
<td>762.338</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_60_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.102</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C50[1][A]</td>
<td>nes/u_hdmi/charMem_60_s0/CLK</td>
</tr>
<tr>
<td>743.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_60_s0</td>
</tr>
<tr>
<td>743.003</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C50[1][A]</td>
<td>nes/u_hdmi/charMem_60_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.251</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.140, 26.057%; route: 14.204, 72.004%; tC2Q: 0.382, 1.939%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.308</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>742.977</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_51_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/CLK</td>
</tr>
<tr>
<td>742.994</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
</tr>
<tr>
<td>746.702</td>
<td>3.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1040/I1</td>
</tr>
<tr>
<td>747.218</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1040/F</td>
</tr>
<tr>
<td>747.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>nes/u_hdmi/n16497_s1021/I1</td>
</tr>
<tr>
<td>747.354</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1021/O</td>
</tr>
<tr>
<td>747.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>nes/u_hdmi/n16497_s1012/I0</td>
</tr>
<tr>
<td>747.441</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1012/O</td>
</tr>
<tr>
<td>747.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1007/I1</td>
</tr>
<tr>
<td>747.527</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1007/O</td>
</tr>
<tr>
<td>747.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>nes/u_hdmi/n16497_s991/I0</td>
</tr>
<tr>
<td>747.613</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s991/O</td>
</tr>
<tr>
<td>748.447</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>nes/u_hdmi/n39737_s17/I3</td>
</tr>
<tr>
<td>748.908</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>749.066</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][B]</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>749.587</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>750.582</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][B]</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>750.872</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R22C53[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>753.282</td>
<td>2.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C57[1][A]</td>
<td>nes/u_hdmi/n39767_s10/I2</td>
</tr>
<tr>
<td>753.517</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C57[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39767_s10/F</td>
</tr>
<tr>
<td>755.319</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C55[3][B]</td>
<td>nes/u_hdmi/n39725_s5/I2</td>
</tr>
<tr>
<td>755.609</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R24C55[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39725_s5/F</td>
</tr>
<tr>
<td>757.679</td>
<td>2.070</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C57[2][B]</td>
<td>nes/u_hdmi/n39787_s1/I1</td>
</tr>
<tr>
<td>758.206</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R29C57[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39787_s1/F</td>
</tr>
<tr>
<td>759.712</td>
<td>1.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C50[3][A]</td>
<td>nes/u_hdmi/n39897_s10/I1</td>
</tr>
<tr>
<td>760.209</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R26C50[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39897_s10/F</td>
</tr>
<tr>
<td>761.328</td>
<td>1.119</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[0][B]</td>
<td>nes/u_hdmi/n39820_s2/I3</td>
</tr>
<tr>
<td>761.789</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C52[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39820_s2/F</td>
</tr>
<tr>
<td>761.792</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[2][A]</td>
<td>nes/u_hdmi/n39820_s0/I1</td>
</tr>
<tr>
<td>762.308</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C52[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39820_s0/F</td>
</tr>
<tr>
<td>762.308</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[2][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_51_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.075</td>
<td>1.915</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C52[2][A]</td>
<td>nes/u_hdmi/charMem_51_s0/CLK</td>
</tr>
<tr>
<td>743.040</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_51_s0</td>
</tr>
<tr>
<td>742.977</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C52[2][A]</td>
<td>nes/u_hdmi/charMem_51_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.277</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.710, 23.913%; route: 14.604, 74.145%; tC2Q: 0.382, 1.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.915, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.318</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.292</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>742.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_53_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>757.135</td>
<td>1.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C47[0][B]</td>
<td>nes/u_hdmi/n39824_s10/I2</td>
</tr>
<tr>
<td>757.397</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R31C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39824_s10/F</td>
</tr>
<tr>
<td>759.176</td>
<td>1.779</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C56[2][B]</td>
<td>nes/u_hdmi/n39824_s6/I2</td>
</tr>
<tr>
<td>759.692</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C56[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39824_s6/F</td>
</tr>
<tr>
<td>760.391</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C56[2][A]</td>
<td>nes/u_hdmi/n39824_s2/I3</td>
</tr>
<tr>
<td>760.917</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C56[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39824_s2/F</td>
</tr>
<tr>
<td>761.831</td>
<td>0.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][A]</td>
<td>nes/u_hdmi/n39824_s1/I1</td>
</tr>
<tr>
<td>762.292</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39824_s1/F</td>
</tr>
<tr>
<td>762.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_53_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.073</td>
<td>1.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C54[2][A]</td>
<td>nes/u_hdmi/charMem_53_s0/CLK</td>
</tr>
<tr>
<td>743.038</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_53_s0</td>
</tr>
<tr>
<td>742.975</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C54[2][A]</td>
<td>nes/u_hdmi/charMem_53_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.287</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.671, 23.744%; route: 14.619, 74.311%; tC2Q: 0.382, 1.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.912, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.003</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_52_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>757.770</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C57[3][A]</td>
<td>nes/u_hdmi/n39847_s1/I0</td>
</tr>
<tr>
<td>758.267</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R34C57[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39847_s1/F</td>
</tr>
<tr>
<td>759.635</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td>nes/u_hdmi/n39900_s9/I3</td>
</tr>
<tr>
<td>760.161</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39900_s9/F</td>
</tr>
<tr>
<td>760.166</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[3][B]</td>
<td>nes/u_hdmi/n39822_s6/I1</td>
</tr>
<tr>
<td>760.456</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39822_s6/F</td>
</tr>
<tr>
<td>761.090</td>
<td>0.634</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C55[1][B]</td>
<td>nes/u_hdmi/n39822_s1/I2</td>
</tr>
<tr>
<td>761.551</td>
<td>0.461</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C55[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39822_s1/F</td>
</tr>
<tr>
<td>761.708</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C54[0][B]</td>
<td>nes/u_hdmi/n39822_s0/I1</td>
</tr>
<tr>
<td>762.225</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C54[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39822_s0/F</td>
</tr>
<tr>
<td>762.225</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C54[0][B]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_52_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.102</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C54[0][B]</td>
<td>nes/u_hdmi/charMem_52_s0/CLK</td>
</tr>
<tr>
<td>743.067</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_52_s0</td>
</tr>
<tr>
<td>743.003</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C54[0][B]</td>
<td>nes/u_hdmi/charMem_52_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.196, 26.504%; route: 14.027, 71.545%; tC2Q: 0.382, 1.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.217</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_77_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>757.770</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C57[3][A]</td>
<td>nes/u_hdmi/n39847_s1/I0</td>
</tr>
<tr>
<td>758.267</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R34C57[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39847_s1/F</td>
</tr>
<tr>
<td>758.905</td>
<td>0.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[0][B]</td>
<td>nes/u_hdmi/n39873_s5/I3</td>
</tr>
<tr>
<td>759.421</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C51[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39873_s5/F</td>
</tr>
<tr>
<td>760.078</td>
<td>0.657</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][B]</td>
<td>nes/u_hdmi/n39873_s3/I1</td>
</tr>
<tr>
<td>760.540</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C52[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39873_s3/F</td>
</tr>
<tr>
<td>761.691</td>
<td>1.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[1][B]</td>
<td>nes/u_hdmi/n39873_s0/I2</td>
</tr>
<tr>
<td>762.217</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C55[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39873_s0/F</td>
</tr>
<tr>
<td>762.217</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[1][B]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_77_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.114</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C55[1][B]</td>
<td>nes/u_hdmi/charMem_77_s0/CLK</td>
</tr>
<tr>
<td>743.079</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_77_s0</td>
</tr>
<tr>
<td>743.015</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C55[1][B]</td>
<td>nes/u_hdmi/charMem_77_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.246</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.906, 25.034%; route: 14.309, 73.014%; tC2Q: 0.382, 1.952%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.953, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.160</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.135</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>742.975</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_79_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>757.770</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C57[3][A]</td>
<td>nes/u_hdmi/n39847_s1/I0</td>
</tr>
<tr>
<td>758.267</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R34C57[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39847_s1/F</td>
</tr>
<tr>
<td>758.905</td>
<td>0.637</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[0][B]</td>
<td>nes/u_hdmi/n39873_s5/I3</td>
</tr>
<tr>
<td>759.421</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R34C51[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39873_s5/F</td>
</tr>
<tr>
<td>760.043</td>
<td>0.623</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C51[1][A]</td>
<td>nes/u_hdmi/n39877_s4/I3</td>
</tr>
<tr>
<td>760.570</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C51[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39877_s4/F</td>
</tr>
<tr>
<td>760.727</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C50[1][A]</td>
<td>nes/u_hdmi/n39877_s1/I3</td>
</tr>
<tr>
<td>761.243</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C50[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39877_s1/F</td>
</tr>
<tr>
<td>761.673</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][A]</td>
<td>nes/u_hdmi/n39877_s0/I1</td>
</tr>
<tr>
<td>762.135</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39877_s0/F</td>
</tr>
<tr>
<td>762.135</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_79_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.073</td>
<td>1.912</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[2][A]</td>
<td>nes/u_hdmi/charMem_79_s0/CLK</td>
</tr>
<tr>
<td>743.038</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_79_s0</td>
</tr>
<tr>
<td>742.975</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C50[2][A]</td>
<td>nes/u_hdmi/charMem_79_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.287</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.422, 27.785%; route: 13.711, 70.255%; tC2Q: 0.382, 1.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.912, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.103</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>761.942</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>742.839</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_72_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>757.008</td>
<td>1.164</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C57[1][A]</td>
<td>nes/u_hdmi/n39918_s1/I0</td>
</tr>
<tr>
<td>757.524</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R25C57[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39918_s1/F</td>
</tr>
<tr>
<td>759.390</td>
<td>1.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C47[1][B]</td>
<td>nes/u_hdmi/n39918_s2/I2</td>
</tr>
<tr>
<td>759.917</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R34C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39918_s2/F</td>
</tr>
<tr>
<td>761.269</td>
<td>1.353</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C47[0][A]</td>
<td>nes/u_hdmi/n39863_s0/I0</td>
</tr>
<tr>
<td>761.532</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R30C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39863_s0/F</td>
</tr>
<tr>
<td>761.942</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_72_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.101</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C47[0][A]</td>
<td>nes/u_hdmi/charMem_72_s0/CLK</td>
</tr>
<tr>
<td>743.066</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_72_s0</td>
</tr>
<tr>
<td>742.839</td>
<td>-0.227</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R29C47[0][A]</td>
<td>nes/u_hdmi/charMem_72_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.258</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.210, 21.788%; route: 14.730, 76.232%; tC2Q: 0.382, 1.980%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.088</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_35_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/CLK</td>
</tr>
<tr>
<td>742.994</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
</tr>
<tr>
<td>746.702</td>
<td>3.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1040/I1</td>
</tr>
<tr>
<td>747.218</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1040/F</td>
</tr>
<tr>
<td>747.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>nes/u_hdmi/n16497_s1021/I1</td>
</tr>
<tr>
<td>747.354</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1021/O</td>
</tr>
<tr>
<td>747.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>nes/u_hdmi/n16497_s1012/I0</td>
</tr>
<tr>
<td>747.441</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1012/O</td>
</tr>
<tr>
<td>747.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1007/I1</td>
</tr>
<tr>
<td>747.527</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1007/O</td>
</tr>
<tr>
<td>747.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>nes/u_hdmi/n16497_s991/I0</td>
</tr>
<tr>
<td>747.613</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s991/O</td>
</tr>
<tr>
<td>748.447</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>nes/u_hdmi/n39737_s17/I3</td>
</tr>
<tr>
<td>748.908</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>749.066</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][B]</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>749.587</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>750.582</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][B]</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>750.872</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R22C53[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>753.282</td>
<td>2.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C57[1][A]</td>
<td>nes/u_hdmi/n39767_s10/I2</td>
</tr>
<tr>
<td>753.517</td>
<td>0.235</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R33C57[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39767_s10/F</td>
</tr>
<tr>
<td>755.319</td>
<td>1.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C55[3][B]</td>
<td>nes/u_hdmi/n39725_s5/I2</td>
</tr>
<tr>
<td>755.609</td>
<td>0.290</td>
<td>tINS</td>
<td>FF</td>
<td>41</td>
<td>R24C55[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39725_s5/F</td>
</tr>
<tr>
<td>757.453</td>
<td>1.844</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C50[2][B]</td>
<td>nes/u_hdmi/n39799_s17/I0</td>
</tr>
<tr>
<td>757.716</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R34C50[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39799_s17/F</td>
</tr>
<tr>
<td>758.211</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C54[0][B]</td>
<td>nes/u_hdmi/n39771_s5/I3</td>
</tr>
<tr>
<td>758.473</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C54[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39771_s5/F</td>
</tr>
<tr>
<td>759.036</td>
<td>0.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C56[0][B]</td>
<td>nes/u_hdmi/n39771_s2/I3</td>
</tr>
<tr>
<td>759.552</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C56[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39771_s2/F</td>
</tr>
<tr>
<td>760.037</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C56[2][B]</td>
<td>nes/u_hdmi/n39787_s4/I2</td>
</tr>
<tr>
<td>760.553</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C56[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39787_s4/F</td>
</tr>
<tr>
<td>761.627</td>
<td>1.074</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C56[2][B]</td>
<td>nes/u_hdmi/n39787_s0/I3</td>
</tr>
<tr>
<td>762.088</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C56[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39787_s0/F</td>
</tr>
<tr>
<td>762.088</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C56[2][B]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_35_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.106</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C56[2][B]</td>
<td>nes/u_hdmi/charMem_35_s0/CLK</td>
</tr>
<tr>
<td>743.071</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_35_s0</td>
</tr>
<tr>
<td>743.008</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C56[2][B]</td>
<td>nes/u_hdmi/charMem_35_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.246</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.727, 24.273%; route: 14.366, 73.763%; tC2Q: 0.382, 1.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>762.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>742.987</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td>nes/u_hdmi/stringScreen1[11]_1_s0/CLK</td>
</tr>
<tr>
<td>742.994</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C35[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[11]_1_s0/Q</td>
</tr>
<tr>
<td>746.702</td>
<td>3.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1040/I1</td>
</tr>
<tr>
<td>747.218</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1040/F</td>
</tr>
<tr>
<td>747.218</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td>nes/u_hdmi/n16497_s1021/I1</td>
</tr>
<tr>
<td>747.354</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1021/O</td>
</tr>
<tr>
<td>747.354</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td>nes/u_hdmi/n16497_s1012/I0</td>
</tr>
<tr>
<td>747.441</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1012/O</td>
</tr>
<tr>
<td>747.441</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td>nes/u_hdmi/n16497_s1007/I1</td>
</tr>
<tr>
<td>747.527</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C52[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s1007/O</td>
</tr>
<tr>
<td>747.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td>nes/u_hdmi/n16497_s991/I0</td>
</tr>
<tr>
<td>747.613</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16497_s991/O</td>
</tr>
<tr>
<td>748.447</td>
<td>0.834</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td>nes/u_hdmi/n39737_s17/I3</td>
</tr>
<tr>
<td>748.908</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C51[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s17/F</td>
</tr>
<tr>
<td>749.066</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C51[3][B]</td>
<td>nes/u_hdmi/n39737_s18/I2</td>
</tr>
<tr>
<td>749.587</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C51[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s18/F</td>
</tr>
<tr>
<td>750.582</td>
<td>0.995</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C53[3][B]</td>
<td>nes/u_hdmi/n39737_s4/I0</td>
</tr>
<tr>
<td>750.872</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>37</td>
<td>R22C53[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39737_s4/F</td>
</tr>
<tr>
<td>753.282</td>
<td>2.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C57[2][A]</td>
<td>nes/u_hdmi/n39763_s8/I2</td>
</tr>
<tr>
<td>753.544</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>35</td>
<td>R33C57[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39763_s8/F</td>
</tr>
<tr>
<td>755.249</td>
<td>1.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C48[2][A]</td>
<td>nes/u_hdmi/n39707_s1/I2</td>
</tr>
<tr>
<td>755.711</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>R24C48[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39707_s1/F</td>
</tr>
<tr>
<td>757.659</td>
<td>1.949</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C50[2][B]</td>
<td>nes/u_hdmi/n39773_s13/I0</td>
</tr>
<tr>
<td>758.186</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R24C50[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39773_s13/F</td>
</tr>
<tr>
<td>759.303</td>
<td>1.117</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C50[1][A]</td>
<td>nes/u_hdmi/n39773_s16/I3</td>
</tr>
<tr>
<td>759.566</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R29C50[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39773_s16/F</td>
</tr>
<tr>
<td>760.519</td>
<td>0.954</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C53[3][A]</td>
<td>nes/u_hdmi/n39757_s2/I3</td>
</tr>
<tr>
<td>761.041</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C53[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39757_s2/F</td>
</tr>
<tr>
<td>761.581</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>nes/u_hdmi/n39759_s0/I1</td>
</tr>
<tr>
<td>762.042</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39759_s0/F</td>
</tr>
<tr>
<td>762.042</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.086</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>nes/u_hdmi/charMem_21_s0/CLK</td>
</tr>
<tr>
<td>743.051</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_21_s0</td>
</tr>
<tr>
<td>742.987</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C51[0][A]</td>
<td>nes/u_hdmi/charMem_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.267</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.679, 24.080%; route: 14.369, 73.951%; tC2Q: 0.382, 1.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>761.992</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.013</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_66_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>757.770</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C57[3][A]</td>
<td>nes/u_hdmi/n39847_s1/I0</td>
</tr>
<tr>
<td>758.267</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R34C57[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39847_s1/F</td>
</tr>
<tr>
<td>759.315</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C52[3][A]</td>
<td>nes/u_hdmi/n39912_s6/I3</td>
</tr>
<tr>
<td>759.730</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R29C52[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39912_s6/F</td>
</tr>
<tr>
<td>760.792</td>
<td>1.062</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td>nes/u_hdmi/n39851_s13/I3</td>
</tr>
<tr>
<td>761.318</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C53[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39851_s13/F</td>
</tr>
<tr>
<td>761.476</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C53[2][A]</td>
<td>nes/u_hdmi/n39851_s1/I1</td>
</tr>
<tr>
<td>761.992</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C53[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39851_s1/F</td>
</tr>
<tr>
<td>761.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C53[2][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_66_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.111</td>
<td>1.951</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C53[2][A]</td>
<td>nes/u_hdmi/charMem_66_s0/CLK</td>
</tr>
<tr>
<td>743.076</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_66_s0</td>
</tr>
<tr>
<td>743.013</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C53[2][A]</td>
<td>nes/u_hdmi/charMem_66_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.248</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.860, 25.086%; route: 14.131, 72.939%; tC2Q: 0.382, 1.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.951, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>761.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>743.008</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_91_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>755.318</td>
<td>1.609</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C47[2][B]</td>
<td>nes/u_hdmi/n39709_s4/I3</td>
</tr>
<tr>
<td>755.844</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>48</td>
<td>R25C47[2][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39709_s4/F</td>
</tr>
<tr>
<td>757.770</td>
<td>1.926</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C57[3][A]</td>
<td>nes/u_hdmi/n39847_s1/I0</td>
</tr>
<tr>
<td>758.267</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>R34C57[3][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39847_s1/F</td>
</tr>
<tr>
<td>759.635</td>
<td>1.367</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][A]</td>
<td>nes/u_hdmi/n39900_s9/I3</td>
</tr>
<tr>
<td>760.161</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39900_s9/F</td>
</tr>
<tr>
<td>760.166</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C51[1][B]</td>
<td>nes/u_hdmi/n39900_s4/I3</td>
</tr>
<tr>
<td>760.428</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R25C51[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39900_s4/F</td>
</tr>
<tr>
<td>760.758</td>
<td>0.330</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td>nes/u_hdmi/n39903_s5/I2</td>
</tr>
<tr>
<td>761.285</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C51[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39903_s5/F</td>
</tr>
<tr>
<td>761.442</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[0][A]</td>
<td>nes/u_hdmi/n39903_s1/I3</td>
</tr>
<tr>
<td>761.968</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C52[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39903_s1/F</td>
</tr>
<tr>
<td>761.968</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_91_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.106</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[0][A]</td>
<td>nes/u_hdmi/charMem_91_s0/CLK</td>
</tr>
<tr>
<td>743.071</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_91_s0</td>
</tr>
<tr>
<td>743.008</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C52[0][A]</td>
<td>nes/u_hdmi/charMem_91_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.253</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.244, 27.100%; route: 13.723, 70.923%; tC2Q: 0.382, 1.977%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>761.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>742.967</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/charMem_44_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td>nes/u_hdmi/stringScreen1[13]_5_s0/CLK</td>
</tr>
<tr>
<td>743.002</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R8C27[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/stringScreen1[13]_5_s0/Q</td>
</tr>
<tr>
<td>746.557</td>
<td>3.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1041/I1</td>
</tr>
<tr>
<td>747.073</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1041/F</td>
</tr>
<tr>
<td>747.073</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td>nes/u_hdmi/n16493_s1022/I0</td>
</tr>
<tr>
<td>747.209</td>
<td>0.136</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1022/O</td>
</tr>
<tr>
<td>747.209</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td>nes/u_hdmi/n16493_s1012/I1</td>
</tr>
<tr>
<td>747.295</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1012/O</td>
</tr>
<tr>
<td>747.295</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td>nes/u_hdmi/n16493_s1007/I1</td>
</tr>
<tr>
<td>747.382</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C47[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s1007/O</td>
</tr>
<tr>
<td>747.382</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td>nes/u_hdmi/n16493_s991/I0</td>
</tr>
<tr>
<td>747.468</td>
<td>0.086</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C46[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n16493_s991/O</td>
</tr>
<tr>
<td>748.464</td>
<td>0.996</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td>nes/u_hdmi/n39816_s28/I3</td>
</tr>
<tr>
<td>748.879</td>
<td>0.415</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C50[3][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s28/F</td>
</tr>
<tr>
<td>749.700</td>
<td>0.821</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C50[0][A]</td>
<td>nes/u_hdmi/n39816_s29/I2</td>
</tr>
<tr>
<td>750.227</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R22C50[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39816_s29/F</td>
</tr>
<tr>
<td>753.183</td>
<td>2.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C47[1][A]</td>
<td>nes/u_hdmi/n39830_s6/I3</td>
</tr>
<tr>
<td>753.709</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R27C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s6/F</td>
</tr>
<tr>
<td>754.712</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C57[2][A]</td>
<td>nes/u_hdmi/n39830_s1/I1</td>
</tr>
<tr>
<td>755.228</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>21</td>
<td>R26C57[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39830_s1/F</td>
</tr>
<tr>
<td>757.500</td>
<td>2.273</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C54[0][A]</td>
<td>nes/u_hdmi/n39845_s1/I1</td>
</tr>
<tr>
<td>757.962</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R26C54[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39845_s1/F</td>
</tr>
<tr>
<td>758.639</td>
<td>0.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C52[0][B]</td>
<td>nes/u_hdmi/n39887_s5/I2</td>
</tr>
<tr>
<td>759.155</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C52[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39887_s5/F</td>
</tr>
<tr>
<td>759.313</td>
<td>0.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C52[0][B]</td>
<td>nes/u_hdmi/n39887_s2/I3</td>
</tr>
<tr>
<td>759.575</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R27C52[0][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39887_s2/F</td>
</tr>
<tr>
<td>760.460</td>
<td>0.885</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C52[1][A]</td>
<td>nes/u_hdmi/n39806_s4/I2</td>
</tr>
<tr>
<td>760.987</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C52[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39806_s4/F</td>
</tr>
<tr>
<td>761.632</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[1][B]</td>
<td>nes/u_hdmi/n39806_s0/I3</td>
</tr>
<tr>
<td>761.894</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C55[1][B]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/n39806_s0/F</td>
</tr>
<tr>
<td>761.894</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[1][B]</td>
<td style=" font-weight:bold;">nes/u_hdmi/charMem_44_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.066</td>
<td>1.905</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C55[1][B]</td>
<td>nes/u_hdmi/charMem_44_s0/CLK</td>
</tr>
<tr>
<td>743.031</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/charMem_44_s0</td>
</tr>
<tr>
<td>742.967</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C55[1][B]</td>
<td>nes/u_hdmi/charMem_44_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.294</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.924, 25.545%; route: 13.969, 72.471%; tC2Q: 0.382, 1.984%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.905, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/reset_cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/reset_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td>nes/reset_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C59[0][A]</td>
<td style=" font-weight:bold;">nes/reset_cnt_6_s1/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td>nes/reset_cnt_6_s4/I1</td>
</tr>
<tr>
<td>1.672</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" background: #97FFFF;">nes/reset_cnt_6_s4/F</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td style=" font-weight:bold;">nes/reset_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C59[0][A]</td>
<td>nes/reset_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C59[0][A]</td>
<td>nes/reset_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.671</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/reset_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/reset_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C59[1][A]</td>
<td>nes/reset_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.512</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C59[1][A]</td>
<td style=" font-weight:bold;">nes/reset_cnt_2_s1/Q</td>
</tr>
<tr>
<td>1.518</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C59[1][A]</td>
<td>nes/reset_cnt_2_s4/I3</td>
</tr>
<tr>
<td>1.671</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C59[1][A]</td>
<td style=" background: #97FFFF;">nes/reset_cnt_2_s4/F</td>
</tr>
<tr>
<td>1.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C59[1][A]</td>
<td style=" font-weight:bold;">nes/reset_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C59[1][A]</td>
<td>nes/reset_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C59[1][A]</td>
<td>nes/reset_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.698</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/cnt_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/cnt_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>mem/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R2C28[1][A]</td>
<td style=" font-weight:bold;">mem/cnt_4_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>mem/n213_s1/I1</td>
</tr>
<tr>
<td>1.698</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td style=" background: #97FFFF;">mem/n213_s1/F</td>
</tr>
<tr>
<td>1.698</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td style=" font-weight:bold;">mem/cnt_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>mem/cnt_4_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C28[1][A]</td>
<td>mem/cnt_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.419</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>cpu_1/PC_24_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_24_s0/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>cpu_1/PC_new_24_s0/I2</td>
</tr>
<tr>
<td>1.694</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_24_s0/F</td>
</tr>
<tr>
<td>1.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>cpu_1/PC_24_s0/CLK</td>
</tr>
<tr>
<td>1.419</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C31[0][A]</td>
<td>cpu_1/PC_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.449%; route: 0.719, 51.551%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.414</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>cpu_1/PC_26_s0/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R7C26[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_26_s0/Q</td>
</tr>
<tr>
<td>1.536</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>cpu_1/PC_new_26_s0/I1</td>
</tr>
<tr>
<td>1.689</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_26_s0/F</td>
</tr>
<tr>
<td>1.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>cpu_1/PC_26_s0/CLK</td>
</tr>
<tr>
<td>1.414</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>cpu_1/PC_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.681</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.406</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>cpu_1/PC_29_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R8C23[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_29_s0/Q</td>
</tr>
<tr>
<td>1.528</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>cpu_1/PC_new_29_s0/I1</td>
</tr>
<tr>
<td>1.681</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_29_s0/F</td>
</tr>
<tr>
<td>1.681</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>cpu_1/PC_29_s0/CLK</td>
</tr>
<tr>
<td>1.406</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C23[1][A]</td>
<td>cpu_1/PC_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.932%; route: 0.705, 51.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.932%; route: 0.705, 51.068%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>txCounter_0_s3/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R18C43[0][A]</td>
<td style=" font-weight:bold;">txCounter_0_s3/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>n639_s12/I0</td>
</tr>
<tr>
<td>1.672</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" background: #97FFFF;">n639_s12/F</td>
</tr>
<tr>
<td>1.672</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td style=" font-weight:bold;">txCounter_0_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>txCounter_0_s3/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C43[0][A]</td>
<td>txCounter_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.676</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>txCounter_8_s2/CLK</td>
</tr>
<tr>
<td>1.517</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R18C42[0][A]</td>
<td style=" font-weight:bold;">txCounter_8_s2/Q</td>
</tr>
<tr>
<td>1.523</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>n623_s9/I3</td>
</tr>
<tr>
<td>1.676</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" background: #97FFFF;">n623_s9/F</td>
</tr>
<tr>
<td>1.676</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td style=" font-weight:bold;">txCounter_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.376</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>txCounter_8_s2/CLK</td>
</tr>
<tr>
<td>1.401</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C42[0][A]</td>
<td>txCounter_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.083%; route: 0.701, 50.917%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[0][A]</td>
<td>txCounter_15_s2/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C42[0][A]</td>
<td style=" font-weight:bold;">txCounter_15_s2/Q</td>
</tr>
<tr>
<td>1.522</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[0][A]</td>
<td>n609_s9/I3</td>
</tr>
<tr>
<td>1.675</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C42[0][A]</td>
<td style=" background: #97FFFF;">n609_s9/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[0][A]</td>
<td style=" font-weight:bold;">txCounter_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[0][A]</td>
<td>txCounter_15_s2/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C42[0][A]</td>
<td>txCounter_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.675</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.400</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_17_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_17_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>txCounter_17_s2/CLK</td>
</tr>
<tr>
<td>1.516</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">txCounter_17_s2/Q</td>
</tr>
<tr>
<td>1.522</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>n605_s9/I3</td>
</tr>
<tr>
<td>1.675</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td style=" background: #97FFFF;">n605_s9/F</td>
</tr>
<tr>
<td>1.675</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td style=" font-weight:bold;">txCounter_17_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>txCounter_17_s2/CLK</td>
</tr>
<tr>
<td>1.400</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C42[1][A]</td>
<td>txCounter_17_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.127%; route: 0.700, 50.873%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.702</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.427</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_19_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_19_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>txCounter_19_s2/CLK</td>
</tr>
<tr>
<td>1.543</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C41[1][A]</td>
<td style=" font-weight:bold;">txCounter_19_s2/Q</td>
</tr>
<tr>
<td>1.549</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>n601_s9/I3</td>
</tr>
<tr>
<td>1.702</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" background: #97FFFF;">n601_s9/F</td>
</tr>
<tr>
<td>1.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td style=" font-weight:bold;">txCounter_19_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.402</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>txCounter_19_s2/CLK</td>
</tr>
<tr>
<td>1.427</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C41[1][A]</td>
<td>txCounter_19_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.173%; route: 0.727, 51.827%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_21_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>txCounter_21_s2/CLK</td>
</tr>
<tr>
<td>1.542</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">txCounter_21_s2/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>n597_s9/I3</td>
</tr>
<tr>
<td>1.701</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" background: #97FFFF;">n597_s9/F</td>
</tr>
<tr>
<td>1.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td style=" font-weight:bold;">txCounter_21_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.401</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>txCounter_21_s2/CLK</td>
</tr>
<tr>
<td>1.426</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C41[0][A]</td>
<td>txCounter_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.233%; route: 0.725, 51.767%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.264</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R16C47[1][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_4_s0/Q</td>
</tr>
<tr>
<td>1.273</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/n908_s3/I2</td>
</tr>
<tr>
<td>1.426</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/n908_s3/F</td>
</tr>
<tr>
<td>1.426</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[1][A]</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_4_s0/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C47[1][A]</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/hdmi/cy_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/cy_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.140</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>nes/u_hdmi/hdmi/cy_3_s0/CLK</td>
</tr>
<tr>
<td>1.281</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/cy_3_s0/Q</td>
</tr>
<tr>
<td>1.290</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>nes/u_hdmi/hdmi/n347_s2/I3</td>
</tr>
<tr>
<td>1.443</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/hdmi/n347_s2/F</td>
</tr>
<tr>
<td>1.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/cy_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.140</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>nes/u_hdmi/hdmi/cy_3_s0/CLK</td>
</tr>
<tr>
<td>1.165</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C49[0][A]</td>
<td>nes/u_hdmi/hdmi/cy_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.720, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.674</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.396</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/reset_cnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/reset_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C59[0][A]</td>
<td>nes/reset_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.512</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C59[0][A]</td>
<td style=" font-weight:bold;">nes/reset_cnt_1_s1/Q</td>
</tr>
<tr>
<td>1.521</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C59[0][A]</td>
<td>nes/reset_cnt_1_s4/I1</td>
</tr>
<tr>
<td>1.674</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C59[0][A]</td>
<td style=" background: #97FFFF;">nes/reset_cnt_1_s4/F</td>
</tr>
<tr>
<td>1.674</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C59[0][A]</td>
<td style=" font-weight:bold;">nes/reset_cnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.371</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C59[0][A]</td>
<td>nes/reset_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.396</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C59[0][A]</td>
<td>nes/reset_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.271%; route: 0.696, 50.729%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.409</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>cpu_1/PC_15_s0/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_15_s0/Q</td>
</tr>
<tr>
<td>1.534</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>cpu_1/PC_new_15_s0/I2</td>
</tr>
<tr>
<td>1.687</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_15_s0/F</td>
</tr>
<tr>
<td>1.687</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.384</td>
<td>0.708</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>cpu_1/PC_15_s0/CLK</td>
</tr>
<tr>
<td>1.409</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C25[0][A]</td>
<td>cpu_1/PC_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.825%; route: 0.708, 51.175%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.416</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>cpu_1/PC_18_s0/CLK</td>
</tr>
<tr>
<td>1.532</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R6C26[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_18_s0/Q</td>
</tr>
<tr>
<td>1.541</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>cpu_1/PC_new_18_s0/I2</td>
</tr>
<tr>
<td>1.694</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_18_s0/F</td>
</tr>
<tr>
<td>1.694</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>cpu_1/PC_18_s0/CLK</td>
</tr>
<tr>
<td>1.416</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C26[1][A]</td>
<td>cpu_1/PC_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.682</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.404</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_18_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_18_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>txCounter_18_s2/CLK</td>
</tr>
<tr>
<td>1.520</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R17C41[0][A]</td>
<td style=" font-weight:bold;">txCounter_18_s2/Q</td>
</tr>
<tr>
<td>1.529</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>n603_s9/I3</td>
</tr>
<tr>
<td>1.682</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" background: #97FFFF;">n603_s9/F</td>
</tr>
<tr>
<td>1.682</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td style=" font-weight:bold;">txCounter_18_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>txCounter_18_s2/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C41[0][A]</td>
<td>txCounter_18_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.985%; route: 0.704, 51.015%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.429</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.264</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R16C47[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/Q</td>
</tr>
<tr>
<td>1.276</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/n910_s5/I0</td>
</tr>
<tr>
<td>1.429</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/n910_s5/F</td>
</tr>
<tr>
<td>1.429</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C47[0][A]</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/hdmi/cy_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/cy_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.138</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td>nes/u_hdmi/hdmi/cy_2_s0/CLK</td>
</tr>
<tr>
<td>1.279</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R21C49[1][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/cy_2_s0/Q</td>
</tr>
<tr>
<td>1.291</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td>nes/u_hdmi/hdmi/n348_s2/I3</td>
</tr>
<tr>
<td>1.444</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/hdmi/n348_s2/F</td>
</tr>
<tr>
<td>1.444</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/cy_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.138</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C49[1][A]</td>
<td>nes/u_hdmi/hdmi/cy_2_s0/CLK</td>
</tr>
<tr>
<td>1.163</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C49[1][A]</td>
<td>nes/u_hdmi/hdmi/cy_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.718, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.281</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.420</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>cpu_1/PC_14_s0/CLK</td>
</tr>
<tr>
<td>1.536</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R6C25[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_14_s0/Q</td>
</tr>
<tr>
<td>1.548</td>
<td>0.012</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>cpu_1/PC_new_14_s0/I1</td>
</tr>
<tr>
<td>1.701</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/PC_new_14_s0/F</td>
</tr>
<tr>
<td>1.701</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>cpu_1/PC_14_s0/CLK</td>
</tr>
<tr>
<td>1.420</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>cpu_1/PC_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.414%; route: 0.720, 51.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.000%; route: 0.012, 3.922%; tC2Q: 0.141, 46.078%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.414%; route: 0.720, 51.586%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.709</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.422</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td>mem/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.541</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>44</td>
<td>R3C30[1][A]</td>
<td style=" font-weight:bold;">mem/state_0_s0/Q</td>
</tr>
<tr>
<td>1.556</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td>mem/n276_s2/I1</td>
</tr>
<tr>
<td>1.709</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td style=" background: #97FFFF;">mem/n276_s2/F</td>
</tr>
<tr>
<td>1.709</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td style=" font-weight:bold;">mem/state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.397</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C30[1][A]</td>
<td>mem/state_0_s0/CLK</td>
</tr>
<tr>
<td>1.422</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C30[1][A]</td>
<td>mem/state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 49.038%; route: 0.015, 4.808%; tC2Q: 0.144, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.371%; route: 0.721, 51.629%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.476</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.148</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.264</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R16C47[2][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/Q</td>
</tr>
<tr>
<td>1.270</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/n916_s0/I1</td>
</tr>
<tr>
<td>1.476</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td style=" background: #97FFFF;">nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/n916_s0/F</td>
</tr>
<tr>
<td>1.476</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1.123</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C47[2][A]</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.148</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C47[2][A]</td>
<td>nes/u_hdmi/hdmi/true_hdmi_output.packet_picker/frame_counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.423</td>
</tr>
<tr>
<td class="label">From</td>
<td>mem/cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mem/cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td>mem/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R2C28[2][A]</td>
<td style=" font-weight:bold;">mem/cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.545</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td>mem/n216_s1/I0</td>
</tr>
<tr>
<td>1.751</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td style=" background: #97FFFF;">mem/n216_s1/F</td>
</tr>
<tr>
<td>1.751</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td style=" font-weight:bold;">mem/cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.398</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[2][A]</td>
<td>mem/cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.423</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C28[2][A]</td>
<td>mem/cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.310%; route: 0.723, 51.690%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.725</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.397</td>
</tr>
<tr>
<td class="label">From</td>
<td>txCounter_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>txCounter_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>txCounter_1_s2/CLK</td>
</tr>
<tr>
<td>1.513</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R18C43[2][A]</td>
<td style=" font-weight:bold;">txCounter_1_s2/Q</td>
</tr>
<tr>
<td>1.519</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>n637_s9/I3</td>
</tr>
<tr>
<td>1.725</td>
<td>0.206</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" background: #97FFFF;">n637_s9/F</td>
</tr>
<tr>
<td>1.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td style=" font-weight:bold;">txCounter_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.372</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>txCounter_1_s2/CLK</td>
</tr>
<tr>
<td>1.397</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C43[2][A]</td>
<td>txCounter_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 58.357%; route: 0.006, 1.700%; tC2Q: 0.141, 39.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.226%; route: 0.697, 50.774%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>147.310</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>143.111</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/clk_div/clkdiv_inst</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>142.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>143.023</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>145.250</td>
<td>2.227</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C59[3][A]</td>
<td>nes/n86_s0/I0</td>
</tr>
<tr>
<td>145.771</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C59[3][A]</td>
<td style=" background: #97FFFF;">nes/n86_s0/F</td>
</tr>
<tr>
<td>147.310</td>
<td>1.539</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td style=" font-weight:bold;">nes/clk_div/clkdiv_inst/RESETN</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>142.735</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>143.176</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>5</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/HCLKIN</td>
</tr>
<tr>
<td>143.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst</td>
</tr>
<tr>
<td>143.111</td>
<td>-0.030</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.521, 11.163%; route: 3.766, 80.645%; tC2Q: 0.382, 8.192%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.146</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>745.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>742.938</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>743.008</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>745.085</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.126</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>743.091</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>742.938</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.255</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.077, 84.964%; tC2Q: 0.368, 15.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>745.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>742.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>743.008</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>745.085</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.136</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>743.101</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>742.948</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.246</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.077, 84.964%; tC2Q: 0.368, 15.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.137</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>745.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>742.948</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.000</td>
<td>740.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>740.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>740.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>742.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>743.008</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>745.085</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>740.741</td>
<td>740.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>740.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>741.161</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>743.136</td>
<td>1.975</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>743.101</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>742.948</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.246</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.077, 84.964%; tC2Q: 0.368, 15.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.975, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>142.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>143.008</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>145.085</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>142.735</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>143.176</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>143.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>142.988</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.077, 84.964%; tC2Q: 0.368, 15.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>142.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>143.008</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>145.085</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>142.735</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>143.176</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>143.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>142.988</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.077, 84.964%; tC2Q: 0.368, 15.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.096</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>145.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>142.988</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.000</td>
<td>140.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>140.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>140.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>142.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>143.008</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>145.085</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>140.741</td>
<td>140.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>140.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>142.735</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>143.176</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>143.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>142.988</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.077, 84.964%; tC2Q: 0.368, 15.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>43.008</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>45.085</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.741</td>
<td>40.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>42.735</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>43.176</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>43.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>42.990</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.077, 84.964%; tC2Q: 0.368, 15.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>43.008</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>45.085</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.741</td>
<td>40.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>42.735</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>43.176</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>43.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>42.990</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.077, 84.964%; tC2Q: 0.368, 15.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.085</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.990</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.000</td>
<td>40.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>40.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>40.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>43.008</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>45.085</td>
<td>2.077</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>40.741</td>
<td>40.741</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>40.741</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>42.735</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>43.176</td>
<td>0.441</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>43.141</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>42.990</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.741</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.077, 84.964%; tC2Q: 0.368, 15.036%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.883</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.797</td>
<td>2.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>cpu_1/n2695_s1/I1</td>
</tr>
<tr>
<td>6.032</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2695_s1/F</td>
</tr>
<tr>
<td>6.883</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>cpu_1/PC_OLD_21_s0/CLK</td>
</tr>
<tr>
<td>22.272</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C19[2][A]</td>
<td>cpu_1/PC_OLD_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 5.514%; route: 3.644, 85.511%; tC2Q: 0.382, 8.975%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.772</td>
<td>2.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td>cpu_1/n2715_s2/I1</td>
</tr>
<tr>
<td>6.007</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2715_s2/F</td>
</tr>
<tr>
<td>6.858</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_1/PC_OLD_16_s0/CLK</td>
</tr>
<tr>
<td>22.272</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[0][A]</td>
<td>cpu_1/PC_OLD_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 5.547%; route: 3.619, 85.426%; tC2Q: 0.382, 9.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.851</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.765</td>
<td>2.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td>cpu_1/n2771_s2/I1</td>
</tr>
<tr>
<td>6.000</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C15[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2771_s2/F</td>
</tr>
<tr>
<td>6.851</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>cpu_1/PC_OLD_2_s0/CLK</td>
</tr>
<tr>
<td>22.264</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[2][A]</td>
<td>cpu_1/PC_OLD_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 5.556%; route: 3.612, 85.401%; tC2Q: 0.382, 9.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.799</td>
<td>2.795</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[3][B]</td>
<td>cpu_1/n2681_s1/I0</td>
</tr>
<tr>
<td>6.089</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2681_s1/F</td>
</tr>
<tr>
<td>6.833</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_24_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>cpu_1/PC_OLD_24_s1/CLK</td>
</tr>
<tr>
<td>22.288</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C20[1][A]</td>
<td>cpu_1/PC_OLD_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 6.886%; route: 3.539, 84.032%; tC2Q: 0.382, 9.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.272</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.772</td>
<td>2.768</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[3][B]</td>
<td>cpu_1/n2733_s1/I0</td>
</tr>
<tr>
<td>6.062</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2733_s1/F</td>
</tr>
<tr>
<td>6.806</td>
<td>0.744</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.619</td>
<td>1.937</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>cpu_1/PC_OLD_11_s1/CLK</td>
</tr>
<tr>
<td>22.272</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C15[1][A]</td>
<td>cpu_1/PC_OLD_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 6.931%; route: 3.512, 83.928%; tC2Q: 0.382, 9.141%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.059%; route: 1.937, 73.941%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.478</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.264</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.790</td>
<td>2.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>cpu_1/n2749_s1/I0</td>
</tr>
<tr>
<td>6.025</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2749_s1/F</td>
</tr>
<tr>
<td>6.786</td>
<td>0.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.612</td>
<td>1.929</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>cpu_1/PC_OLD_7_s1/CLK</td>
</tr>
<tr>
<td>22.264</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[2][A]</td>
<td>cpu_1/PC_OLD_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 5.643%; route: 3.547, 85.173%; tC2Q: 0.382, 9.184%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 26.131%; route: 1.929, 73.869%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.580</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.779</td>
<td>2.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td>cpu_1/n2673_s1/I0</td>
</tr>
<tr>
<td>6.014</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C22[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2673_s1/F</td>
</tr>
<tr>
<td>6.708</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_26_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>cpu_1/PC_OLD_26_s1/CLK</td>
</tr>
<tr>
<td>22.288</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C22[3][A]</td>
<td>cpu_1/PC_OLD_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 5.751%; route: 3.469, 84.890%; tC2Q: 0.382, 9.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.777</td>
<td>2.773</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td>cpu_1/n2739_s1/I1</td>
</tr>
<tr>
<td>6.012</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C16[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2739_s1/F</td>
</tr>
<tr>
<td>6.705</td>
<td>0.694</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>cpu_1/PC_OLD_10_s0/CLK</td>
</tr>
<tr>
<td>22.288</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C16[0][A]</td>
<td>cpu_1/PC_OLD_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 5.754%; route: 3.467, 84.880%; tC2Q: 0.382, 9.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.611</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.291</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.786</td>
<td>2.783</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[3][B]</td>
<td>cpu_1/n2719_s2/I1</td>
</tr>
<tr>
<td>6.076</td>
<td>0.290</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C14[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2719_s2/F</td>
</tr>
<tr>
<td>6.680</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.638</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C14[2][A]</td>
<td>cpu_1/PC_OLD_15_s0/CLK</td>
</tr>
<tr>
<td>22.291</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C14[2][A]</td>
<td>cpu_1/PC_OLD_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.290, 7.145%; route: 3.386, 83.431%; tC2Q: 0.382, 9.424%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.871%; route: 1.956, 74.129%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.634</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.281</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.809</td>
<td>2.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[1][B]</td>
<td>cpu_1/n2671_s1/I1</td>
</tr>
<tr>
<td>6.044</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C19[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2671_s1/F</td>
</tr>
<tr>
<td>6.648</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_27_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.629</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>cpu_1/PC_OLD_27_s0/CLK</td>
</tr>
<tr>
<td>22.281</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C19[0][A]</td>
<td>cpu_1/PC_OLD_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 5.837%; route: 3.409, 84.663%; tC2Q: 0.382, 9.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.963%; route: 1.946, 74.037%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.666</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.293</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.789</td>
<td>2.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>cpu_1/n2659_s1/I1</td>
</tr>
<tr>
<td>6.024</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2659_s1/F</td>
</tr>
<tr>
<td>6.627</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_30_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.641</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>cpu_1/PC_OLD_30_s0/CLK</td>
</tr>
<tr>
<td>22.293</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C18[1][A]</td>
<td>cpu_1/PC_OLD_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 5.866%; route: 3.389, 84.587%; tC2Q: 0.382, 9.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.846%; route: 1.958, 74.154%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.680</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.300</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.781</td>
<td>2.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td>cpu_1/n2667_s1/I1</td>
</tr>
<tr>
<td>6.016</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C21[1][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2667_s1/F</td>
</tr>
<tr>
<td>6.620</td>
<td>0.604</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C21[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_28_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.647</td>
<td>1.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[2][B]</td>
<td>cpu_1/PC_OLD_28_s0/CLK</td>
</tr>
<tr>
<td>22.300</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C21[2][B]</td>
<td>cpu_1/PC_OLD_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.026</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 5.877%; route: 3.381, 84.558%; tC2Q: 0.382, 9.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.779%; route: 1.965, 74.221%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.820</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.774</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td>cpu_1/n2683_s1/I1</td>
</tr>
<tr>
<td>6.009</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2683_s1/F</td>
</tr>
<tr>
<td>6.468</td>
<td>0.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>cpu_1/PC_OLD_24_s0/CLK</td>
</tr>
<tr>
<td>22.288</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C20[0][B]</td>
<td>cpu_1/PC_OLD_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 6.109%; route: 3.229, 83.947%; tC2Q: 0.382, 9.944%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.450</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.781</td>
<td>2.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td>cpu_1/n2663_s1/I1</td>
</tr>
<tr>
<td>6.016</td>
<td>0.235</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2663_s1/F</td>
</tr>
<tr>
<td>6.450</td>
<td>0.434</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_29_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.650</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>cpu_1/PC_OLD_29_s0/CLK</td>
</tr>
<tr>
<td>22.302</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>cpu_1/PC_OLD_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.029</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.235, 6.138%; route: 3.211, 83.872%; tC2Q: 0.382, 9.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.755%; route: 1.967, 74.245%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>reset_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.621</td>
<td>1.939</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>reset_s2/CLK</td>
</tr>
<tr>
<td>3.004</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>1536</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">reset_s2/Q</td>
</tr>
<tr>
<td>5.774</td>
<td>2.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>cpu_1/n2757_s1/I0</td>
</tr>
<tr>
<td>6.102</td>
<td>0.327</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2757_s1/F</td>
</tr>
<tr>
<td>6.428</td>
<td>0.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.636</td>
<td>1.953</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>cpu_1/PC_OLD_5_s1/CLK</td>
</tr>
<tr>
<td>22.288</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>cpu_1/PC_OLD_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 26.037%; route: 1.939, 73.963%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.327, 8.604%; route: 3.097, 81.348%; tC2Q: 0.382, 10.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 25.895%; route: 1.953, 74.105%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.406</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.181</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>2.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>2.369</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 85.781%; tC2Q: 0.144, 14.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.406</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.181</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>2.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>2.369</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 85.781%; tC2Q: 0.144, 14.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1.537</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>2.406</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>1.994</td>
<td>1.994</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>2.181</td>
<td>0.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>2.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>2.369</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 85.781%; tC2Q: 0.144, 14.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>101.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>101.537</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>102.406</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>101.994</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.181</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT72[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>102.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>102.367</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 85.781%; tC2Q: 0.144, 14.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>101.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>101.537</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>102.406</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>101.994</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.181</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT68[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>102.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>102.367</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 85.781%; tC2Q: 0.144, 14.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.367</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>100.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>101.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>101.537</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>102.406</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clock480p/PLLA_inst/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>101.994</td>
<td>1.994</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>nes/clock480p/PLLA_inst/CLKOUT0</td>
</tr>
<tr>
<td>102.181</td>
<td>0.187</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOT66[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>102.216</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>102.367</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 85.781%; tC2Q: 0.144, 14.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.187, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.069</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>cpu_1/PC_5_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_5_s0/Q</td>
</tr>
<tr>
<td>1.793</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[3][B]</td>
<td>cpu_1/n2759_s1/I0</td>
</tr>
<tr>
<td>1.990</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C16[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2759_s1/F</td>
</tr>
<tr>
<td>2.069</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>cpu_1/PC_OLD_5_s0/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C16[1][A]</td>
<td>cpu_1/PC_OLD_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.198, 28.947%; route: 0.342, 50.000%; tC2Q: 0.144, 21.053%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>cpu_1/PC_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_0_s0/Q</td>
</tr>
<tr>
<td>1.733</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td>cpu_1/n2777_s1/I1</td>
</tr>
<tr>
<td>1.987</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2777_s1/F</td>
</tr>
<tr>
<td>2.065</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>cpu_1/PC_OLD_0_s1/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[0][A]</td>
<td>cpu_1/PC_OLD_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 36.972%; route: 0.289, 42.067%; tC2Q: 0.144, 20.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.744</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.065</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.321</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.378</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C21[1][A]</td>
<td>cpu_1/PC_0_s0/CLK</td>
</tr>
<tr>
<td>1.522</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R16C21[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_0_s0/Q</td>
</tr>
<tr>
<td>1.733</td>
<td>0.211</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td>cpu_1/n2779_s1/I0</td>
</tr>
<tr>
<td>1.987</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C18[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2779_s1/F</td>
</tr>
<tr>
<td>2.065</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.374</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>cpu_1/PC_OLD_0_s0/CLK</td>
</tr>
<tr>
<td>1.321</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C18[1][A]</td>
<td>cpu_1/PC_OLD_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 49.029%; route: 0.702, 50.971%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 36.972%; route: 0.289, 42.067%; tC2Q: 0.144, 20.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.172%; route: 0.698, 50.828%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.113</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[3][A]</td>
<td>cpu_1/PC_25_s0/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C24[3][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_25_s0/Q</td>
</tr>
<tr>
<td>1.837</td>
<td>0.304</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[3][B]</td>
<td>cpu_1/n2677_s1/I1</td>
</tr>
<tr>
<td>2.035</td>
<td>0.198</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C20[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2677_s1/F</td>
</tr>
<tr>
<td>2.113</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_25_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>cpu_1/PC_OLD_25_s1/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[1][A]</td>
<td>cpu_1/PC_OLD_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.198, 27.348%; route: 0.382, 52.762%; tC2Q: 0.144, 19.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.126</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C28[2][B]</td>
<td>cpu_1/PC_27_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R6C28[2][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_27_s0/Q</td>
</tr>
<tr>
<td>1.794</td>
<td>0.259</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[2][A]</td>
<td>cpu_1/n2669_s1/I1</td>
</tr>
<tr>
<td>2.048</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C20[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2669_s1/F</td>
</tr>
<tr>
<td>2.126</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_27_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>cpu_1/PC_OLD_27_s1/CLK</td>
</tr>
<tr>
<td>1.338</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C20[0][A]</td>
<td>cpu_1/PC_OLD_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 34.558%; route: 0.337, 45.850%; tC2Q: 0.144, 19.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[1][B]</td>
<td>cpu_1/PC_5_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C24[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_5_s0/Q</td>
</tr>
<tr>
<td>1.795</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td>cpu_1/n2757_s1/I1</td>
</tr>
<tr>
<td>1.941</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C18[2][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2757_s1/F</td>
</tr>
<tr>
<td>2.130</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>cpu_1/PC_OLD_5_s1/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C18[1][A]</td>
<td>cpu_1/PC_OLD_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 19.597%; route: 0.455, 61.074%; tC2Q: 0.144, 19.329%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.129</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.336</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>cpu_1/PC_8_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C24[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_8_s0/Q</td>
</tr>
<tr>
<td>1.797</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>cpu_1/n2745_s1/I1</td>
</tr>
<tr>
<td>2.051</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2745_s1/F</td>
</tr>
<tr>
<td>2.129</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.388</td>
<td>0.713</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>cpu_1/PC_OLD_8_s1/CLK</td>
</tr>
<tr>
<td>1.336</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>cpu_1/PC_OLD_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 34.140%; route: 0.346, 46.505%; tC2Q: 0.144, 19.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.650%; route: 0.713, 51.350%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/PC_31_s0/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C26[3][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_31_s0/Q</td>
</tr>
<tr>
<td>1.795</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td>cpu_1/n2652_s1/I1</td>
</tr>
<tr>
<td>2.056</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C18[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2652_s1/F</td>
</tr>
<tr>
<td>2.134</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_31_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>cpu_1/PC_OLD_31_s1/CLK</td>
</tr>
<tr>
<td>1.340</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C18[2][A]</td>
<td>cpu_1/PC_OLD_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 34.946%; route: 0.340, 45.699%; tC2Q: 0.144, 19.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.795</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.338</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C26[3][A]</td>
<td>cpu_1/PC_31_s0/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R7C26[3][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_31_s0/Q</td>
</tr>
<tr>
<td>1.795</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td>cpu_1/n2654_s1/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C18[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2654_s1/F</td>
</tr>
<tr>
<td>2.134</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_31_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>cpu_1/PC_OLD_31_s0/CLK</td>
</tr>
<tr>
<td>1.338</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C18[0][A]</td>
<td>cpu_1/PC_OLD_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 34.946%; route: 0.340, 45.699%; tC2Q: 0.144, 19.355%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.137</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.381</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C23[0][B]</td>
<td>cpu_1/PC_10_s0/CLK</td>
</tr>
<tr>
<td>1.525</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C23[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_10_s0/Q</td>
</tr>
<tr>
<td>1.789</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td>cpu_1/n2737_s1/I1</td>
</tr>
<tr>
<td>2.059</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C15[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2737_s1/F</td>
</tr>
<tr>
<td>2.137</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_10_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>cpu_1/PC_OLD_10_s1/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>cpu_1/PC_OLD_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.932%; route: 0.705, 51.068%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 35.714%; route: 0.342, 45.238%; tC2Q: 0.144, 19.048%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.817</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.140</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.322</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.379</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[0][A]</td>
<td>cpu_1/PC_2_s0/CLK</td>
</tr>
<tr>
<td>1.523</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R9C24[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_2_s0/Q</td>
</tr>
<tr>
<td>1.791</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td>cpu_1/n2769_s1/I1</td>
</tr>
<tr>
<td>2.062</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C15[3][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2769_s1/F</td>
</tr>
<tr>
<td>2.140</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.375</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>cpu_1/PC_OLD_2_s1/CLK</td>
</tr>
<tr>
<td>1.322</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>cpu_1/PC_OLD_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.967%; route: 0.704, 51.033%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 35.526%; route: 0.346, 45.526%; tC2Q: 0.144, 18.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 49.109%; route: 0.700, 50.891%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.819</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.150</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.391</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C26[1][B]</td>
<td>cpu_1/PC_17_s0/CLK</td>
</tr>
<tr>
<td>1.535</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R6C26[1][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_17_s0/Q</td>
</tr>
<tr>
<td>1.802</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td>cpu_1/n2711_s2/I0</td>
</tr>
<tr>
<td>2.072</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C18[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2711_s2/F</td>
</tr>
<tr>
<td>2.150</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>cpu_1/PC_OLD_17_s0/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C18[0][A]</td>
<td>cpu_1/PC_OLD_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.553%; route: 0.716, 51.447%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 35.573%; route: 0.345, 45.455%; tC2Q: 0.144, 18.972%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.850</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.181</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.332</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.389</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C24[3][A]</td>
<td>cpu_1/PC_25_s0/CLK</td>
</tr>
<tr>
<td>1.533</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C24[3][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_25_s0/Q</td>
</tr>
<tr>
<td>1.737</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C20[3][A]</td>
<td>cpu_1/n2679_s1/I0</td>
</tr>
<tr>
<td>2.007</td>
<td>0.270</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C20[3][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2679_s1/F</td>
</tr>
<tr>
<td>2.181</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>cpu_1/PC_OLD_25_s0/CLK</td>
</tr>
<tr>
<td>1.332</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R8C20[2][A]</td>
<td>cpu_1/PC_OLD_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.615%; route: 0.714, 51.385%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.270, 34.091%; route: 0.378, 47.727%; tC2Q: 0.144, 18.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.877</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_28_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C27[0][A]</td>
<td>cpu_1/PC_28_s0/CLK</td>
</tr>
<tr>
<td>1.530</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R7C27[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_28_s0/Q</td>
</tr>
<tr>
<td>1.888</td>
<td>0.358</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td>cpu_1/n2665_s1/I1</td>
</tr>
<tr>
<td>2.141</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C21[1][A]</td>
<td style=" background: #97FFFF;">cpu_1/n2665_s1/F</td>
</tr>
<tr>
<td>2.220</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_28_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>cpu_1/PC_OLD_28_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C21[0][A]</td>
<td>cpu_1/PC_OLD_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.755%; route: 0.710, 51.245%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 30.456%; route: 0.436, 52.278%; tC2Q: 0.144, 17.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.414%; route: 0.720, 51.586%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.341</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.385</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][B]</td>
<td>cpu_1/PC_8_s0/CLK</td>
</tr>
<tr>
<td>1.529</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R8C24[0][B]</td>
<td style=" font-weight:bold;">cpu_1/PC_8_s0/Q</td>
</tr>
<tr>
<td>1.895</td>
<td>0.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td>cpu_1/n2747_s1/I0</td>
</tr>
<tr>
<td>2.148</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C17[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2747_s1/F</td>
</tr>
<tr>
<td>2.227</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.394</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>cpu_1/PC_OLD_8_s0/CLK</td>
</tr>
<tr>
<td>1.341</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C17[1][A]</td>
<td>cpu_1/PC_OLD_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.790%; route: 0.709, 51.210%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 30.166%; route: 0.444, 52.732%; tC2Q: 0.144, 17.102%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.475%; route: 0.718, 51.525%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.232</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.342</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu_1/PC_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu_1/PC_OLD_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_25:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.720</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C25[0][A]</td>
<td>cpu_1/PC_14_s0/CLK</td>
</tr>
<tr>
<td>1.539</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R6C25[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_14_s0/Q</td>
</tr>
<tr>
<td>1.900</td>
<td>0.361</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td>cpu_1/n2721_s1/I1</td>
</tr>
<tr>
<td>2.154</td>
<td>0.254</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][B]</td>
<td style=" background: #97FFFF;">cpu_1/n2721_s1/F</td>
</tr>
<tr>
<td>2.232</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td style=" font-weight:bold;">cpu_1/PC_OLD_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.395</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>cpu_1/PC_OLD_14_s1/CLK</td>
</tr>
<tr>
<td>1.342</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C16[0][A]</td>
<td>cpu_1/PC_OLD_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.414%; route: 0.720, 51.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 30.346%; route: 0.439, 52.449%; tC2Q: 0.144, 17.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 48.432%; route: 0.719, 51.568%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1001.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1001.537</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1002.406</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1001.141</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT72[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>1001.176</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td>1001.329</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT72[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 85.781%; tC2Q: 0.144, 14.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1001.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1001.537</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1002.406</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1001.141</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT68[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>1001.176</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td>1001.329</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT68[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.252</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 85.781%; tC2Q: 0.144, 14.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1002.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1001.326</td>
</tr>
<tr>
<td class="label">From</td>
<td>nes/sys_resetn_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_25:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1000.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>2103</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1001.393</td>
<td>0.718</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C36[2][A]</td>
<td>nes/sys_resetn_s0/CLK</td>
</tr>
<tr>
<td>1001.537</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>514</td>
<td>R5C36[2][A]</td>
<td style=" font-weight:bold;">nes/sys_resetn_s0/Q</td>
</tr>
<tr>
<td>1002.406</td>
<td>0.869</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td style=" font-weight:bold;">nes/u_hdmi/hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1000.000</td>
<td>1000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>nes/clk_div/clkdiv_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1000.420</td>
<td>0.420</td>
<td>tCL</td>
<td>RR</td>
<td>288</td>
<td>TOPSIDE[0]</td>
<td>nes/clk_div/clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>1001.138</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT66[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>1001.172</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td>1001.326</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT66[A]</td>
<td>nes/u_hdmi/hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.256</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 48.492%; route: 0.718, 51.508%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.869, 85.781%; tC2Q: 0.144, 14.219%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.717, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.747</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.747</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/instr_mem_instr_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/instr_mem_instr_mem_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>mem/instr_mem_instr_mem_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.751</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.751</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.627</td>
<td>1.940</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.378</td>
<td>0.703</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_0_data_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_0_data_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_2_data_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_2_data_mem_2_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.757</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.757</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.618</td>
<td>1.930</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.375</td>
<td>0.699</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.758</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.758</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/instr_mem_instr_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>mem/instr_mem_instr_mem_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.381</td>
<td>0.704</td>
<td>tNET</td>
<td>FF</td>
<td>mem/instr_mem_instr_mem_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.762</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.762</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_1_data_mem_1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.385</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_1_data_mem_1_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.762</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.762</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_25</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem/data_mem_3_data_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.623</td>
<td>1.941</td>
<td>tNET</td>
<td>RR</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_25</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.385</td>
<td>0.708</td>
<td>tNET</td>
<td>FF</td>
<td>mem/data_mem_3_data_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2103</td>
<td>clk_d</td>
<td>-20.166</td>
<td>1.975</td>
</tr>
<tr>
<td>1536</td>
<td>reset</td>
<td>13.127</td>
<td>2.820</td>
</tr>
<tr>
<td>519</td>
<td>imm_j[11]</td>
<td>9.421</td>
<td>2.744</td>
</tr>
<tr>
<td>517</td>
<td>imm_j[15]</td>
<td>9.021</td>
<td>2.729</td>
</tr>
<tr>
<td>514</td>
<td>sys_resetn</td>
<td>-4.199</td>
<td>2.316</td>
</tr>
<tr>
<td>288</td>
<td>clk_p</td>
<td>12.567</td>
<td>2.111</td>
</tr>
<tr>
<td>273</td>
<td>EXMEM_ALUOut_31_11</td>
<td>12.347</td>
<td>2.651</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[1]</td>
<td>8.384</td>
<td>3.375</td>
</tr>
<tr>
<td>261</td>
<td>imm_j[16]</td>
<td>8.599</td>
<td>3.657</td>
</tr>
<tr>
<td>226</td>
<td>currentChar[0]</td>
<td>13.015</td>
<td>1.834</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C26</td>
<td>93.06%</td>
</tr>
<tr>
<td>R16C26</td>
<td>91.67%</td>
</tr>
<tr>
<td>R17C28</td>
<td>90.28%</td>
</tr>
<tr>
<td>R8C35</td>
<td>90.28%</td>
</tr>
<tr>
<td>R16C25</td>
<td>90.28%</td>
</tr>
<tr>
<td>R18C27</td>
<td>88.89%</td>
</tr>
<tr>
<td>R7C32</td>
<td>88.89%</td>
</tr>
<tr>
<td>R15C27</td>
<td>88.89%</td>
</tr>
<tr>
<td>R12C26</td>
<td>88.89%</td>
</tr>
<tr>
<td>R11C36</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_25 -period 20 -waveform {0 10} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
