{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480479982568 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480479982574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 29 23:26:22 2016 " "Processing started: Tue Nov 29 23:26:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480479982574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479982574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479982574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1480479983022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1480479983023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/csc258/lab7/vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /csc258/lab7/vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../lab7/vga_adapter/vga_pll.v" "" { Text "E:/csc258/lab7/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/csc258/lab7/vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /csc258/lab7/vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../lab7/vga_adapter/vga_controller.v" "" { Text "E:/csc258/lab7/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/csc258/lab7/vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file /csc258/lab7/vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "../lab7/vga_adapter/vga_address_translator.v" "" { Text "E:/csc258/lab7/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/csc258/lab7/vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /csc258/lab7/vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "../lab7/vga_adapter/vga_adapter.v" "" { Text "E:/csc258/lab7/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994403 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/258/final project/vga_adapter/vga_pll.v " "Can't analyze file -- file F:/258/final project/vga_adapter/vga_pll.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480479994403 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/258/final project/vga_adapter/vga_controller.v " "Can't analyze file -- file F:/258/final project/vga_adapter/vga_controller.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480479994404 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/258/final project/vga_adapter/vga_address_translator.v " "Can't analyze file -- file F:/258/final project/vga_adapter/vga_address_translator.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480479994404 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/258/final project/vga_adapter/vga_adapter.v " "Can't analyze file -- file F:/258/final project/vga_adapter/vga_adapter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480479994404 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/258/final project/enemy.v " "Can't analyze file -- file F:/258/final project/enemy.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480479994404 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "F:/258/final project/counter.v " "Can't analyze file -- file F:/258/final project/counter.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1480479994404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_enemy START_ENEMY finalproject.v(82) " "Verilog HDL Declaration information at finalproject.v(82): object \"start_enemy\" differs only in case from object \"START_ENEMY\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_enemy DRAW_ENEMY finalproject.v(83) " "Verilog HDL Declaration information at finalproject.v(83): object \"draw_enemy\" differs only in case from object \"DRAW_ENEMY\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_counter START_COUNTER finalproject.v(81) " "Verilog HDL Declaration information at finalproject.v(81): object \"start_counter\" differs only in case from object \"START_COUNTER\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_counter DRAW_COUNTER finalproject.v(85) " "Verilog HDL Declaration information at finalproject.v(85): object \"draw_counter\" differs only in case from object \"DRAW_COUNTER\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 85 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994406 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "increase INCREASE finalproject.v(482) " "Verilog HDL Declaration information at finalproject.v(482): object \"increase\" differs only in case from object \"INCREASE\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 482 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase0 ERASE0 finalproject.v(489) " "Verilog HDL Declaration information at finalproject.v(489): object \"erase0\" differs only in case from object \"ERASE0\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 489 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase1 ERASE1 finalproject.v(490) " "Verilog HDL Declaration information at finalproject.v(490): object \"erase1\" differs only in case from object \"ERASE1\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 490 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase2 ERASE2 finalproject.v(491) " "Verilog HDL Declaration information at finalproject.v(491): object \"erase2\" differs only in case from object \"ERASE2\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 491 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw0 DRAW0 finalproject.v(486) " "Verilog HDL Declaration information at finalproject.v(486): object \"draw0\" differs only in case from object \"DRAW0\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 486 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw1 DRAW1 finalproject.v(487) " "Verilog HDL Declaration information at finalproject.v(487): object \"draw1\" differs only in case from object \"DRAW1\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 487 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw2 DRAW2 finalproject.v(488) " "Verilog HDL Declaration information at finalproject.v(488): object \"draw2\" differs only in case from object \"DRAW2\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 488 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994407 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "finalproject.v(842) " "Verilog HDL information at finalproject.v(842): always construct contains both blocking and non-blocking assignments" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 842 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480479994407 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw1 DRAW1 finalproject.v(804) " "Verilog HDL Declaration information at finalproject.v(804): object \"draw1\" differs only in case from object \"DRAW1\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 804 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw2 DRAW2 finalproject.v(805) " "Verilog HDL Declaration information at finalproject.v(805): object \"draw2\" differs only in case from object \"DRAW2\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 805 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "edeath EDEATH finalproject.v(814) " "Verilog HDL Declaration information at finalproject.v(814): object \"edeath\" differs only in case from object \"EDEATH\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 814 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase2 ERASE2 finalproject.v(810) " "Verilog HDL Declaration information at finalproject.v(810): object \"erase2\" differs only in case from object \"ERASE2\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 810 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw3 DRAW3 finalproject.v(806) " "Verilog HDL Declaration information at finalproject.v(806): object \"draw3\" differs only in case from object \"DRAW3\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 806 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase3 ERASE3 finalproject.v(811) " "Verilog HDL Declaration information at finalproject.v(811): object \"erase3\" differs only in case from object \"ERASE3\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 811 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw4 DRAW4 finalproject.v(807) " "Verilog HDL Declaration information at finalproject.v(807): object \"draw4\" differs only in case from object \"DRAW4\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 807 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase4 ERASE4 finalproject.v(812) " "Verilog HDL Declaration information at finalproject.v(812): object \"erase4\" differs only in case from object \"ERASE4\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 812 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw5 DRAW5 finalproject.v(808) " "Verilog HDL Declaration information at finalproject.v(808): object \"draw5\" differs only in case from object \"DRAW5\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 808 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994408 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase5 ERASE5 finalproject.v(813) " "Verilog HDL Declaration information at finalproject.v(813): object \"erase5\" differs only in case from object \"ERASE5\" in the same scope" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 813 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1480479994408 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 finalproject.v(1039) " "Verilog HDL Expression warning at finalproject.v(1039): truncated literal to match 7 bits" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1039 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1480479994408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.v 12 12 " "Found 12 design units, including 12 entities, in source file finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994409 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM " "Found entity 2: FSM" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994409 ""} { "Info" "ISGN_ENTITY_NAME" "3 datapath2 " "Found entity 3: datapath2" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994409 ""} { "Info" "ISGN_ENTITY_NAME" "4 ram160x18 " "Found entity 4: ram160x18" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 250 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994409 ""} { "Info" "ISGN_ENTITY_NAME" "5 ram90x18 " "Found entity 5: ram90x18" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 326 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994409 ""} { "Info" "ISGN_ENTITY_NAME" "6 counter " "Found entity 6: counter" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 401 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994409 ""} { "Info" "ISGN_ENTITY_NAME" "7 control1 " "Found entity 7: control1" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994409 ""} { "Info" "ISGN_ENTITY_NAME" "8 datapath1 " "Found entity 8: datapath1" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 579 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994409 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_decoder " "Found entity 9: dec_decoder" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 668 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994409 ""} { "Info" "ISGN_ENTITY_NAME" "10 laserenemiesv2 " "Found entity 10: laserenemiesv2" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994409 ""} { "Info" "ISGN_ENTITY_NAME" "11 control " "Found entity 11: control" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994409 ""} { "Info" "ISGN_ENTITY_NAME" "12 datapath " "Found entity 12: datapath" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 983 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994409 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "finalproject " "Elaborating entity \"finalproject\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480479994462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "finalproject.v" "VGA" { Text "E:/csc258/finalproject/finalproject.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "../lab7/vga_adapter/vga_adapter.v" "user_input_translator" { Text "E:/csc258/lab7/vga_adapter/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../lab7/vga_adapter/vga_adapter.v" "VideoMemory" { Text "E:/csc258/lab7/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "../lab7/vga_adapter/vga_adapter.v" "" { Text "E:/csc258/lab7/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE black.mif " "Parameter \"INIT_FILE\" = \"black.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994531 ""}  } { { "../lab7/vga_adapter/vga_adapter.v" "" { Text "E:/csc258/lab7/vga_adapter/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480479994531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m6m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m6m1 " "Found entity 1: altsyncram_m6m1" {  } { { "db/altsyncram_m6m1.tdf" "" { Text "E:/csc258/finalproject/db/altsyncram_m6m1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m6m1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated " "Elaborating entity \"altsyncram_m6m1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/csc258/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "E:/csc258/finalproject/db/decode_7la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_m6m1.tdf" "decode2" { Text "E:/csc258/finalproject/db/altsyncram_m6m1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "E:/csc258/finalproject/db/decode_01a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_m6m1.tdf" "rden_decode_b" { Text "E:/csc258/finalproject/db/altsyncram_m6m1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "E:/csc258/finalproject/db/mux_ifb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_m6m1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_m6m1.tdf" "mux3" { Text "E:/csc258/finalproject/db/altsyncram_m6m1.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "../lab7/vga_adapter/vga_adapter.v" "mypll" { Text "E:/csc258/lab7/vga_adapter/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../lab7/vga_adapter/vga_pll.v" "altpll_component" { Text "E:/csc258/lab7/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994817 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "../lab7/vga_adapter/vga_pll.v" "" { Text "E:/csc258/lab7/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994820 ""}  } { { "../lab7/vga_adapter/vga_pll.v" "" { Text "E:/csc258/lab7/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480479994820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "E:/csc258/finalproject/db/altpll_80u.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/csc258/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "../lab7/vga_adapter/vga_adapter.v" "controller" { Text "E:/csc258/lab7/vga_adapter/vga_adapter.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:f0 " "Elaborating entity \"FSM\" for hierarchy \"FSM:f0\"" {  } { { "finalproject.v" "f0" { Text "E:/csc258/finalproject/finalproject.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994899 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(108) " "Verilog HDL Case Statement warning at finalproject.v(108): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 108 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480479994900 "|finalproject|FSM:f0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(108) " "Verilog HDL Case Statement information at finalproject.v(108): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 108 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480479994900 "|finalproject|FSM:f0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath2 datapath2:d0 " "Elaborating entity \"datapath2\" for hierarchy \"datapath2:d0\"" {  } { { "finalproject.v" "d0" { Text "E:/csc258/finalproject/finalproject.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994900 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(189) " "Verilog HDL assignment warning at finalproject.v(189): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994902 "|finalproject|datapath2:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(200) " "Verilog HDL assignment warning at finalproject.v(200): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994902 "|finalproject|datapath2:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(215) " "Verilog HDL assignment warning at finalproject.v(215): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994902 "|finalproject|datapath2:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(223) " "Verilog HDL assignment warning at finalproject.v(223): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994902 "|finalproject|datapath2:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "laserenemiesv2 datapath2:d0\|laserenemiesv2:e0 " "Elaborating entity \"laserenemiesv2\" for hierarchy \"datapath2:d0\|laserenemiesv2:e0\"" {  } { { "finalproject.v" "e0" { Text "E:/csc258/finalproject/finalproject.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath2:d0\|laserenemiesv2:e0\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"datapath2:d0\|laserenemiesv2:e0\|datapath:d0\"" {  } { { "finalproject.v" "d0" { Text "E:/csc258/finalproject/finalproject.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(1042) " "Verilog HDL assignment warning at finalproject.v(1042): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994905 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1058) " "Verilog HDL assignment warning at finalproject.v(1058): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994905 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1063) " "Verilog HDL assignment warning at finalproject.v(1063): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994905 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1069) " "Verilog HDL assignment warning at finalproject.v(1069): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994905 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1074) " "Verilog HDL assignment warning at finalproject.v(1074): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1074 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994906 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1080) " "Verilog HDL assignment warning at finalproject.v(1080): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994906 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1085) " "Verilog HDL assignment warning at finalproject.v(1085): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994906 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(1092) " "Verilog HDL assignment warning at finalproject.v(1092): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994906 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(1093) " "Verilog HDL assignment warning at finalproject.v(1093): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994906 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(1094) " "Verilog HDL assignment warning at finalproject.v(1094): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1094 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994906 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1096) " "Verilog HDL assignment warning at finalproject.v(1096): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994906 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1098) " "Verilog HDL assignment warning at finalproject.v(1098): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994906 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(1102) " "Verilog HDL assignment warning at finalproject.v(1102): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994906 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 finalproject.v(1104) " "Verilog HDL assignment warning at finalproject.v(1104): truncated value with size 32 to match size of target (7)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994906 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(1131) " "Verilog HDL assignment warning at finalproject.v(1131): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 1131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994906 "|finalproject|datapath2:d0|laserenemiesv2:e0|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control datapath2:d0\|laserenemiesv2:e0\|control:c0 " "Elaborating entity \"control\" for hierarchy \"datapath2:d0\|laserenemiesv2:e0\|control:c0\"" {  } { { "finalproject.v" "c0" { Text "E:/csc258/finalproject/finalproject.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994906 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(897) " "Verilog HDL Case Statement warning at finalproject.v(897): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 897 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480479994907 "|finalproject|datapath2:d0|laserenemiesv2:e0|control:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(897) " "Verilog HDL Case Statement information at finalproject.v(897): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 897 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480479994907 "|finalproject|datapath2:d0|laserenemiesv2:e0|control:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter datapath2:d0\|counter:c0 " "Elaborating entity \"counter\" for hierarchy \"datapath2:d0\|counter:c0\"" {  } { { "finalproject.v" "c0" { Text "E:/csc258/finalproject/finalproject.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath1 datapath2:d0\|counter:c0\|datapath1:d0 " "Elaborating entity \"datapath1\" for hierarchy \"datapath2:d0\|counter:c0\|datapath1:d0\"" {  } { { "finalproject.v" "d0" { Text "E:/csc258/finalproject/finalproject.v" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994909 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 finalproject.v(620) " "Verilog HDL assignment warning at finalproject.v(620): truncated value with size 32 to match size of target (5)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994910 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 finalproject.v(624) " "Verilog HDL assignment warning at finalproject.v(624): truncated value with size 32 to match size of target (3)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994910 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 finalproject.v(627) " "Verilog HDL assignment warning at finalproject.v(627): truncated value with size 32 to match size of target (10)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994910 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(642) " "Verilog HDL assignment warning at finalproject.v(642): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994910 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 finalproject.v(644) " "Verilog HDL assignment warning at finalproject.v(644): truncated value with size 32 to match size of target (8)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994910 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour finalproject.v(630) " "Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable \"colour\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 630 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x_now finalproject.v(630) " "Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable \"x_now\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 630 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_now finalproject.v(630) " "Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable \"y_now\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 630 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x finalproject.v(630) " "Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 630 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y finalproject.v(630) " "Verilog HDL Always Construct warning at finalproject.v(630): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 630 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 finalproject.v(655) " "Verilog HDL assignment warning at finalproject.v(655): truncated value with size 10 to match size of target (4)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 finalproject.v(657) " "Verilog HDL assignment warning at finalproject.v(657): truncated value with size 10 to match size of target (4)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 finalproject.v(659) " "Verilog HDL assignment warning at finalproject.v(659): truncated value with size 10 to match size of target (4)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 659 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 4 finalproject.v(661) " "Verilog HDL assignment warning at finalproject.v(661): truncated value with size 10 to match size of target (4)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "num finalproject.v(654) " "Verilog HDL Always Construct warning at finalproject.v(654): inferring latch(es) for variable \"num\", which holds its previous value in one or more paths through the always construct" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 654 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 finalproject.v(663) " "Verilog HDL assignment warning at finalproject.v(663): truncated value with size 32 to match size of target (6)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[0\] finalproject.v(656) " "Inferred latch for \"num\[0\]\" at finalproject.v(656)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 656 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[1\] finalproject.v(656) " "Inferred latch for \"num\[1\]\" at finalproject.v(656)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 656 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[2\] finalproject.v(656) " "Inferred latch for \"num\[2\]\" at finalproject.v(656)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 656 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num\[3\] finalproject.v(656) " "Inferred latch for \"num\[3\]\" at finalproject.v(656)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 656 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] finalproject.v(651) " "Inferred latch for \"y\[0\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] finalproject.v(651) " "Inferred latch for \"y\[1\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] finalproject.v(651) " "Inferred latch for \"y\[2\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] finalproject.v(651) " "Inferred latch for \"y\[3\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] finalproject.v(651) " "Inferred latch for \"y\[4\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] finalproject.v(651) " "Inferred latch for \"y\[5\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] finalproject.v(651) " "Inferred latch for \"y\[6\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] finalproject.v(651) " "Inferred latch for \"x\[0\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] finalproject.v(651) " "Inferred latch for \"x\[1\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] finalproject.v(651) " "Inferred latch for \"x\[2\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] finalproject.v(651) " "Inferred latch for \"x\[3\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] finalproject.v(651) " "Inferred latch for \"x\[4\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] finalproject.v(651) " "Inferred latch for \"x\[5\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] finalproject.v(651) " "Inferred latch for \"x\[6\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] finalproject.v(651) " "Inferred latch for \"x\[7\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994911 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[0\] finalproject.v(651) " "Inferred latch for \"colour\[0\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994912 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[1\] finalproject.v(651) " "Inferred latch for \"colour\[1\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994912 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[2\] finalproject.v(651) " "Inferred latch for \"colour\[2\]\" at finalproject.v(651)" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994912 "|finalproject|datapath2:d0|counter:c0|datapath1:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_decoder datapath2:d0\|counter:c0\|datapath1:d0\|dec_decoder:d0 " "Elaborating entity \"dec_decoder\" for hierarchy \"datapath2:d0\|counter:c0\|datapath1:d0\|dec_decoder:d0\"" {  } { { "finalproject.v" "d0" { Text "E:/csc258/finalproject/finalproject.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control1 datapath2:d0\|counter:c0\|control1:c0 " "Elaborating entity \"control1\" for hierarchy \"datapath2:d0\|counter:c0\|control1:c0\"" {  } { { "finalproject.v" "c0" { Text "E:/csc258/finalproject/finalproject.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994913 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "finalproject.v(536) " "Verilog HDL Case Statement warning at finalproject.v(536): incomplete case statement has no default case item" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 536 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1480479994914 "|finalproject|datapath2:d0|counter:c0|control1:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "finalproject.v(536) " "Verilog HDL Case Statement information at finalproject.v(536): all case item expressions in this case statement are onehot" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 536 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1480479994914 "|finalproject|datapath2:d0|counter:c0|control1:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram160x18 datapath2:d0\|ram160x18:r0 " "Elaborating entity \"ram160x18\" for hierarchy \"datapath2:d0\|ram160x18:r0\"" {  } { { "finalproject.v" "r0" { Text "E:/csc258/finalproject/finalproject.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component\"" {  } { { "finalproject.v" "altsyncram_component" { Text "E:/csc258/finalproject/finalproject.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component\"" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 299 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 160 " "Parameter \"numwords_a\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 160 " "Parameter \"numwords_b\" = \"160\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479994929 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 299 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480479994929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pfu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pfu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pfu1 " "Found entity 1: altsyncram_pfu1" {  } { { "db/altsyncram_pfu1.tdf" "" { Text "E:/csc258/finalproject/db/altsyncram_pfu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479994997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479994997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pfu1 datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component\|altsyncram_pfu1:auto_generated " "Elaborating entity \"altsyncram_pfu1\" for hierarchy \"datapath2:d0\|ram160x18:r0\|altsyncram:altsyncram_component\|altsyncram_pfu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/csc258/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram90x18 datapath2:d0\|ram90x18:r1 " "Elaborating entity \"ram90x18\" for hierarchy \"datapath2:d0\|ram90x18:r1\"" {  } { { "finalproject.v" "r1" { Text "E:/csc258/finalproject/finalproject.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479994999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component\"" {  } { { "finalproject.v" "altsyncram_component" { Text "E:/csc258/finalproject/finalproject.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479995007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component\"" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 375 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479995008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component " "Instantiated megafunction \"datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 90 " "Parameter \"numwords_a\" = \"90\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 90 " "Parameter \"numwords_b\" = \"90\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479995008 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 375 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480479995008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rcu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rcu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rcu1 " "Found entity 1: altsyncram_rcu1" {  } { { "db/altsyncram_rcu1.tdf" "" { Text "E:/csc258/finalproject/db/altsyncram_rcu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479995073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479995073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rcu1 datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component\|altsyncram_rcu1:auto_generated " "Elaborating entity \"altsyncram_rcu1\" for hierarchy \"datapath2:d0\|ram90x18:r1\|altsyncram:altsyncram_component\|altsyncram_rcu1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/csc258/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479995073 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath2:d0\|counter:c0\|datapath1:d0\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath2:d0\|counter:c0\|datapath1:d0\|Div3\"" {  } { { "finalproject.v" "Div3" { Text "E:/csc258/finalproject/finalproject.v" 657 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1480479996023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath2:d0\|counter:c0\|datapath1:d0\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath2:d0\|counter:c0\|datapath1:d0\|Div1\"" {  } { { "finalproject.v" "Div1" { Text "E:/csc258/finalproject/finalproject.v" 655 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1480479996023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath2:d0\|counter:c0\|datapath1:d0\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath2:d0\|counter:c0\|datapath1:d0\|Div4\"" {  } { { "finalproject.v" "Div4" { Text "E:/csc258/finalproject/finalproject.v" 659 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1480479996023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath2:d0\|counter:c0\|datapath1:d0\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath2:d0\|counter:c0\|datapath1:d0\|Div2\"" {  } { { "finalproject.v" "Div2" { Text "E:/csc258/finalproject/finalproject.v" 657 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1480479996023 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "datapath2:d0\|counter:c0\|datapath1:d0\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"datapath2:d0\|counter:c0\|datapath1:d0\|Div0\"" {  } { { "finalproject.v" "Div0" { Text "E:/csc258/finalproject/finalproject.v" 655 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1480479996023 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1480479996023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div3\"" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 657 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479996429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div3 " "Instantiated megafunction \"datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996429 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 657 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480479996429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "E:/csc258/finalproject/db/lpm_divide_ebm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479996479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479996479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "E:/csc258/finalproject/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479996500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479996500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "E:/csc258/finalproject/db/alt_u_div_eve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479996526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479996526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div1\"" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 655 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479996595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div1 " "Instantiated megafunction \"datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996595 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 655 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480479996595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "E:/csc258/finalproject/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479996644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479996644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/csc258/finalproject/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479996665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479996665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "E:/csc258/finalproject/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479996693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479996693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div4\"" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 659 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479996721 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div4 " "Instantiated megafunction \"datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996721 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 659 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480479996721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div2\"" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 657 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479996733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div2 " "Instantiated megafunction \"datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996733 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 657 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480479996733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div0\"" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 655 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479996782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div0 " "Instantiated megafunction \"datapath2:d0\|counter:c0\|datapath1:d0\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479996782 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 655 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1480479996782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rcm " "Found entity 1: lpm_divide_rcm" {  } { { "db/lpm_divide_rcm.tdf" "" { Text "E:/csc258/finalproject/db/lpm_divide_rcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479996832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479996832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "E:/csc258/finalproject/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479996854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479996854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_82f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_82f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_82f " "Found entity 1: alt_u_div_82f" {  } { { "db/alt_u_div_82f.tdf" "" { Text "E:/csc258/finalproject/db/alt_u_div_82f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480479996888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479996888 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath2:d0\|counter:c0\|datapath1:d0\|colour\[1\] datapath2:d0\|counter:c0\|datapath1:d0\|colour\[2\] " "Duplicate LATCH primitive \"datapath2:d0\|counter:c0\|datapath1:d0\|colour\[1\]\" merged with LATCH primitive \"datapath2:d0\|counter:c0\|datapath1:d0\|colour\[2\]\"" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479997169 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath2:d0\|counter:c0\|datapath1:d0\|colour\[0\] datapath2:d0\|counter:c0\|datapath1:d0\|colour\[2\] " "Duplicate LATCH primitive \"datapath2:d0\|counter:c0\|datapath1:d0\|colour\[0\]\" merged with LATCH primitive \"datapath2:d0\|counter:c0\|datapath1:d0\|colour\[2\]\"" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1480479997169 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1480479997169 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath2:d0\|counter:c0\|datapath1:d0\|colour\[2\] " "Latch datapath2:d0\|counter:c0\|datapath1:d0\|colour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath2:d0\|counter:c0\|control1:c0\|current_state.DRAW0 " "Ports D and ENA on the latch are fed by the same signal datapath2:d0\|counter:c0\|control1:c0\|current_state.DRAW0" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 495 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480479997171 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 651 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480479997171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath2:d0\|counter:c0\|datapath1:d0\|num\[3\] " "Latch datapath2:d0\|counter:c0\|datapath1:d0\|num\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath2:d0\|counter:c0\|control1:c0\|current_state.DRAW0 " "Ports D and ENA on the latch are fed by the same signal datapath2:d0\|counter:c0\|control1:c0\|current_state.DRAW0" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 495 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480479997171 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 656 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480479997171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath2:d0\|counter:c0\|datapath1:d0\|num\[2\] " "Latch datapath2:d0\|counter:c0\|datapath1:d0\|num\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath2:d0\|counter:c0\|control1:c0\|current_state.DRAW0 " "Ports D and ENA on the latch are fed by the same signal datapath2:d0\|counter:c0\|control1:c0\|current_state.DRAW0" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 495 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480479997171 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 656 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480479997171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath2:d0\|counter:c0\|datapath1:d0\|num\[1\] " "Latch datapath2:d0\|counter:c0\|datapath1:d0\|num\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath2:d0\|counter:c0\|control1:c0\|current_state.DRAW0 " "Ports D and ENA on the latch are fed by the same signal datapath2:d0\|counter:c0\|control1:c0\|current_state.DRAW0" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 495 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480479997171 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 656 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480479997171 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath2:d0\|counter:c0\|datapath1:d0\|num\[0\] " "Latch datapath2:d0\|counter:c0\|datapath1:d0\|num\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA datapath2:d0\|counter:c0\|control1:c0\|current_state.DRAW0 " "Ports D and ENA on the latch are fed by the same signal datapath2:d0\|counter:c0\|control1:c0\|current_state.DRAW0" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 495 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1480479997171 ""}  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 656 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1480479997171 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "finalproject.v" "" { Text "E:/csc258/finalproject/finalproject.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1480479997580 "|finalproject|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1480479997580 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1480479997727 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1480479998661 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/csc258/finalproject/output_files/finalproject.map.smsg " "Generated suppressed messages file E:/csc258/finalproject/output_files/finalproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479998780 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1480479999037 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480479999037 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1480479999139 ""}  } { { "db/altpll_80u.tdf" "" { Text "E:/csc258/finalproject/db/altpll_80u.tdf" 34 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1480479999139 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1024 " "Implemented 1024 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1480479999425 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1480479999425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "937 " "Implemented 937 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1480479999425 ""} { "Info" "ICUT_CUT_TM_RAMS" "45 " "Implemented 45 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1480479999425 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1480479999425 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1480479999425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1480479999425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "956 " "Peak virtual memory: 956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480479999464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 29 23:26:39 2016 " "Processing ended: Tue Nov 29 23:26:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480479999464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480479999464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480479999464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480479999464 ""}
