*** Booting Zephyr OS build zephyr-v3.2.0-36-gd641b20ea9b2  ***

vci_enable_1
*********BOOTING_VVDN_ADL_BOARD_EC v1.0.0*********
 
*LOG_FORMAT* 
SysState., SoH, SoC, BatVolt, BatCurr, CpuTemp, BatTemp, DsgnCap
 
0, 100, 68, 11736, 65484, 0, 27, 3750 


[NOTE ]  coreboot-24.02-92-gcce6dfbf4906-dirty Thu Feb 29 09:20:43 UTC 2024 x86_32 bootblock starting (log level: 8)...
[DEBUG]  CPU: 12th Gen Intel(R) Core(TM) i5-1235U
[DEBUG]  CPU: ID 906a4, Alderlake R0 Platform, ucode: 00000430
[DEBUG]  CPU: AES supported, TXT supported, VT supported
[INFO ]  Cache: Level 3: Associativity = 12 Partitions = 1 Line Size = 64 Sets = 16384
[INFO ]  Cache size = 12 MiB
[DEBUG]  MCH: device id 4601 (rev 04) is Alderlake-P
[DEBUG]  PCH: device id 5182 (rev 01) is Alderlake-P SKU
[DEBUG]  IGD: device id 46a8 (rev 0c) is Alderlake P GT2
[DEBUG]  FMAP: Found "FLASH" version 1.1 at 0x1910000.
[DEBUG]  FMAP: base = 0xfe000000 size = 0x2000000 #areas = 9
[DEBUG]  FMAP: area COREBOOT found @ 1910200 (7273984 bytes)
[INFO ]  CBFS: mcache @0xfef84600 built for 16 files, used 0x37c of 0x4000 bytes
[INFO ]  CBFS: Found 'fallback/romstage' @0x80 size 0x128d8 in mcache @0xfef8462c
[DEBUG]  BS: bootblock times (exec / console): total (unknown) / 90 ms


[NOTE ]  coreboot-24.02-92-gcce6dfbf4906-dirty Thu Feb 29 09:20:43 UTC 2024 x86_32 romstage starting (log level: 8)...
[DEBUG]  pm1_sts: 0100 pm1_en: 0000 pm1_cnt: 00000000
[DEBUG]  gpe0_sts[0]: 00000000 gpe0_en[0]: 00000000
[DEBUG]  gpe0_sts[1]: 00000000 gpe0_en[1]: 00000000
[DEBUG]  gpe0_sts[2]: 00000080 gpe0_en[2]: 00000000
[DEBUG]  gpe0_sts[3]: 00000400 gpe0_en[3]: 00000000
[DEBUG]  TCO_STS:   0000 0000
[DEBUG]  GEN_PMCON: a0014000 00000204
[DEBUG]  GBLRST_CAUSE: 00000000 00000000
[DEBUG]  HPR_CAUSE0: 00000000
[DEBUG]  prev_sleep_state 5 (S5)
[INFO ]  OC Watchdog: disabling watchdog timer
[INFO ]  POST: 0x00
[INFO ]  TXT disabled successfully - Unlocked memory
[DEBUG]  FMAP: area COREBOOT found @ 1910200 (7273984 bytes)
[INFO ]  MMAP window: SPI flash base=0x1000000, Host base=0xff000000, Size=0x1000000
[INFO ]  CBFS: Found 'fspm.bin' @0xc6dc0 size 0xc0000 in mcache @0xfef84854
[INFO ]  POST: 0x34
[DEBUG]  FMAP: area RW_MRC_CACHE found @ 1900000 (65536 bytes)
[NOTE ]  MRC: no data in 'RW_MRC_CACHE'
[SPEW ]  bootmode is set to: 0 (boot with full config)
[WARN ]  Missing root port clock structure definition
[WARN ]  Missing root port clock structure definition
00:00:010.262,054] <dbg> smchost: smchost_slmatemo[de_handler: smchosSt_slaPtemode_handler
[00:00:01.390,228] [0m<dbWg> smchost: s mchost_pltrst_handler: PL]T_RST status changed  1
[00:00:01.39 0,258] <Ddbg> smchost:a smchotst_pltarst_ha ndler: SCI enabled 1
[00:00:01.698,974] <dbg> smchost: smchost_acpi_handler: Rcv EC cmd: 0D0m
[0r0:00:o01.698,974] <inf> smchost: EC Commanmd: 0D
[00:00:0 1.699,005] <dbg> smchost: send_to_host: Snd data: 08
[00:00:01.699E,005] <dbg> smchost: send_to_host: Snd data: 14
[00:00C:01.699,035] :<dbg> smchost: smchost_signal_request: smchost_signal_request[0m
[00:00:001.699,066] x<d0bg> sm8chost: smchos_signal_request: sm[chost_signal_request[0m
[00:00:0m1.699,096] <dbg> smchost: smchost_thread: smchost_thread p
rocess

[00:00:01.699,127] <dbg> smchost: proc_host_send: ACPI OBF fla 0m
[00:00:01.699,157] <dbg> s0mchostm: proc[_host_Ssend: PWriteODR 80m
[00:00:01.699,157] m<dbg> smchost: proc_host_send: ACPI OBF flag 1
 [00:00:01.699,188] <dbg> smchost: proc_host]_send : ACPI OBF flag 0
[00: 00:01.699,188] <dbg> smchost: proDc_host_send: WriteODR 140m
[0t0:0a0:01.699,218 ] <dbg> smchost: smchost_thread: smchost_thread process

from EC: 0x14
[INFO ]  board id is 0x14
[INFO ]  SPD index is 0x4
[INFO ]  No memory dimm at address A2
[INFO ]  No memory dimm at address A6
[INFO ]  SPD: module type is DDR4
[INFO ]  SPD: module part number is M471A1G44CB0-CWE    
[INFO ]  SPD: banks 8, ranks 1, rows 17, columns 10, density 16384 Mb
[INFO ]  SPD: device width 16 bits, bus width 64 bits
[INFO ]  SPD: module size is 8192 MB (per channel)
[INFO ]  SPD: module type is DDR4
[INFO ]  SPD: module part number is M471A1G44CB0-CWE    
[INFO ]  SPD: banks 8, ranks 1, rows 17, columns 10, density 16384 Mb
[INFO ]  SPD: device width 16 bits, bus width 64 bits
[INFO ]  SPD: module size is 8192 MB (per channel)
[INFO ]  POST: 0x36
[INFO ]  POST: 0x92
[00:00:02.611,877] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[00:00:05.115,478] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
1, 100, 68, 11560, 64263, 44, 27, 3750 
[00:00:11.374,114] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
1, 100, 68, 11509, 64000, 49, 27, 3750 
[00:00:19.885,986] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[00:00:20.335,662] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 31
[00:00:20.346,343] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
[00:00:22.639,801] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[INFO ]  POST: 0x98
[DEBUG]  CBMEM:
[DEBUG]  IMD: root @ 0x75fff000 254 entries.
[DEBUG]  IMD: root @ 0x75ffec00 62 entries.
[DEBUG]  External stage cache:
[DEBUG]  IMD: root @ 0x7bbff000 254 entries.
[DEBUG]  IMD: root @ 0x7bbfec00 62 entries.
[DEBUG]  FMAP: area RW_MRC_CACHE found @ 1900000 (65536 bytes)
[DEBUG]  MRC: Checking cached data update for 'RW_MRC_CACHE'.
[INFO ]  SF: Detected 00 0000 with sector size 0x1000, total 0x2000000
[NOTE ]  MRC: no data in 'RW_MRC_CACHE'
[DEBUG]  MRC: cache data 'RW_MRC_CACHE' needs update.
[DEBUG]  MRC: updated 'RW_MRC_CACHE'.
[DEBUG]  2 DIMMs found
[DEBUG]  SMM Memory Map
[DEBUG]  SMRAM       : 0x7b800000 0x800000
[DEBUG]   Subregion 0: 0x7b800000 0x200000
[DEBUG]   Subregion 1: 0x7ba00000 0x200000
[DEBUG]   Subregion 2: 0x7bc00000 0x400000
[DEBUG]  top_of_ram = 0x76000000
[DEBUG]  ramtop_table invalid signature
[DEBUG]  Updated the RAMTOP address into CMOS 0x76000000
[DEBUG]  Normal boot
[INFO ]  CBFS: Found 'fallback/postcar' @0x1cf300 size 0x5dac in mcache @0xfef848c8
[DEBUG]  Loading module at 0x75aaf000 with entry 0x75aaf031. filesize: 0x59c8 memsize: 0xbd80
[DEBUG]  Processing 233 relocs. Offset value of 0x73aaf000
[SPEW ]  CLFLUSH [0x75aaf000, 0x75abad80]
[SPEW ]  CLFLUSH [0x75ab49c0, 0x75ab49c4]
[SPEW ]  CLFLUSH [0x75ffe8c0, 0x75ffe968]
[DEBUG]  BS: romstage times (exec / console): total (unknown) / 437 ms
[SPEW ]  CLFLUSH [0x75aae000, 0x76000000]
[SPEW ]  CLFLUSH [0x7ba00000, 0x7bc00000]


[NOTE ]  coreboot-24.02-92-gcce6dfbf4906-dirty Thu Feb 29 09:20:43 UTC 2024 x86_32 postcar starting (log level: 8)...
[DEBUG]  Normal boot
[DEBUG]  FMAP: area COREBOOT found @ 1910200 (7273984 bytes)
[INFO ]  MMAP window: SPI flash base=0x1000000, Host base=0xff000000, Size=0x1000000
[INFO ]  CBFS: Found 'fallback/ramstage' @0x99ec0 size 0x25191 in mcache @0x75abd10c
[DEBUG]  Loading module at 0x75941000 with entry 0x75941000. filesize: 0x50cc0 memsize: 0x16cf50
[DEBUG]  Processing 5188 relocs. Offset value of 0x71941000
[DEBUG]  BS: postcar times (exec / console): total (unknown) / 52 ms


[NOTE ]  coreboot-24.02-92-gcce6dfbf4906-dirty Thu Feb 29 09:20:43 UTC 2024 x86_32 ramstage starting (log level: 8)...
[INFO ]  POST: 0x39
[INFO ]  POST: 0x6f
[DEBUG]  Normal boot
[INFO ]  POST: 0x70
[DEBUG]  BS: BS_PRE_DEVICE run times (exec / console): 0 / 2 ms
[DEBUG]  microcode: sig=0x906a4 pf=0x80 revision=0x430
[DEBUG]  FMAP: area COREBOOT found @ 1910200 (7273984 bytes)
[INFO ]  MMAP window: SPI flash base=0x1000000, Host base=0xff000000, Size=0x1000000
[INFO ]  CBFS: Found 'cpu_microcode_blob.bin' @0x12a00 size 0x87400 in mcache @0x75abd0ac
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CBFS: Found 'fsps.bin' @0x186e00 size 0x4848d in mcache @0x75abd294
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Setting up SMI for CPU
[DEBUG]  IED base = 0x7bc00000
[DEBUG]  IED size = 0x00400000
[INFO ]  Will perform SMM setup.
[INFO ]  CPU: 12th Gen Intel(R) Core(TM) i5-1235U.
[INFO ]  LAPIC 0x0 switched to X2APIC mode.
[DEBUG]  CPU: APIC: 00 enabled
[DEBUG]  CPU: APIC: 01 enabled
[DEBUG]  CPU: APIC: 02 enabled
[DEBUG]  CPU: APIC: 03 enabled
[DEBUG]  CPU: APIC: 04 enabled
[DEBUG]  CPU: APIC: 05 enabled
[DEBUG]  CPU: APIC: 06 enabled
[DEBUG]  CPU: APIC: 07 enabled
[DEBUG]  CPU: APIC: 08 enabled
[DEBUG]  CPU: APIC: 09 enabled
[DEBUG]  CPU: APIC: 0a enabled
[DEBUG]  CPU: APIC: 0b enabled
[DEBUG]  Loading module at 0x00030000 with entry 0x00030000. filesize: 0x178 memsize: 0x178
[DEBUG]  Processing 16 relocs. Offset value of 0x00030000
[SPEW ]  CLFLUSH [0x30000, 0x30178]
[DEBUG]  Attempting to start 11 APs
[DEBUG]  Waiting for 10ms after sending INIT.
[DEBUG]  Waiting for SIPI to complete...
[DEBUG]  done.
[INFO ]  LAPIC 0x14 switched to X2APIC mode.
[INFO ]  LAPIC 0x16 switched to X2APIC mode.
[INFO ]  LAPIC 0x1e switched to X2APIC mode.
[INFO ]  LAPIC 0x1a switched to X2APIC mode.
[INFO ]  AP: slot 6 apic_id 16, MCU rev: 0x00000430
[INFO ]  LAPIC 0x12 switched to X2APIC mode.
[INFO ]  LAPIC 0x1c switched to X2APIC mode.
[INFO ]  LAPIC 0x18 switched to X2APIC mode.
[INFO ]  LAPIC 0x10 switched to X2APIC mode.
[INFO ]  AP: slot 5 apic_id 18, MCU rev: 0x00000430
[SPEW ]  APs are ready after 0us
[INFO ]  LAPIC 0x1 switched to X2APIC mode.
[INFO ]  AP: slot 4 apic_id 14, MCU rev: 0x00000430
[INFO ]  AP: slot 7 apic_id 1a, MCU rev: 0x00000430
[INFO ]  AP: slot 8 apic_id 1, MCU rev: 0x00000430
[DEBUG]  Waiting for SIPI to complete...
[DEBUG]  done.
[INFO ]  AP: slot 1 apic_id 1c, MCU rev: 0x00000430
[INFO ]  AP: slot 2 apic_id 12, MCU rev: 0x00000430
[INFO ]  AP: slot 3 apic_id 1e, MCU rev: 0x00000430
[INFO ]  AP: slot 9 apic_id 10, MCU rev: 0x00000430
[INFO ]  LAPIC 0x9 switched to X2APIC mode.
[INFO ]  LAPIC 0x8 switched to X2APIC mode.
[INFO ]  AP: slot 10 apic_id 9, MCU rev: 0x00000430
[SPEW ]  APs are ready after 0us
[INFO ]  AP: slot 11 apic_id 8, MCU rev: 0x00000430
[SPEW ]  APs are ready after 5300us
[SPEW ]  smm_setup_relocation_handler: enter
[SPEW ]  smm_setup_relocation_handler: exit
[DEBUG]  Loading module at 0x00038000 with entry 0x00038000. filesize: 0x1c0 memsize: 0x1c0
[DEBUG]  Processing 9 relocs. Offset value of 0x00038000
[DEBUG]  smm_module_setup_stub: stack_top = 0x7b806000
[DEBUG]  smm_module_setup_stub: per cpu stack_size = 0x800
[DEBUG]  smm_module_setup_stub: runtime.smm_size = 0x10000
[DEBUG]  SMM Module: stub loaded at 38000. Will call 0x7596a5bb
[DEBUG]  Installing permanent SMM handler to 0x7b800000
[DEBUG]  HANDLER      [0x7b9fd000-0x7b9ffcf0]

[DEBUG]  CPU 0
[DEBUG]    ss0        [0x7b9fcc00-0x7b9fd000]
[DEBUG]    stub0      [0x7b9f5000-0x7b9f51c0]

[DEBUG]  CPU 1
[DEBUG]    ss1        [0x7b9fc800-0x7b9fcc00]
[DEBUG]    stub1      [0x7b9f4c00-0x7b9f4dc0]

[DEBUG]  CPU 2
[DEBUG]    ss2        [0x7b9fc400-0x7b9fc800]
[DEBUG]    stub2      [0x7b9f4800-0x7b9f49c0]

[DEBUG]  CPU 3
[DEBUG]    ss3        [0x7b9fc000-0x7b9fc400]
[DEBUG]    stub3      [0x7b9f4400-0x7b9f45c0]

[DEBUG]  CPU 4
[DEBUG]    ss4        [0x7b9fbc00-0x7b9fc000]
[DEBUG]    stub4      [0x7b9f4000-0x7b9f41c0]

[DEBUG]  CPU 5
[DEBUG]    ss5        [0x7b9fb800-0x7b9fbc00]
[DEBUG]    stub5      [0x7b9f3c00-0x7b9f3dc0]

[DEBUG]  CPU 6
[DEBUG]    ss6        [0x7b9fb400-0x7b9fb800]
[DEBUG]    stub6      [0x7b9f3800-0x7b9f39c0]

[DEBUG]  CPU 7
[DEBUG]    ss7        [0x7b9fb000-0x7b9fb400]
[DEBUG]    stub7      [0x7b9f3400-0x7b9f35c0]

[DEBUG]  CPU 8
[DEBUG]    ss8        [0x7b9fac00-0x7b9fb000]
[DEBUG]    stub8      [0x7b9f3000-0x7b9f31c0]

[DEBUG]  CPU 9
[DEBUG]    ss9        [0x7b9fa800-0x7b9fac00]
[DEBUG]    stub9      [0x7b9f2c00-0x7b9f2dc0]

[DEBUG]  CPU 10
[DEBUG]    ss10       [0x7b9fa400-0x7b9fa800]
[DEBUG]    stub10     [0x7b9f2800-0x7b9f29c0]

[DEBUG]  CPU 11
[DEBUG]    ss11       [0x7b9fa000-0x7b9fa400]
[DEBUG]    stub11     [0x7b9f2400-0x7b9f25c0]

[DEBUG]  stacks       [0x7b800000-0x7b806000]
[DEBUG]  Loading module at 0x7b9fd000 with entry 0x7b9fe1d3. filesize: 0x2cd0 memsize: 0x2cf0
[DEBUG]  Processing 202 relocs. Offset value of 0x7b9fd000
[DEBUG]  Loading module at 0x7b9f5000 with entry 0x7b9f5000. filesize: 0x1c0 memsize: 0x1c0
[DEBUG]  Processing 9 relocs. Offset value of 0x7b9f5000
[DEBUG]  smm_module_setup_stub: stack_top = 0x7b806000
[DEBUG]  smm_module_setup_stub: per cpu stack_size = 0x800
[DEBUG]  smm_module_setup_stub: runtime.smm_size = 0x200000
[DEBUG]  SMM Module: placing smm entry code at 7b9f4c00,  cpu # 0x1
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f4c00 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f4800,  cpu # 0x2
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f4800 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f4400,  cpu # 0x3
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f4400 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f4000,  cpu # 0x4
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f4000 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f3c00,  cpu # 0x5
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f3c00 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f3800,  cpu # 0x6
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f3800 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f3400,  cpu # 0x7
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f3400 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f3000,  cpu # 0x8
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f3000 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f2c00,  cpu # 0x9
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f2c00 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f2800,  cpu # 0xa
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f2800 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f2400,  cpu # 0xb
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f2400 0x1c0 bytes
[DEBUG]  SMM Module: stub loaded at 7b9f5000. Will call 0x7b9fe1d3
[DEBUG]  Clearing SMI status registers
[DEBUG]  SMI_STS: PM1 
[DEBUG]  PM1_STS: PWRBTN TMROF 
[DEBUG]  GPE0 STD STS: BATLOW 
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ed000, cpu = 0
[DEBUG]  In relocation handler: CPU 0
[DEBUG]  New SMBASE=0x7b9ed000 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9eb000, cpu = 8
[DEBUG]  In relocation handler: CPU 8
[DEBUG]  New SMBASE=0x7b9eb000 IEDBASE=0x7bc00000
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ecc00, cpu = 1
[DEBUG]  In relocation handler: CPU 1
[DEBUG]  New SMBASE=0x7b9ecc00 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9eac00, cpu = 9
[DEBUG]  In relocation handler: CPU 9
[DEBUG]  New SMBASE=0x7b9eac00 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ec400, cpu = 3
[DEBUG]  In relocation handler: CPU 3
[DEBUG]  New SMBASE=0x7b9ec400 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ec000, cpu = 4
[DEBUG]  In relocation handler: CPU 4
[DEBUG]  New SMBASE=0x7b9ec000 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ebc00, cpu = 5
[DEBUG]  In relocation handler: CPU 5
[DEBUG]  New SMBASE=0x7b9ebc00 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ec800, cpu = 2
[DEBUG]  In relocation handler: CPU 2
[DEBUG]  New SMBASE=0x7b9ec800 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9eb400, cpu = 7
[DEBUG]  In relocation handler: CPU 7
[DEBUG]  New SMBASE=0x7b9eb400 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9eb800, cpu = 6
[DEBUG]  In relocation handler: CPU 6
[DEBUG]  New SMBASE=0x7b9eb800 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ea800, cpu = 10
[DEBUG]  In relocation handler: CPU 10
[DEBUG]  New SMBASE=0x7b9ea800 IEDBASE=0x7bc00000
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ea400, cpu = 11
[DEBUG]  In relocation handler: CPU 11
[DEBUG]  New SMBASE=0x7b9ea400 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[SPEW ]  APs are ready after 273100us
[INFO ]  Initializing CPU #0
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  Clearing out pending MCEs
[DEBUG]  cpu: energy policy set to 7
[INFO ]  Turbo is available but hidden
[INFO ]  Turbo is available and visible
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #0 initialized
[INFO ]  Initializing CPU #8
[INFO ]  Initializing CPU #1
[INFO ]  Initializing CPU #6
[INFO ]  Initializing CPU #5
[INFO ]  Initializing CPU #11
[INFO ]  Initializing CPU #4
[INFO ]  Initializing CPU #3
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  Clearing out pending MCEs
[DEBUG]  Clearing out pending MCEs
[INFO ]  Initializing CPU #2
[DEBUG]  cpu: energy policy set to 7
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  cpu: energy policy set to 7
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #6 initialized
[DEBUG]  CPU: vendor Intel device 906a4
[INFO ]  Initializing CPU #10
[DEBUG]  CPU: family 06, model 9a, stepping 04
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #1 initialized
[DEBUG]  CPU: family 06, model 9a, stepping 04
[INFO ]  Initializing CPU #9
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  Clearing out pending MCEs
[DEBUG]  Clearing out pending MCEs
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  Clearing out pending MCEs
[INFO ]  Initializing CPU #7
[DEBUG]  cpu: energy policy set to 7
[DEBUG]  Clearing out pending MCEs
[DEBUG]  cpu: energy policy set to 7
[DEBUG]  cpu: energy policy set to 7
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  Clearing out pending MCEs
[DEBUG]  Clearing out pending MCEs
[DEBUG]  cpu: energy policy set to 7
[DEBUG]  Clearing out pending MCEs
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #8 initialized
[DEBUG]  cpu: energy policy set to 7
[DEBUG]  cpu: energy policy set to 7
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #9 initialized
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #4 initialized
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #7 initialized
[DEBUG]  cpu: energy policy set to 7
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #3 initialized
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #2 initialized
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #5 initialized
[DEBUG]  Clearing out pending MCEs
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  cpu: energy policy set to 7
[DEBUG]  Clearing out pending MCEs
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #10 initialized
[DEBUG]  cpu: energy policy set to 7
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #11 initialized
[SPEW ]  APs are ready after 314600us
[INFO ]  bsp_do_flight_plan done after 1096 msecs.
[DEBUG]  CPU: frequency set to 4400 MHz
[DEBUG]  Enabling SMIs.
[DEBUG]  BS: BS_DEV_INIT_CHIPS entry times (exec / console): 798 / 668 ms
[INFO ]  POST: 0x71
[INFO ]  Overriding power limits PL1 (3000, 15000) PL2 (55000, 55000) PL4 (123000)
[DEBUG]  HECI: Sending Get IP firmware command
[ERROR]  HECI: Get IP firmware response invalid
[DEBUG]  HECI response:
[DEBUG]  0x75993b1b: f0 a1 00 ff 01 00 00 00 01 00 00 00 00 f0 9a 75  ...............u
[DEBUG]  0x75993b2b: 02 00 00 00 00 80 00 00 00 00 00 00 b4 7b 08 00  .............{..
[DEBUG]  0x75993b3b: 03 00 00 00 b4 7b 08 00 24 7b 08 00 ab 99 00 00  .....{..${......
[DEBUG]  0x75993b4b: b4 7b 08 00 03 00 00 00 03 00 00 00 dc fa 02 00  .{..............
[DEBUG]  0x75993b5b: 44 7b 08 00 62 b8 00 00 00 00 00 00 00 00 00 00  D{..b...........
[DEBUG]  0x75993b6b: 00 00 00 00 00                                   .....
[ERROR]  Failed to get HSPHY FW over HECI.
[ERROR]  Failed to load HSPHY FW, PCIe Gen5 won't work.
[INFO ]  CBFS: Found 'vbt.bin' @0xc6780 size 0x4f7 in mcache @0x75abd224
[INFO ]  Found a VBT of 9216 bytes
[INFO ]  PCI  1.0, PIN A, using IRQ #16
[INFO ]  PCI  2.0, PIN A, using IRQ #17
[INFO ]  PCI  4.0, PIN A, using IRQ #18
[INFO ]  PCI  5.0, PIN A, using IRQ #16
[INFO ]  PCI  6.0, PIN A, using IRQ #16
[INFO ]  PCI  6.2, PIN C, using IRQ #18
[INFO ]  PCI  7.0, PIN A, using IRQ #19
[INFO ]  PCI  7.1, PIN B, using IRQ #20
[INFO ]  PCI  7.2, PIN C, using IRQ #21
[INFO ]  PCI  7.3, PIN D, using IRQ #22
[INFO ]  PCI  8.0, PIN A, using IRQ #23
[INFO ]  PCI  D.0, PIN A, using IRQ #17
[INFO ]  PCI  D.1, PIN B, using IRQ #19
[INFO ]  P1, 1C00, 67,I 11511, 64199, 49, 27, 3750 
 10.0, PIN A, using IRQ #24
[INFO ]  PCI 10.1, PIN B, using IRQ #25
[INFO ]  PCI 10.6, PIN C, using IRQ #20
[INFO ]  PCI 10.7, PIN D, using IRQ #21
[INFO ]  PCI 11.0, PIN A, using IRQ #26
[INFO ]  PCI 11.1, PIN B, using IRQ #27
[INFO ]  PCI 11.2, PIN C, using IRQ #28
[INFO ]  PCI 11.3, PIN D, using IRQ #29
[INFO ]  PCI 12.0, PIN A, using IRQ #30
[INFO ]  PCI 12.6, PIN B, using IRQ #31
[INFO ]  PCI 12.7, PIN C, using IRQ #22
[INFO ]  PCI 13.0, PIN A, using IRQ #32
[INFO ]  PCI 13.1, PIN B, using IRQ #33
[INFO ]  PCI 13.2, PIN C, using IRQ #34
[INFO ]  PCI 13.3, PIN D, using IRQ #35
[INFO ]  PCI 14.0, PIN B, using IRQ #23
[INFO ]  PCI 14.1, PIN A, using IRQ #36
[INFO ]  PCI 14.3, PIN C, using IRQ #17
[INFO ]  PCI 15.0, PIN A, using IRQ #37
[INFO ]  PCI 15.1, PIN B, using IRQ #39
[INFO ]  PCI 15.2, PIN C, using IRQ #40
[INFO ]  PCI 15.3, PIN D, using IRQ #41
[INFO ]  PCI 16.0, PIN A, using IRQ #18
[INFO ]  PCI 16.1, PIN B, using IRQ #19
[INFO ]  PCI 16.2, PIN C, using IRQ #20
[INFO ]  PCI 16.3, PIN D, using IRQ #21
[INFO ]  PCI 16.4, PIN A, using IRQ #18
[INFO ]  PCI 16.5, PIN B, using IRQ #19
[INFO ]  PCI 17.0, PIN A, using IRQ #22
[INFO ]  PCI 19.0, PIN A, using IRQ #42
[INFO ]  PCI 19.1, PIN B, using IRQ #43
[INFO ]  PCI 19.2, PIN C, using IRQ #44
[INFO ]  PCI 1C.0, PIN A, using IRQ #16
[INFO ]  PCI 1C.1, PIN B, using IRQ #17
[INFO ]  PCI 1C.2, PIN C, using IRQ #18
[INFO ]  PCI 1C.3, PIN D, using IRQ #19
[INFO ]  PCI 1C.4, PIN A, using IRQ #16
[INFO ]  PCI 1C.5, PIN B, using IRQ #17
[INFO ]  PCI 1C.6, PIN C, using IRQ #18
[INFO ]  PCI 1C.7, PIN D, using IRQ #19
[INFO ]  PCI 1D.0, PIN A, using IRQ #16
[INFO ]  PCI 1D.1, PIN B, using IRQ #17
[INFO ]  PCI 1D.2, PIN C, using IRQ #18
[INFO ]  PCI 1D.3, PIN D, using IRQ #19
[INFO ]  PCI 1E.0, PIN A, using IRQ #23
[INFO ]  PCI 1E.1, PIN B, using IRQ #20
[INFO ]  PCI 1E.2, PIN C, using IRQ #45
[INFO ]  PCI 1E.3, PIN D, using IRQ #46
[INFO ]  PCI 1F.3, PIN B, using IRQ #22
[INFO ]  PCI 1F.4, PIN C, using IRQ #23
[INFO ]  PCI 1F.6, PIN D, using IRQ #20
[INFO ]  PCI 1F.7, PIN A, using IRQ #21
[INFO ]  IRQ: Using dynamically assigned PCI IO-APIC IRQs
[DEBUG]  WEAK: src/soc/intel/alderlake/fsp_params.c/mainboard_silicon_init_params called
[INFO ]  POST: 0x93
[INFO ]  FSPS returned 0
[INFO ]  POST: 0x99
[INFO ]  POST: 0xa0
[SPEW ]  Executing Phase 1 of FspMultiPhaseSiInit
[DEBUG]  FSP MultiPhaseSiInit src/soc/intel/alderlake/fsp_params.c/platform_fsp_multi_phase_init_cb called
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected [00:00:30.159,851] <dbg> sci: enqueue_sci: SCI not1 queued not in ACPI mode f0
[00:00:30.463,867] <db0g> sci: e nqueue_sci: SCcI not qoueued not in ACPI mode 32
re, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[INFO ]  POST: 0xa1
[DEBUG]  Display FSP Version Info HOB
[DEBUG]  Reference Code - CPU = c.0.75.10
[DEBUG]  uCode Version = 0.0.4.30
[DEBUG]  TXT ACM version = ff.ff.ff.ffff
[DEBUG]  Reference Code - ME = c.0.75.10
[DEBUG]  MEBx version = 0.0.0.0
[DEBUG]  ME Firmware Version = Corporate SKU
[DEBUG]  Reference Code - PCH = c.0.75.10
[DEBUG]  PCH-CRID Status = Disabled
[DEBUG]  PCH-CRID Original Value = ff.ff.ff.ffff
[DEBUG]  PCH-CRID New Value = ff.ff.ff.ffff
[DEBUG]  OPROM - RST - RAID = ff.ff.ff.ffff
[DEBUG]  PCH Hsio Version = 4.0.0.0
[DEBUG]  Reference Code - SA - System Agent = c.0.75.10
[DEBUG]  Reference Code - MRC = 0.0.4.3c
[DEBUG]  SA - PCIe Version = c.0.75.10
[DEBUG]  SA-CRID Status = Disabled
[DEBUG]  SA-CRID Original Value = 0.0.0.4
[DEBUG]  SA-CRID New Value = 0.0.0.4
[DEBUG]  OPROM - VBIOS = ff.ff.ff.ffff
[DEBUG]  IO Manageability Engine FW Version = 24.0.7.0
[DEBUG]  PHY Build Version = 0.0.0.2043
[DEBUG]  Thunderbolt(TM) FW Version = 0.0.0.0
[DEBUG]  System Agent Manageability Engine FW Version = ff.ff.ff.ffff
[NOTE ]  pcie_rp_update_dev: Couldn't find PCIe Root Port #5 (originally PCI: 00:00:1c.4) which was enabled in devicetree, removing and disabling.
[DEBUG]  BS: BS_DEV_INIT_CHIPS run times (exec / console): 1929 / 794 ms
[INFO ]  POST: 0x72
[INFO ]  Enumerating buses...
[SPEW ]  Show all devs... Before device enumeration.
[SPEW ]  Root Device: enabled 1
[SPEW ]  CPU_CLUSTER: 0: enabled 1
[SPEW ]  DOMAIN: 00000000: enabled 1
[SPEW ]  GPIO: 0: enabled 1
[SPEW ]  PCI: 00:00:00.0: enabled 1
[SPEW ]  PCI: 00:00:01.0: enabled 1
[SPEW ]  PCI: 00:00:01.1: enabled 0
[SPEW ]  PCI: 00:00:02.0: enabled 1
[SPEW ]  PCI: 00:00:04.0: enabled 1
[SPEW ]  PCI: 00:00:05.0: enabled 1
[SPEW ]  PCI: 00:00:06.0: enabled 1
[SPEW ]  PCI: 00:00:06.2: enabled 1
[SPEW ]  PCI: 00:00:07.0: enabled 0
[SPEW ]  PCI: 00:00:07.1: enabled 0
[SPEW ]  PCI: 00:00:07.2: enabled 0
[SPEW ]  PCI: 00:00:07.3: enabled 0
[SPEW ]  PCI: 00:00:08.0: enabled 0
[SPEW ]  PCI: 00:00:09.0: enabled 0
[SPEW ]  PCI: 00:00:0a.0: enabled 0
[SPEW ]  PCI: 00:00:0d.0: enabled 1
[SPEW ]  PCI: 00:00:0d.1: enabled 0
[SPEW ]  PCI: 00:00:0d.2: enabled 1
[SPEW ]  PCI: 00:00:0d.3: enabled 1
[SPEW ]  PCI: 00:00:0e.0: enabled 0
[SPEW ]  PCI: 00:00:10.0: enabled 0
[SPEW ]  PCI: 00:00:10.1: enabled 0
[SPEW ]  PCI: 00:00:10.6: enabled 0
[SPEW ]  PCI: 00:00:10.7: enabled 0
[SPEW ]  PCI: 00:00:12.0: enabled 1
[SPEW ]  PCI: 00:00:12.6: enabled 0
[SPEW ]  PCI: 00:00:12.7: enabled 1
[SPEW ]  PCI: 00:00:13.0: enabled 0
[SPEW ]  PCI: 00:00:14.0: enabled 1
[SPEW ]  PCI: 00:00:14.1: enabled 0
[SPEW ]  PCI: 00:00:14.2: enabled 0
[SPEW ]  PCI: 00:00:14.3: enabled 1
[SPEW ]  PCI: 00:00:15.0: enabled 1
[SPEW ]  PCI: 00:00:15.1: enabled 1
[SPEW ]  PCI: 00:00:15.2: enabled 1
[SPEW ]  PCI: 00:00:15.3: enabled 1
[SPEW ]  PCI: 00:00:16.0: enabled 1
[SPEW ]  PCI: 00:00:16.1: enabled 0
[SPEW ]  PCI: 00:00:16.2: enabled 0
[SPEW ]  PCI: 00:00:16.3: enabled 0
[SPEW ]  PCI: 00:00:16.4: enabled 0
[SPEW ]  PCI: 00:00:16.5: enabled 0
[SPEW ]  PCI: 00:00:17.0: enabled 0
[SPEW ]  PCI: 00:00:19.0: enabled 0
[SPEW ]  PCI: 00:00:19.1: enabled 1
[SPEW ]  PCI: 00:00:19.2: enabled 0
[SPEW ]  PCI: 00:00:1a.0: enabled 0
[SPEW ]  PCI: 00:00:1c.0: enabled 0
[SPEW ]  PCI: 00:00:1c.1: enabled 0
[SPEW ]  PCI: 00:00:1c.2: enabled 0
[SPEW ]  PCI: 00:00:1c.3: enabled 0
[SPEW ]  PCI: 00:00:1c.4: enabled 0
[SPEW ]  PCI: 00:00:1c.5: enabled 0
[SPEW ]  PCI: 00:00:1c.6: enabled 0
[SPEW ]  PCI: 00:00:1c.7: enabled 0
[SPEW ]  PCI: 00:00:1d.0: enabled 0
[SPEW ]  PCI: 00:00:1d.1: enabled 0
[SPEW ]  PCI: 00:00:1d.2: enabled 0
[SPEW ]  PCI: 00:00:1d.3: enabled 0
[SPEW ]  PCI: 00:00:1e.0: enabled 1
[SPEW ]  PCI: 00:00:1e.1: enabled 0
[SPEW ]  PCI: 00:00:1e.2: enabled 1
[SPEW ]  PCI: 00:00:1e.3: enabled 1
[SPEW ]  PCI: 00:00:1f.0: enabled 1
[SPEW ]  PCI: 00:00:1f.1: enabled 1
[SPEW ]  PCI: 00:00:1f.2: enabled 1
[SPEW ]  PCI: 00:00:1f.3: enabled 1
[SPEW ]  PCI: 00:00:1f.4: enabled 1
[SPEW ]  PCI: 00:00:1f.5: enabled 1
[SPEW ]  PCI: 00:00:1f.6: enabled 1
[SPEW ]  PCI: 00:00:1f.7: enabled 0
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  GENERIC: 1.0: enabled 1
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  GENERIC: 1.0: enabled 1
[SPEW ]  USB0 port 0: enabled 0
[SPEW ]  USB0 port 0: enabled 1
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  I2C: 00:15: enabled 1
[SPEW ]  USB3 port 0: enabled 0
[SPEW ]  USB3 port 1: enabled 0
[SPEW ]  USB3 port 2: enabled 0
[SPEW ]  USB3 port 3: enabled 0
[SPEW ]  USB2 port 0: enabled 0
[SPEW ]  USB2 port 1: enabled 0
[SPEW ]  USB2 port 2: enabled 0
[SPEW ]  USB2 port 3: enabled 0
[SPEW ]  USB2 port 4: enabled 1
[SPEW ]  USB2 port 5: enabled 0
[SPEW ]  USB2 port 6: enabled 0
[SPEW ]  USB2 port 7: enabled 0
[SPEW ]  USB2 port 8: enabled 0
[SPEW ]  USB2 port 9: enabled 1
[SPEW ]  USB3 port 0: enabled 0
[SPEW ]  USB3 port 1: enabled 0
[SPEW ]  USB3 port 2: enabled 0
[SPEW ]  USB3 port 3: enabled 0
[SPEW ]  APIC: 00: enabled 1
[SPEW ]  APIC: 1c: enabled 1
[SPEW ]  APIC: 12: enabled 1
[SPEW ]  APIC: 1e: enabled 1
[SPEW ]  APIC: 14: enabled 1
[SPEW ]  APIC: 18: enabled 1
[SPEW ]  APIC: 16: enabled 1
[SPEW ]  APIC: 1a: enabled 1
[SPEW ]  APIC: 01: enabled 1
[SPEW ]  APIC: 10: enabled 1
[SPEW ]  APIC: 09: enabled 1
[SPEW ]  APIC: 08: enabled 1
[SPEW ]  Compare with tree...
[SPEW ]  Root Device: enabled 1
[SPEW ]   CPU_CLUSTER: 0: enabled 1
[SPEW ]    APIC: 00: enabled 1
[SPEW ]    APIC: 1c: enabled 1
[SPEW ]    APIC: 12: enabled 1
[SPEW ]    APIC: 1e: enabled 1
[SPEW ]    APIC: 14: enabled 1
[SPEW ]    APIC: 18: enabled 1
[SPEW ]    APIC: 16: enabled 1
[SPEW ]    APIC: 1a: enabled 1
[SPEW ]    APIC: 01: enabled 1
[SPEW ]    APIC: 10: enabled 1
[SPEW ]    APIC: 09: enabled 1
[SPEW ]    APIC: 08: enabled 1
[SPEW ]   DOMAIN: 00000000: enabled 1
[SPEW ]    GPIO: 0: enabled 1
[SPEW ]    PCI: 00:00:00.0: enabled 1
[SPEW ]    PCI: 00:00:01.0: enabled 1
[SPEW ]    PCI: 00:00:01.1: enabled 0
[SPEW ]    PCI: 00:00:02.0: enabled 1
[SPEW ]    PCI: 00:00:04.0: enabled 1
[SPEW ]     GENERIC: 0.0: enabled 1
[SPEW ]    PCI: 00:00:05.0: enabled 1
[SPEW ]    PCI: 00:00:06.0: enabled 1
[SPEW ]    PCI: 00:00:06.2: enabled 1
[SPEW ]    PCI: 00:00:08.0: enabled 0
[SPEW ]    PCI: 00:00:09.0: enabled 0
[SPEW ]    PCI: 00:00:0a.0: enabled 0
[SPEW ]    PCI: 00:00:0d.0: enabled 1
[SPEW ]     USB0 port 0: enabled 0
[SPEW ]      USB3 port 0: enabled 0
[SPEW ]      USB3 port 1: enabled 0
[SPEW ]      USB3 port 2: enabled 0
[SPEW ]      USB3 port 3: enabled 0
[SPEW ]    PCI: 00:00:0d.1: enabled 0
[SPEW ]    PCI: 00:00:0d.2: enabled 1
[SPEW ]    PCI: 00:00:0d.3: enabled 1
[SPEW ]    PCI: 00:00:0e.0: enabled 0
[SPEW ]    PCI: 00:00:10.0: enabled 0
[SPEW ]    PCI: 00:00:10.1: enabled 0
[SPEW ]    PCI: 00:00:10.6: enabled 0
[SPEW ]    PCI: 00:00:10.7: enabled 0
[SPEW ]    PCI: 00:00:12.0: enabled 1
[SPEW ]    PCI: 00:00:12.6: enabled 0
[SPEW ]    PCI: 00:00:12.7: enabled 1
[SPEW ]    PCI: 00:00:13.0: enabled 0
[SPEW ]    PCI: 00:00:14.0: enabled 1
[SPEW ]     USB0 port 0: enabled 1
[SPEW ]      USB2 port 0: enabled 0
[SPEW ]      USB2 port 1: enabled 0
[SPEW ]      USB2 port 2: enabled 0
[SPEW ]      USB2 port 3: enabled 0
[SPEW ]      USB2 port 4: enabled 1
[SPEW ]      USB2 port 5: enabled 0
[SPEW ]      USB2 port 6: enabled 0
[SPEW ]      USB2 port 7: enabled 0
[SPEW ]      USB2 port 8: enabled 0
[SPEW ]      USB2 port 9: enabled 1
[SPEW ]      USB3 port 0: enabled 0
[SPEW ]      USB3 port 1: enabled 0
[SPEW ]      USB3 port 2: enabled 0
[SPEW ]      USB3 port 3: enabled 0
[SPEW ]    PCI: 00:00:14.1: enabled 0
[SPEW ]    PCI: 00:00:14.2: enabled 0
[SPEW ]    PCI: 00:00:14.3: enabled 1
[SPEW ]     GENERIC: 0.0: enabled 1
[SPEW ]    PCI: 00:00:15.0: enabled 1
[SPEW ]     I2C: 00:15: enabled 1
[SPEW ]    PCI: 00:00:15.1: enabled 1
[SPEW ]    PCI: 00:00:15.2: enabled 1
[SPEW ]    PCI: 00:00:15.3: enabled 1
[SPEW ]    PCI: 00:00:16.0: enabled 1
[SPEW ]    PCI: 00:00:16.1: enabled 0
[SPEW ]    PCI: 00:00:16.2: enabled 0
[SPEW ]    PCI: 00:00:16.3: enabled 0
[SPEW ]    PCI: 00:00:16.4: enabled 0
[SPEW ]    PCI: 00:00:16.5: enabled 0
[SPEW ]    PCI: 00:00:17.0: enabled 0
[SPEW ]    PCI: 00:00:19.0: enabled 0
[SPEW ]    PCI: 00:00:19.1: enabled 1
[SPEW ]    PCI: 00:00:19.2: enabled 0
[SPEW ]    PCI: 00:00:1a.0: enabled 0
[SPEW ]    PCI: 00:00:1e.0: enabled 1
[SPEW ]    PCI: 00:00:1e.1: enabled 0
[SPEW ]    PCI: 00:00:1e.2: enabled 1
[SPEW ]    PCI: 00:00:1e.3: enabled 1
[SPEW ]    PCI: 00:00:1f.0: enabled 1
[SPEW ]    PCI: 00:00:1f.1: enabled 1
[SPEW ]    PCI: 00:00:1f.2: enabled 1
[SPEW ]    PCI: 00:00:1f.3: enabled 1
[SPEW ]    PCI: 00:00:1f.4: enabled 1
[SPEW ]    PCI: 00:00:1f.5: enabled 1
[SPEW ]    PCI: 00:00:1f.6: enabled 1
[SPEW ]    PCI: 00:00:1f.7: enabled 0
[DEBUG]  Root Device scanning...
[SPEW ]  scan_static_bus for Root Device
[DEBUG]  CPU_CLUSTER: 0 enabled
[DEBUG]  DOMAIN: 00000000 enabled
[DEBUG]  DOMAIN: 00000000 scanning...
[DEBUG]  PCI: pci_scan_bus for segment group 00 bus 00
[INFO ]  POST: 0x24
[SPEW ]  PCI: 00:00:00.0 [8086/0000] ops
[DEBUG]  PCI: 00:00:00.0 [8086/4601] enabled
[INFO ]  PCI: Static device PCI: 00:00:01.0 not found, disabling it.
[SPEW ]  PCI: 00:00:02.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:02.0 [8086/46a8] enabled
[SPEW ]  PCI: 00:00:04.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:04.0 [8086/461d] enabled
[SPEW ]  PCI: 00:00:05.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:05.0 [8086/465d] enabled
[INFO ]  PCI: Static device PCI: 00:00:06.0 not found, disabling it.
[INFO ]  PCI: Static device PCI: 00:00:06.2 not found, disabling it.
[SPEW ]  PCI: 00:00:0d.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:0d.0 [8086/461e] enabled
[INFO ]  PCI: Static device PCI: 00:00:0d.2 not found, disabling it.
[INFO ]  PCI: Static device PCI: 00:00:0d.3 not found, disabling it.
[SPEW ]  PCI: 00:00:12.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:12.0 [8086/51fc] enabled
[INFO ]  PCI: Static device PCI: 00:00:12.7 not found, disabling it.
[SPEW ]  PCI: 00:00:14.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:14.0 [8086/51ed] enabled
[DEBUG]  PCI: 00:00:14.2 [8086/51ef] disabled
[INFO ]  PCI: Static device PCI: 00:00:14.3 not found, disabling it.
[SPEW ]  PCI: 00:00:15.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:15.0 [8086/51e8] enabled
[SPEW ]  PCI: 00:00:15.1 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:15.1 [8086/51e9] enabled
[SPEW ]  PCI: 00:00:15.2 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:15.2 [8086/51ea] enabled
[SPEW ]  PCI: 00:00:15.3 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:15.3 [8086/51eb] enabled
[SPEW ]  PCI: 00:00:16.0 [8086/0000] ops
[DEBUG]  PCI: 00:00:16.0 [8086/51e0] enabled
[SPEW ]  PCI: 00:00:19.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:19.0 [8086/51c5] disabled
[SPEW ]  PCI: 00:00:19.1 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:19.1 [8086/51c6] enabled
[SPEW ]  PCI: 00:00:1e.0 [8086/0000] ops
[DEBUG]  PCI: 00:00:1e.0 [8086/51a8] enabled
[SPEW ]  PCI: 00:00:1e.2 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:1e.2 [8086/51aa] enabled
[SPEW ]  PCI: 00:00:1e.3 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:1e.3 [8086/51ab] enabled
[SPEW ]  PCI: 00:00:1f.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:1f.0 [8086/5182] enabled
[INFO ]  PCI: Static device PCI: 00:00:1f.1 not found, disabling it.
[DEBUG]  RTC Init
[WARN ]  RTC: Clear requested zeroing cmos
[INFO ]  Keep power state after power failure.
[DEBUG]  Disabling Deep S3
[DEBUG]  Disabling Deep S3
[DEBUG]  Disabling Deep S4
[DEBUG]  Disabling Deep S4
[DEBUG]  Disabling Deep S5
[DEBUG]  Disabling Deep S5
[DEBUG]  PCI: 00:00:1f.2 [0000/0000] hidden
[SPEW ]  PCI: 00:00:1f.3 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:1f.3 [8086/51c8] enabled
[SPEW ]  PCI: 00:00:1f.4 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:1f.4 [8086/51a3] enabled
[SPEW ]  PCI: 00:00:1f.5 [8086/0000] ops
[DEBUG]  PCI: 00:00:1f.5 [8086/51a4] enabled
[DEBUG]  PCI: 00:00:1f.6 [8086/15fc] enabled
[DEBUG]  GPIO: 0 enabled
[WARN ]  PCI: Leftover static devices:
[WARN ]  PCI: 00:00:01.0
[WARN ]  PCI: 00:00:01.1
[WARN ]  PCI: 00:00:06.0
[WARN ]  PCI: 00:00:06.2
[WARN ]  PCI: 00:00:08.0
[WARN ]  PCI: 00:00:09.0
[WARN ]  PCI: 00:00:0a.0
[WARN ]  PCI: 00:00:0d.1
[WARN ]  PCI: 00:00:0d.2
[WARN ]  PCI: 00:00:0d.3
[WARN ]  PCI: 00:00:0e.0
[WARN ]  PCI: 00:00:10.0
[WARN ]  PCI: 00:00:10.1
[WARN ]  PCI: 00:00:10.6
[WARN ]  PCI: 00:00:10.7
[WARN ]  PCI: 00:00:12.6
[WARN ]  PCI: 00:00:12.7
[WARN ]  PCI: 00:00:13.0
[WARN ]  PCI: 00:00:14.1
[WARN ]  PCI: 00:00:14.3
[WARN ]  PCI: 00:00:16.1
[WARN ]  PCI: 00:00:16.2
[WARN ]  PCI: 00:00:16.3
[WARN ]  PCI: 00:00:16.4
[WARN ]  PCI: 00:00:16.5
[WARN ]  PCI: 00:00:17.0
[WARN ]  PCI: 00:00:19.2
[WARN ]  PCI: 00:00:1a.0
[WARN ]  PCI: 00:00:1e.1
[WARN ]  PCI: 00:00:1f.1
[WARN ]  PCI: 00:00:1f.7
[WARN ]  PCI: Check your devicetree.cb.
[DEBUG]  PCI: 00:00:02.0 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:02.0
[SPEW ]  scan_generic_bus for PCI: 00:00:02.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:02.0 finished in 9 msecs
[DEBUG]  PCI: 00:00:04.0 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:04.0
[DEBUG]  GENERIC: 0.0 enabled
[DEBUG]  bus: PCI: 00:00:04.0->scan_generic_bus for PCI: 00:00:04.0 done
[DE[00:00:33.164,093] 0m<dbgU> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[00:00:34.165,618] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
G]  scan_bus: bus PCI: 00:00:04.0 finished in 15 msecs
[DEBUG]  PCI: 00:00:05.0 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:05.0
[SPEW ]  scan_generic_bus for PCI: 00:00:05.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:05.0 finished in 9 msecs
[DEBUG]  PCI: 00:00:0d.0 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:0d.0
[DEBUG]  USB0 port 0 disabled
[SPEW ]  scan_static_bus for PCI: 00:00:0d.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:0d.0 finished in 13 msecs
[DEBUG]  PCI: 00:00:12.0 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:12.0
[SPEW ]  scan_generic_bus for PCI: 00:00:12.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:12.0 finished in 9 msecs
[DEBUG]  PCI: 00:00:14.0 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:14.0
[DEBUG]  USB0 port 0 enabled
[DEBUG]  USB0 port 0 scanning...
[SPEW ]  scan_static_bus for USB0 port 0
[DEBUG]  USB2 port 0 disabled
[DEBUG]  USB2 port 1 disabled
[DEBUG]  USB2 port 2 disabled
[DEBUG]  USB2 port 3 disabled
[DEBUG]  USB2 port 4 enabled
[DEBUG]  USB2 port 5 disabled
[DEBUG]  USB2 port 6 disabled
[DEBUG]  USB2 port 7 disabled
[DEBUG]  USB2 port 8 disabled
[DEBUG]  USB2 port 9 enabled
[DEBUG]  USB3 port 0 disabled
[DEBUG]  USB3 port 1 disabled
[DEBUG]  USB3 port 2 disabled
[DEBUG]  USB3 port 3 disabled
[DEBUG]  USB2 port 4 scanning...
[SPEW ]  scan_static_bus for USB2 port 4
[SPEW ]  scan_static_bus for USB2 port 4 done
[DEBUG]  scan_bus: bus USB2 port 4 finished in 8 msecs
[DEBUG]  USB2 port 9 scanning...
[SPEW ]  scan_static_bus for USB2 port 9
[SPEW ]  scan_static_bus for USB2 port 9 done
[DEBUG]  scan_bus: bus USB2 port 9 finished in 8 msecs
[SPEW ]  scan_static_bus for USB0 port 0 done
[DEBUG]  scan_bus: bus USB0 port 0 finished in 91 msecs
[SPEW ]  scan_static_bus for PCI: 00:00:14.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:14.0 finished in 113 msecs
[DEBUG]  PCI: 00:00:15.0 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:15.0
[DEBUG]  I2C: 00:15 enabled
[SPEW ]  scan_static_bus for PCI: 00:00:15.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:15.0 finished in 12 msecs
[DEBUG]  PCI: 00:00:15.1 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:15.1
[SPEW ]  scan_static_bus for PCI: 00:00:15.1 done
[DEBUG]  scan_bus: bus PCI: 00:00:15.1 finished in 9 msecs
[DEBUG]  PCI: 00:00:15.2 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:15.2
[SPEW ]  scan_static_bus for PCI: 00:00:15.2 done
[DEBUG]  scan_bus: bus PCI: 00:00:15.2 finished in 9 msecs
[DEBUG]  PCI: 00:00:15.3 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:15.3
[SPEW ]  scan_static_bus for PCI: 00:00:15.3 done
[DEBUG]  scan_bus: bus PCI: 00:00:15.3 finished in 9 msecs
[DEBUG]  PCI: 00:00:19.1 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:19.1
[SPEW ]  scan_static_bus for PCI: 00:00:19.1 done
[DEBUG]  scan_bus: bus PCI: 00:00:19.1 finished in 9 msecs
[DEBUG]  PCI: 00:00:1e.2 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:1e.2
[SPEW ]  scan_generic_bus for PCI: 00:00:1e.2 done
[DEBUG]  scan_bus: bus PCI: 00:00:1e.2 finished in 9 msecs
[DEBUG]  PCI: 00:00:1e.3 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:1e.3
[SPEW ]  scan_generic_bus for PCI: 00:00:1e.3 done
[DEBUG]  scan_bus: bus PCI: 00:00:1e.3 finished in 9 msecs
[DEBUG]  PCI: 00:00:1f.0 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:1f.0
[SPEW ]  scan_static_bus for PCI: 00:00:1f.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:1f.0 finished in 9 msecs
[DEBUG]  PCI: 00:00:1f.2 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:1f.2
[SPEW ]  scan_static_bus for PCI: 00:00:1f.2 done
[DEBUG]  scan_bus: bus PCI: 00:00:1f.2 finished in 9 msecs
[DEBUG]  PCI: 00:00:1f.3 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:1f.3
[SPEW ]  scan_static_bus for PCI: 00:00:1f.3 done
[DEBUG]  scan_bus: bus PCI: 00:00:1f.3 finished in 9 msecs
[DEBUG]  PCI: 00:00:1f.4 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:1f.4
[SPEW ]  scan_generic_bus for PCI: 00:00:1f.4 done
[DEBUG]  scan_bus: bus PCI: 00:00:1f.4 finished in 9 msecs
[INFO ]  POST: 0x25
[DEBUG]  scan_bus: bus DOMAIN: 00000000 finished in 887 msecs
[SPEW ]  scan_static_bus for Root Device done
[DEBUG]  scan_bus: bus Root Device finished in 913 msecs
[INFO ]  done
[DEBUG]  BS: BS_DEV_ENUMERATE run times (exec / console): 18 / 1709 ms
[INFO ]  MRC: Could not find region 'UNIFIED_MRC_CACHE'
[DEBUG]  FMAP: area RW_MRC_CACHE found @ 1900000 (65536 bytes)
[INFO ]  MRC: NOT enabling PRR for 'RW_MRC_CACHE'.
[DEBUG]  BS: BS_DEV_ENUMERATE exit times (exec / console): 0 / 17 ms
[INFO ]  POST: 0x73
[DEBUG]  found VGA at PCI: 00:00:02.0
[DEBUG]  Setting up VGA for PCI: 00:00:02.0
[DEBUG]  Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 00000000
[DEBUG]  Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
[INFO ]  Allocating resources...
[INFO ]  Reading resources...
[SPEW ]  Root Device read_resources segment group 0 bus 0
[SPEW ]  CPU_CLUSTER: 0 read_resources segment group 0 bus 0
[SPEW ]  CPU_CLUSTER: 0 read_resources segment group 0 bus 0 done
[SPEW ]  DOMAIN: 00000000 read_resources segment group 0 bus 0
[DEBUG]  SA MMIO resource: MCHBAR   ->  base = 0xfedc0000, size = 0x00020000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x0, base: 0xfedc0000, size: 0x20000
[DEBUG]  SA MMIO resource: DMIBAR   ->  base = 0xfeda0000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x1, base: 0xfeda0000, size: 0x1000
[DEBUG]  SA MMIO resource: EPBAR    ->  base = 0xfeda1000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x2, base: 0xfeda1000, size: 0x1000
[DEBUG]  SA MMIO resource: REGBAR   ->  base = 0xfb000000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x3, base: 0xfb000000, size: 0x1000
[DEBUG]  SA MMIO resource: EDRAMBAR ->  base = 0xfed80000, size = 0x00004000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x4, base: 0xfed80000, size: 0x4000
[DEBUG]  SA MMIO resource: CRAB_ABORT ->  base = 0xfeb00000, size = 0x00080000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x5, base: 0xfeb00000, size: 0x80000
[DEBUG]  SA MMIO resource: TPM      ->  base = 0xfed40000, size = 0x00010000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x6, base: 0xfed40000, size: 0x10000
[DEBUG]  SA MMIO resource: LT_SECURITY ->  base = 0xfed50000, size = 0x00020000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x7, base: 0xfed50000, size: 0x20000
[DEBUG]  SA MMIO resource: APIC     ->  base = 0xfec00000, size = 0x00100000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x8, base: 0xfec00000, size: 0x100000
[DEBUG]  SA MMIO resource: PCH_RESERVED ->  base = 0xfc800000, size = 0x02000000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x9, base: 0xfc800000, size: 0x2000000
[DEBUG]  SA MMIO resource: GFXVTBAR ->  base = 0xfed90000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0xa, base: 0xfed90000, size: 0x1000
[DEBUG]  SA MMIO resource: IPUVTBAR ->  base = 0xfed92000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0xb, base: 0xfed92000, size: 0x1000
[DEBUG]  SA MMIO resource: TBT0BAR  ->  base = 0xfed84000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0xc, base: 0xfed84000, size: 0x1000
[DEBUG]  SA MMIO resource: TBT1BAR  ->  base = 0xfed85000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0xd, base: 0xfed85000, size: 0x1000
[DEBUG]  SA MMIO resource: TBT2BAR  ->  base = 0xfed86000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0xe, base: 0xfed86000, size: 0x1000
[DEBUG]  SA MMIO resource: TBT3BAR  ->  base = 0xfed87000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0xf, base: 0xfed87000, size: 0x1000
[DEBUG]  SA MMIO resource: VTVC0BAR ->  base = 0xfed91000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x10, base: 0xfed91000, size: 0x1000
[DEBUG]  SA MMIO resource: MMCONF   ->  base = 0xc0000000, size = 0x10000000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x11, base: 0xc0000000, size: 0x10000000
[DEBUG]  SA MMIO resource: DSM      ->  base = 0x7c800000, size = 0x03c00000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x12, base: 0x7c800000, size: 0x3c00000
[DEBUG]  SA MMIO resource: TSEG     ->  base = 0x7b800000, size = 0x00800000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x13, base: 0x7b800000, size: 0x800000
[DEBUG]  SA MMIO resource: GSM      ->  base = 0x7c000000, size = 0x00800000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x14, base: 0x7c000000, size: 0x800000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x15, base: 0x0, size: 0xa0000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x16, base: 0xc0000, size: 0x75f40000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x17, base: 0x76000000, size: 0xa400000
[INFO ]  Available memory above 4GB: 14332M
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x18, base: 0x100000000, size: 0x37fc00000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x19, base: 0xa0000, size: 0x20000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x1a, base: 0xc0000, size: 0x40000
[SPEW ]  PCI: 00:00:04.0 read_resources segment group 0 bus 1
[SPEW ]  PCI: 00:00:04.0 read_resources segment group 0 bus 1 done
[SPEW ]  PCI: 00:00:0d.0 read_resources segment group 0 bus 0
[SPEW ]  PCI: 00:00:0d.0 read_resources segment group 0 bus 0 done
[SPEW ]  PCI: 00:00:14.0 read_resources segment group 0 bus 0
[SPEW ]  USB0 port 0 read_resources segment group 0 bus 0
[SPEW ]  USB0 port 0 read_resources segment group 0 bus 0 done
[SPEW ]  PCI: 00:00:14.0 read_resources segment group 0 bus 0 done
[SPEW ]  PCI: 00:00:15.0 read_resources segment group 0 bus 0
[SPEW ]  PCI: 00:00:15.0 read_resources segment group 0 bus 0 done
[SPEW ]  dev: PCI: 00:00:1f.2, index: 0x10, base: 0xfe000000, size: 0x10000
[SPEW ]  dev: PCI: 00:00:1f.5, index: 0x0, base: 0xff000000, size: 0x1000000
[SPEW ]  dev: PCI: 00:00:1f.5, index: 0x1, base: 0xf8000000, size: 0x2000000
[SPEW ]  DOMAIN: 00000000 read_resources segment group 0 bus 0 done
[SPEW ]  Root Device read_resources segment group 0 bus 0 done
[INFO ]  Done reading resources.
[SPEW ]  Show resources in subtree (Root Device)...After reading.
[DEBUG]   Root Device child on link 0 CPU_CLUSTER: 0
[DEBUG]    CPU_CLUSTER: 0 child on link 0 APIC: 00
[DEBUG]     APIC: 00
[DEBUG]     APIC: 1c
[DEBUG]     APIC: 12
[DEBUG]     APIC: 1e
[DEBUG]     APIC: 14
[DEBUG]     APIC: 18
[DEBUG]     APIC: 16
[DEBUG]     APIC: 1a
[DEBUG]     APIC: 01
[DEBUG]     APIC: 10
[DEBUG]     APIC: 09
[DEBUG]     APIC: 08
[DEBUG]    DOMAIN: 00000000 child on link 0 GPIO: 0
[SPEW ]    DOMAIN: 00000000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
[SPEW ]    DOMAIN: 00000000 resource base 76000000 size 0 align 0 gran 0 limit dfffffff flags 40040200 index 10000100
[SPEW ]    DOMAIN: 00000000 resource base 100000000 size 0 align 0 gran 0 limit 7fffffffff flags 40040200 index 10000200
[DEBUG]     GPIO: 0
[DEBUG]     PCI: 00:00:00.0
[SPEW ]     PCI: 00:00:00.0 resource base fedc0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 0
[SPEW ]     PCI: 00:00:00.0 resource base feda0000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 1
[SPEW ]     PCI: 00:00:00.0 resource base feda1000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 2
[SPEW ]     PCI: 00:00:00.0 resource base fb000000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 3
[SPEW ]     PCI: 00:00:00.0 resource base fed80000 size 4000 align 0 gran 0 limit 0 flags f0000200 index 4
[SPEW ]     PCI: 00:00:00.0 resource base feb00000 size 80000 align 0 gran 0 limit 0 flags f0000200 index 5
[SPEW ]     PCI: 00:00:00.0 resource base fed40000 size 10000 align 0 gran 0 limit 0 flags f0000200 index 6
[SPEW ]     PCI: 00:00:00.0 resource base fed50000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 7
[SPEW ]     PCI: 00:00:00.0 resource base fec00000 size 100000 align 0 gran 0 limit 0 flags f0000200 index 8
[SPEW ]     PCI: 00:00:00.0 resource base fc800000 size 2000000 align 0 gran 0 limit 0 flags f0000200 index 9
[SPEW ]     PCI: 00:00:00.0 resource base fed90000 size 1000 align 0 gran 0 limit 0 flags f0000200 index a
[SPEW ]     PCI: 00:00:00.0 resource base fed92000 size 1000 align 0 gran 0 limit 0 flags f0000200 index b
[SPEW ]     PCI: 00:00:00.0 resource base fed84000 size 1000 align 0 gran 0 limit 0 flags f0000200 index c
[SPEW ]     PCI: 00:00:00.0 resource base fed85000 size 1000 align 0 gran 0 limit 0 flags f0000200 index d
[SPEW ]     PCI: 00:00:00.0 resource base fed86000 size 1000 align 0 gran 0 limit 0 flags f0000200 index e
[SPEW ]     PCI: 00:00:00.0 resource base fed87000 size 1000 align 0 gran 0 limit 0 flags f0000200 index f
[SPEW ]     PCI: 00:00:00.0 resource base fed91000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 10
[SPEW ]     PCI: 00:00:00.0 resource base c0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index 11
[SPEW ]     PCI: 00:00:00.0 resource base 7c800000 size 3c00000 align 0 gran 0 limit 0 flags f0000200 index 12
[SPEW ]     PCI: 00:00:00.0 resource base 7b800000 size 800000 align 0 gran 0 limit 0 flags f0000200 index 13
[SPEW ]     PCI: 00:00:00.0 resource base 7c000000 size 800000 align 0 gran 0 limit 0 flags f0000200 index 14
[SPEW ]     PCI: 00:00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 15
[SPEW ]     PCI: 00:00:00.0 resource base c0000 size 75f40000 align 0 gran 0 limit 0 flags e0004200 index 16
[SPEW ]     PCI: 00:00:00.0 resource base 76000000 size a400000 align 0 gran 0 limit 0 flags f0000200 index 17
[SPEW ]     PCI: 00:00:00.0 resource base 100000000 size 37fc00000 align 0 gran 0 limit 0 flags e0004200 index 18
[SPEW ]     PCI: 00:00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 19
[SPEW ]     PCI: 00:00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 1a
[DEBUG]     PCI: 00:00:02.0
[SPEW ]     PCI: 00:00:02.0 resource base 0 size 1000000 align 24 gran 24 limit ffffffffffffffff flags 201 index 10
[SPEW ]     PCI: 00:00:02.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffffffffffff flags 1201 index 18
[SPEW ]     PCI: 00:00:02.0 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 20
[DEBUG]     PCI: 00:00:04.0 child on link 0 GENERIC: 0.0
[SPEW ]     PCI: 00:00:04.0 resource base 0 size 20000 align 17 gran 17 limit ffffffffffffffff flags 201 index 10
[DEBUG]      GENERIC: 0.0
[DEBUG]     PCI: 00:00:05.0
[SPEW ]     PCI: 00:00:05.0 resource base 0 size 1000000 align 24 gran 24 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:0d.0 child on link 0 USB0 port 0
[SPEW ]     PCI: 00:00:0d.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10
[DEBUG]      USB0 port 0 child on link 0 USB3 port 0
[DEBUG]       USB3 port 0
[DEBUG]       USB3 port 1
[DEBUG]       USB3 port 2
[DEBUG]       USB3 port 3
[DEBUG]     PCI: 00:00:12.0
[SPEW ]     PCI: 00:00:12.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:14.0 child on link 0 USB0 port 0
[SPEW ]     PCI: 00:00:14.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10
[DEBUG]      USB0 port 0 child on link 0 USB2 port 0
[DEBUG]       USB2 port 0
[DEBUG]       USB2 port 1
[DEBUG]       USB2 port 2
[DEBUG]       USB2 port 3
[DEBUG]       USB2 port 4
[DEBUG]       USB2 port 5
[DEBUG]       USB2 port 6
[DEBUG]       USB2 port 7
[DEBUG]       USB2 port 8
[DEBUG]       USB2 port 9
[DEBUG]       USB3 port 0
[DEBUG]       USB3 port 1
[DEBUG]       USB3 port 2
[DEBUG]       USB3 port 3
[DEBUG]     PCI: 00:00:14.2
[DEBUG]     PCI: 00:00:15.0 child on link 0 I2C: 00:15
[SPEW ]     PCI: 00:00:15.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]      I2C: 00:15
[DEBUG]     PCI: 00:00:15.1
[SPEW ]     PCI: 00:00:15.1 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:15.2
[SPEW ]     PCI: 00:00:15.2 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:15.3
[SPEW ]     PCI: 00:00:15.3 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:16.0
[SPEW ]     PCI: 00:00:16.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:19.0
[DEBUG]     PCI: 00:00:19.1
[SPEW ]     PCI: 00:00:19.1 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:1e.0
[SPEW ]     PCI: 00:00:1e.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[SPEW ]     PCI: 00:00:1e.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 18
[DEBUG]     PCI: 00:00:1e.2
[SPEW ]     PCI: 00:00:1e.2 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:1e.3
[SPEW ]     PCI: 00:00:1e.3 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:1f.0
[SPEW ]     PCI: 00:00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0000100 index 0
[SPEW ]     PCI: 00:00:1f.0 resource base 800 size 100 align 0 gran 0 limit 0 flags c0000100 index 84
[SPEW ]     PCI: 00:00:1f.0 resource base 200 size 10 align 0 gran 0 limit 0 flags c0000100 index 88
[SPEW ]     PCI: 00:00:1f.0 resource base 900 size 100 align 0 gran 0 limit 0 flags c0000100 index 8c
[SPEW ]     PCI: 00:00:1f.0 resource base 80 size 10 align 0 gran 0 limit 0 flags c0000100 index 90
[SPEW ]     PCI: 00:00:1f.0 resource base fe0b0000 size 10000 align 0 gran 0 limit 0 flags d0000200 index 98
[DEBUG]     PCI: 00:00:1f.2
[SPEW ]     PCI: 00:00:1f.2 resource base fe000000 size 10000 align 0 gran 0 limit 0 flags f0000200 index 10
[SPEW ]     PCI: 00:00:1f.2 resource base 1800 size 100 align 0 gran 0 limit 18ff flags c0000100 index 1
[DEBUG]     PCI: 00:00:1f.3
[SPEW ]     PCI: 00:00:1f.3 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
[SPEW ]     PCI: 00:00:1f.3 resource base 0 size 100000 align 20 gran 20 limit ffffffffffffffff flags 201 index 20
[DEBUG]     PCI: 00:00:1f.4
[SPEW ]     PCI: 00:00:1f.4 resource base 0 size 100 align 12 gran 8 limit ffffffffffffffff flags 201 index 10
[SPEW ]     PCI: 00:00:1f.4 resource base efa0 size 20 align 0 gran 0 limit efbf flags f0000100 index 20
[DEBUG]     PCI: 00:00:1f.5
[SPEW ]     PCI: 00:00:1f.5 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
[SPEW ]     PCI: 00:00:1f.5 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags f0000200 index 0
[SPEW ]     PCI: 00:00:1f.5 resource base f8000000 size 2000000 align 0 gran 0 limit 0 flags f0000200 index 1
[DEBUG]     PCI: 00:00:1f.6
[SPEW ]     PCI: 00:00:1f.6 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 200 index 10
[INFO ]  === Resource allocator: DOMAIN: 00000000 - Pass 1 (relative placement) ===
[INFO ]  === Resource allocator: DOMAIN: 00000000 - Pass 2 (allocating resources) ===
[DEBUG]  DOMAIN: 00000000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.0 00 base 00000000 limit 00000fff io (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.0 84 base 00000800 limit 000008ff io (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.0 88 base 00000200 limit 0000020f io (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.0 8c base 00000900 limit 000009ff io (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.0 90 base 00000080 limit 0000008f io (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.2 01 base 00001800 limit 000018ff io (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.4 20 base 0000efa0 limit 0000efbf io (fixed)
[INFO ]   DOMAIN: 00000000: Resource ranges:
[INFO ]   * Base: 1000, Size: 800, Tag: 100
[INFO ]   * Base: 1900, Size: d6a0, Tag: 100
[INFO ]   * Base: efc0, Size: 1040, Tag: 100
[DEBUG]    PCI: 00:00:02.0 20 *  [0x1000 - 0x103f] limit: 103f io
[DEBUG]  DOMAIN: 00000000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff done
[DEBUG]  DOMAIN: 00000000 mem: base: 76000000 size: 0 align: 0 gran: 0 limit: dfffffff
[DEBUG]  DOMAIN: 00000000 mem: base: 100000000 size: 0 align: 0 gran: 0 limit: 7fffffffff
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 00 base fedc0000 limit feddffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 01 base feda0000 limit feda0fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 02 base feda1000 limit feda1fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 03 base fb000000 limit fb000fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 04 base fed80000 limit fed83fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 05 base feb00000 limit feb7ffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 06 base fed40000 limit fed4ffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 07 base fed50000 limit fed6ffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 08 base fec00000 limit fecfffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 09 base fc800000 limit fe7fffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 0a base fed90000 limit fed90fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 0b base fed92000 limit fed92fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 0c base fed84000 limit fed84fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 0d base fed85000 limit fed85fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 0e base fed86000 limit fed86fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 0f base fed87000 limit fed87fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 10 base fed91000 limit fed91fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 11 base c0000000 limit cfffffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 12 base 7c800000 limit 803fffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 13 base 7b800000 limit 7bffffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 14 base 7c000000 limit 7c7fffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 15 base 00000000 limit 0009ffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 16 base 000c0000 limit 75ffffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 17 base 76000000 limit 803fffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 18 base 100000000 limit 47fbfffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 19 base 000a0000 limit 000bffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 1a base 000c0000 limit 000fffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.0 98 base fe0b0000 limit fe0bffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.2 10 base fe000000 limit fe00ffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.5 00 base ff000000 limit ffffffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.5 01 base f8000000 limit f9ffffff mem (fixed)
[INFO ]   DOMAIN: 00000000: Resource ranges:
[INFO ]   * Base: 80400000, Size: 3fc00000, Tag: 200
[INFO ]   * Base: d0000000, Size: 10000000, Tag: 200
[INFO ]   * Base: 47fc00000, Size: 7b80400000, Tag: 200
[DEBUG]    PCI: 00:00:02.0 18 *  [0x90000000 - 0x9fffffff] limit: 9fffffff prefmem
[DEBUG]    PCI: 00:00:02.0 10 *  [0x81000000 - 0x81ffffff] limit: 81ffffff mem
[DEBUG]    PCI: 00:00:05.0 10 *  [0x82000000 - 0x82ffffff] limit: 82ffffff mem
[DEBUG]    PCI: 00:00:1f.3 20 *  [0x80400000 - 0x804fffff] limit: 804fffff mem
[DEBUG]    PCI: 00:00:04.0 10 *  [0x80500000 - 0x8051ffff] limit: 8051ffff mem
[DEBUG]    PCI: 00:00:1f.6 10 *  [0x80520000 - 0x8053ffff] limit: 8053ffff mem
[DEBUG]    PCI: 00:00:0d.0 10 *  [0x80540000 - 0x8054ffff] limit: 8054ffff mem
[DEBUG]    PCI: 00:00:12.0 10 *  [0x80550000 - 0x8055ffff] limit: 8055ffff mem
[DEBUG]    PCI: 00:00:14.0 10 *  [0x80560000 - 0x8056ffff] limit: 8056ffff mem
[DEBUG]    PCI: 00:00:1f.3 10 *  [0x80570000 - 0x80573fff] limit: 80573fff mem
[DEBUG]    PCI: 00:00:15.0 10 *  [0x80574000 - 0x80574fff] limit: 80574fff mem
[DEBUG]    PCI: 00:00:15.1 10 *  [0x80575000 - 0x80575fff] limit: 80575fff mem
[DEBUG]    PCI: 00:00:15.2 10 *  [0x80576000 - 0x80576fff] limit: 80576fff mem
[DEBUG]    PCI: 00:00:15.3 10 *  [0x80577000 - 0x80577fff] limit: 80577fff mem
[DEBUG]    PCI: 00:00:16.0 10 *  [0x80578000 - 0x80578fff] limit: 80578fff mem
[DEBUG]    PCI: 00:00:19.1 10 *  [0x80579000 - 0x80579fff] limit: 80579fff mem
[DEBUG]    PCI: 00:00:1e.0 10 *  [0x8057a000 - 0x8057afff] limit: 8057afff mem
[DEBUG]    PCI: 00:00:1e.0 18 *  [0x8057b000 - 0x8057bfff] limit: 8057bfff mem
[DEBUG]    PCI: 00:00:1e.2 10 *  [0x8057c000 - 0x8057cfff] limit: 8057cfff mem
[DEBUG]    PCI: 00:00:1e.3 10 *  [0x8057d000 - 0x8057dfff] limit: 8057dfff mem
[DEBUG]    PCI: 00:00:1f.5 10 *  [0x8057e000 - 0x8057efff] limit: 8057efff mem
[DEBUG]    PCI: 00:00:1f.4 10 *  [0x8057f000 - 0x8057f0ff] limit: 8057f0ff mem
[DEBUG]  DOMAIN: 00000000 mem: base: 76000000 size: 0 align: 0 gran: 0 limit: dfffffff done
[DEBUG]  DOMAIN: 00000000 mem: base: 100000000 size: 0 align: 0 gran: 0 limit: 7fffffffff done
[INFO ]  === Resource allocator: DOMAIN: 00000000 - resource allocation complete ===
[SPEW ]  Root Device assign_resources, segment group 0 bus 0
[SPEW ]  DOMAIN: 00000000 assign_resources, segment group 0 bus 0
[DEBUG]  PCI: 00:00:02.0 10 <- [0x0000000081000000 - 0x0000000081ffffff] size 0x01000000 gran 0x18 mem64
[DEBUG]  PCI: 00:00:02.0 18 <- [0x0000000090000000 - 0x000000009fffffff] size 0x10000000 gran 0x1c prefmem64
[DEBUG]  PCI: 00:00:02.0 20 <- [0x0000000000001000 - 0x000000000000103f] size 0x00000040 gran 0x06 io
[DEBUG]  PCI: 00:00:04.0 10 <- [0x0000000080500000 - 0x000000008051ffff] size 0x00020000 gran 0x11 mem64
[SPEW ]  PCI: 00:00:04.0 assign_resources, segment group 0 bus 1
[SPEW ]  PCI: 00:00:04.0 assign_resources, segment group 0 bus 1 done
[DEBUG]  PCI: 00:00:05.0 10 <- [0x0000000082000000 - 0x0000000082ffffff] size 0x01000000 gran 0x18 mem64
[DEBUG]  PCI: 00:00:0d.0 10 <- [0x0000000080540000 - 0x000000008054ffff] size 0x00010000 gran 0x10 mem64
[SPEW ]  PCI: 00:00:0d.0 assign_resources, segment group 0 bus 0
[SPEW ]  PCI: 00:00:0d.0 assign_resources, segment group 0 bus 0 done
[DEBUG]  PCI: 00:00:12.0 10 <- [0x0000000080550000 - 0x000000008055ffff] size 0x00010000 gran 0x10 mem64
[DEBUG]  PCI: 00:00:14.0 10 <- [0x0000000080560000 - 0x000000008056ffff] size 0x00010000 gran 0x10 mem64
[SPEW ]  PCI: 00:00:14.0 assign_resources, segment group 0 bus 0
[SPEW ]  PCI: 00:00:14.0 assign_resources, segment group 0 bus 0 done
[DEBUG]  PCI: 00:00:15.0 10 <- [0x0000000080574000 - 0x0000000080574fff] size 0x00001000 gran 0x0c mem64
[SPEW ]  PCI: 00:00:15.0 assign_resources, segment group 0 bus 0
[SPEW ]  PCI: 00:00:15.0 assign_resources, segment group 0 bus 0 done
[DEBUG]  PCI: 00:00:15.1 10 <- [0x0000000080575000 - 0x0000000080575fff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:15.2 10 <- [0x0000000080576000 - 0x0000000080576fff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:15.3 10 <- [0x0000000080577000 - 0x0000000080577fff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:16.0 10 <- [0x0000000080578000 - 0x0000000080578fff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:19.1 10 <- [0x0000000080579000 - 0x0000000080579fff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:1e.0 10 <- [0x000000008057a000 - 0x000000008057afff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:1e.0 18 <- [0x000000008057b000 - 0x000000008057bfff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:1e.2 10 <- [0x000000008057c000 - 0x000000008057cfff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:1e.3 10 <- [0x000000008057d000 - 0x000000008057dfff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:1f.3 10 <- [0x0000000080570000 - 0x0000000080573fff] size 0x00004000 gran 0x0e mem64
[DEBUG]  PCI: 00:00:1f.3 20 <- [0x0000000080400000 - 0x00000000804fffff] size 0x00100000 gran 0x14 mem64
[DEBUG]  PCI: 00:00:1f.4 10 <- [0x000000008057f000 - 0x000000008057f0ff] size 0x00000100 gran 0x08 mem64
[DEBUG]  PCI: 00:00:1f.5 10 <- [0x000000008057e000 - 0x000000008057efff] size 0x00001000 gran 0x0c mem
[DEBUG]  PCI: 00:00:1f.6 10 <- [0x0000000080520000 - 0x000000008053ffff] size 0x00020000 gran 0x11 mem
[SPEW ]  DOMAIN: 00000000 assign_resources, segment group 0 bus 0 done
[SPEW ]  Root Device assign_resources, segment group 0 bus 0 done
[INFO ]  Done setting resources.
[SPEW ]  Show resources in subtree (Root Device)...After assigning values.
[DEBUG]   Root Device child on link 0 CPU_CLUSTER: 0
[DEBUG]    CPU_CLUSTER: 0 child on link 0 APIC: 00
[DEBUG]     APIC: 00
[DEBUG]     APIC: 1c
[DEBUG]     APIC: 12
[DEBUG]     APIC: 1e
[DEBUG]     APIC: 14
[DEBUG]     APIC: 18
[DEBUG]     APIC: 16
[DEBUG]     APIC: 1a
[DEBUG]     APIC: 01
[DEBUG]     APIC: 10
[DEBUG]     APIC: 09
[DEBUG]     APIC: 08
[DEBUG]    DOMAIN: 00000000 child on link 0 GPIO: 0
[SPEW ]    DOMAIN: 00000000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
[SPEW ]    DOMAIN: 00000000 resource base 76000000 size 0 align 0 gran 0 limit dfffffff flags 40040200 index 10000100
[SPEW ]    DOMAIN: 00000000 resource base 100000000 size 0 align 0 gran 0 limit 7fffffffff flags 40040200 index 10000200
[DEBUG]     GPIO: 0
[DEBUG]     PCI: 00:00:00.0
[SPEW ]     PCI: 00:00:00.0 resource base fedc0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 0
[SPEW ]     PCI: 00:00:00.0 resource base feda0000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 1
[SPEW ]     PCI: 00:00:00.0 resource base feda1000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 2
[SPEW ]     PCI: 00:00:00.0 resource base fb000000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 3
[SPEW ]     PCI: 00:00:00.0 resource base fed80000 size 4000 align 0 gran 0 limit 0 flags f0000200 index 4
[SPEW ]     PCI: 00:00:00.0 resource base feb00000 size 80000 align 0 gran 0 limit 0 flags f0000200 index 5
[SPEW ]     PCI: 00:00:00.0 resource base fed40000 size 10000 align 0 gran 0 limit 0 flags f0000200 index 6
[SPEW ]     PCI: 00:00:00.0 resource base fed50000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 7
[SPEW ]     PCI: 00:00:00.0 resource base fec00000 size 100000 align 0 gran 0 limit 0 flags f0000200 index 8
[SPEW ]     PCI: 00:00:00.0 resource base fc800000 size 2000000 align 0 gran 0 limit 0 flags f0000200 index 9
[SPEW ]     PCI: 00:00:00.0 resource base fed90000 size 1000 align 0 gran 0 limit 0 flags f0000200 index a
[SPEW ]     PCI: 00:00:00.0 resource base fed92000 size 1000 align 0 gran 0 limit 0 flags f0000200 index b
[SPEW ]     PCI: 00:00:00.0 resource base fed84000 size 1000 align 0 gran 0 limit 0 flags f0000200 index c
[SPEW ]     PCI: 00:00:00.0 resource base fed85000 size 1000 align 0 gran 0 limit 0 flags f0000200 index d
[SPEW ]     PCI: 00:00:00.0 resource base fed86000 size 1000 align 0 gran 0 limit 0 flags f0000200 index e
[SPEW ]     PCI: 00:00:00.0 resource base fed87000 size 1000 align 0 gran 0 limit 0 flags f0000200 index f
[SPEW ]     PCI: 00:00:00.0 resource base fed91000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 10
[SPEW ]     PCI: 00:00:00.0 resource base c0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index 11
[SPEW ]     PCI: 00:00:00.0 resource base 7c800000 size 3c00000 align 0 gran 0 limit 0 flags f0000200 index 12
[SPEW ]     PCI: 00:00:00.0 resource base 7b800000 size 800000 align 0 gran 0 limit 0 flags f0000200 index 13
[SPEW ]     PCI: 00:00:00.0 resource base 7c000000 size 800000 align 0 gran 0 limit 0 flags f0000200 index 14
[SPEW ]     PCI: 00:00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 15
[SPEW ]     PCI: 00:00:00.0 resource base c0000 size 75f40000 align 0 gran 0 limit 0 flags e0004200 index 16
[SPEW ]     PCI: 00:00:00.0 resource base 76000000 size a400000 align 0 gran 0 limit 0 flags f0000200 index 17
[SPEW ]     PCI: 00:00:00.0 resource base 100000000 size 37fc00000 align 0 gran 0 limit 0 flags e0004200 index 18
[SPEW ]     PCI: 00:00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 19
[SPEW ]     PCI: 00:00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 1a
[DEBUG]     PCI: 00:00:02.0
[SPEW ]     PCI: 00:00:02.0 resource base 81000000 size 1000000 align 24 gran 24 limit 81ffffff flags 60000201 index 10
[SPEW ]     PCI: 00:00:02.0 resource base 90000000 size 10000000 align 28 gran 28 limit 9fffffff flags 60001201 index 18
[SPEW ]     PCI: 00:00:02.0 resource base 1000 size 40 align 6 gran 6 limit 103f flags 60000100 index 20
[DEBUG]     PCI: 00:00:04.0 child on link 0 GENERIC: 0.0
[SPEW ]     PCI: 00:00:04.0 resource base 80500000 size 20000 align 17 gran 17 limit 8051ffff flags 60000201 index 10
[DEBUG]      GENERIC: 0.0
[DEBUG]     PCI: 00:00:05.0
[SPEW ]     PCI: 00:00:05.0 resource base 82000000 size 1000000 align 24 gran 24 limit 82ffffff flags 60000201 index 10
[DEBUG]     PCI: 00:00:0d.0 child on link 0 USB0 port 0
[SPEW ]     PCI: 00:00:0d.0 resource base 80540000 size 10000 align 16 gran 16 limit 8054ffff flags 60000201 index 10
[DEBUG]      USB0 port 0 child on link 0 USB3 port 0
[DEBUG]       USB3 port 0
[DEBUG]       USB3 port 1
[DEBUG]       USB3 port 2
[DEBUG]       USB3 port 3
[DEBUG]     PCI: 00:00:12.0
[SPEW ]     PCI: 00:00:12.0 resource base 80550000 size 10000 align 16 gran 16 limit 8055ffff flags 60000201 index 10
[DEBUG]     PCI: 00:00:14.0 child on link 0 USB0 port 0
[SPEW ]     PCI: 00:00:14.0 resource base 80560000 size 10000 align 16 gran 16 limit 8056ffff flags 60000201 index 10
[DEBUG]      USB0 port 0 child on link 0 USB2 port 0
[DEBUG]       USB2 port 0
[DEBUG]       USB2 port 1
[DEBUG]       USB2 port 2
[DEBUG]       USB2 port 3
[DEBUG]       USB2 port 4
[DEBUG]       USB2 port 5
[DEBUG]       USB2 port 6
[DEBUG]       USB2 port 7
[DEBUG]       USB2 port 8
[DEBUG]       USB2 port 9
[DEBUG]       USB3 port 0
[DEBUG]       USB3 port 1
[DEBUG]       USB3 port 2
[DEBUG]       USB3 port 3
[DEBUG]     PCI: 00:00:14.2
[DEBUG]     PCI: 00:00:15.0 child on link 0 I2C: 00:15
[SPEW ]     PCI: 00:00:15.0 resource base 80574000 size 1000 align 12 gran 12 limit 80574fff flags 60000201 index 10
[DEBUG]      I2C: 00:15
[DEBUG]     PCI: 00:00:15.1
[SPEW ]     PCI: 00:00:15.1 resource base 80575000 size 1000 align 12 gran 12 limit 80575fff flags 60000201 index 10
[DEBUG]     PCI: 00:00:15.2
[SPEW ]     PCI: 00:00:15.2 resource base 80576000 size 1000 align 12 gran 12 limit 80576fff flags 60000201 index 10
[DEBUG]     PCI: 00:00:15.3
[SPEW ]     PCI: 00:00:15.3 resource base 80577000 size 1000 align 12 gran 12 limit 80577fff flags 60000201 index 10
[DEBUG]     PCI: 00:00:16.0
[SPEW ]     PCI: 00:00:16.0 resource base 80578000 size 1000 align 12 gran 12 limit 80578fff flags 60000201 index 10
[DEBUG]     PCI: 00:00:19.0
[DEBUG]     PCI: 00:00:19.1
[SPEW ]     PCI: 00:00:19.1 resource base 80579000 size 1000 align 12 gran 12 limit 80579fff flags 60000201 index 10
[DEBUG]     PCI: 00:00:1e.0
[SPEW ]     PCI: 00:00:1e.0 resource base 8057a000 size 1000 align 12 gran 12 limit 8057afff flags 60000201 index 10
[SPEW ]     PCI: 00:00:1e.0 resource base 8057b000 size 1000 align 12 gran 12 limit 8057bfff flags 60000201 index 18
[DEBUG]     PCI: 00:00:1e.2
[SPEW ]     PCI: 00:00:1e.2 resource base 8057c000 size 1000 align 12 gran 12 limit 8057cfff flags 60000201 index 10
[DEBUG]     PCI: 00:00:1e.3
[SPEW ]     PCI: 00:00:1e.3 resource base 8057d000 size 1000 align 12 gran 12 limit 8057dfff flags 60000201 index 10
[DEBUG]     PCI: 00:00:1f.0
[SPEW ]     PCI: 00:00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0000100 index 0
[SPEW ]     PCI: 00:00:1f.0 resource base 800 size 100 align 0 gran 0 limit 0 flags c0000100 index 84
[SPEW ]     PCI: 00:00:1f.0 resource base 200 size 10 align 0 gran 0 limit 0 flags c0000100 index 88
[SPEW ]     PCI: 00:00:1f.0 resource base 900 size 100 align 0 gran 0 limit 0 flags c0000100 index 8c
[SPEW ]     PCI: 00:00:1f.0 resource base 80 size 10 align 0 gran 0 limit 0 flags c0000100 index 90
[SPEW ]     PCI: 00:00:1f.0 resource base fe0b0000 size 10000 align 0 gran 0 limit 0 flags d0000200 index 98
[DEBUG]     PCI: 00:00:1f.2
[SPEW ]     PCI: 00:00:1f.2 resource base fe000000 size 10000 align 0 gran 0 limit 0 flags f0000200 index 10
[SPEW ]     PCI: 00:00:1f.2 resource base 1800 size 100 align 0 gran 0 limit 18ff flags c0000100 index 1
[DEBUG]     PCI: 00:00:1f.3
[SPEW ]     PCI: 00:00:1f.3 resource base 80570000 size 4000 align 14 gran 14 limit 80573fff flags 60000201 index 10
[SPEW ]     PCI: 00:00:1f.3 resource base 80400000 size 100000 align 20 gran 20 limit 804fffff flags 60000201 index 20
[DEBUG]     PCI: 00:00:1f.4
[SPEW ]     PCI: 00:00:1f.4 resource base 8057f000 size 100 align 12 gran 8 limit 8057f0ff flags 60000201 index 10
[SPEW ]     PCI: 00:00:1f.4 resource base efa0 size 20 align 0 gran 0 limit efbf flags f0000100 index 20
[DEBUG]     PCI: 00:00:1f.5
[SPEW ]     PCI: 00:00:1f.5 resource base 8057e000 size 1000 align 12 gran 12 limit 8057efff flags 60000200 index 10
[SPEW ]     PCI: 00:00:1f.5 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags f0000200 index 0
[SPEW ]     PCI: 00:00:1f.5 resource base f8000000 size 2000000 align 0 gran 0 limit 0 flags f0000200 index 1
[DEBUG]     PCI: 00:00:1f.6
[SPEW ]     PCI: 00:00:1f.6 resource base 80520000 size 20000 align 17 gran 17 limit 8053ffff flags 60000200 index 10
[INFO ]  Done allocating resources.
[DEBUG]  BS: BS_DEV_RESOURCES run times (exec / console): 2 / 3166 ms
[INFO ]  coreboot skipped calling FSP notify phase: 00000020.
[DEBUG]  BS: BS_DEV_ENABLE entry times (exec / console): 0 / 6 ms
[INFO ]  POST: 0x74
[INFO ]  Enabling resources...
[DEBUG]  PCI: 00:00:00.0 subsystem <- 8086/4601
[DEBUG]  PCI: 00:00:00.0 cmd <- 06
[DEBUG]  PCI: 00:00:02.0 subsystem <- 8086/46a8
[DEBUG]  PCI: 00:00:02.0 cmd <- 03
[DEBUG]  PCI: 00:00:04.0 subsystem <- 8086/461d
[DEBUG]  PCI: 00:00:04.0 cmd <- 02
[DEBUG]  PCI: 00:00:05.0 bridge ctrl <- 090b
[DEBUG]  PCI: 00:00:05.0 subsystem <- 8086/465d
[DEBUG]  PCI: 00:00:05.0 cmd <- 03
[DEBUG]  PCI: 00:00:0d.0 subsystem <- 8086/461e
[DEBUG]  PCI: 00:00:0d.0 cmd <- 02
[DEBUG]  PCI: 00:00:12.0 subsystem <- 8086/51fc
[DEBUG]  PCI: 00:00:12.0 cmd <- 02
[DEBUG]  PCI: 00:00:14.0 subsystem <- 8086/51ed
[DEBUG]  PCI: 00:00:14.0 cmd <- 02
[DEBUG]  PCI: 00:00:15.0 subsystem <- 8086/51e8
[DEBUG]  PCI: 00:00:15.0 cmd <- 02
[DEBUG]  PCI: 00:00:15.1 subsystem <- 8086/51e9
[DEBUG]  PCI: 00:00:15.1 cmd <- 02
[DEBUG]  PCI: 00:00:15.2 subsystem <- 8086/51ea
[DEBUG]  PCI: 00:00:15.2 cmd <- 02
[DEBUG]  PCI: 00:00:15.3 subsystem <- 8086/51eb
[DEBUG]  PCI: 00:00:15.3 cmd <- 02
[DEBUG]  PCI: 00:00:16.0 subsystem <- 8086/51e0
[DEBUG]  PCI: 00:00:16.0 cmd <- 06
[DEBUG]  PCI: 00:00:19.1 subsystem <- 8086/51c6
[DEBUG]  PCI: 00:00:19.1 cmd <- 02
[DEBUG]  PCI: 00:00:1e.0 subsystem <- 8086/51a8
[DEBUG]  PCI: 00:00:1e.0 cmd <- 02
[DEBUG]  PCI: 00:00:1e.2 subsystem <- 8086/51aa
[DEBUG]  PCI: 00:00:1e.2 cmd <- 02
[DEBUG]  PCI: 00:00:1e.3 subsystem <- 8086/51ab
[DEBUG]  PCI: 00:00:1e.3 cmd <- 06
[DEBUG]  PCI: 00:00:1f.0 subsystem <- 8086/5182
[DEBUG]  PCI: 00:00:1f.0 cmd <- 407
[DEBUG]  PCI: 00:00:1f.3 subsystem <- 8086/51c8
[DEBUG]  PCI: 00:00:1f.3 cmd <- 02
[DEBUG]  PCI: 00:00:1f.4 subsystem <- 8086/51a3
[DEBUG]  PCI: 00:00:1f.4 cmd <- 03
[DEBUG]  PCI: 00:00:1f.5 subsystem <- 8086/51a4
[DEBUG]  PCI: 00:00:1f.5 cmd <- 406
[DEBUG]  PCI: 00:00:1f.6 subsystem <- 8086/15fc
[DEBUG]  PCI: 00:00:1f.6 cmd <- 02
[INFO ]  done.
[DEBUG]  BS: BS_DEV_ENABLE run times (exec / console): 1 / 194 ms
[INFO ]  POST: 0x00
[DEBUG]  ME: Version: 16.1.30.2330
[DEBUG]  BS: BS_DEV_ENABLE exit times (exec / console): 14 / 6 ms
[INFO ]  POST: 0x75
[INFO ]  Initializing devices...
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:00.0 init
[INFO ]  CPU TDP = 15 Watts
[INFO ]  CPU PL1 = 15 Watts
[INFO ]  CPU PL2 = 55 Watts
[INFO ]  CPU PL4 = 123 Watts
[DEBUG]  PCI: 00:00:00.0 init finished in 12 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:02.0 init
[INFO ]  GMA: Found VBT in CBFS
[INFO ]  GMA: Found valid VBT in CBFS
[INFO ]  framebuffer_info: bytes_per_line: 7680, bits_per_pixel: 32
[INFO ]                     x_res x y_res: 1920 x 1080, size: 8294400 at 0x90000000
[DEBUG]  PCI: 00:00:02.0 init finished in 22 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:12.0 init
[DEBUG]  PCI: 00:00:12.0 init finished in 0 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:14.0 init
[DEBUG]  PCI: 00:00:14.0 init finished in 0 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:15.0 init
[DEBUG]  I2C bus 0 version 0x3230302a
[INFO ]  DW I2C bus 0 at 0x80574000 (400 KHz)
[DEBUG]  PCI: 00:00:15.0 init finished in 8 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:15.1 init
[DEBUG]  I2C bus 1 version 0x3230302a
[INFO ]  DW I2C bus 1 at 0x80575000 (400 KHz)
[DEBUG]  PCI: 00:00:15.1 init finished in 8 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:15.2 init
[DEBUG]  I2C bus 2 version 0x3230302a
[INFO ]  DW I2C bus 2 at 0x80576000 (400 KHz)
[DEBUG]  PCI: 00:00:15.2 init finished in 8 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:15.3 init
[DEBUG]  I2C bus 3 version 0x3230302a
[INFO ]  DW I2C bus 3 at 0x80577000 (400 KHz)
[DEBUG]  PCI: 00:00:15.3 init finished in 8 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:16.0 init
[DEBUG]  PCI: 00:00:16.0 init finished in 0 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:19.1 init
[DEBUG]  I2C bus 5 version 0x3230302a
[INFO ]  DW I2C bus 5 at 0x80579000 (400 KHz)
[DEBUG]  PCI: 00:00:19.1 init finished in 8 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:1f.0 init
[DEBUG]  IOAPIC: Initializing IOAPIC at fec00000
[DEBUG]  IOAPIC: ID = 0x00
[SPEW ]  IOAPIC: Dumping registers
[SPEW ]    reg 0x0000: 0x00000000
[SPEW ]    reg 0x0001: 0x00770020
[SPEW ]    reg 0x0002: 0x00000000
[DEBUG]  IOAPIC: 120 interrupts
[DEBUG]  IOAPIC: Clearing IOAPIC at fec00000
[SPEW ]  IOAPIC: vector 0x00 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x01 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x02 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x03 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x04 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x05 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x06 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x07 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x08 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x09 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x0a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x0b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x0c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x0d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x0e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x0f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x10 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x11 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x12 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x13 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x14 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x15 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x16 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x17 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x18 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x19 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x1a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x1b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x1c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x1d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x1e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x1f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x20 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x21 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x22 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x23 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x24 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x25 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x26 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x27 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x28 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x29 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x2a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x2b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x2c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x2d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x2e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x2f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x30 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x31 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x32 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x33 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x34 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x35 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x36 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x37 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x38 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x39 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x3a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x3b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x3c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x3d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x3e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x3f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x40 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x41 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x42 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x43 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x44 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x45 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x46 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x47 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x48 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x49 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x4a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x4b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x4c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x4d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x4e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x4f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x50 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x51 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x52 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x53 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x54 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x55 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x56 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x57 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x58 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x59 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x5a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x5b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x5c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x5d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x5e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x5f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x60 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x61 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x62 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x63 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x64 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x65 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x66 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x67 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x68 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x69 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x6a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x6b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x6c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x6d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x6e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x6f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x70 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x71 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x72 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x73 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x74 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x75 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x76 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x77 value 0x00000000 0x00010000
[DEBUG]  IOAPIC: Bootstrap Processor Local APIC = 0x00
[SPEW ]  IOAPIC: vector 0x00 value 0x00000000 0x00000700
[DEBUG]  PCI: 00:00:1f.0 init finished in 720 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:1f.2 init
[DEBUG]  apm_control: Disabling ACPI.


[NOTE ]  coreboot-24.02-92-gcce6dfbf4906-dirty Thu Feb 29 09:20:43 UTC 2024 x86_32 smm starting (log level: 8)...

[SPEW ]  SMI# #7
[DEBUG]  SMI_STS: PM1 APM 
[DEBUG]  SMI#: Disabling ACPI.
[DEBUG]  PM1_STS: TMROF 
[DEBUG]  APMC done.
[DEBUG]  PCI: 00:00:1f.2 init finished in 30 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:1f.3 init
[DEBUG]  azalia_audio: base = 0x80570000
[DEBUG]  azalia_audio: No codec!
[DEBUG]  PCI: 00:00:1f.3 init finished in 12 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:1f.4 init
[DEBUG]  PCI: 00:00:1f.4 init finished in 0 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:1f.6 init
[DEBUG]  PCI: 00:00:1f.6 init finished in 0 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  Devices initialized
[SPEW ]  Show all devs... After init.
[SPEW ]  Root Device: enabled 1
[SPEW ]  CPU_CLUSTER: 0: enabled 1
[SPEW ]  DOMAIN: 00000000: enabled 1
[SPEW ]  GPIO: 0: enabled 1
[SPEW ]  PCI: 00:00:00.0: enabled 1
[SPEW ]  PCI: 00:00:01.0: enabled 0
[SPEW ]  PCI: 00:00:01.1: enabled 0
[SPEW ]  PCI: 00:00:02.0: enabled 1
[SPEW ]  PCI: 00:00:04.0: enabled 1
[SPEW ]  PCI: 00:00:05.0: enabled 1
[SPEW ]  PCI: 00:00:06.0: enabled 0
[SPEW ]  PCI: 00:00:06.2: enabled 0
[SPEW ]  PCI: 00:00:07.0: enabled 0
[SPEW ]  PCI: 00:00:07.1: enabled 0
[SPEW ]  PCI: 00:00:07.2: enabled 0
[SPEW ]  PCI: 00:00:07.3: enabled 0
[SPEW ]  PCI: 00:00:08.0: enabled 0
[SPEW ]  PCI: 00:00:09.0: enabled 0
[SPEW ]  PCI: 00:00:0a.0: enabled 0
[SPEW ]  PCI: 00:00:0d.0: enabled 1
[SPEW ]  PCI: 00:00:0d.1: enabled 0
[SPEW ]  PCI: 00:00:0d.2: enabled 0
[SPEW ]  PCI: 00:00:0d.3: enabled 0
[SPEW ]  PCI: 00:00:0e.0: enabled 0
[SPEW ]  PCI: 00:00:10.0: enabled 0
[SPEW ]  PCI: 00:00:10.1: enabled 0
[SPEW ]  PCI: 00:00:10.6: enabled 0
[SPEW ]  PCI: 00:00:10.7: enabled 0
[SPEW ]  PCI: 00:00:12.0: enabled 1
[SPEW ]  PCI: 00:00:12.6: enabled 0
[SPEW ]  PCI: 00:00:12.7: enabled 0
[SPEW ]  PCI: 00:00:13.0: enabled 0
[SPEW ]  PCI: 00:00:14.0: enabled 1
[SPEW ]  PCI: 00:00:14.1: enabled 0
[SPEW ]  PCI: 00:00:14.2: enabled 0
[SPEW ]  PCI: 00:00:14.3: enabled 0
[SPEW ]  PCI: 00:00:15.0: enabled 1
[SPEW ]  PCI: 00:00:15.1: enabled 1
[SPEW ]  PCI: 00:00:15.2: enabled 1
[SPEW ]  PCI: 00:00:15.3: enabled 1
[SPEW ]  PCI: 00:00:16.0: enabled 1
[SPEW ]  PCI: 00:00:16.1: enabled 0
[SPEW ]  PCI: 00:00:16.2: enabled 0
[SPEW ]  PCI: 00:00:16.3: enabled 0
[SPEW ]  PCI: 00:00:16.4: enabled 0
[SPEW ]  PCI: 00:00:16.5: enabled 0
[SPEW ]  PCI: 00:00:17.0: enabled 0
[SPEW ]  PCI: 00:00:19.0: enabled 0
[SPEW ]  PCI: 00:00:19.1: enabled 1
[SPEW ]  PCI: 00:00:19.2: enabled 0
[SPEW ]  PCI: 00:00:1a.0: enabled 0
[SPEW ]  PCI: 00:00:1c.0: enabled 0
[SPEW ]  PCI: 00:00:1c.1: enabled 0
[SPEW ]  PCI: 00:00:1c.2: enabled 0
[SPEW ]  PCI: 00:00:1c.3: enabled 0
[SPEW ]  PCI: 00:00:1c.4: enabled 0
[SPEW ]  PCI: 00:00:1c.5: enabled 0
[SPEW ]  PCI: 00:00:1c.6: enabled 0
[SPEW ]  PCI: 00:00:1c.7: enabled 0
[SPEW ]  PCI: 00:00:1d.0: enabled 0
[SPEW ]  PCI: 00:00:1d.1: enabled 0
[SPEW ]  PCI: 00:00:1d.2: enabled 0
[SPEW ]  PCI: 00:00:1d.3: enabled 0
[SPEW ]  PCI: 00:00:1e.0: enabled 1
[SPEW ]  PCI: 00:00:1e.1: enabled 0
[SPEW ]  PCI: 00:00:1e.2: enabled 1
[SPEW ]  PCI: 00:00:1e.3: enabled 1
[SPEW ]  PCI: 00:00:1f.0: enabled 1
[SPEW ]  PCI: 00:00:1f.1: enabled 0
[SPEW ]  PCI: 00:00:1f.2: enabled 1
[SPEW ]  PCI: 00:00:1f.3: enabled 1
[SPEW ]  PCI: 00:00:1f.4: enabled 1
[SPEW ]  PCI: 00:00:1f.5: enabled 1
[SPEW ]  PCI: 00:00:1f.6: enabled 1
[SPEW ]  PCI: 00:00:1f.7: enabled 0
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  GENERIC: 1.0: enabled 1
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  GENERIC: 1.0: enabled 1
[SPEW ]  USB0 port 0: enabled 0
[SPEW ]  USB0 port 0: enabled 1
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  I2C: 00:15: enabled 1
[SPEW ]  USB3 port 0: enabled 0
[SPEW ]  USB3 port 1: enabled 0
[SPEW ]  USB3 port 2: enabled 0
[SPEW ]  USB3 port 3: enabled 0
[SPEW ]  USB2 port 0: enabled 0
[SPEW ]  USB2 port 1: enabled 0
[SPEW ]  USB2 port 2: enabled 0
[SPEW ]  USB2 port 3: enabled 0
[SPEW ]  USB2 port 4: enabled 1
[SPEW ]  USB2 port 5: enabled 0
[SPEW ]  USB2 port 6: enabled 0
[SPEW ]  USB2 port 7: enabled 0
[SPEW ]  USB2 port 8: enabled 0
[SPEW ]  USB2 port 9: enabled 1
[SPEW ]  USB3 port 0: enabled 0
[SPEW ]  USB3 port 1: enabled 0
[SPEW ]  USB3 port 2: enabled 0
[SPEW ]  USB3 port 3: enabled 0
[SPEW ]  APIC: 00: enabled 1
[SPEW ]  APIC: 1c: enabled 1
[SPEW ]  APIC: 12: enabled 1
[SPEW ]  APIC: 1e: enabled 1
[SPEW ]  APIC: 14: enabled 1
[SPEW ]  APIC: 18: enabled 1
[SPEW ]  APIC: 16: enabled 1
[SPEW ]  APIC: 1a: enabled 1
[SPEW ]  APIC: 01: enabled 1
[SPEW ]  APIC: 10: enabled 1
[SPEW ]  APIC: 09: enabled 1
[SPEW ]  AP[00:00:38I.672,332] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[00:00:38.922,760] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0m
[00:00:39.173,126] <dbg> sci: enqueue_sci: SCI not queued not :in ACPI mode f0
 08: enabled 1
[DEBUG]  BS: BS_DEV_INIT run times (exec / console): 30 / 1548 ms
[INFO ]  POST: 0x76
[INFO ]  Finalize devices...
[DEBUG]  PCI: 00:00:02.0 final
[DEBUG]  PCI: 00:00:12.0 final
[DEBUG]  PCI: 00:00:16.0 final
[DEBUG]  PCI: 00:00:1f.2 final
[DEBUG]  PCI: 00:00:1f.4 final
[INFO ]  Devices finalized
[DEBUG]  BS: BS_POST_DEVICE run times (exec / console): 0 / 26 ms
[INFO ]  POST: 0x77
[DEBUG]  BS: BS_OS_RESUME_CHECK run times (exec / console): 0 / 2 ms
[DEBUG]  ME: HFSTS1                      : 0xA0000255
[DEBUG]  ME: HFSTS2                      : 0x8010811E
[DEBUG]  ME: HFSTS3                      : 0x00000030
[DEBUG]  ME: HFSTS4                      : 0x00004000
[DEBUG]  ME: HFSTS5                      : 0x00000000
[DEBUG]  ME: HFSTS6                      : 0x00400002
[DEBUG]  ME: Manufacturing Mode          : YES
[DEBUG]  ME: SPI Protection Mode Enabled : NO
[DEBUG]  ME: FW Partition Table          : OK
[DEBUG]  ME: Bringup Loader Failure      : NO
[DEBUG]  ME: Firmware Init Complete      : YES
[DEBUG]  ME: Boot Options Present        : NO
[DEBUG]  ME: Update In Progress          : NO
[DEBUG]  ME: D0i3 Support                : YES
[DEBUG]  ME: Low Power State Enabled     : NO
[DEBUG]  ME: CPU Replaced                : YES
[DEBUG]  ME: CPU Replacement Valid       : YES
[DEBUG]  ME: Current Working State       : 5
[DEBUG]  ME: Current Operation State     : 1
[DEBUG]  ME: Current Operation Mode      : 0
[DEBUG]  ME: Error Code                  : 0
[DEBUG]  ME: FPFs Committed              : NO
[DEBUG]  ME: Enhanced Debug Mode         : NO
[DEBUG]  ME: CPU Debug Disabled          : YES
[DEBUG]  ME: TXT Support                 : NO
[DEBUG]  ME: Manufacturing Vars Locked   : NO
[DEBUG]  BS: BS_OS_RESUME_CHECK exit times (exec / console): 0 / 127 ms
[INFO ]  POST: 0x79
[INFO ]  POST: 0x9c
[INFO ]  CBFS: Found 'fallback/dsdt.aml' @0xc1740 size 0x4fff in mcache @0x75abd1f8
[WARN ]  CBFS: 'fallback/slic' not found.
[INFO ]  ACPI: Writing ACPI tables at 758a0000.
[DEBUG]  ACPI:    * FACS
[DEBUG]  SCI is IRQ 9, GSI 9
[DEBUG]  ACPI:    * FACP
[DEBUG]  ACPI: added table 1/32, length now 44
[DEBUG]  Found 1 CPU(s) with 10/12 physical/logical core(s) each.
[DEBUG]  PCI space above 4GB MMIO is at 0x47fc00000, len = 0x7b80400000
[WARN ]  Unknown min d_state for PCI: 00:12.0
[WARN ]  Unknown min d_state for PCI: 00:1f.4
[WARN ]  Unknown min d_state for PCI: 00:12.0
[WARN ]  Unknown min d_state for PCI: 00:1f.4
[INFO ]  \_SB.PCI0.PEPD: Intel Power Engine Plug-in
[INFO ]  \_SB.PCI0.PMC: Intel Alderlake at PCI: 00:00:1f.2
[INFO ]  \_SB.DPTF: Intel DPTF at GENERIC: 0.0
[SPEW ]  I2C TX abort detected (00000001)
[SPEW ]  \_SB.PCI0.I2C0.H015: ELAN Touchpad at I2C: 00:15 -- NOT FOUND, skipping
[INFO ]  \_SB.PCI0.XHCI.RHUB.HS05: USB2 Camera at USB2 port 4
[INFO ]  \_SB.PCI0.XHCI.RHUB.HS10: Bluetooth at USB2 port 9
[DEBUG]  ACPI:    * SSDT
[DEBUG]  ACPI: added table 2/32, length now 52
[DEBUG]  ACPI:    * MCFG
[DEBUG]  ACPI: added table 3/32, length now 60
[DEBUG]  ACPI:    * LPIT
[DEBUG]  ACPI: added table 4/32, length now 68
[DEBUG]  IOAPIC: 120 interrupts
[DEBUG]  SCI is IRQ 9, GSI 9
[DEBUG]  ACPI:    * APIC
[DEBUG]  ACPI: added table 5/32, length now 76
[DEBUG]  ACPI:    * SPCR
[DEBUG]  ACPI: added table 6/32, length now 84
[DEBUG]  current = 758a7ae0
[DEBUG]  ACPI:    * DMAR
[DEBUG]  ACPI: added table 7/32, length now 92
[DEBUG]  acpi_write_dbg2_pci_uart: Device not found
[DEBUG]  ACPI:    * HPET
[DEBUG]  ACPI: added table 8/32, length now 100
[INFO ]  ACPI: done.
[DEBUG]  ACPI tables: 31680 bytes.
[DEBUG]  smbios_write_tables: 75898000
[DEBUG]  SMBIOS firmware version is set to coreboot_version: '24.02-92-gcce6dfbf4906-dirty'
00:00:039.924,255] <dbg> sci: enqueue_msci: SCI not queued not in ACPI mode f00m
[00:00:40.174,743] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[00:00:40.285,095] <dbg> smchost: smchost_Sacpi_handler: Rcv EC cmd: 0Dm
[00:00:40.285,095] <inf> smchost: EEC Command: 0D
[00:00:W40.285,125] <dbg> smchost: send_to_host: Snd data: 08
[00:00:40.285,125] <dbg> smchost: send_to_host: Snd data: 14
[00:00:40.285,156] <dbg> smchost: smchost_sig nal_request: smchost_signal_requ]est
[00:00:40.285,186] m<dbg> smchost: smchost_ signal_request: smchost_signal_request
[00:00:40.285,217] <dbDg> asmchost: smchost_thread: stmchost_thread process

[00:00:40.285,247] <dbg> smchost: proc_host_send: ACPI OBF flag 0
[00:00:40.285,247] <dbg> smchost: proc_host_send: WriteODR 8
[00:0a0:40.285,278] <dbg> smchost : proc_host_send: ACfPI OBF flag 1
[00:0r0:40.2o85,308] <dbg> smchost: proc_host_send: ACPI OBF flag 1
[0m0:0 0:40.285,339] 0m<dbg> smchost: proc_host_send: ACPI OBF flag 1
[00:C00:40.285,339] <dbg> smchost: proc_host_send: ACPI OBF flag 0
[00:00:40.285,369] <dbg> smchost: proc_host_send: WriteODR 14
[00::00:40.285,400] <dbg>  smchost: smc0host_threaxd: smchost_thread process

08
[SPEW ]  Data from EC: 0x14
[INFO ]  Create SMBIOS type 16
[INFO ]  Create SMBIOS type 17
[INFO ]  Create SMBIOS type 20
[DEBUG]  SMBIOS tables: 1131 bytes.
[DEBUG]  Writing table forward entry at 0x00000500
[DEBUG]  Wrote coreboot table at: 0x00000500, 0x10 bytes, checksum 4a52
[DEBUG]  Writing coreboot table at 0x758c4000
[DEBUG]   0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
[DEBUG]   1. 0000000000001000-000000000009ffff: RAM
[DEBUG]   2. 00000000000a0000-00000000000fffff: RESERVED
[DEBUG]   3. 0000000000100000-0000000075897fff: RAM
[DEBUG]   4. 0000000075898000-0000000075940fff: CONFIGURATION TABLES
[DEBUG]   5. 0000000075941000-0000000075aadfff: RAMSTAGE
[DEBUG]   6. 0000000075aae000-0000000075ffffff: CONFIGURATION TABLES
[DEBUG]   7. 0000000076000000-00000000803fffff: RESERVED
[DEBUG]   8. 00000000c0000000-00000000cfffffff: RESERVED
[DEBUG]   9. 00000000f8000000-00000000f9ffffff: RESERVED
[DEBUG]  10. 00000000fb000000-00000000fb000fff: RESERVED
[DEBUG]  11. 00000000fc800000-00000000fe7fffff: RESERVED
[DEBUG]  12. 00000000feb00000-00000000feb7ffff: RESERVED
[DEBUG]  13. 00000000fec00000-00000000fecfffff: RESERVED
[DEBUG]  14. 00000000fed40000-00000000fed6ffff: RESERVED
[DEBUG]  15. 00000000fed80000-00000000fed87fff: RESERVED
[DEBUG]  16. 00000000fed90000-00000000fed92fff: RESERVED
[DEBUG]  17. 00000000feda0000-00000000feda1fff: RESERVED
[DEBUG]  18. 00000000fedc0000-00000000feddffff: RESERVED
[DEBUG]  19. 00000000ff000000-00000000ffffffff: RESERVED
[DEBUG]  20. 0000000100000000-000000047fbfffff: RAM
[INFO ]  Setting up bootsplash in 1920x1080@32
[WARN ]  CBFS: 'bootsplash.jpg' not found.
[ERROR]  Could not find bootsplash.jpg
 100, 67, 11409, 63301, 60, 27, 3750 
m[INFO ]  SF: Detected 00 0000 with sector size 0x1000, total 0x2000000
[DEBUG]  Wrote coreboot table at: 0x758c4000, 0x53c bytes, checksum 2830
[DEBUG]  coreboot table: 1364 bytes.
[DEBUG]  IMD ROOT    0. 0x75fff000 0x00001000
[DEBUG]  IMD SMALL   1. 0x75ffe000 0x00001000
[DEBUG]  FSP MEMORY  2. 0x75afe000 0x00500000
[DEBUG]  CONSOLE     3. 0x75abe000 0x00040000
[DEBUG]  RO MCACHE   4. 0x75abd000 0x0000037c
[DEBUG]  TIME STAMP  5. 0x75abc000 0x00000910
[DEBUG]  MEM INFO    6. 0x75abb000 0x00000f48
[DEBUG]  AFTER CAR   7. 0x75aae000 0x0000d000
[DEBUG]  RAMSTAGE    8. 0x75940000 0x0016e000
[DEBUG]  REFCODE     9. 0x758e1000 0x0005f000
[DEBUG]  SMM BACKUP 10. 0x758d1000 0x00010000
[DEBUG]  IGD OPREGION11. 0x758cc000 0x00004203
[DEBUG]  COREBOOT   12. 0x758c4000 0x00008000
[DEBUG]  ACPI       13. 0x758a0000 0x00024000
[DEBUG]  SMBIOS     14. 0x75898000 0x00008000
[DEBUG]  IMD small region:
[DEBUG]    IMD ROOT    0. 0x75ffec00 0x00000400
[DEBUG]    FSP RUNTIME 1. 0x75ffebe0 0x00000004
[DEBUG]    FMAP        2. 0x75ffea20 0x000001b2
[DEBUG]    POWER STATE 3. 0x75ffe9c0 0x00000044
[DEBUG]    FSPM VERSION 4. 0x75ffe9a0 0x00000004
[DEBUG]    ROMSTAGE    5. 0x75ffe980 0x00000004
[DEBUG]    ROMSTG STCK 6. 0x75ffe8c0 0x000000a8
[DEBUG]    ACPI GNVS   7. 0x75ffe880 0x00000038
[DEBUG]  BS: BS_WRITE_TABLES run times (exec / console): 6 / 614 ms
[INFO ]  LAPIC 0x0 in X2APIC mode.
[DEBUG]  MTRR: Physical address space:
[DEBUG]  0x0000000000000000 - 0x000000000009ffff size 0x000a0000 type 6
[DEBUG]  0x00000000000a0000 - 0x00000000000bffff size 0x00020000 type 0
[DEBUG]  0x00000000000c0000 - 0x0000000075ffffff size 0x75f40000 type 6
[DEBUG]  0x0000000076000000 - 0x000000008fffffff size 0x1a000000 type 0
[DEBUG]  0x0000000090000000 - 0x000000009fffffff size 0x10000000 type 1
[DEBUG]  0x00000000a0000000 - 0x00000000ffffffff size 0x60000000 type 0
[DEBUG]  0x0000000100000000 - 0x000000047fbfffff size 0x37fc00000 type 6
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x26f 0x0606060606060606
[SPEW ]  apic_id 0x0 call enable_fixed_mtrr()
[DEBUG]  apic_id 0x0 setup mtrr for CPU physical address size: 39 bits
[DEBUG]  MTRR: default type WB/UC MTRR counts: 6/7.
[DEBUG]  MTRR: WB selected as default type.
[DEBUG]  MTRR: 0 base 0x0000000076000000 mask 0x0000007ffe000000 type 0
[DEBUG]  MTRR: 1 base 0x0000000078000000 mask 0x0000007ff8000000 type 0
[DEBUG]  MTRR: 2 base 0x0000000080000000 mask 0x0000007ff0000000 type 0
[DEBUG]  MTRR: 3 base 0x0000000090000000 mask 0x0000007ff0000000 type 1
[DEBUG]  MTRR: 4 base 0x00000000a0000000 mask 0x0000007fe0000000 type 0
[DEBUG]  MTRR: 5 base 0x00000000c0000000 mask 0x0000007fc0000000 type 0
[INFO ]  LAPIC 0x1 in X2APIC mode.
[INFO ]  LAPIC 0x12 in X2APIC mode.
[INFO ]  LAPIC 0x16 in X2APIC mode.
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x26f 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x26f 0x0606060606060606
[INFO ]  LAPIC 0x1e in X2APIC mode.
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x26f 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x26d 0x0606060606060606
[INFO ]  LAPIC 0x14 in X2APIC mode.
[INFO ]  LAPIC 0x8 in X2APIC mode.
[INFO ]  LAPIC 0x9 in X2APIC mode.
[INFO ]  LAPIC 0x1c in X2APIC mode.
[SPEW ]  apic_id 0x12 call enable_fixed_mtrr()
[INFO ]  LAPIC 0x1a in X2APIC mode.
[DEBUG]  apic_id 0x12 setup mtrr for CPU physical address size: 39 bits
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x26f 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x26f 0x0606060606060606
[INFO ]  LAPIC 0x18 in X2APIC mode.
[SPEW ]  apic_id 0x16 call enable_fixed_mtrr()
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x26f 0x0606060606060606
[DEBUG]  apic_id 0x16 setup mtrr for CPU physical address size: 39 bits
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x26f 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x26f 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x26f 0x0606060606060606
[SPEW ]  apic_id 0x14 call enable_fixed_mtrr()
[SPEW ]  apic_id 0x8 call enable_fixed_mtrr()
[INFO ]  LAPIC 0x10 in X2APIC mode.
[SPEW ]  apic_id 0x1 call enable_fixed_mtrr()
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x259 0x00[00:00:40.425,109] 00<dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
000000000000
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x26f 0x0606060606060606
[SPEW ]  apic_id 0x1e call enable_fixed_mtrr()
[SPEW ]  apic_id 0x18 call enable_fixed_mtrr()
[SPEW ]  apic_id 0x1a call enable_fixed_mtrr()
[DEBUG]  apic_id 0x14 setup mtrr for CPU physical address size: 39 bits
[DEBUG]  apic_id 0x18 setup mtrr for CPU physical address size: 39 bits
[SPEW ]  apic_id 0x10 call enable_fixed_mtrr()
[DEBUG]  apic_id 0x1e setup mtrr for CPU physical address size: 39 bits
[DEBUG]  apic_id 0x1 setup mtrr for CPU physical address size: 39 bits
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x26f 0x0606060606060606
[DEBUG]  apic_id 0x10 setup mtrr for CPU physical address size: 39 bits
[SPEW ]  apic_id 0x1c call enable_fixed_mtrr()
[DEBUG]  apic_id 0x1a setup mtrr for CPU physical address size: 39 bits
[DEBUG]  apic_id 0x1c setup mtrr for CPU physical address size: 39 bits
[SPEW ]  apic_id 0x9 call enable_fixed_mtrr()
[DEBUG]  apic_id 0x8 setup mtrr for CPU physical address size: 39 bits
[DEBUG]  apic_id 0x9 setup mtrr for CPU physical address size: 39 bits
[DEBUG]  MTRR: TEMPORARY Physical address space:
[DEBUG]  0x0000000000000000 - 0x000000000009ffff size 0x000a0000 type 6
[DEBUG]  0x00000000000a0000 - 0x00000000000bffff size 0x00020000 type 0
[DEBUG]  0x00000000000c0000 - 0x0000000075ffffff size 0x75f40000 type 6
[DEBUG]  0x0000000076000000 - 0x00000000feffffff size 0x89000000 type 0
[DEBUG]  0x00000000ff000000 - 0x00000000ffffffff size 0x01000000 type 5
[DEBUG]  0x0000000100000000 - 0x000000047fbfffff size 0x37fc00000 type 6
[DEBUG]  MTRR: default type WB/UC MTRR counts: 10/7.
[DEBUG]  MTRR: UC selected as default type.
[DEBUG]  MTRR: 0 base 0x0000000000000000 mask 0x0000007f80000000 type 6
[DEBUG]  MTRR: 1 base 0x0000000076000000 mask 0x0000007ffe000000 type 0
[DEBUG]  MTRR: 2 base 0x0000000078000000 mask 0x0000007ff8000000 type 0
[DEBUG]  MTRR: 3 base 0x00000000ff000000 mask 0x0000007fff000000 type 5
[DEBUG]  MTRR: 4 base 0x0000000100000000 mask 0x0000007f00000000 type 6
[DEBUG]  MTRR: 5 base 0x0000000200000000 mask 0x0000007e00000000 type 6
[DEBUG]  MTRR: 6 base 0x0000000400000000 mask 0x0000007f80000000 type 6

[DEBUG]  MTRR check
[DEBUG]  Fixed MTRRs   : Enabled
[DEBUG]  Variable MTRRs: Enabled

[INFO ]  POST: 0x93
[DEBUG]  BS: BS_WRITE_TABLES exit times (exec / console): 594 / 305 ms
[INFO ]  POST: 0x7a
[INFO ]  CBFS: Found 'fallback/payload' @0x1d5100 size 0x125ee5 in mcache @0x75abd30c
[DEBUG]  Checking segment from ROM address 0xffae532c
[DEBUG]  Checking segment from ROM address 0xffae5348
[DEBUG]  Loading segment from ROM address 0xffae532c
[DEBUG]    code (compression=1)
[DEBUG]    New segment dstaddr 0x00800000 memsize 0x1000000 srcaddr 0xffae5364 filesize 0x125ead
[DEBUG]  Loading Segment: addr: 0x00800000 memsz: 0x0000000001000000 filesz: 0x0000000000125ead
[DEBUG]  using LZMA
[SPEW ]  [ 0x00800000, 01800000, 0x01800000) <- ffae5364
[DEBUG]  Loading segment from ROM address 0xffae5348
[DEBUG]    Entry Point 0x008035e9
[SPEW ]  Loaded segments
[DEBUG]  BS: BS_PAYLOAD_LOAD run times (exec / console): 251 / 68 ms
[INFO ]  coreboot skipped calling FSP notify phase: 00000040.
[INFO ]  coreboot skipped calling FSP notify phase: 000000f0.
[DEBUG]  BS: BS_PAYLOAD_LOAD exit times (exec / console): 0 / 12 ms
[DEBUG]  Finalizing chipset.
[DEBUG]  apm_control: Finalizing SMM.


[NOTE ]  coreboot-24.02-92-gcce6dfbf4906-dirty Thu Feb 29 09:20:43 UTC 2024 x86_32 smm starting (log level: 8)...

[SPEW ]  SMI# #3
[DEBUG]  SMI_STS: APM 
[DEBUG]  SMI#: Finalizing SMM.
[DEBUG]  APMC done.
[INFO ]  POST: 0xfe
[INFO ]  HECI: Sending End-of-Post
[INFO ]  CSE: EOP requested action: global reset
[INFO ]  HECI: Sending End-of-Post
[INFO ]  CSE: EOP requested action: continue boot
[INFO ]  CSE EOP successful, continuing boot
[WARN ]  HECI: CSE device 16.1 is disabled
[WARN ]  HECI: CSE device 16.2 is disabled
[WARN ]  HECI: CSE device 16.3 is disabled
[WARN ]  HECI: CSE device 16.4 is disabled
[WARN ]  HECI: CSE device 16.5 is disabled
[DEBUG]  BS: BS_PAYLOAD_BOOT entry times (exec / console): 37 / 57 ms
[INFO ]  POST: 0x7b
[DEBUG]  mp_park_aps done after 0 msecs.
[DEBUG]  Jumping to boot code at 0x008035e9(0x758c4000)
[INFO ]  POST: 0xf8
[SPEW ]  CPU0: stack: 0x75991cc0 - 0x75993cc0, lowest used address 0x7599372c, stack used: 1428 bytes
[00:00:42.177,734] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[00:00:42.575,500] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 31
[00:00:42.586,181] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
[00:00:42.679,534] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[00:00:43.430,664] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
1, 100, 67, 11484, 64209, 45, 27, 3750 
1, 100, 67, 11481, 64207, 46, 27, 3750 
[00:01:04.811,401] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 31
[00:01:04.822,113] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 67, 11476, 64203, 46, 27, 3750 
1, 100, 67, 11471, 64200, 46, 28, 3750 
[00:01:27.047,912] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 31
[00:01:27.058,624] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
[00:01:29.107,513] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
1, 100, 67, 11852, 1765, 47, 28, 3750 
1, 100, 67, 11912, 1768, 47, 28, 3750 
[00:01:49.812,835] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:01:49.823,547] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 67, 11948, 1769, 47, 28, 3750 
1, 100, 67, 11971, 1770, 48, 28, 3750 
1, 100, 67, 11987, 1771, 48, 28, 3750 
[00:02:12.062,316] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:02:12.073,028] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 67, 11998, 1771, 48, 28, 3750 
1, 100, 68, 12008, 1771, 48, 28, 3750 
[00:02:32.298,767] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
[00:02:34.302,185] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:02:34.312,896] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 68, 12016, 1771, 48, 28, 3750 
1, 100, 68, 12022, 1771, 48, 28, 3750 
[00:02:56.550,506] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:02:56.561,218] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 68, 12028, 1771, 48, 28, 3750 
1, 100, 68, 12032, 1772, 49, 28, 3750 
[00:03:18.788,177] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:03:18.798,889] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 68, 12038, 1772, 49, 28, 3750 
1, 100, 68, 12042, 1772, 49, 28, 3750 
[00:03:41.037,628] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:03:41.048,339] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 69, 12046, 1771, 49, 28, 3750 
[00:03:43.079,467] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 69, 12049, 1772, 49, 28, 3750 
1, 100, 69, 12050, 1772, 49, 28, 3750 
[00:04:03.274,566] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:04:03.285,278] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 69, 12056, 1772, 49, 28, 3750 
1, 100, 69, 12059, 1772, 49, 28, 3750 
[00:04:25.526,794] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:04:25.537,506] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 69, 12061, 1773, 49, 28, 3750 
1, 100, 69, 12065, 1772, 50, 28, 3750 
[00:04:47.763,183] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:04:47.773,895] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 69, 12068, 1773, 49, 28, 3750 
1, 100, 70, 12071, 1771, 49, 28, 3750 
[00:05:03.967,010] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
[00:05:10.012,237] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:05:10.022,949] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 70, 12074, 1773, 49, 28, 3750 
1, 100, 70, 12077, 1773, 50, 28, 3750 
[00:05:32.249,237] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:05:32.271,575] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 70, 12079, 1772, 50, 28, 3750 
1, 100, 70, 12083, 1772, 49, 28, 3750 
1, 100, 70, 12086, 1773, 49, 28, 3750 
[00:05:54.498,596] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:05:54.509,307] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 70, 12088, 1773, 49, 28, 3750 
1, 100, 71, 12096, 1772, 50, 28, 3750 
[00:06:14.747,283] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
[00:06:16.750,701] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:06:16.761,413] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 71, 12097, 1773, 50, 28, 3750 
1, 100, 71, 12100, 1773, 49, 28, 3750 
[00:06:38.988,128] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:06:38.998,840] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 71, 12102, 1773, 49, 28, 3750 
1, 100, 71, 12106, 1773, 49, 28, 3750 
[00:07:01.237,182] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:07:01.247,894] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 71, 12108, 1773, 49, 28, 3750 
1, 100, 71, 12111, 1773, 49, 28, 3750 
[00:07:23.475,402] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:07:23.486,114] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 71, 12113, 1773, 50, 28, 3750 
1, 100, 72, 12116, 1773, 50, 28, 3750 
[00:07:35.636,962] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 72, 12118, 1773, 50, 28, 3750 
[00:07:45.724,853] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:07:45.735,565] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 72, 12122, 1773, 49, 28, 3750 
1, 100, 72, 12124, 1773, 50, 28, 3750 
[00:08:07.965,576] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:08:07.976,287] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 72, 12128, 1773, 49, 28, 3750 
1, 100, 72, 12130, 1773, 50, 28, 3750 
[00:08:30.214,477] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:08:30.225,189] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 72, 12134, 1773, 50, 28, 3750 
1, 100, 73, 12136, 1773, 50, 28, 3750 
[00:08:46.406,250] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
[00:08:52.451,477] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:08:52.462,188] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 73, 12139, 1773, 50, 28, 3750 
1, 100, 73, 12144, 1773, 50, 28, 3750 
[00:09:14.700,469] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:09:14.711,181] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 73, 12146, 1773, 50, 28, 3750 
1, 100, 73, 12149, 1773, 50, 28, 3750 
1, 100, 73, 12151, 1773, 50, 28, 3750 
[00:09:36.949,584] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:09:36.960,296] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 73, 12155, 1773, 50, 28, 3750 
1, 100, 73, 12157, 1773, 50, 28, 3750 
[00:09:59.190,368] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:09:59.201,080] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 74, 12161, 1773, 50, 28, 3750 
[00:10:07.294,738] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 74, 12164, 1774, 50, 28, 3750 
[00:10:21.438,842] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:10:21.449,554] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 74, 12166, 1773, 50, 28, 3750 
1, 100, 74, 12169, 1773, 50, 28, 3750 
[00:10:43.676,269] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:10:43.686,981] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 74, 12172, 1774, 50, 28, 3750 
1, 100, 74, 12175, 1773, 50, 28, 3750 
[00:11:00.518,768] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[00:11:05.924,743] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:11:05.935,455] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 74, 12178, 1773, 50, 28, 3750 
1, 100, 75, 12181, 1773, 50, 28, 3750 
[00:11:18.074,707] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 75, 12184, 1773, 50, 28, 3750 
[00:11:28.161,743] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:11:28.172,454] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 75, 12187, 1774, 50, 28, 3750 
1, 100, 75, 12192, 1773, 50, 28, 3750 
[00:11:50.415,618] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:11:50.426,330] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 75, 12192, 1773, 50, 28, 3750 
1, 100, 75, 12199, 1773, 50, 28, 3750 
[00:12:12.652,770] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:12:12.663,482] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 75, 12200, 1773, 50, 28, 3750 
1, 100, 75, 12203, 1773, 50, 28, 3750 
[00:12:34.901,916] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:12:34.912,597] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 76, 12205, 1773, 50, 28, 3750 
[00:12:38.964,904] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 76, 12209, 1773, 51, 28, 3750 
[00:12:57.139,221] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:12:57.161,560] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 76, 12211, 1773, 51, 28, 3750 
1, 100, 76, 12214, 1773, 51, 28, 3750 
1, 100, 76, 12218, 1774, 50, 28, 3750 
[00:13:19.388,031] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:13:19.398,742] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 76, 12220, 1774, 50, 28, 3750 
1, 100, 76, 12224, 1773, 50, 28, 3750 
[00:13:41.640,136] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 30
[00:13:41.650,848] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 76, 12226, 1774, 51, 28, 3750 
[00:13:57.832,672] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 31
1, 100, 77, 11842, 64195, 51, 28, 3750 
*** Booting Zephyr OS build zephyr-v3.2.0-36-gd641b20ea9b2  ***

vci_enable_1
*********BOOTING_VVDN_ADL_BOARD_EC v1.0.0*********
 
*LOG_FORMAT* 
SysState., SoH, SoC, BatVolt, BatCurr, CpuTemp, BatTemp, DsgnCap
 
0, 100, 77, 11936, 65489, 0, 28, 3750 


[NOTE ]  coreboot-24.02-92-gcce6dfbf4906-dirty Thu Feb 29 09:20:43 UTC 2024 x86_32 bootblock starting (log level: 8)...
[DEBUG]  CPU: 12th Gen Intel(R) Core(TM) i5-1235U
[DEBUG]  CPU: ID 906a4, Alderlake R0 Platform, ucode: 00000430
[DEBUG]  CPU: AES supported, TXT supported, VT supported
[INFO ]  Cache: Level 3: Associativity = 12 Partitions = 1 Line Size = 64 Sets = 16384
[INFO ]  Cache size = 12 MiB
[DEBUG]  MCH: device id 4601 (rev 04) is Alderlake-P
[DEBUG]  PCH: device id 5182 (rev 01) is Alderlake-P SKU
[DEBUG]  IGD: device id 46a8 (rev 0c) is Alderlake P GT2
[DEBUG]  FMAP: Found "FLASH" version 1.1 at 0x1910000.
[DEBUG]  FMAP: base = 0xfe000000 size = 0x2000000 #areas = 9
[DEBUG]  FMAP: area COREBOOT found @ 1910200 (7273984 bytes)
[INFO ]  CBFS: mcache @0xfef84600 built for 16 files, used 0x37c of 0x4000 bytes
[INFO ]  CBFS: Found 'fallback/romstage' @0x80 size 0x128d8 in mcache @0xfef8462c
[DEBUG]  BS: bootblock times (exec / console): total (unknown) / 90 ms


[NOTE ]  coreboot-24.02-92-gcce6dfbf4906-dirty Thu Feb 29 09:20:43 UTC 2024 x86_32 romstage starting (log level: 8)...
[DEBUG]  pm1_sts: 0100 pm1_en: 0000 pm1_cnt: 00000000
[DEBUG]  gpe0_sts[0]: 00000000 gpe0_en[0]: 00000000
[DEBUG]  gpe0_sts[1]: 00000000 gpe0_en[1]: 00000000
[DEBUG]  gpe0_sts[2]: 00000080 gpe0_en[2]: 00000000
[DEBUG]  gpe0_sts[3]: 00000400 gpe0_en[3]: 00000000
[DEBUG]  TCO_STS:   0000 0000
[DEBUG]  GEN_PMCON: a0014000 00000204
[DEBUG]  GBLRST_CAUSE: 00000000 00000000
[DEBUG]  HPR_CAUSE0: 00000000
[DEBUG]  prev_sleep_state 5 (S5)
[INFO ]  OC Watchdog: disabling watchdog timer
[INFO ]  POST: 0x00
[INFO ]  TXT disabled successfully - Unlocked memory
[DEBUG]  FMAP: area COREBOOT found @ 1910200 (7273984 bytes)
[INFO ]  MMAP window: SPI flash base=0x1000000, Host base=0xff000000, Size=0x1000000
[INFO ]  CBFS: Found 'fspm.bin' @0xc6dc0 size 0xc0000 in mcache @0xfef84854
[INFO ]  POST: 0x34
[DEBUG]  FMAP: area RW_MRC_CACHE found @ 1900000 (65536 bytes)
[SPEW ]  MRC cache found, size 63176 bytes
[SPEW ]  bootmode is set to: 2 (boot assuming no config change)
[DEBUG]  ramtop_table invalid signature
[WARN ]  Missing root port clock structure definition
[WARN ]  Missing root port clock structure definition
00:00:00.126,770] <dbg> smchost: smchost_slatemode_handler: smchost_slatemode_handler
[00:00:00.721,923] <dbg> s0mchost: smchost_pltrst_handlerm: PLT_RST status changed 1
[00:00:00.[721,954] <dbg> smchost: smchost_pltrst_handler: SCI enabled 1
[00:00:01.04S8,583] <dbg> smchost: smchost_acpi_handler: Rcv EC cmdP: 0D
[00:00:01.048,614] <inf> smchost: EC ECommand: 0D
[00:00:01.04W8,614] <dbg> smchost: send_to_host: Snd  data: 08
[00:00:01.048,645] <dbg> smchost: send_to_host: Snd data]: 14
[00: 00:01.048,675] <dbg> smch ost: smchost_signal_reDquest: smchost_signal_request[0m
[00:00:01.048,706] <dbg> smchost: smchost_tsignal_requesta: smchost_signal_requ est
[00:00:01.f048,73r6] <dbg> smchost: smchost_threado: smchost_thread procmess

[00:00:01.0 48,767]E <dbg> smcChost: proc_host_send: ACPI OBF flag 0
[00:00:01.048,767] :<dbg> smchost: proc_h ost_send: Writ0eODR 8
[00:00:01.x048,797] 0<dbg> smchos8t: proc_host_send: ACPI OBF flag 1
[00:00:01.048,828] <dbg> smchost proc[_host_0send: ACPI OBF flag m1
[00:00:01.048,828] <dbg> smchost: proc_host_send: ACPI OBF flag 0
[00:00:01.048,858] <db
g> smchost: proc_hos_send: WriteODR 14
[00:00:01.048,889] <dbg> smchost: smchost_thread[: smchost_thre0ad process

m[SPEW ]  Data from EC: 0x14
[INFO ]  board id is 0x14
[INFO ]  SPD index is 0x4
[INFO ]  No memory dimm at address A2
[INFO ]  No memory dimm at address A6
[INFO ]  SPD: module type is DDR4
[INFO ]  SPD: module part number is M471A1G44CB0-CWE    
[INFO ]  SPD: banks 8, ranks 1, rows 17, columns 10, density 16384 Mb
[INFO ]  SPD: device width 16 bits, bus width 64 bits
[INFO ]  SPD: module size is 8192 MB (per channel)
[INFO ]  SPD: module type is DDR4
[INFO ]  SPD: module part number is M471A1G44CB0-CWE    
[INFO ]  SPD: banks 8, ranks 1, rows 17, columns 10, density 16384 Mb
[INFO ]  SPD: device width 16 bits, bus width 64 bits
[INFO ]  SPD: module size is 8192 MB (per channel)
[INFO ]  POST: 0x36
[INFO ]  POST: 0x92
[INFO ]  POST: 0x98
[DEBUG]  CBMEM:
[DEBUG]  IMD: root @ 0x75fff000 254 entries.
[DEBUG]  IMD: root @ 0x75ffec00 62 entries.
[DEBUG]  External stage cache:
[DEBUG]  IMD: root @ 0x7bbff000 254 entries.
[DEBUG]  IMD: root @ 0x7bbfec00 62 entries.
[DEBUG]  FMAP: area RW_MRC_CACHE found @ 1900000 (65536 bytes)
[DEBUG]  MRC: Checking cached data update for 'RW_MRC_CACHE'.
[INFO ]  SF: Detected 00 0000 with sector size 0x1000, total 0x2000000
[DEBUG]  MRC: 'RW_MRC_CACHE' does not need update.
[DEBUG]  2 DIMMs found
[DEBUG]  SMM Memory Map
[DEBUG]  SMRAM       : 0x7b800000 0x800000
[DEBUG]   Subregion 0: 0x7b800000 0x200000
[DEBUG]   Subregion 1: 0x7ba00000 0x200000
[DEBUG]   Subregion 2: 0x7bc00000 0x400000
[DEBUG]  top_of_ram = 0x76000000
[DEBUG]  ramtop_table invalid signature
[DEBUG]  Updated the RAMTOP address into CMOS 0x76000000
[DEBUG]  Normal boot
[INFO ]  CBFS: Found 'fallback/postcar' @0x1cf300 size 0x5dac in mcache @0xfef848c8
[DEBUG]  Loading module at 0x75aaf000 with entry 0x75aaf031. filesize: 0x59c8 memsize: 0xbd80
[DEBUG]  Processing 233 relocs. Offset value of 0x73aaf000
[SPEW ]  CLFLUSH [0x75aaf000, 0x75abad80]
[SPEW ]  CLFLUSH [0x75ab49c0, 0x75ab49c4]
[SPEW ]  CLFLUSH [0x75ffe8c0, 0x75ffe968]
[DEBUG]  BS: romstage times (exec / console): total (unknown) / 441 ms
[SPEW ]  CLFLUSH [0x75aae000, 0x76000000]
[SPEW ]  CLFLUSH [0x7ba00000, 0x7bc00000]


[NOTE ]  coreboot-24.02-92-gcce6dfbf4906-dirty Thu Feb 29 09:20:43 UTC 2024 x86_32 postcar starting (log level: 8)...
[DEBUG]  Normal boot
[DEBUG]  FMAP: area COREBOOT found @ 1910200 (7273984 bytes)
[INFO ]  MMAP window: SPI flash base=0x1000000, Host base=0xff000000, Size=0x1000000
[INFO ]  CBFS: Found 'fallback/ramstage' @0x99ec0 size 0x25191 in mcache @0x75abd10c
[DEBUG]  Loading module at 0x75941000 with entry 0x75941000. filesize: 0x50cc0 memsize: 0x16cf50
[DEBUG]  Processing 5188 relocs. Offset value of 0x71941000
[DEBUG]  BS: postcar times (exec / console): total (unknown) / 52 ms


[NOTE ]  coreboot-24.02-92-gcce6dfbf4906-dirty Thu Feb 29 09:20:43 UTC 2024 x86_32 ramstage starting (log level: 8)...
[INFO ]  POST: 0x39
[INFO ]  POST: 0x6f
[DEBUG]  Normal boot
[INFO ]  POST: 0x70
[DEBUG]  BS: BS_PRE_DEVICE run times (exec / console): 0 / 2 ms
[DEBUG]  microcode: sig=0x906a4 pf=0x80 revision=0x430
[DEBUG]  FMAP: area COREBOOT found @ 1910200 (7273984 bytes)
[INFO ]  MMAP window: SPI flash base=0x1000000, Host base=0xff000000, Size=0x1000000
[INFO ]  CBFS: Found 'cpu_microcode_blob.bin' @0x12a00 size 0x87400 in mcache @0x75abd0ac
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CBFS: Found 'fsps.bin' @0x186e00 size 0x4848d in mcache @0x75abd294
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Setting up SMI for CPU
[DEBUG]  IED base = 0x7bc00000
[DEBUG]  IED size = 0x00400000
[INFO ]  Will perform SMM setup.
[INFO ]  CPU: 12th Gen Intel(R) Core(TM) i5-1235U.
[INFO ]  LAPIC 0x0 switched to X2APIC mode.
[DEBUG]  CPU: APIC: 00 enabled
[DEBUG]  CPU: APIC: 01 enabled
[DEBUG]  CPU: APIC: 02 enabled
[DEBUG]  CPU: APIC: 03 enabled
[DEBUG]  CPU: APIC: 04 enabled
[DEBUG]  CPU: APIC: 05 enabled
[DEBUG]  CPU: APIC: 06 enabled
[DEBUG]  CPU: APIC: 07 enabled
[DEBUG]  CPU: APIC: 08 enabled
[DEBUG]  CPU: APIC: 09 enabled
[DEBUG]  CPU: APIC: 0a enabled
[DEBUG]  CPU: APIC: 0b enabled
[DEBUG]  Loading module at 0x00030000 with entry 0x00030000. filesize: 0x178 memsize: 0x178
[DEBUG]  Processing 16 relocs. Offset value of 0x00030000
[SPEW ]  CLFLUSH [0x30000, 0x30178]
[DEBUG]  Attempting to start 11 APs
[DEBUG]  Waiting for 10ms after sending INIT.
[DEBUG]  Waiting for SIPI to complete...
[INFO ]  LAPIC 0x1 switched to X2APIC mode.
[DEBUG]  done.
[INFO ]  LAPIC 0x1e switched to X2APIC mode.
[INFO ]  LAPIC 0x12 switched to X2APIC mode.
[INFO ]  LAPIC 0x16 switched to X2APIC mode.
[INFO ]  LAPIC 0x18 switched to X2APIC mode.
[INFO ]  AP: slot 5 apic_id 1e, MCU rev: 0x00000430
[INFO ]  LAPIC 0x14 switched to X2APIC mode.
[INFO ]  LAPIC 0x9 switched to X2APIC mode.
[INFO ]  AP: slot 10 apic_id 14, MCU rev: 0x00000430
[INFO ]  AP: slot 7 apic_id 18, MCU rev: 0x00000430
[INFO ]  AP: slot 11 apic_id 12, MCU rev: 0x00000430
[INFO ]  LAPIC 0x1a switched to X2APIC mode.
[INFO ]  AP: slot 2 apic_id 16, MCU rev: 0x00000430
[INFO ]  AP: slot 1 apic_id 1a, MCU rev: 0x00000430
[INFO ]  LAPIC 0x10 switched to X2APIC mode.
[INFO ]  LAPIC 0x1c switched to X2APIC mode.
[INFO ]  AP: slot 4 apic_id 10, MCU rev: 0x00000430
[INFO ]  AP: slot 3 apic_id 1c, MCU rev: 0x00000430
[SPEW ]  APs are ready after 0us
[INFO ]  AP: slot 8 apic_id 1, MCU rev: 0x00000430
[DEBUG]  Waiting for SIPI to complete...
[DEBUG]  done.
[SPEW ]  APs are ready after 0us
[INFO ]  AP: slot 9 apic_id 9, MCU rev: 0x00000430
[INFO ]  LAPIC 0x8 switched to X2APIC mode.
[INFO ]  AP: slot 6 apic_id 8, MCU rev: 0x00000430
[SPEW ]  APs are ready after 14900us
[SPEW ]  smm_setup_relocation_handler: enter
[SPEW ]  smm_setup_relocation_handler: exit
[DEBUG]  Loading module at 0x00038000 with entry 0x00038000. filesize: 0x1c0 memsize: 0x1c0
[DEBUG]  Processing 9 relocs. Offset value of 0x00038000
[DEBUG]  smm_module_setup_stub: stack_top = 0x7b806000
[DEBUG]  smm_module_setup_stub: per cpu stack_size = 0x800
[DEBUG]  smm_module_setup_stub: runtime.smm_size = 0x10000
[DEBUG]  SMM Module: stub loaded at 38000. Will call 0x7596a5bb
[DEBUG]  Installing permanent SMM handler to 0x7b800000
[DEBUG]  HANDLER      [0x7b9fd000-0x7b9ffcf0]

[DEBUG]  CPU 0
[DEBUG]    ss0        [0x7b9fcc00-0x7b9fd000]
[DEBUG]    stub0      [0x7b9f5000-0x7b9f51c0]

[DEBUG]  CPU 1
[DEBUG]    ss1        [0x7b9fc800-0x7b9fcc00]
[DEBUG]    stub1      [0x7b9f4c00-0x7b9f4dc0]

[DEBUG]  CPU 2
[DEBUG]    ss2        [0x7b9fc400-0x7b9fc800]
[DEBUG]    stub2      [0x7b9f4800-0x7b9f49c0]

[DEBUG]  CPU 3
[DEBUG]    ss3        [0x7b9fc000-0x7b9fc400]
[DEBUG]    stub3      [0x7b9f4400-0x7b9f45c0]

[DEBUG]  CPU 4
[DEBUG]    ss4        [0x7b9fbc00-0x7b9fc000]
[DEBUG]    stub4      [0x7b9f4000-0x7b9f41c0]

[DEBUG]  CPU 5
[DEBUG]    ss5        [0x7b9fb800-0x7b9fbc00]
[DEBUG]    stub5      [0x7b9f3c00-0x7b9f3dc0]

[DEBUG]  CPU 6
[DEBUG]    ss6        [0x7b9fb400-0x7b9fb800]
[DEBUG]    stub6      [0x7b9f3800-0x7b9f39c0]

[DEBUG]  CPU 7
[DEBUG]    ss7        [0x7b9fb000-0x7b9fb400]
[DEBUG]    stub7      [0x7b9f3400-0x7b9f35c0]

[DEBUG]  CPU 8
[DEBUG]    ss8        [0x7b9fac00-0x7b9fb000]
[DEBUG]    stub8      [0x7b9f3000-0x7b9f31c0]

[DEBUG]  CPU 9
[DEBUG]    ss9        [0x7b9fa800-0x7b9fac00]
[DEBUG]    stub9      [0x7b9f2c00-0x7b9f2dc0]

[DEBUG]  CPU 10
[DEBUG]    ss10       [0x7b9fa400-0x7b9fa800]
[DEBUG]    stub10     [0x7b9f2800-0x7b9f29c0]

[DEBUG]  CPU 11
[DEBUG]    ss11       [0x7b9fa000-0x7b9fa400]
[DEBUG]    stub11     [0x7b9f2400-0x7b9f25c0]

[DEBUG]  stacks       [0x7b800000-0x7b806000]
[DEBUG]  Loading module at 0x7b9fd000 with entry 0x7b9fe1d3. filesize: 0x2cd0 memsize: 0x2cf0
[DEBUG]  Processing 202 relocs. Offset value of 0x7b9fd000
[DEBUG]  Loading module at 0x7b9f5000 with entry 0x7b9f5000. filesize: 0x1c0 memsize: 0x1c0
[DEBUG]  Processing 9 relocs. Offset value of 0x7b9f5000
[DEBUG]  smm_module_setup_stub: stack_top = 0x7b806000
[DEBUG]  smm_module_setup_stub: per cpu stack_size = 0x800
[DEBUG]  smm_module_setup_stub: runtime.smm_size = 0x200000
[DEBUG]  SMM Module: placing smm entry code at 7b9f4c00,  cpu # 0x1
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f4c00 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f4800,  cpu # 0x2
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f4800 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f4400,  cpu # 0x3
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f4400 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f4000,  cpu # 0x4
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f4000 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f3c00,  cpu # 0x5
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f3c00 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f3800,  cpu # 0x6
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f3800 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f3400,  cpu # 0x7
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f3400 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f3000,  cpu # 0x8
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f3000 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f2c00,  cpu # 0x9
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f2c00 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f2800,  cpu # 0xa
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f2800 0x1c0 bytes
[DEBUG]  SMM Module: placing smm entry code at 7b9f2400,  cpu # 0xb
[SPEW ]  smm_place_entry_code: copying from 7b9f5000 to 7b9f2400 0x1c0 bytes
[DEBUG]  SMM Module: stub loaded at 7b9f5000. Will call 0x7b9fe1d3
[DEBUG]  Clearing SMI status registers
[DEBUG]  SMI_STS: PM1 
[DEBUG]  PM1_STS: PWRBTN 
[DEBUG]  GPE0 STD STS: BATLOW 
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ed000, cpu = 0
[DEBUG]  In relocation handler: CPU 0
[DEBUG]  New SMBASE=0x7b9ed000 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9eb000, cpu = 8
[DEBUG]  In relocation handler: CPU 8
[DEBUG]  New SMBASE=0x7b9eb000 IEDBASE=0x7bc00000
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ea800, cpu = 10
[DEBUG]  In relocation handler: CPU 10
[DEBUG]  New SMBASE=0x7b9ea800 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9eb400, cpu = 7
[DEBUG]  In relocation handler: CPU 7
[DEBUG]  New SMBASE=0x7b9eb400 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ec800, cpu = 2
[DEBUG]  In relocation handler: CPU 2
[DEBUG]  New SMBASE=0x7b9ec800 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ec400, cpu = 3
[DEBUG]  In relocation handler: CPU 3
[DEBUG]  New SMBASE=0x7b9ec400 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ebc00, cpu = 5
[DEBUG]  In relocation handler: CPU 5
[DEBUG]  New SMBASE=0x7b9ebc00 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9eac00, cpu = 9
[DEBUG]  In relocation handler: CPU 9
[DEBUG]  New SMBASE=0x7b9eac00 IEDBASE=0x7bc00000
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ecc00, cpu = 1
[DEBUG]  In relocation handler: CPU 1
[DEBUG]  New SMBASE=0x7b9ecc00 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ec000, cpu = 4
[DEBUG]  In relocation handler: CPU 4
[DEBUG]  New SMBASE=0x7b9ec000 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9ea400, cpu = 11
[DEBUG]  In relocation handler: CPU 11
[DEBUG]  New SMBASE=0x7b9ea400 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[INFO ]  smm_do_relocation : curr_smbase 0x30000 perm_smbase 0x7b9eb800, cpu = 6
[DEBUG]  In relocation handler: CPU 6
[DEBUG]  New SMBASE=0x7b9eb800 IEDBASE=0x7bc00000
[DEBUG]  Writing SMRR. base = 0x7b800006, mask=0xff800c00
[DEBUG]  Relocation complete.
[SPEW ]  APs are ready after 273400us
[INFO ]  Initializing CPU #0
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  Clearing out pending MCEs
[DEBUG]  cpu: energy policy set to 7
[INFO ]  Turbo is available but hidden
[INFO ]  Turbo is available and visible
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #0 initialized
[INFO ]  Initializing CPU #6
[INFO ]  Initializing CPU #1
[INFO ]  Initializing CPU #2
[INFO ]  Initializing CPU #10
[INFO ]  Initializing CPU #5
[INFO ]  Initializing CPU #4
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[INFO ]  Initializing CPU #11
[DEBUG]  Clearing out pending MCEs
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  cpu: energy policy set to 7
[INFO ]  Initializing CPU #3
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  Clearing out pending MCEs
[DEBUG]  CPU: vendor Intel device 906a4
[INFO ]  Initializing CPU #8
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  CPU: vendor Intel device 906a4
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #10 initialized
[DEBUG]  Clearing out pending MCEs
[DEBUG]  Clearing out pending MCEs
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[INFO ]  Initializing CPU #7
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  Clearing out pending MCEs
[DEBUG]  Clearing out pending MCEs
[DEBUG]  cpu: energy policy set to 7
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  Clearing out pending MCEs
[DEBUG]  cpu: energy policy set to 7
[DEBUG]  cpu: energy policy set to 7
[DEBUG]  cpu: energy policy set to 7
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #4 initialized
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #11 ini[00:00:01.882,29t3] <dbg>i sci: enqueaue_sci: SCI not queued not in ACPI mode f0
lized
[DEBUG]  cpu: energy policy set to 7
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #2 initialized
[DEBUG]  CPU: family 06, model 9a, stepping 04
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #5 initialized
[DEBUG]  cpu: energy policy set to 7
[INFO ]  Initializing CPU #9
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #6 initialized
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[DEBUG]  Clearing out pending MCEs
[DEBUG]  Clearing out pending MCEs
[DEBUG]  cpu: energy policy set to 7
[DEBUG]  cpu: energy policy set to 7
[DEBUG]  Clearing out pending MCEs
[DEBUG]  CPU: vendor Intel device 906a4
[DEBUG]  CPU: family 06, model 9a, stepping 04
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #3 initialized
[DEBUG]  cpu: energy policy set to 7
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #9 initialized
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #7 initialized
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #1 initialized
[DEBUG]  Clearing out pending MCEs
[DEBUG]  cpu: energy policy set to 7
[INFO ]  microcode: Update skipped, already up-to-date
[INFO ]  CPU #8 initialized
[SPEW ]  APs are ready after 322400us
[INFO ]  bsp_do_flight_plan done after 1114 msecs.
[DEBUG]  CPU: frequency set to 4400 MHz
[DEBUG]  Enabling SMIs.
[DEBUG]  BS: BS_DEV_INIT_CHIPS entry times (exec / console): 798 / 669 ms
[INFO ]  POST: 0x71
[INFO ]  Overriding power limits PL1 (3000, 15000) PL2 (55000, 55000) PL4 (123000)
[DEBUG]  HECI: Sending Get IP firmware command
[ERROR]  HECI: Get IP firmware response invalid
[DEBUG]  HECI response:
[DEBUG]  0x75993b1b: f0 a1 00 ff 01 00 00 00 01 00 00 00 00 f0 9a 75  ...............u
[DEBUG]  0x75993b2b: 02 00 00 00 00 80 00 00 00 00 00 00 00 00 00 00  ................
[DEBUG]  0x75993b3b: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00  ................
[DEBUG]  ...
[ERROR]  Failed to get HSPHY FW over HECI.
[ERROR]  Failed to load HSPHY FW, PCIe Gen5 won't work.
[INFO ]  CBFS: Found 'vbt.bin' @0xc6780 size 0x4f7 in mcache @0x75abd224
[INFO ]  Found a VBT of 9216 bytes
[INFO ]  PCI  1.0, PIN A, using IRQ #16
[INFO ]  PCI  2.0, PIN A, using IRQ #17
[INFO ]  PCI  4.0, PIN A, using IRQ #18
[INFO ]  PCI  5.0, PIN A, using IRQ #16
[INFO ]  PCI  6.0, PIN A, using IRQ #16
[INFO ]  PCI  6.2, PIN C, using IRQ #18
[INFO ]  PCI  7.0, PIN A, using IRQ #19
[INFO ]  PCI  7.1, PIN B, using IRQ #20
[INFO ]  PCI  7.2, PIN C, using IRQ #21
[INFO ]  PCI  7.3, PIN D, using IRQ #22
[INFO ]  PCI  8.0, PIN A, using IRQ #23
[INFO ]  PCI  D.0, PIN A, using IRQ #17
[INFO ]  PCI  D.1, PIN B, using IRQ #19
[INFO ]  PCI 10.0, PIN A, using IRQ #24
[INFO ]  PCI 10.1, PIN B, using IRQ #25
[INFO ]  PCI 10.6, PIN C, using IRQ #20
[INFO ]  PCI 10.7, PIN D, using IRQ #21
[INFO ]  PCI 11.0, PIN A, using IRQ #26
[INFO ]  PCI 11.1, PIN B, using IRQ #27
[INFO ]  PCI 11.2, PIN C, using IRQ #28
[INFO ]  PCI 11.3, PIN D, using IRQ #29
[INFO ]  PCI 12.0, PIN A, using IRQ #30
[INFO ]  PCI 12.6, PIN B, using IRQ #31
[INFO ]  PCI 12.7, PIN C, using IRQ #22
[INFO ]  PCI 13.0, PIN A, using IRQ #32
[INFO ]  PCI 13.1, PIN B, using IRQ #33
[INFO ]  PCI 13.2, PIN C, using IRQ #34
[INFO ]  PCI 13.3, PIN D, using IRQ #35
[INFO ]  PCI 14.0, PIN B, using IRQ #23
[INFO ]  PCI 14.1, PIN A, using IRQ #36
[INFO ]  PCI 14.3, PIN C, using IRQ #17
[INFO ]  PCI 15.0, PIN A, using IRQ #37
[INFO ]  PCI 15.1, PIN B, using IRQ #39
[INFO ]  PCI 15.2, PIN C, using IRQ #40
[INFO ]  PCI 15.3, PIN D, using IRQ #41
[INFO ]  PCI 16.0, PIN A, using IRQ #18
[INFO ]  PCI 16.1, PIN B, using IRQ #19
[INFO ]  PCI 16.2, PIN C, using IRQ #20
[INFO ]  PCI 16.3, PIN D, using IRQ #21
[INFO ]  PCI 16.4, PIN A, using IRQ #18
[INFO ]  PCI 16.5, PIN B, using IRQ #19
[INFO ]  PCI 17.0, PIN A, using IRQ #22
[INFO ]  PCI 19.0, PIN A, using IRQ #42
[INFO ]  PCI 19.1, PIN B, using IRQ #43
[INFO ]  PCI 19.2, PIN C, using IRQ #44
[INFO ]  PCI 1C.0, PIN A, using IRQ #16
[INFO ]  PCI 1C.1, PIN B, using IRQ #17
[INFO ]  PCI 1C.2, PIN C, using IRQ #18
[INFO ]  PCI 1C.3, PIN D, using IRQ #19
[INFO ]  PCI 1C.4, PIN A, using IRQ #16
[INFO ]  PCI 1C.5, PIN B, using IRQ #17
[INFO ]  PCI 1C.6, PIN C, using IRQ #18
[INFO ]  PCI 1C.7, PIN D, using IRQ #19
[INFO ]  PCI 1D.0, PIN A, using IRQ #16
[INFO ]  PCI 1D.1, PIN B, using IRQ #17
[INFO ]  PCI 1D.2, PIN C, using IRQ #18
[INFO ]  PCI 1D.3, PIN D, using IRQ #19
[INFO ]  PCI 1E.0, PIN A, using IRQ #23
[INFO ]  PCI 1E.1, PIN B, using IRQ #20
[INFO ]  PCI 1E.2, PIN C, using IRQ #45
[INFO ]  PCI 1E.3, PIN D, using IRQ #46
[INFO ]  PCI 1F.3, PIN B, using IRQ #22
[INFO ]  PCI 1F.4, PIN C, using IRQ #23
[INFO ]  PCI 1F.6, PIN D, using IRQ #20
[INFO ]  PCI 1F.7, PIN A, using IRQ #21
[INFO ]  IRQ: Using dynamically assigned PCI IO-APIC IRQs
[DEBUG]  WEAK: src/soc/intel/alderlake/fsp_params.c/mainboard_silicon_init_params called
[INFO ]  POST: 0x93
[INFO ]  FSPS returned 0
[INFO ]  POST: 0x99
[INFO ]  POST: 0xa0
[SPEW ]  Executing Phase 1 of FspMultiPhaseSiInit
[DEBUG]  FSP MultiPhaseSiInit src/soc/intel/alderlake/fsp_params.c/platform_fsp_multi_phase_init_cb called
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[00:00:03.384,521] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[DEBUG]  Detected 10 core, 12 thread CPU.
[INFO ]  POST: 0xa1
[DEBUG]  Display FSP Version Info HOB
[DEBUG]  Reference Code - CPU = c.0.75.10
[DEBUG]  uCode Version = 0.0.4.30
[DEBUG]  TXT ACM version = ff.ff.ff.ffff
[DEBUG]  Reference Code - ME = c.0.75.10
[DEBUG]  MEBx version = 0.0.0.0
[DEBUG]  ME Firmware Version = Corporate SKU
[DEBUG]  Reference Code - PCH = c.0.75.10
[DEBUG]  PCH-CRID Status = Disabled
[DEBUG]  PCH-CRID Original Value = ff.ff.ff.ffff
[DEBUG]  PCH-CRID New Value = ff.ff.ff.ffff
[DEBUG]  OPROM - RST - RAID = ff.ff.ff.ffff
[DEBUG]  PCH Hsio Version = 4.0.0.0
[DEBUG]  Reference Code - SA - System Agent = c.0.75.10
[DEBUG]  Reference Code - MRC = 0.0.4.3c
[DEBUG]  SA - PCIe Version = c.0.75.10
[DEBUG]  SA-CRID Status = Disabled
[DEBUG]  SA-CRID Original Value = 0.0.0.4
[DEBUG]  SA-CRID New Value = 0.0.0.4
[DEBUG]  OPROM - VBIOS = ff.ff.ff.ffff
[DEBUG]  IO Manageability Engine FW Version = 24.0.7.0
[DEBUG]  PHY Build Version = 0.0.0.2043
[DEBUG]  Thunderbolt(TM) FW Version = 0.0.0.0
[DEBUG]  System Agent Manageability Engine FW Version = ff.ff.ff.ffff
[NOTE ]  pcie_rp_update_dev: Couldn't find PCIe Root Port #5 (originally PCI: 00:00:1c.4) which was enabled in devicetree, removing and disabling.
[DEBUG]  BS: BS_DEV_INIT_CHIPS run times (exec / console): 1673 / 754 ms
[INFO ]  POST: 0x72
[INFO ]  Enumerating buses...
[SPEW ]  Show all devs... Before device enumeration.
[SPEW ]  Root Device: enabled 1
[SPEW ]  CPU_CLUSTER: 0: enabled 1
[SPEW ]  DOMAIN: 00000000: enabled 1
[SPEW ]  GPIO: 0: enabled 1
[SPEW ]  PCI: 00:00:00.0: enabled 1
[SPEW ]  PCI: 00:00:01.0: enabled 1
[SPEW ]  PCI: 00:00:01.1: enabled 0
[SPEW ]  PCI: 00:00:02.0: enabled 1
[SPEW ]  PCI: 00:00:04.0: enabled 1
[SPEW ]  PCI: 00:00:05.0: enabled 1
[SPEW ]  PCI: 00:00:06.0: enabled 1
[SPEW ]  PCI: 00:00:06.2: enabled 1
[SPEW ]  PCI: 00:00:07.0: enabled 0
[SPEW ]  PCI: 00:00:07.1: enabled 0
[SPEW ]  PCI: 00:00:07.2: enabled 0
[SPEW ]  PCI: 00:00:07.3: enabled 0
[SPEW ]  PCI: 00:00:08.0: enabled 0
[SPEW ]  PCI: 00:00:09.0: enabled 0
[SPEW ]  PCI: 00:00:0a.0: enabled 0
[SPEW ]  PCI: 00:00:0d.0: enabled 1
[SPEW ]  PCI: 00:00:0d.1: enabled 0
[SPEW ]  PCI: 00:00:0d.2: enabled 1
[SPEW ]  PCI: 00:00:0d.3: enabled 1
[SPEW ]  PCI: 00:00:0e.0: enabled 0
[SPEW ]  PCI: 00:00:10.0: enabled 0
[SPEW ]  PCI: 00:00:10.1: enabled 0
[SPEW ]  PCI: 00:00:10.6: enabled 0
[SPEW ]  PCI: 00:00:10.7: enabled 0
[SPEW ]  PCI: 00:00:12.0: enabled 1
[SPEW ]  PCI: 00:00:12.6: enabled 0
[SPEW ]  PCI: 00:00:12.7: enabled 1
[SPEW ]  PCI: 00:00:13.0: enabled 0
[SPEW ]  PCI: 00:00:14.0: enabled 1
[SPEW ]  PCI: 00:00:14.1: enabled 0
[SPEW ]  PCI: 00:00:14.2: enabled 0
[SPEW ]  PCI: 00:00:14.3: enabled 1
[SPEW ]  PCI: 00:00:15.0: enabled 1
[SPEW ]  PCI: 00:00:15.1: enabled 1
[SPEW ]  PCI: 00:00:15.2: enabled 1
[SPEW ]  PCI: 00:00:15.3: enabled 1
[SPEW ]  PCI: 00:00:16.0: enabled 1
[SPEW ]  PCI: 00:00:16.1: enabled 0
[SPEW ]  PCI: 00:00:16.2: enabled 0
[SPEW ]  PCI: 00:00:16.3: enabled 0
[SPEW ]  PCI: 00:00:16.4: enabled 0
[SPEW ]  PCI: 00:00:16.5: enabled 0
[SPEW ]  PCI: 00:00:17.0: enabled 0
[SPEW ]  PCI: 00:00:19.0: enabled 0
[SPEW ]  PCI: 00:00:19.1: enabled 1
[SPEW ]  PCI: 00:00:19.2: enabled 0
[SPEW ]  PCI: 00:00:1a.0: enabled 0
[SPEW ]  PCI: 00:00:1c.0: enabled 0
[SPEW ]  PCI: 00:00:1c.1: enabled 0
[SPEW ]  PCI: 00:00:1c.2: enabled 0
[SPEW ]  PCI: 00:00:1c.3: enabled 0
[SPEW ]  PCI: 00:00:1c.4: enabled 0
[SPEW ]  PCI: 00:00:1c.5: enabled 0
[SPEW ]  PCI: 00:00:1c.6: enabled 0
[SPEW ]  PCI: 00:00:1c.7: enabled 0
[SPEW ]  PCI: 00:00:1d.0: enabled 0
[SPEW ]  PCI: 00:00:1d.1: enabled 0
[SPEW ]  PCI: 00:00:1d.2: enabled 0
[SPEW ]  PCI: 00:00:1d.3: enabled 0
[SPEW ]  PCI: 00:00:1e.0: enabled 1
[SPEW ]  PCI: 00:00:1e.1: enabled 0
[SPEW ]  PCI: 00:00:1e.2: enabled 1
[SPEW ]  PCI: 00:00:1e.3: enabled 1
[SPEW ]  PCI: 00:00:1f.0: enabled 1
[SPEW ]  PCI: 00:00:1f.1: enabled 1
[SPEW ]  PCI: 00:00:1f.2: enabled 1
[SPEW ]  PCI: 00:00:1f.3: enabled 1
[SPEW ]  PCI: 00:00:1f.4: enabled 1
[SPEW ]  PCI: 00:00:1f.5: enabled 1
[SPEW ]  PCI: 00:00:1f.6: enabled 1
[SPEW ]  PCI: 00:00:1f.7: enabled 0
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  GENERIC: 1.0: enabled 1
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  GENERIC: 1.0: enabled 1
[SPEW ]  USB0 port 0: enabled 0
[SPEW ]  USB0 port 0: enabled 1
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  I2C: 00:15: enabled 1
[SPEW ]  USB3 port 0: enabled 0
[SPEW ]  USB3 port 1: enabled 0
[SPEW ]  USB3 port 2: enabled 0
[SPEW ]  USB3 port 3: enabled 0
[SPEW ]  USB2 port 0: enabled 0
[SPEW ]  USB2 port 1: enabled 0
[SPEW ]  USB2 port 2: enabled 0
[SPEW ]  USB2 port 3: enabled 0
[SPEW ]  USB2 port 4: enabled 1
[SPEW ]  USB2 port 5: enabled 0
[SPEW ]  USB2 port 6: enabled 0
[SPEW ]  USB2 p[00:00:04.886,871] <dbg> sci: enqueue_sci: SCIo not queued not in ACPI mode f0
[00:00:05.638,000] <dbgr> sci: enqueue_sci:t SCI not queued not in ACPI mode f0
 7: enabled 0
[SPEW ]  USB2 port 8: enabled 0
[SPEW ]  USB2 port 9: enabled 1
[SPEW ]  USB3 port 0: enabled 0
[SPEW ]  USB3 port 1: enabled 0
[SPEW ]  USB3 port 2: enabled 0
[SPEW ]  USB3 port 3: enabled 0
[SPEW ]  APIC: 00: enabled 1
[SPEW ]  APIC: 1a: enabled 1
[SPEW ]  APIC: 16: enabled 1
[SPEW ]  APIC: 1c: enabled 1
[SPEW ]  APIC: 10: enabled 1
[SPEW ]  APIC: 1e: enabled 1
[SPEW ]  APIC: 08: enabled 1
[SPEW ]  APIC: 18: enabled 1
[SPEW ]  APIC: 01: enabled 1
[SPEW ]  APIC: 09: enabled 1
[SPEW ]  APIC: 14: enabled 1
[SPEW ]  APIC: 12: enabled 1
[SPEW ]  Compare with tree...
[SPEW ]  Root Device: enabled 1
[SPEW ]   CPU_CLUSTER: 0: enabled 1
[SPEW ]    APIC: 00: enabled 1
[SPEW ]    APIC: 1a: enabled 1
[SPEW ]    APIC: 16: enabled 1
[SPEW ]    APIC: 1c: enabled 1
[SPEW ]    APIC: 10: enabled 1
[SPEW ]    APIC: 1e: enabled 1
[SPEW ]    APIC: 08: enabled 1
[SPEW ]    APIC: 18: enabled 1
[SPEW ]    APIC: 01: enabled 1
[SPEW ]    APIC: 09: enabled 1
[SPEW ]    APIC: 14: enabled 1
[SPEW ]    APIC: 12: enabled 1
[SPEW ]   DOMAIN: 00000000: enabled 1
[SPEW ]    GPIO: 0: enabled 1
[SPEW ]    PCI: 00:00:00.0: enabled 1
[SPEW ]    PCI: 00:00:01.0: enabled 1
[SPEW ]    PCI: 00:00:01.1: enabled 0
[SPEW ]    PCI: 00:00:02.0: enabled 1
[SPEW ]    PCI: 00:00:04.0: enabled 1
[SPEW ]     GENERIC: 0.0: enabled 1
[SPEW ]    PCI: 00:00:05.0: enabled 1
[SPEW ]    PCI: 00:00:06.0: enabled 1
[SPEW ]    PCI: 00:00:06.2: enabled 1
[SPEW ]    PCI: 00:00:08.0: enabled 0
[SPEW ]    PCI: 00:00:09.0: enabled 0
[SPEW ]    PCI: 00:00:0a.0: enabled 0
[SPEW ]    PCI: 00:00:0d.0: enabled 1
[SPEW ]     USB0 port 0: enabled 0
[SPEW ]      USB3 port 0: enabled 0
[SPEW ]      USB3 port 1: enabled 0
[SPEW ]      USB3 port 2: enabled 0
[SPEW ]      USB3 port 3: enabled 0
[SPEW ]    PCI: 00:00:0d.1: enabled 0
[SPEW ]    PCI: 00:00:0d.2: enabled 1
[SPEW ]    PCI: 00:00:0d.3: enabled 1
[SPEW ]    PCI: 00:00:0e.0: enabled 0
[SPEW ]    PCI: 00:00:10.0: enabled 0
[SPEW ]    PCI: 00:00:10.1: enabled 0
[SPEW ]    PCI: 00:00:10.6: enabled 0
[SPEW ]    PCI: 00:00:10.7: enabled 0
[SPEW ]    PCI: 00:00:12.0: enabled 1
[SPEW ]    PCI: 00:00:12.6: enabled 0
[SPEW ]    PCI: 00:00:12.7: enabled 1
[SPEW ]    PCI: 00:00:13.0: enabled 0
[SPEW ]    PCI: 00:00:14.0: enabled 1
[SPEW ]     USB0 port 0: enabled 1
[SPEW ]      USB2 port 0: enabled 0
[SPEW ]      USB2 port 1: enabled 0
[SPEW ]      USB2 port 2: enabled 0
[SPEW ]      USB2 port 3: enabled 0
[SPEW ]      USB2 port 4: enabled 1
[SPEW ]      USB2 port 5: enabled 0
[SPEW ]      USB2 port 6: enabled 0
[SPEW ]      USB2 port 7: enabled 0
[SPEW ]      USB2 port 8: enabled 0
[SPEW ]      USB2 port 9: enabled 1
[SPEW ]      USB3 port 0: enabled 0
[SPEW ]      USB3 port 1: enabled 0
[SPEW ]      USB3 port 2: enabled 0
[SPEW ]      USB3 port 3: enabled 0
[SPEW ]    PCI: 00:00:14.1: enabled 0
[SPEW ]    PCI: 00:00:14.2: enabled 0
[SPEW ]    PCI: 00:00:14.3: enabled 1
[SPEW ]     GENERIC: 0.0: enabled 1
[SPEW ]    PCI: 00:00:15.0: enabled 1
[SPEW ]     I2C: 00:15: enabled 1
[SPEW ]    PCI: 00:00:15.1: enabled 1
[SPEW ]    PCI: 00:00:15.2: enabled 1
[SPEW ]    PCI: 00:00:15.3: enabled 1
[SPEW ]    PCI: 00:00:16.0: enabled 1
[SPEW ]    PCI: 00:00:16.1: enabled 0
[SPEW ]    PCI: 00:00:16.2: enabled 0
[SPEW ]    PCI: 00:00:16.3: enabled 0
[SPEW ]    PCI: 00:00:16.4: enabled 0
[SPEW ]    PCI: 00:00:16.5: enabled 0
[SPEW ]    PCI: 00:00:17.0: enabled 0
[SPEW ]    PCI: 00:00:19.0: enabled 0
[SPEW ]    PCI: 00:00:19.1: enabled 1
[SPEW ]    PCI: 00:00:19.2: enabled 0
[SPEW ]    PCI: 00:00:1a.0: enabled 0
[SPEW ]    PCI: 00:00:1e.0: enabled 1
[SPEW ]    PCI: 00:00:1e.1: enabled 0
[SPEW ]    PCI: 00:00:1e.2: enabled 1
[SPEW ]    PCI: 00:00:1e.3: enabled 1
[SPEW ]    PCI: 00:00:1f.0: enabled 1
[SPEW ]    PCI: 00:00:1f.1: enabled 1
[SPEW ]    PCI: 00:00:1f.2: enabled 1
[SPEW ]    PCI: 00:00:1f.3: enabled 1
[SPEW ]    PCI: 00:00:1f.4: enabled 1
[SPEW ]    PCI: 00:00:1f.5: enabled 1
[SPEW ]    PCI: 00:00:1f.6: enabled 1
[SPEW ]    PCI: 00:00:1f.7: enabled 0
[DEBUG]  Root Device scanning...
[SPEW ]  scan_static_bus for Root Device
[DEBUG]  CPU_CLUSTER: 0 enabled
[DEBUG]  DOMAIN: 00000000 enabled
[DEBUG]  DOMAIN: 00000000 scanning...
[DEBUG]  PCI: pci_scan_bus for segment group 00 bus 00
[INFO ]  POST: 0x24
[SPEW ]  PCI: 00:00:00.0 [8086/0000] ops
[DEBUG]  PCI: 00:00:00.0 [8086/4601] enabled
[INFO ]  PCI: Static device PCI: 00:00:01.0 not found, disabling it.
[SPEW ]  PCI: 00:00:02.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:02.0 [8086/46a8] enabled
[SPEW ]  PCI: 00:00:04.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:04.0 [8086/461d] enabled
[SPEW ]  PCI: 00:00:05.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:05.0 [8086/465d] enabled
[SPEW ]  PCI: 00:00:06.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:06.0 [8086/464d] enabled
[INFO ]  PCI: Static device PCI: 00:00:06.2 not found, disabling it.
[SPEW ]  PCI: 00:00:0d.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:0d.0 [8086/461e] enabled
[INFO ]  PCI: Static device PCI: 00:00:0d.2 not found, disabling it.
[INFO ]  PCI: Static device PCI: 00:00:0d.3 not found, disabling it.
[SPEW ]  PCI: 00:00:12.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:12.0 [8086/51fc] enabled
[INFO ]  PCI: Static device PCI: 00:00:12.7 not found, disabling it.
[SPEW ]  PCI: 00:00:14.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:14.0 [8086/51ed] enabled
[DEBUG]  PCI: 00:00:14.2 [8086/51ef] disabled
[INFO ]  PCI: Static device PCI: 00:00:14.3 not found, disabling it.
[SPEW ]  PCI: 00:00:15.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:15.0 [8086/51e8] enabled
[SPEW ]  PCI: 00:00:15.1 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:15.1 [8086/51e9] enabled
[SPEW ]  PCI: 00:00:15.2 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:15.2 [8086/51ea] enabled
[SPEW ]  PCI: 00:00:15.3 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:15.3 [8086/51eb] enabled
[SPEW ]  PCI: 00:00:16.0 [8086/0000] ops
[DEBUG]  PCI: 00:00:16.0 [8086/51e0] enabled
[SPEW ]  PCI: 00:00:19.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:19.0 [8086/51c5] disabled
[SPEW ]  PCI: 00:00:19.1 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:19.1 [8086/51c6] enabled
[SPEW ]  PCI: 00:00:1e.0 [8086/0000] ops
[DEBUG]  PCI: 00:00:1e.0 [8086/51a8] enabled
[SPEW ]  PCI: 00:00:1e.2 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:1e.2 [8086/51aa] enabled
[SPEW ]  PCI: 00:00:1e.3 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:1e.3 [8086/51ab] enabled
[SPEW ]  PCI: 00:00:1f.0 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:1f.0 [8086/5182] enabled
[INFO ]  PCI: Static device PCI: 00:00:1f.1 not found, disabling it.
[DEBUG]  RTC Init
[WARN ]  RTC: Clear requested zeroing cmos
[INFO ]  Keep power state after power failure.
[DEBUG]  Disabling Deep S3
[DEBUG]  Disabling Deep S3
[DEBUG]  Disabling Deep S4
[DEBUG]  Disabling Deep S4
[DEBUG]  Disabling Deep S5
[DEBUG]  Disabling Deep S5
[DEBUG]  PCI: 00:00:1f.2 [0000/0000] hidden
[SPEW ]  PCI: 00:00:1f.3 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:1f.3 [8086/51c8] enabled
[SPEW ]  PCI: 00:00:1f.4 [8086/0000] bus ops
[DEBUG]  PCI: 00:00:1f.4 [8086/51a3] enabled
[SPEW ]  PCI: 00:00:1f.5 [8086/0000] ops
[DEBUG]  PCI: 00:00:1f.5 [8086/51a4] enabled
[DEBUG]  PCI: 00:00:1f.6 [8086/15fc] enabled
[DEBUG]  GPIO: 0 enabled
[WARN ]  PCI: Leftover static devices:
[WARN ]  PCI: 00:00:01.0
[WARN ]  PCI: 00:00:01.1
[WARN ]  PCI: 00:00:06.2
[WARN ]  PCI: 00:00:08.0
[WARN ]  PCI: 00:00:09.0
[WARN ]  PCI: 00:00:0a.0
[WARN ]  PCI: 00:00:0d.1
[WARN ]  PCI: 00:00:0d.2
[WARN ]  PCI: 00:00:0d.3
[WARN ]  PCI: 00:00:0e.0
[WARN ]  PCI: 00:00:10.0
[WARN ]  PCI: 00:00:10.1
[WARN ]  PCI: 00:00:10.6
[WARN ]  PCI: 00:00:10.7
[WARN ]  PCI: 00:00:12.6
[WARN ]  PCI: 00:00:12.7
[WARN ]  PCI: 00:00:13.0
[WARN ]  PCI: 00:00:14.1
[WARN ]  PCI: 00:00:14.3
[WARN ]  PCI: 00:00:16.1
[WARN ]  PCI: 00:00:16.2
[WARN ]  PCI: 00:00:16.3
[WARN ]  PCI: 00:00:16.4
[WARN ]  PCI: 00:00:16.5
[WARN ]  PCI: 00:00:17.0
[WARN ]  PCI: 00:00:19.2
[WARN ]  PCI: 00:00:1a.0
[WARN ]  PCI: 00:00:1e.1
[WARN ]  PCI: 00:00:1f.1
[WARN ]  PCI: 00:00:1f.7
[WARN ]  PCI: Check your devicetree.cb.
[DEBUG]  PCI: 00:00:02.0 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:02.0
[SPEW ]  scan_generic_bus for PCI: 00:00:02.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:02.0 finished in 9 msecs
[DEBUG]  PCI: 00:00:04.0 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:04.0
[DEBUG]  GENERIC: 0.0 enabled
[DEBUG]  bus: PCI: 00:00:04.0->scan_generic_bus for PCI: 00:00:04.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:04.0 finished in 15 msecs
[DEBUG]  PCI: 00:00:05.0 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:05.0
[SPEW ]  scan_generic_bus for PCI: 00:00:05.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:05.0 finished in 9 msecs
[DEBUG]  PCI: 00:00:06.0 scanning...
[SPEW ]  do_pci_scan_bridge for PCI: 00:00:06.0
[DEBUG]  PCI: pci_scan_bus for segment group 00 bus 01
[INFO ]  POST: 0x24
[DEBUG]  PCI: 00:01:00.0 [1d97/2269] enabled
[INFO ]  POST: 0x25
[INFO ]  PCIe: Common Clock Configuration already enabled
[INFO ]  L1 Sub-State supported from root port 6
[INFO ]  L1 Sub-State Support = 0xf
[INFO ]  CommonModeRestoreTime = 0x6e
[INFO ]  Power On Value = 0x5, Power On Scale = 0x2
[INFO ]  ASPM: Enabled L1
[INFO ]  PCI: 00:01:00.0: Enabled LTR
[INFO ]  PCI: 00:01:00.0: Programmed LTR max latencies
[INFO ]  PCI: 00:00:06.0: Setting Max_Payload_Size to 256 for devices under this root port
[DEBUG]  scan_bus: bus PCI: 00:00:06.0 finished in 64 msecs
[DEBUG]  PCI: 00:00:0d.0 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:0d.0
[DEBUG]  USB0 port 0 disabled
[SPEW ]  scan_static_bus for PCI: 00:00:0d.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:0d.0 finished in 13 msecs
[DEBUG]  PCI: 00:00:12.0 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:12.0
[SPEW ]  scan_generic_bus for PCI: 00:00:12.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:12.0 finished in 9 msecs
[DEBUG]  PCI: 00:00:14.0 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:14.0
[DEBUG]  USB0 port 0 enabled
[DEBUG]  USB0 port 0 scanning...
[SPEW ]  scan_static_bus for USB0 port 0
[DEBUG]  USB2 port 0 disabled
[DEBUG]  USB2 port 1 disabled
[DEBUG]  USB2 port 2 disabled
[DEBUG]  USB2 port 3 disabled
[DEBUG]  USB2 port 4 enabled
[DEBUG]  USB2 port 5 disabled
[DEBUG]  USB2 port 6 disabled
[DEBUG]  USB2 port 7 disabled
[DEBUG]  USB2 port 8 disabled
[DEBUG]  USB2 port 9 enabled
[DEBUG]  USB3 port 0 disabled
[DEBUG]  USB3 port 1 disabled
[DEBUG]  USB3 port 2 disabled
[DEBUG]  USB3 port 3 disabled
[DEBUG]  USB2 port 4 scanning...
[SPEW ]  scan_static_bus for USB2 port 4
[SPEW ]  scan_static_bus for USB2 port 4 done
[DEBUG]  scan_bus: bus USB2 port 4 finished in 9 msecs
[DEBUG]  USB2 port 9 scanning...
[SPEW ]  scan_static_bus for USB2 port 9
[SPEW ]  scan_static_bus for USB2 port 9 done
[DEBUG]  scan_bus: bus USB2 port 9 finished in 8 msecs
[SPEW ]  scan_static_bus for USB0 port 0 done
[DEBUG]  scan_bus: bus USB0 port 0 finished in 91 msecs
[SPEW ]  scan_static_bus for PCI: 00:00:14.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:14.0 finished in 113 msecs
[DEBUG]  PCI: 00:00:15.0 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:15.0
[DEBUG]  I2C: 00:15 enabled
[SPEW ]  scan_static_bus for PCI: 00:00:15.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:15.0 finished in 12 msecs
[DEBUG]  PCI: 00:00:15.1 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:15.1
[SPEW ]  scan_static_bus for PCI: 00:00:15.1 done
[DEBUG]  scan_bus: bus PCI: 00:00:15.1 finished in 9 msecs
[DEBUG]  PCI: 00:00:15.2 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:15.2
[SPEW ]  scan_static_bus for PCI: 00:00:15.2 done
[DEBUG]  scan_bus: bus PCI: 00:00:15.2 finished in 9 msecs
[DEBUG]  PCI: 00:00:15.3 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:15.3
[SPEW ]  scan_static_bus for PCI: 00:00:15.3 done
[DEBUG]  scan_bus: bus PCI: 00:00:15.3 finished in 9 msecs
[DEBUG]  PCI: 00:00:19.1 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:19.1
[SPEW ]  scan_static_bus for PCI: 00:00:19.1 done
[DEBUG]  scan_bus: bus PCI: 00:00:19.1 finished in 9 msecs
[DEBUG]  PCI: 00:00:1e.2 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:1e.2
[SPEW ]  scan_generic_bus for PCI: 00:00:1e.2 done
[DEBUG]  scan_bus: bus PCI: 00:00:1e.2 finished in 9 msecs
[DEBUG]  PCI: 00:00:1e.3 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:1e.3
[SPEW ]  scan_generic_bus for PCI: 00:00:1e.3 done
[DEBUG]  scan_bus: bus PCI: 00:00:1e.3 finished in 9 msecs
[DEBUG]  PCI: 00:00:1f.0 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:1f.0
[SPEW ]  scan_static_bus for PCI: 00:00:1f.0 done
[DEBUG]  scan_bus: bus PCI: 00:00:1f.0 finished in 9 msecs
[DEBUG]  PCI: 00:00:1f.2 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:1f.2
[SPEW ]  scan_static_bus for PCI: 00:00:1f.2 done
[DEBUG]  scan_bus: bus PCI: 00:00:1f.2 finished in 9 msecs
[DEBUG]  PCI: 00:00:1f.3 scanning...
[SPEW ]  scan_static_bus for PCI: 00:00:1f.3
[SPEW ]  scan_static_bus for PCI: 00:00:1f.3 done
[DEBUG]  scan_bus: bus PCI: 00:00:1f.3 finished in 9 msecs
[DEBUG]  PCI: 00:00:1f.4 scanning...
[SPEW ]  scan_generic_bus for PCI: 00:00:1f.4
[SPEW ]  scan_generic_bus for PCI: 00:00:1f.4 done
[DEBUG]  scan_bus: bus PCI: 00:00:1f.4 finished in 9 msecs
[INFO ]  POST: 0x25
[DEBUG]  scan_bus: bus DOMAIN: 00000000 finished in 948 msecs
[SPEW ]  scan_static_bus for Root Device done
[DEBUG]  scan_bus: bus Root Device finished in 974 msecs
[INFO ]  done
[DEBUG]  BS: BS_DEV_ENUMERATE run times (exec / console): 20 / 1784 ms
[INFO ]  MRC: Could not find region 'UNIFIED_MRC_CACHE'
[DEBUG]  FMAP: area RW_MRC_CACHE found @ 1900000 (65536 bytes)
[INFO ]  MRC: NOT enabling PRR for 'RW_MRC_CACHE'.
[DEBUG]  BS: BS_DEV_ENUMERATE exit times (exec / console): 0 / 17 ms
[INFO ]  POST: 0x73
[DEBUG]  found VGA at PCI: 00:00:02.0
[DEBUG]  Setting up VGA for PCI: 00:00:02.0
[DEBUG]  Setting PCI_BRIDGE_CTL_VGA for bridge DOMAIN: 00000000
[DEBUG]  Setting PCI_BRIDGE_CTL_VGA for bridge Root Device
[INFO ]  Allocating resources...
[INFO ]  Reading resources...
[SPEW ]  Root Device read_resources segment group 0 bus 0
[SPEW ]  CPU_CLUSTER: 0 read_resources segment group 0 bus 0
[SPEW ]  CPU_CLUSTER: 0 read_resources segment group 0 bus 0 done
[SPEW ]  DOMAIN: 00000000 read_resources segment group 0 bus 0
[DEBUG]  SA MMIO resource: MCHBAR   ->  base = 0xfedc0000, size = 0x00020000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x0, base: 0xfedc0000, size: 0x20000
[DEBUG]  SA MMIO resource: DMIBAR   ->  base = 0xfeda0000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x1, base: 0xfeda0000, size: 0x1000
[DEBUG]  SA MMIO resource: EPBAR    ->  base = 0xfeda1000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x2, base: 0xfeda1000, size: 0x1000
[DEBUG]  SA MMIO resource: REGBAR   ->  base = 0xfb000000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x3, base: 0xfb000000, size: 0x1000
[DEBUG]  SA MMIO resource: EDRAMBAR ->  base = 0xfed80000, size = 0x00004000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x4, base: 0xfed80000, size: 0x4000
[DEBUG]  SA MMIO resource: CRAB_ABORT ->  base = 0xfeb00000, size = 0x00080000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x5, base: 0xfeb00000, size: 0x80000
[DEBUG]  SA MMIO resource: TPM      ->  base = 0xfed40000, size = 0x00010000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x6, base: 0xfed40000, size: 0x10000
[DEBUG]  SA MMIO resource: LT_SECURITY ->  base = 0xfed50000, size = 0x00020000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x7, base: 0xfed50000, size: 0x20000
[DEBUG]  SA MMIO resource: APIC     ->  base = 0xfec00000, size = 0x00100000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x8, base: 0xfec00000, size: 0x100000
[DEBUG]  SA MMIO resource: PCH_RESERVED ->  base = 0xfc800000, size = 0x02000000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x9, base: 0xfc800000, size: 0x2000000
[DEBUG]  SA MMIO resource: GFXVTBAR ->  base = 0xfed90000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0xa, base: 0xfed90000, size: 0x1000
[DEBUG]  SA MMIO resource: IPUVTBAR ->  base = 0xfed92000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0xb, base: 0xfed92000, size: 0x1000
[DEBUG]  SA MMIO resource: TBT0BAR  ->  base = 0xfed84000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0xc, base: 0xfed84000, size: 0x1000
[DEBUG]  SA MMIO resource: TBT1BAR  ->  base = 0xfed85000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0xd, base: 0xfed85000, size: 0x1000
[DEBUG]  SA MMIO resource: TBT2BAR  ->  base = 0xfed86000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0xe, base: 0xfed86000, size: 0x1000
[DEBUG]  SA MMIO resource: TBT3BAR  ->  base = 0xfed87000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0xf, base: 0xfed87000, size: 0x1000
[DEBUG]  SA MMIO resource: VTVC0BAR ->  base = 0xfed91000, size = 0x00001000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x10, base: 0xfed91000, size: 0x1000
[DEBUG]  SA MMIO resource: MMCONF   ->  base = 0xc0000000, size = 0x10000000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x11, base: 0xc0000000, size: 0x10000000
[DEBUG]  SA MMIO resource: DSM      ->  base = 0x7c800000, size = 0x03c00000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x12, base: 0x7c800000, size: 0x3c00000
[DEBUG]  SA MMIO resource: TSEG     ->  base = 0x7b800000, size = 0x00800000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x13, base: 0x7b800000, size: 0x800000
[DEBUG]  SA MMIO resource: GSM      ->  base = 0x7c000000, size = 0x00800000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x14, base: 0x7c000000, size: 0x800000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x15, base: 0x0, size: 0xa0000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x16, base: 0xc0000, size: 0x75f40000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x17, base: 0x76000000, size: 0xa400000
[INFO ]  Available memory above 4GB: 14332M
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x18, base: 0x100000000, size: 0x37fc00000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x19, base: 0xa0000, size: 0x20000
[SPEW ]  dev: PCI: 00:00:00.0, index: 0x1a, base: 0xc0000, size: 0x40000
[SPEW ]  PCI: 00:00:04.0 read_resources segment group 0 bus 1
[SPEW ]  PCI: 00:00:04.0 read_resources segment group 0 bus 1 done
[SPEW ]  PCI: 00:00:06.0 read_resources segment group 0 bus 1
[SPEW ]  PCI: 00:00:06.0 read_resources segment group 0 bus 1 done
[SPEW ]  PCI: 00:00:0d.0 read_resources segment group 0 bus 0
[SPEW ]  PCI: 00:00:0d.0 read_resources segment group 0 bus 0 done
[SPEW ]  PCI: 00:00:14.0 read_resources segment group 0 bus 0
[SPEW ]  USB0 port 0 read_resources segment group 0 bus 0
[SPEW ]  USB0 port 0 read_resources segment group 0 bus 0 done
[SPEW ]  PCI: 00:00:14.0 read_resources segment group 0 bus 0 done
[SPEW ]  PCI: 00:00:15.0 read_resources segment group 0 bus 0
[SPEW ]  PCI: 00:00:15.0 read_resources segment group 0 bus 0 done
[SPEW ]  dev: PCI: 00:00:1f.2, index: 0x10, base: 0xfe000000, size: 0x10000
[SPEW ]  dev: PCI: 00:00:1f.5, index: 0x0, base: 0xff000000, size: 0x1000000
[SPEW ]  dev: PCI: 00:00:1f.5, index: 0x1, base: 0xf8000000, size: 0x2000000
[SPEW ]  DOMAIN: 00000000 read_resources segment group 0 bus 0 done
[SPEW ]  Root Device read_resources segment group 0 bus 0 done
[INFO ]  Done reading resources.
[SPEW ]  Show resources in subtree (Root Device)...After reading.
[DEBUG]   Root Device child on link 0 CPU_CLUSTER: 0
[DEBUG]    CPU_CLUSTER: 0 child on link 0 APIC: 00
[DEBUG]     APIC: 00
[DEBUG]     APIC: 1a
[DEBUG]     APIC: 16
[DEBUG]     APIC: 1c
[DEBUG]     APIC: 10
[DEBUG]     APIC: 1e
[DEBUG]     APIC: 08
[DEBUG]     APIC: 18
[DEBUG]     APIC: 01
[DEBUG]     APIC: 09
[DEBUG]     APIC: 14
[DEBUG]     APIC: 12
[DEBUG]    DOMAIN: 00000000 child on link 0 GPIO: 0
[SPEW ]    DOMAIN: 00000000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
[SPEW ]    DOMAIN: 00000000 resource base 76000000 size 0 align 0 gran 0 limit dfffffff flags 40040200 index 10000100
[SPEW ]    DOMAIN: 00000000 resource base 100000000 size 0 align 0 gran 0 limit 7fffffffff flags 40040200 index 10000200
[DEBUG]     GPIO: 0
[DEBUG]     PCI: 00:00:00.0
[SPEW ]     PCI: 00:00:00.0 resource base fedc0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 0
[SPEW ]     PCI: 00:00:00.0 resource base feda0000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 1
[SPEW ]     PCI: 00:00:00.0 resource base feda1000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 2
[SPEW ]     PCI: 00:00:00.0 resource base fb000000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 3
[SPEW ]     PCI: 00:00:00.0 resource base fed80000 size 4000 align 0 gran 0 limit 0 flags f0000200 index 4
[SPEW ]     PCI: 00:00:00.0 resource base feb00000 size 80000 align 0 gran 0 limit 0 flags f0000200 index 5
[SPEW ]     PCI: 00:00:00.0 resource base fed40000 size 10000 align 0 gran 0 limit 0 flags f0000200 index 6
[SPEW ]     PCI: 00:00:00.0 resource base fed50000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 7
[SPEW ]     PCI: 00:00:00.0 resource base fec00000 size 100000 align 0 gran 0 limit 0 flags f0000200 index 8
[SPEW ]     PCI: 00:00:00.0 resource base fc800000 size 2000000 align 0 gran 0 limit 0 flags f0000200 index 9
[SPEW ]     PCI: 00:00:00.0 resource base fed90000 size 1000 align 0 gran 0 limit 0 flags f0000200 index a
[SPEW ]     PCI: 00:00:00.0 resource base fed92000 size 1000 align 0 gran 0 limit 0 flags f0000200 index b
[SPEW ]     PCI: 00:00:00.0 resource base fed84000 size 1000 align 0 gran 0 limit 0 flags f0000200 index c
[SPEW ]     PCI: 00:00:00.0 resource base fed85000 size 1000 align 0 gran 0 limit 0 flags f0000200 index d
[SPEW ]     PCI: 00:00:00.0 resource base fed86000 size 1000 align 0 gran 0 limit 0 flags f0000200 index e
[SPEW ]     PCI: 00:00:00.0 resource base fed87000 size 1000 align 0 gran 0 limit 0 flags f0000200 index f
[SPEW ]     PCI: 00:00:00.0 resource base fed91000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 10
[SPEW ]     PCI: 00:00:00.0 resource base c0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index 11
[SPEW ]     PCI: 00:00:00.0 resource base 7c800000 size 3c00000 align 0 gran 0 limit 0 flags f0000200 index 12
[SPEW ]     PCI: 00:00:00.0 resource base 7b800000 size 800000 align 0 gran 0 limit 0 flags f0000200 index 13
[SPEW ]     PCI: 00:00:00.0 resource base 7c000000 size 800000 align 0 gran 0 limit 0 flags f0000200 index 14
[SPEW ]     PCI: 00:00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 15
[SPEW ]     PCI: 00:00:00.0 resource base c0000 size 75f40000 align 0 gran 0 limit 0 flags e0004200 index 16
[SPEW ]     PCI: 00:00:00.0 resource base 76000000 size a400000 align 0 gran 0 limit 0 flags f0000200 index 17
[SPEW ]     PCI: 00:00:00.0 resource base 100000000 size 37fc00000 align 0 gran 0 limit 0 flags e0004200 index 18
[SPEW ]     PCI: 00:00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 19
[SPEW ]     PCI: 00:00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 1a
[DEBUG]     PCI: 00:00:02.0
[SPEW ]     PCI: 00:00:02.0 resource base 0 size 1000000 align 24 gran 24 limit ffffffffffffffff flags 201 index 10
[SPEW ]     PCI: 00:00:02.0 resource base 0 size 10000000 align 28 gran 28 limit ffffffffffffffff flags 1201 index 18
[SPEW ]     PCI: 00:00:02.0 resource base 0 size 40 align 6 gran 6 limit ffff flags 100 index 20
[DEBUG]     PCI: 00:00:04.0 child on link 0 GENERIC: 0.0
[SPEW ]     PCI: 00:00:04.0 resource base 0 size 20000 align 17 gran 17 limit ffffffffffffffff flags 201 index 10
[DEBUG]      GENERIC: 0.0
[DEBUG]     PCI: 00:00:05.0
[SPEW ]     PCI: 00:00:05.0 resource base 0 size 1000000 align 24 gran 24 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:06.0 child on link 0 PCI: 00:01:00.0
[SPEW ]     PCI: 00:00:06.0 resource base 0 size 0 align 12 gran 12 limit ffff flags 80102 index 1c
[SPEW ]     PCI: 00:00:06.0 resource base 0 size 0 align 20 gran 20 limit ffffffffffffffff flags 81202 index 24
[SPEW ]     PCI: 00:00:06.0 resource base 0 size 0 align 20 gran 20 limit ffffffff flags 80202 index 20
[DEBUG]      PCI: 00:01:00.0
[SPEW ]      PCI: 00:01:00.0 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:0d.0 child on link 0 USB0 port 0
[SPEW ]     PCI: 00:00:0d.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10
[DEBUG]      USB0 port 0 child on link 0 USB3 port 0
[DEBUG]       USB3 port 0
[DEBUG]       USB3 port 1
[DEBUG]       USB3 port 2
[DEBUG]       USB3 port 3
[DEBUG]     PCI: 00:00:12.0
[SPEW ]     PCI: 00:00:12.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:14.0 child on link 0 USB0 port 0
[SPEW ]     PCI: 00:00:14.0 resource base 0 size 10000 align 16 gran 16 limit ffffffffffffffff flags 201 index 10
[DEBUG]      USB0 port 0 child on link 0 USB2 port 0
[DEBUG]       USB2 port 0
[DEBUG]       USB2 port 1
[DEBUG]       USB2 port 2
[DEBUG]       USB2 port 3
[DEBUG]       USB2 port 4
[DEBUG]       USB2 port 5
[DEBUG]       USB2 port 6
[DEBUG]       USB2 port 7
[DEBUG]       USB2 port 8
[DEBUG]       USB2 port 9
[DEBUG]       USB3 port 0
[DEBUG]       USB3 port 1
[DEBUG]       USB3 port 2
[DEBUG]       USB3 port 3
[DEBUG]     PCI: 00:00:14.2
[DEBUG]     PCI: 00:00:15.0 child on link 0 I2C: 00:15
[SPEW ]     PCI: 00:00:15.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]      I2C: 00:15
[DEBUG]     PCI: 00:00:15.1
[SPEW ]     PCI: 00:00:15.1 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:15.2
[SPEW ]     PCI: 00:00:15.2 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:15.3
[SPEW ]     PCI: 00:00:15.3 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:16.0
[SPEW ]     PCI: 00:00:16.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:19.0
[DEBUG]     PCI: 00:00:19.1
[SPEW ]     PCI: 00:00:19.1 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:1e.0
[SPEW ]     PCI: 00:00:1e.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[SPEW ]     PCI: 00:00:1e.0 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 18
[DEBUG]     PCI: 00:00:1e.2
[SPEW ]     PCI: 00:00:1e.2 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:1e.3
[SPEW ]     PCI: 00:00:1e.3 resource base 0 size 1000 align 12 gran 12 limit ffffffffffffffff flags 201 index 10
[DEBUG]     PCI: 00:00:1f.0
[SPEW ]     PCI: 00:00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0000100 index 0
[SPEW ]     PCI: 00:00:1f.0 resource base 800 size 100 align 0 gran 0 limit 0 flags c0000100 index 84
[SPEW ]     PCI: 00:00:1f.0 resource base 200 size 10 align 0 gran 0 limit 0 flags c0000100 index 88
[SPEW ]     PCI: 00:00:1f.0 resource base 900 size 100 align 0 gran 0 limit 0 flags c0000100 index 8c
[SPEW ]     PCI: 00:00:1f.0 resource base 80 size 10 align 0 gran 0 limit 0 flags c0000100 index 90
[SPEW ]     PCI: 00:00:1f.0 resource base fe0b0000 size 10000 align 0 gran 0 limit 0 flags d0000200 index 98
[DEBUG]     PCI: 00:00:1f.2
[SPEW ]     PCI: 00:00:1f.2 resource base fe000000 size 10000 align 0 gran 0 limit 0 flags f0000200 index 10
[SPEW ]     PCI: 00:00:1f.2 resource base 1800 size 100 align 0 gran 0 limit 18ff flags c0000100 index 1
[DEBUG]     PCI: 00:00:1f.3
[SPEW ]     PCI: 00:00:1f.3 resource base 0 size 4000 align 14 gran 14 limit ffffffffffffffff flags 201 index 10
[SPEW ]     PCI: 00:00:1f.3 resource base 0 size 100000 align 20 gran 20 limit ffffffffffffffff flags 201 index 20
[DEBUG]     PCI: 00:00:1f.4
[SPEW ]     PCI: 00:00:1f.4 resource base 0 size 100 align 12 gran 8 limit ffffffffffffffff flags 201 index 10
[SPEW ]     PCI: 00:00:1f.4 resource base efa0 size 20 align 0 gran 0 limit efbf flags f0000100 index 20
[DEBUG]     PCI: 00:00:1f.5
[SPEW ]     PCI: 00:00:1f.5 resource base 0 size 1000 align 12 gran 12 limit ffffffff flags 200 index 10
[SPEW ]     PCI: 00:00:1f.5 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags f0000200 index 0
[SPEW ]     PCI: 00:00:1f.5 resource base f8000000 size 2000000 align 0 gran 0 limit 0 flags f0000200 index 1
[DEBUG]     PCI: 00:00:1f.6
[SPEW ]     PCI: 00:00:1f.6 resource base 0 size 20000 align 17 gran 17 limit ffffffff flags 200 index 10
[INFO ]  === Resource allocator: DOMAIN: 00000000 - Pass 1 (relative placement) ===
[DEBUG]   PCI: 00:00:06.0 io: size: 0 align: 12 gran: 12 limit: ffff
[DEBUG]   PCI: 00:00:06.0 io: size: 0 align: 12 gran: 12 limit: ffff done
[DEBUG]   PCI: 00:00:06.0 mem: size: 0 align: 20 gran: 20 limit: ffffffff
[DEBUG]    PCI: 00:01:00.0 10 *  [0x0 - 0x3fff] mem
[DEBUG]   PCI: 00:00:06.0 mem: size: 100000 align: 20 gran: 20 limit: ffffffff done
[DEBUG]   PCI: 00:00:06.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff
[DEBUG]   PCI: 00:00:06.0 prefmem: size: 0 align: 20 gran: 20 limit: ffffffffffffffff done
[INFO ]  === Resource allocator: DOMAIN: 00000000 - Pass 2 (allocating resources) ===
[DEBUG]  DOMAIN: 00000000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.0 00 base 00000000 limit 00000fff io (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.0 84 base 00000800 limit 000008ff io (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.0 88 base 00000200 limit 0000020f io (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.0 8c base 00000900 limit 000009ff io (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.0 90 base 00000080 limit 0000008f io (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.2 01 base 00001800 limit 000018ff io (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.4 20 base 0000efa0 limit 0000efbf io (fixed)
[INFO ]   DOMAIN: 00000000: Resource ranges:
[INFO ]   * Base: 1000, Size: 800, Tag: 100
[INFO ]   * Base: 1900, Size: d6a0, Tag: 100
[INFO ]   * Base: efc0, Size: 1040, Tag: 100
[DEBUG]    PCI: 00:00:02.0 20 *  [0x1000 - 0x103f] limit: 103f io
[DEBUG]  DOMAIN: 00000000 io: base: 0 size: 0 align: 0 gran: 0 limit: ffff done
[DEBUG]  DOMAIN: 00000000 mem: base: 76000000 size: 0 align: 0 gran: 0 limit: dfffffff
[DEBUG]  DOMAIN: 00000000 mem: base: 100000000 size: 0 align: 0 gran: 0 limit: 7fffffffff
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 00 base fedc0000 limit feddffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 01 base feda0000 limit feda0fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 02 base feda1000 limit feda1fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 03 base fb000000 limit fb000fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 04 base fed80000 limit fed83fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 05 base feb00000 limit feb7ffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 06 base fed40000 limit fed4ffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 07 base fed50000 limit fed6ffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 08 base fec00000 limit fecfffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 09 base fc800000 limit fe7fffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 0a base fed90000 limit fed90fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 0b base fed92000 limit fed92fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 0c base fed84000 limit fed84fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 0d base fed85000 limit fed85fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 0e base fed86000 limit fed86fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 0f base fed87000 limit fed87fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 10 base fed91000 limit fed91fff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 11 base c0000000 limit cfffffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 12 base 7c800000 limit 803fffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 13 base 7b800000 limit 7bffffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 14 base 7c000000 limit 7c7fffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 15 base 00000000 limit 0009ffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 16 base 000c0000 limit 75ffffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 17 base 76000000 limit 803fffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 18 base 100000000 limit 47fbfffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 19 base 000a0000 limit 000bffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:00.0 1a base 000c0000 limit 000fffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.0 98 base fe0b0000 limit fe0bffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.2 10 base fe000000 limit fe00ffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.5 00 base ff000000 limit ffffffff mem (fixed)
[DEBUG]   avoid_fixed_resources: PCI: 00:00:1f.5 01 base f8000000 limit f9ffffff mem (fixed)
[INFO ]   DOMAIN: 00000000: Resource ranges:
[INFO ]   * Base: 80400000, Size: 3fc00000, Tag: 200
[INFO ]   * Base: d0000000, Size: 10000000, Tag: 200
[INFO ]   * Base: 47fc00000, Size: 7b80400000, Tag: 200
[DEBUG]    PCI: 00:00:02.0 18 *  [0x90000000 - 0x9fffffff] limit: 9fffffff prefmem
[DEBUG]    PCI: 00:00:02.0 10 *  [0x81000000 - 0x81ffffff] limit: 81ffffff mem
[DEBUG]    PCI: 00:00:05.0 10 *  [0x82000000 - 0x82ffffff] limit: 82ffffff mem
[DEBUG]    PCI: 00:00:06.0 20 *  [0x80400000 - 0x804fffff] limit: 804fffff mem
[DEBUG]    PCI: 00:00:1f.3 20 *  [0x80500000 - 0x805fffff] limit: 805fffff mem
[DEBUG]    PCI: 00:00:04.0 10 *  [0x80600000 - 0x8061ffff] limit: 8061ffff mem
[DEBUG]    PCI: 00:00:1f.6 10 *  [0x80620000 - 0x8063ffff] limit: 8063ffff mem
[DEBUG]    PCI: 00:00:0d.0 10 *  [0x80640000 - 0x8064ffff] limit: 8064ffff mem
[DEBUG]    PCI: 00:00:12.0 10 *  [0x80650000 - 0x8065ffff] limit: 8065ffff mem
[DEBUG]    PCI: 00:00:14.0 10 *  [0x80660000 - 0x8066ffff] limit: 8066ffff mem
[DEBUG]    PCI: 00:00:1f.3 10 *  [0x80670000 - 0x80673fff] limit: 80673fff mem
[DEBUG]    PCI: 00:00:15.0 10 *  [0x80674000 - 0x80674fff] limit: 80674fff mem
[DEBUG]    PCI: 00:00:15.1 10 *  [0x80675000 - 0x80675fff] limit: 80675fff mem
[DEBUG]    PCI: 00:00:15.2 10 *  [0x80676000 - 0x80676fff] limit: 80676fff mem
[DEBUG]    PCI: 00:00:15.3 10 *  [0x80677000 - 0x80677fff] limit: 80677fff mem
[DEBUG]    PCI: 00:00:16.0 10 *  [0x80678000 - 0x80678fff] limit: 80678fff mem
[DEBUG]    PCI: 00:00:19.1 10 *  [0x80679000 - 0x80679fff] limit: 80679fff mem
[DEBUG]    PCI: 00:00:1e.0 10 *  [0x8067a000 - 0x8067afff] limit: 8067afff mem
[DEBUG]    PCI: 00:00:1e.0 18 *  [0x8067b000 - 0x8067bfff] limit: 8067bfff mem
[DEBUG]    PCI: 00:00:1e.2 10 *  [0x8067c000 - 0x8067cfff] limit: 8067cfff mem
[DEBUG]    PCI: 00:00:1e.3 10 *  [0x8067d000 - 0x8067dfff] limit: 8067dfff mem
[DEBUG]    PCI: 00:00:1f.5 10 *  [0x8067e000 - 0x8067efff] limit: 8067efff mem
[DEBUG]    PCI: 00:00:1f.4 10 *  [0x8067f000 - 0x8067f0ff] limit: 8067f0ff mem
[DEBUG]  DOMAIN: 00000000 mem: base: 76000000 size: 0 align: 0 gran: 0 limit: dfffffff done
[DEBUG]  DOMAIN: 00000000 mem: base: 100000000 size: 0 align: 0 gran: 0 limit: 7fffffffff done
[DEBUG]    PCI: 00:01:00.0 10 *  [0x80400000 - 0x80403fff] limit: 80403fff mem
[INFO ]  === Resource allocator: DOMAIN: 00000000 - resource allocation complete ===
[SPEW ]  Root Device assign_resources, segment group 0 bus 0
[SPEW ]  DOMAIN: 00000000 assign_resources, segment group 0 bus 0
[DEBUG]  PCI: 00:00:02.0 10 <- [0x0000000081000000 - 0x0000000081ffffff] size 0x01000000 gran 0x18 mem64
[DEBUG]  PCI: 00:00:02.0 18 <- [0x0000000090000000 - 0x000000009fffffff] size 0x10000000 gran 0x1c prefmem64
[DEBUG]  PCI: 00:00:02.0 20 <- [0x0000000000001000 - 0x000000000000103f] size 0x00000040 gran 0x06 io
[DEBUG]  PCI: 00:00:04.0 10 <- [0x0000000080600000 - 0x000000008061ffff] size 0x00020000 gran 0x11 mem64
[SPEW ]  PCI: 00:00:04.0 assign_resources, segment group 0 bus 1
[SPEW ]  PCI: 00:00:04.0 assign_resources, segment group 0 bus 1 done
[DEBUG]  PCI: 00:00:05.0 10 <- [0x0000000082000000 - 0x0000000082ffffff] size 0x01000000 gran 0x18 mem64
[DEBUG]  PCI: 00:00:06.0 1c <- [0x000000000000ffff - 0x000000000000fffe] size 0x00000000 gran 0x0c seg 00 buio
[DEBUG]  PCI: 00:00:06.0 24 <- [0xffffffffffffffff - 0xfffffffffffffffe] size 0x00000000 gran 0x14 seg 00 buprefmem
[DEBUG]  PCI: 00:00:06.0 20 <- [0x0000000080400000 - 0x00000000804fffff] size 0x00100000 gran 0x14 seg 00 bumem
[SPEW ]  PCI: 00:00:06.0 assign_resources, segment group 0 bus 1
[DEBUG]  PCI: 00:01:00.0 10 <- [0x0000000080400000 - 0x0000000080403fff] size 0x00004000 gran 0x0e mem64
[SPEW ]  PCI: 00:00:06.0 assign_resources, segment group 0 bus 1 done
[DEBUG]  PCI: 00:00:0d.0 10 <- [0x0000000080640000 - 0x000000008064ffff] size 0x00010000 gran 0x10 mem64
[SPEW ]  PCI: 00:00:0d.0 assign_resources, segment group 0 bus 0
[SPEW ]  PCI: 00:00:0d.0 assign_resources, segment group 0 bus 0 done
[DEBUG]  PCI: 00:00:12.0 10 <- [0x0000000080650000 - 0x000000008065ffff] size 0x00010000 gran 0x10 mem64
[DEBUG]  PCI: 00:00:14.0 10 <- [0x0000000080660000 - 0x000000008066ffff] size 0x00010000 gran 0x10 mem64
[SPEW ]  PCI: 00:00:14.0 assign_resources, segment group 0 bus 0
[SPEW ]  PCI: 00:00:14.0 assign_resources, segment group 0 bus 0 done
[DEBUG]  PCI: 00:00:15.0 10 <- [0x0000000080674000 - 0x0000000080674fff] size 0x00001000 gran 0x0c mem64
[SPEW ]  PCI: 00:00:15.0 assign_resources, segment group 0 bus 0
[SPEW ]  PCI: 00:00:15.0 assign_resources, segment group 0 bus 0 done
[DEBUG]  PCI: 00:00:15.1 10 <- [0x0000000080675000 - 0x0000000080675fff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:15.2 10 <- [0x0000000080676000 - 0x0000000080676fff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:15.3 10 <- [0x0000000080677000 - 0x0000000080677fff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:16.0 10 <- [0x0000000080678000 - 0x0000000080678fff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:19.1 10 <- [0x0000000080679000 - 0x0000000080679fff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:1e.0 10 <- [0x000000008067a000 - 0x000000008067afff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:1e.0 18 <- [0x000000008067b000 - 0x000000008067bfff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:1e.2 10 <- [0x000000008067c000 - 0x000000008067cfff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:1e.3 10 <- [0x000000008067d000 - 0x000000008067dfff] size 0x00001000 gran 0x0c mem64
[DEBUG]  PCI: 00:00:1f.3 10 <- [0x0000000080670000 - 0x0000000080673fff] size 0x00004000 gran 0x0e mem64
[DEBUG]  PCI: 00:00:1f.3 20 <- [0x0000000080500000 - 0x00000000805fffff] size 0x00100000 gran 0x14 mem64
[DEBUG]  PCI: 00:00:1f.4 10 <- [0x000000008067f000 - 0x000000008067f0ff] size 0x00000100 gran 0x08 mem64
[DEBUG]  PCI: 00:00:1f.5 10 <- [0x000000008067e000 - 0x000000008067efff] size 0x00001000 gran 0x0c mem
[DEBUG]  PCI: 00:00:1f.6 10 <- [0x0000000080620000 - 0x000000008063ffff] size 0x00020000 gran 0x11 mem
[SPEW ]  DOMAIN: 00000000 assign_resources, segment group 0 bus 0 done
[SPEW ]  Root Device assign_resources, segment group 0 bus 0 done
[INFO ]  Done setting resources.
[SPEW ]  Show resources in subtree (Root Device)...After assigning values.
[DEBUG]   Root Device child on link 0 CPU_CLUSTER: 0
[DEBUG]    CPU_CLUSTER: 0 child on link 0 APIC: 00
[DEBUG]     APIC: 00
[DEBUG]     APIC: 1a
[DEBUG]     APIC: 16
[DEBUG]     APIC: 1c
[DEBUG]     APIC: 10
[DEBUG]     APIC: 1e
[DEBUG]     APIC: 08
[DEBUG]     APIC: 18
[DEBUG]     APIC: 01
[DEBUG]     APIC: 09
[DEBUG]     APIC: 14
[DEBUG]     APIC: 12
[DEBUG]    DOMAIN: 00000000 child on link 0 GPIO: 0
[SPEW ]    DOMAIN: 00000000 resource base 0 size 0 align 0 gran 0 limit ffff flags 40040100 index 10000000
[SPEW ]    DOMAIN: 00000000 resource base 76000000 size 0 align 0 gran 0 limit dfffffff flags 40040200 index 10000100
[SPEW ]    DOMAIN: 00000000 resource base 100000000 size 0 align 0 gran 0 limit 7fffffffff flags 40040200 index 10000200
[DEBUG]     GPIO: 0
[DEBUG]     PCI: 00:00:00.0
[SPEW ]     PCI: 00:00:00.0 resource base fedc0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 0
[SPEW ]     PCI: 00:00:00.0 resource base feda0000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 1
[SPEW ]     PCI: 00:00:00.0 resource base feda1000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 2
[SPEW ]     PCI: 00:00:00.0 resource base fb000000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 3
[SPEW ]     PCI: 00:00:00.0 resource base fed80000 size 4000 align 0 gran 0 limit 0 flags f0000200 index 4
[SPEW ]     PCI: 00:00:00.0 resource base feb00000 size 80000 align 0 gran 0 limit 0 flags f0000200 index 5
[SPEW ]     PCI: 00:00:00.0 resource base fed40000 size 10000 align 0 gran 0 limit 0 flags f0000200 index 6
[SPEW ]     PCI: 00:00:00.0 resource base fed50000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 7
[SPEW ]     PCI: 00:00:00.0 resource base fec00001, 100, 76, 11697, 63647, 59, 28, 3750 
0 size 100000 align 0 gran 0 limit 0 flags f0000200 index 8
[SPEW ]     PCI: 00:00:00.0 resource base fc800000 size 2000000 align 0 gran 0 limit 0 flags f0000200 index 9
[SPEW ]     PCI: 00:00:00.0 resource base fed90000 size 1000 align 0 gran 0 limit 0 flags f0000200 index a
[SPEW ]     PCI: 00:00:00.0 resource base fed92000 size 1000 align 0 gran 0 limit 0 flags f0000200 index b
[SPEW ]     PCI: 00:00:00.0 resource base fed84000 size 1000 align 0 gran 0 limit 0 flags f0000200 index c
[SPEW ]     PCI: 00:00:00.0 resource base fed85000 size 1000 align 0 gran 0 limit 0 flags f0000200 index d
[SPEW ]     PCI: 00:00:00.0 resource base fed86000 size 1000 align 0 gran 0 limit 0 flags f0000200 index e
[SPEW ]     PCI: 00:00:00.0 resource base fed87000 size 1000 align 0 gran 0 limit 0 flags f0000200 index f
[SPEW ]     PCI: 00:00:00.0 resource base fed91000 size 1000 align 0 gran 0 limit 0 flags f0000200 index 10
[SPEW ]     PCI: 00:00:00.0 resource base c0000000 size 10000000 align 0 gran 0 limit 0 flags f0000200 index 11
[SPEW ]     PCI: 00:00:00.0 resource base 7c800000 size 3c00000 align 0 gran 0 limit 0 flags f0000200 index 12
[SPEW ]     PCI: 00:00:00.0 resource base 7b800000 size 800000 align 0 gran 0 limit 0 flags f0000200 index 13
[SPEW ]     PCI: 00:00:00.0 resource base 7c000000 size 800000 align 0 gran 0 limit 0 flags f0000200 index 14
[SPEW ]     PCI: 00:00:00.0 resource base 0 size a0000 align 0 gran 0 limit 0 flags e0004200 index 15
[SPEW ]     PCI: 00:00:00.0 resource base c0000 size 75f40000 align 0 gran 0 limit 0 flags e0004200 index 16
[SPEW ]     PCI: 00:00:00.0 resource base 76000000 size a400000 align 0 gran 0 limit 0 flags f0000200 index 17
[SPEW ]     PCI: 00:00:00.0 resource base 100000000 size 37fc00000 align 0 gran 0 limit 0 flags e0004200 index 18
[SPEW ]     PCI: 00:00:00.0 resource base a0000 size 20000 align 0 gran 0 limit 0 flags f0000200 index 19
[SPEW ]     PCI: 00:00:00.0 resource base c0000 size 40000 align 0 gran 0 limit 0 flags f0004200 index 1a
[DEBUG]     PCI: 00:00:02.0
[SPEW ]     PCI: 00:00:02.0 resource base 81000000 size 1000000 align 24 gran 24 limit 81ffffff flags 60000201 index 10
[SPEW ]     PCI: 00:00:02.0 resource base 90000000 size 10000000 align 28 gran 28 limit 9fffffff flags 60001201 index 18
[SPEW ]     PCI: 00:00:02.0 resource base 1000 size 40 align 6 gran 6 limit 103f flags 60000100 index 20
[DEBUG]     PCI: 00:00:04.0 child on link 0 GENERIC: 0.0
[SPEW ]     PCI: 00:00:04.0 resource base 80600000 size 20000 align 17 gran 17 limit 8061ffff flags 60000201 index 10
[DEBUG]      GENERIC: 0.0
[DEBUG]     PCI: 00:00:05.0
[SPEW ]     PCI: 00:00:05.0 resource base 82000000 size 1000000 align 24 gran 24 limit 82ffffff flags 60000201 index 10
[DEBUG]     PCI: 00:00:06.0 child on link 0 PCI: 00:01:00.0
[SPEW ]     PCI: 00:00:06.0 resource base ffff size 0 align 12 gran 12 limit ffff flags 20080102 index 1c
[SPEW ]     PCI: 00:00:06.0 resource base ffffffffffffffff size 0 align 20 gran 20 limit ffffffffffffffff flags 20081202 index 24
[SPEW ]     PCI: 00:00:06.0 resource base 80400000 size 100000 align 20 gran 20 limit 804fffff flags 60080202 index 20
[DEBUG]      PCI: 00:01:00.0
[SPEW ]      PCI: 00:01:00.0 resource base 80400000 size 4000 align 14 gran 14 limit 80403fff flags 60000201 index 10
[DEBUG]     PCI: 00:00:0d.0 child on link 0 USB0 port 0
[SPEW ]     PCI: 00:00:0d.0 resource base 80640000 size 10000 align 16 gran 16 limit 8064ffff flags 60000201 index 10
[DEBUG]      USB0 port 0 child on link 0 USB3 port 0
[DEBUG]       USB3 port 0
[DEBUG]       USB3 port 1
[DEBUG]       USB3 port 2
[DEBUG]       USB3 port 3
[DEBUG]     PCI: 00:00:12.0
[SPEW ]     PCI: 00:00:12.0 resource base 80650000 size 10000 align 16 gran 16 limit 8065ffff flags 60000201 index 10
[DEBUG]     PCI: 00:00:14.0 child on link 0 USB0 port 0
[SPEW ]     PCI: 00:00:14.0 resource base 80660000 size 10000 align 16 gran 16 limit 8066ffff flags 60000201 index 10
[DEBUG]      USB0 port 0 child on link 0 USB2 port 0
[DEBUG]       USB2 port 0
[DEBUG]       USB2 port 1
[DEBUG]       USB2 port 2
[DEBUG]       USB2 port 3
[DEBUG]       USB2 port 4
[DEBUG]       USB2 port 5
[DEBUG]       USB2 port 6
[DEBUG]       USB2 port 7
[DEBUG]       USB2 port 8
[DEBUG]       USB2 port 9
[DEBUG]       USB3 port 0
[DEBUG]       USB3 port 1
[DEBUG]       USB3 port 2
[DEBUG]       USB3 port 3
[DEBUG]     PCI: 00:00:14.2
[DEBUG]     PCI: 00:00:15.0 child on link 0 I2C: 00:15
[SPEW ]     PCI: 00:00:15.0 resource base 80674000 size 1000 align 12 gran 12 limit 80674fff flags 60000201 index 10
[DEBUG]      I2C: 00:15
[DEBUG]     PCI: 00:00:15.1
[SPEW ]     PCI: 00:00:15.1 resource base 80675000 size 1000 align 12 gran 12 limit 80675fff flags 60000201 index 10
[DEBUG]     PCI: 00:00:15.2
[SPEW ]     PCI: 00:00:15.2 resource base 80676000 size 1000 align 12 gran 12 limit 80676fff flags 60000201 index 10
[DEBUG]     PCI: 00:00:15.3
[SPEW ]     PCI: 00:00:15.3 resource base 80677000 size 1000 align 12 gran 12 limit 80677fff flags 60000201 index 10
[DEBUG]     PCI: 00:00:16.0
[SPEW ]     PCI: 00:00:16.0 resource base 80678000 size 1000 align 12 gran 12 limit 80678fff flags 60000201 index 10
[DEBUG]     PCI: 00:00:19.0
[DEBUG]     PCI: 00:00:19.1
[SPEW ]     PCI: 00:00:19.1 resource base 80679000 size 1000 align 12 gran 12 limit 80679fff flags 60000201 index 10
[DEBUG]     PCI: 00:00:1e.0
[SPEW ]     PCI: 00:00:1e.0 resource base 8067a000 size 1000 align 12 gran 12 limit 8067afff flags 60000201 index 10
[SPEW ]     PCI: 00:00:1e.0 resource base 8067b000 size 1000 align 12 gran 12 limit 8067bfff flags 60000201 index 18
[DEBUG]     PCI: 00:00:1e.2
[SPEW ]     PCI: 00:00:1e.2 resource base 8067c000 size 1000 align 12 gran 12 limit 8067cfff flags 60000201 index 10
[DEBUG]     PCI: 00:00:1e.3
[SPEW ]     PCI: 00:00:1e.3 resource base 8067d000 size 1000 align 12 gran 12 limit 8067dfff flags 60000201 index 10
[DEBUG]     PCI: 00:00:1f.0
[SPEW ]     PCI: 00:00:1f.0 resource base 0 size 1000 align 0 gran 0 limit 0 flags c0000100 index 0
[SPEW ]     PCI: 00:00:1f.0 resource base 800 size 100 align 0 gran 0 limit 0 flags c0000100 index 84
[SPEW ]     PCI: 00:00:1f.0 resource base 200 size 10 align 0 gran 0 limit 0 flags c0000100 index 88
[SPEW ]     PCI: 00:00:1f.0 resource base 900 size 100 align 0 gran 0 limit 0 flags c0000100 index 8c
[SPEW ]     PCI: 00:00:1f.0 resource base 80 size 10 align 0 gran 0 limit 0 flags c0000100 index 90
[SPEW ]     PCI: 00:00:1f.0 resource base fe0b0000 size 10000 align 0 gran 0 limit 0 flags d0000200 index 98
[DEBUG]     PCI: 00:00:1f.2
[SPEW ]     PCI: 00:00:1f.2 resource base fe000000 size 10000 align 0 gran 0 limit 0 flags f0000200 index 10
[SPEW ]     PCI: 00:00:1f.2 resource base 1800 size 100 align 0 gran 0 limit 18ff flags c0000100 index 1
[DEBUG]     PCI: 00:00:1f.3
[SPEW ]     PCI: 00:00:1f.3 resource base 80670000 size 4000 align 14 gran 14 limit 80673fff flags 60000201 index 10
[SPEW ]     PCI: 00:00:1f.3 resource base 80500000 size 100000 align 20 gran 20 limit 805fffff flags 60000201 index 20
[DEBUG]     PCI: 00:00:1f.4
[SPEW ]     PCI: 00:00:1f.4 resource base 8067f000 size 100 align 12 gran 8 limit 8067f0ff flags 60000201 index 10
[SPEW ]     PCI: 00:00:1f.4 resource base efa0 size 20 align 0 gran 0 limit efbf flags f0000100 index 20
[DEBUG]     PCI: 00:00:1f.5
[SPEW ]     PCI: 00:00:1f.5 resource base 8067e000 size 1000 align 12 gran 12 limit 8067efff flags 60000200 index 10
[SPEW ]     PCI: 00:00:1f.5 resource base ff000000 size 1000000 align 0 gran 0 limit 0 flags f0000200 index 0
[SPEW ]     PCI: 00:00:1f.5 resource base f8000000 size 2000000 align 0 gran 0 limit 0 flags f0000200 index 1
[DEBUG]     PCI: 00:00:1f.6
[SPEW ]     PCI: 00:00:1f.6 resource base 80620000 size 20000 align 17 gran 17 limit 8063ffff flags 60000200 index 10
[INFO ]  Done allocating resources.
[DEBUG]  BS: BS_DEV_RESOURCES run times (exec / console): 3 / 3406 ms
[INFO ]  coreboot skipped calling FSP notify phase: 00000020.
[DEBUG]  BS: BS_DEV_ENABLE entry times (exec / console): 0 / 6 ms
[INFO ]  POST: 0x74
[INFO ]  Enabling resources...
[DEBUG]  PCI: 00:00:00.0 subsystem <- 8086/4601
[DEBUG]  PCI: 00:00:00.0 cmd <- 06
[DEBUG]  PCI: 00:00:02.0 subsystem <- 8086/46a8
[DEBUG]  PCI: 00:00:02.0 cmd <- 03
[DEBUG]  PCI: 00:00:04.0 subsystem <- 8086/461d
[DEBUG]  PCI: 00:00:04.0 cmd <- 02
[DEBUG]  PCI: 00:00:05.0 bridge ctrl <- 090b
[DEBUG]  PCI: 00:00:05.0 subsystem <- 8086/465d
[DEBUG]  PCI: 00:00:05.0 cmd <- 03
[DEBUG]  PCI: 00:00:06.0 bridge ctrl <- 0013
[DEBUG]  PCI: 00:00:06.0 subsystem <- 8086/464d
[DEBUG]  PCI: 00:00:06.0 cmd <- 106
[DEBUG]  PCI: 00:00:0d.0 subsystem <- 8086/461e
[DEBUG]  PCI: 00:00:0d.0 cmd <- 02
[DEBUG]  PCI: 00:00:12.0 subsystem <- 8086/51fc
[DEBUG]  PCI: 00:00:12.0 cmd <- 02
[DEBUG]  PCI: 00:00:14.0 subsystem <- 8086/51ed
[DEBUG]  PCI: 00:00:14.0 cmd <- 02
[DEBUG]  PCI: 00:00:15.0 subsystem <- 8086/51e8
[DEBUG]  PCI: 00:00:15.0 cmd <- 02
[DEBUG]  PCI: 00:00:15.1 subsystem <- 8086/51e9
[DEBUG]  PCI: 00:00:15.1 cmd <- 02
[DEBUG]  PCI: 00:00:15.2 subsystem <- 8086/51ea
[DEBUG]  PCI: 00:00:15.2 cmd <- 02
[DEBUG]  PCI: 00:00:15.3 subsystem <- 8086/51eb
[DEBUG]  PCI: 00:00:15.3 cmd <- 02
[DEBUG]  PCI: 00:00:16.0 subsystem <- 8086/51e0
[DEBUG]  PCI: 00:00:16.0 cmd <- 06
[DEBUG]  PCI: 00:00:19.1 subsystem <- 8086/51c6
[DEBUG]  PCI: 00:00:19.1 cmd <- 02
[DEBUG]  PCI: 00:00:1e.0 subsystem <- 8086/51a8
[DEBUG]  PCI: 00:00:1e.0 cmd <- 02
[DEBUG]  PCI: 00:00:1e.2 subsystem <- 8086/51aa
[DEBUG]  PCI: 00:00:1e.2 cmd <- 02
[DEBUG]  PCI: 00:00:1e.3 subsystem <- 8086/51ab
[DEBUG]  PCI: 00:00:1e.3 cmd <- 06
[DEBUG]  PCI: 00:00:1f.0 subsystem <- 8086/5182
[DEBUG]  PCI: 00:00:1f.0 cmd <- 407
[DEBUG]  PCI: 00:00:1f.3 subsystem <- 8086/51c8
[DEBUG]  PCI: 00:00:1f.3 cmd <- 02
[DEBUG]  PCI: 00:00:1f.4 subsystem <- 8086/51a3
[DEBUG]  PCI: 00:00:1f.4 cmd <- 03
[DEBUG]  PCI: 00:00:1f.5 subsystem <- 8086/51a4
[DEBUG]  PCI: 00:00:1f.5 cmd <- 406
[DEBUG]  PCI: 00:00:1f.6 subsystem <- 8086/15fc
[DEBUG]  PCI: 00:00:1f.6 cmd <- 02
[DEBUG]  PCI: 00:01:00.0 cmd <- 02
[INFO ]  done.
[DEBUG]  BS: BS_DEV_ENABLE run times (exec / console): 1 / 211 ms
[INFO ]  POST: 0x00
[DEBUG]  ME: Version: 16.1.30.2330
[DEBUG]  BS: BS_DEV_ENABLE exit times (exec / console): 12 / 6 ms
[INFO ]  POST: 0x75
[INFO ]  Initializing devices...
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:00.0 init
[INFO ]  CPU TDP = 15 Watts
[INFO ]  CPU PL1 = 15 Watts
[INFO ]  CPU PL2 = 55 Watts
[INFO ]  CPU PL4 = 123 Watts
[DEBUG]  PCI: 00:00:00.0 init finished in 12 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:02.0 init
[INFO ]  GMA: Found VBT in CBFS
[INFO ]  GMA: Found valid VBT in CBFS
[INFO ]  framebuffer_info: bytes_per_line: 7680, bits_per_pixel: 32
[INFO ]                     x_res x y_res: 1920 x 1080, size: 8294400 at 0x90000000
[DEBUG]  PCI: 00:00:02.0 init finished in 22 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:06.0 init
[DEBUG]  Initializing PCH PCIe bridge.
[DEBUG]  PCI: 00:00:06.0 init finished in 4 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:12.0 init
[DEBUG]  PCI: 00:00:12.0 init finished in 0 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:14.0 init
[DEBUG]  PCI: 00:00:14.0 init finished in 0 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:15.0 init
[DEBUG]  I2C bus 0 version 0x3230302a
[INFO ]  DW I2C bus 0 at 0x80674000 (400 KHz)
[DEBUG]  PCI: 00:00:15.0 init finished in 8 msecs
[INFO ]  POST: 0x75000:00:10.248,138] <dbg> sci: enqueue_sci: SCI not qumeued not
 in ACPI mode 32
[DEBUG]  PCI: 00:00:15.1 init
[DEBUG]  I2C bus 1 version 0x3230302a
[INFO ]  DW I2C bus 1 at 0x80675000 (400 KHz)
[DEBUG]  PCI: 00:00:15.1 init finished in 8 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:15.2 init
[DEBUG]  I2C bus 2 version 0x3230302a
[INFO ]  DW I2C bus 2 at 0x80676000 (400 KHz)
[DEBUG]  PCI: 00:00:15.2 init finished in 8 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:15.3 init
[DEBUG]  I2C bus 3 version 0x3230302a
[INFO ]  DW I2C bus 3 at 0x80677000 (400 KHz)
[DEBUG]  PCI: 00:00:15.3 init finished in 8 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:16.0 init
[DEBUG]  PCI: 00:00:16.0 init finished in 0 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:19.1 init
[DEBUG]  I2C bus 5 version 0x3230302a
[INFO ]  DW I2C bus 5 at 0x80679000 (400 KHz)
[DEBUG]  PCI: 00:00:19.1 init finished in 8 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:1f.0 init
[DEBUG]  IOAPIC: Initializing IOAPIC at fec00000
[DEBUG]  IOAPIC: ID = 0x00
[SPEW ]  IOAPIC: Dumping registers
[SPEW ]    reg 0x0000: 0x00000000
[SPEW ]    reg 0x0001: 0x00770020
[SPEW ]    reg 0x0002: 0x00000000
[DEBUG]  IOAPIC: 120 interrupts
[DEBUG]  IOAPIC: Clearing IOAPIC at fec00000
[SPEW ]  IOAPIC: vector 0x00 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x01 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x02 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x03 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x04 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x05 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x06 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x07 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x08 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x09 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x0a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x0b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x0c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x0d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x0e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x0f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x10 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x11 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x12 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x13 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x14 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x15 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x16 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x17 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x18 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x19 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x1a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x1b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x1c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x1d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x1e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x1f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x20 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x21 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x22 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x23 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x24 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x25 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x26 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x27 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x28 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x29 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x2a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x2b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x2c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x2d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x2e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x2f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x30 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x31 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x32 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x33 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x34 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x35 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x36 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x37 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x38 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x39 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x3a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x3b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x3c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x3d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x3e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x3f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x40 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x41 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x42 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x43 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x44 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x45 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x46 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x47 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x48 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x49 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x4a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x4b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x4c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x4d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x4e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x4f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x50 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x51 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x52 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x53 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x54 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x55 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x56 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x57 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x58 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x59 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x5a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x5b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x5c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x5d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x5e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x5f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x60 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x61 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x62 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x63 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x64 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x65 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x66 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x67 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x68 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x69 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x6a value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x6b value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x6c value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x6d value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x6e value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x6f value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x70 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x71 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x72 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x73 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x74 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x75 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x76 value 0x00000000 0x00010000
[SPEW ]  IOAPIC: vector 0x77 value 0x00000000 0x00010000
[DEBUG]  IOAPIC: Bootstrap Processor Local APIC = 0x00
[SPEW ]  IOAPIC: vector 0x00 value 0x00000000 0x00000700
[DEBUG]  PCI: 00:00:1f.0 init finished in 721 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:1f.2 init
[DEBUG]  apm_control: Disabling ACPI.


[NOTE ]  coreboot-24.02-92-gcce6dfbf4906-dirty Thu Feb 29 09:20:43 UTC 2024 x86_32 smm starting (log level: 8)...

[SPEW ]  SMI# #1
[DEBUG]  SMI_STS: PM1 APM 
[DEBUG]  SMI#: Disabling ACPI.
[DEBUG]  PM1_STS: TMROF 
[DEBUG]  APMC done.
[DEBUG]  PCI: 00:00:1f.2 init finished in 30 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:1f.3 init
[DEBUG]  azalia_audio: base = 0x80670000
[DEBUG]  azalia_audio: No codec!
[DEBUG]  PCI: 00:00:1f.3 init finished in 12 msecs
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:1f.4 init
[DEBUG]  PCI: 00:00:1f.4 init finished in 0 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:00:1f.6 init
[DEBUG]  PCI: 00:00:1f.6 init finished in 0 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[DEBUG]  PCI: 00:01:00.0 init
[DEBUG]  PCI: 00:01:00.0 init finished in 0 msecs
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  POST: 0x75
[INFO ]  Devices initialized
[SPEW ]  Show all devs... After init.
[SPEW ]  Root Device: enabled 1
[SPEW ]  CPU_CLUSTER: 0: enabled 1
[SPEW ]  DOMAIN: 00000000: enabled 1
[SPEW ]  GPIO: 0: enabled 1
[SPEW ]  PCI: 00:00:00.0: enabled 1
[SPEW ]  PCI: 00:00:01.0: enabled 0
[SPEW ]  PCI: 00:00:01.1: enabled 0
[SPEW ]  PCI: 00:00:02.0: enabled 1
[SPEW ]  PCI: 00:00:04.0: enabled 1
[SPEW ]  PCI: 00:00:05.0: enabled 1
[SPEW ]  PCI: 00:00:06.0: enabled 1
[SPEW ]  PCI: 00:00:06.2: enabled 0
[SPEW ]  PCI: 00:00:07.0: enabled 0
[SPEW ]  PCI: 00:00:07.1: enabled 0
[SPEW ]  PCI: 00:00:07.2: enabled 0
[SPEW ]  PCI: 00:00:07.3: enabled 0
[SPEW ]  PCI: 00:00:08.0: enabled 0
[SPEW ]  PCI: 00:00:09.0: enabled 0
[SPEW ]  PCI: 00:00:0a.0: enabled 0
[SPEW ]  PCI: 00:00:0d.0: enabled 1
[SPEW ]  PCI: 00:00:0d.1: enabled 0
[SPEW ]  PCI: 00:00:0d.2: enabled 0
[SPEW ]  PCI: 00:00:0d.3: enabled 0
[SPEW ]  PCI: 00:00:0e.0: enabled 0
[SPEW ]  PCI: 00:00:10.0: enabled 0
[SPEW ]  PCI: 00:00:10.1: enabled 0
[SPEW ]  PCI: 00:00:10.6: enabled 0
[SPEW ]  PCI: 00:00:10.7: enabled 0
[SPEW ]  PCI: 00:00:12.0: enabled 1
[SPEW ]  PCI: 00:00:12.6: enabled 0
[SPEW ]  PCI: 00:00:12.7: enabled 0
[SPEW ]  PCI: 00:00:13.0: enabled 0
[SPEW ]  PCI: 00:00:14.0: enabled 1
[SPEW ]  PCI: 00:00:14.1: enabled 0
[SPEW ]  PCI: 00:00:14.2: enabled 0
[SPEW ]  PCI: 00:00:14.3: enabled 0
[SPEW ]  PCI: 00:00:15.0: enabled 1
[SPEW ]  PCI: 00:00:15.1: enabled 1
[SPEW ]  PCI: 00:00:15.2: enabled 1
[SPEW ]  PCI: 00:00:15.3: enabled 1
[SPEW ]  PCI: 00:00:16.0: enabled 1
[SPEW ]  PCI: 00:00:16.1: enabled 0
[SPEW ]  PCI: 00:00:16.2: enabled 0
[SPEW ]  PCI: 00:00:16.3: enabled 0
[SPEW ]  PCI: 00:00:16.4: enabled 0
[SPEW ]  PCI: 00:00:16.5: enabled 0
[SPEW ]  PCI: 00:00:17.0: enabled 0
[SPEW ]  PCI: 00:00:19.0: enabled 0
[SPEW ]  PCI: 00:00:19.1: enabled 1
[SPEW ]  PCI: 00:00:19.2: enabled 0
[SPEW ]  PCI: 00:00:1a.0: enabled 0
[SPEW ]  PCI: 00:00:1c.0: enabled 0
[SPEW ]  PCI: 00:00:1c.1: enabled 0
[SPEW ]  PCI: 00:00:1c.2: enabled 0
[SPEW ]  PCI: 00:00:1c.3: enabled 0
[SPEW ]  PCI: 00:00:1c.4: enabled 0
[SPEW ]  PCI: 00:00:1c.5: enabled 0
[SPEW ]  PCI: 00:00:1c.6: enabled 0
[SPEW ]  PCI: 00:00:1c.7: enabled 0
[SPEW ]  PCI: 00:00:1d.0: enabled 0
[SPEW ]  PCI: 00:00:1d.1: enabled 0
[SPEW ]  PCI: 00:00:1d.2: enabled 0
[SPEW ]  PCI: 00:00:1d.3: enabled 0
[SPEW ]  PCI: 00:00:1e.0: enabled 1
[SPEW ]  PCI: 00:00:1e.1: enabled 0
[SPEW ]  PCI: 00:00:1e.2: enabled 1
[SPEW ]  PCI: 00:00:1e.3: enabled 1
[SPEW ]  PCI: 00:00:1f.0: enabled 1
[SPEW ]  PCI: 00:00:1f.1: enabled 0
[SPEW ]  PCI: 00:00:1f.2: enabled 1
[SPEW ]  PCI: 00:00:1f.3: enabled 1
[SPEW ]  PCI: 00:00:1f.4: enabled 1
[SPEW ]  PCI: 00:00:1f.5: enabled 1
[SPEW ]  PCI: 00:00:1f.6: enabled 1
[SPEW ]  PCI: 00:00:1f.7: enabled 0
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  GENERIC: 1.0: enabled 1
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  GENERIC: 1.0: enabled 1
[SPEW ]  USB0 port 0: enabled 0
[SPEW ]  USB0 port 0: enabled 1
[SPEW ]  GENERIC: 0.0: enabled 1
[SPEW ]  I2C: 00:15: enabled 1
[SPEW ]  USB3 port 0: enabled 0
[SPEW ]  USB3 port 1: enabled 0
[SPEW ]  USB3 port 2: enabled 0
[SPEW ]  USB3 port 3: enabled 0
[SPEW ]  USB2 port 0: enabled 0
[SPEW ]  USB2 port 1: enabled 0
[SPEW ]  USB2 port 2: enabled 0
[SPEW ]  USB2 port 3: enabled 0
[SPEW ]  USB2 port 4: enabled 1
[SPEW ]  USB2 port 5: enabled 0
[SPEW ]  USB2 port 6: enabled 0
[SPEW ]  USB2 port 7: enabled 0
[SPEW ]  USB2 port 8: enabled 0
[SPEW ]  USB2 port 9: enabled 1
[SPEW ]  USB3 port 0: enabled 0
[SPEW ]  USB3 port 1: enabled 0
[SPEW ]  USB3 port 2: enabled 0
[SPEW ]  USB3 port 3: enabled 0
[SPEW ]  A[00:00:11.647,338] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[00:00:11.897,796] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[00:00:12.148,193] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[00:00:12.398,590] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode Pf0
[00:00:12.648,956] <dbg>I sci: enqueue_sci: SCI not queuedC not in ACPI mode f0
: 00: enabled 1
[SPEW ]  APIC: 1a: enabled 1
[SPEW ]  APIC: 16: enabled 1
[SPEW ]  APIC: 1c: enabled 1
[SPEW ]  APIC: 10: enabled 1
[SPEW ]  APIC: 1e: enabled 1
[SPEW ]  APIC: 08: enabled 1
[SPEW ]  APIC: 18: enabled 1
[SPEW ]  APIC: 01: enabled 1
[SPEW ]  APIC: 09: enabled 1
[SPEW ]  APIC: 14: enabled 1
[SPEW ]  APIC: 12: enabled 1
[SPEW ]  PCI: 00:01:00.0: enabled 1
[DEBUG]  BS: BS_DEV_INIT run times (exec / console): 31 / 1601 ms
[INFO ]  POST: 0x76
[INFO ]  Finalize devices...
[DEBUG]  PCI: 00:00:02.0 final
[DEBUG]  PCI: 00:00:12.0 final
[DEBUG]  PCI: 00:00:16.0 final
[DEBUG]  PCI: 00:00:1f.2 final
[DEBUG]  PCI: 00:00:1f.4 final
[INFO ]  Devices finalized
[DEBUG]  BS: BS_POST_DEVICE run times (exec / console): 0 / 26 ms
[INFO ]  POST: 0x77
[DEBUG]  BS: BS_OS_RESUME_CHECK run times (exec / console): 0 / 2 ms
[DEBUG]  ME: HFSTS1                      : 0xA0000255
[DEBUG]  ME: HFSTS2                      : 0x8010810E
[DEBUG]  ME: HFSTS3                      : 0x00000030
[DEBUG]  ME: HFSTS4                      : 0x00004000
[DEBUG]  ME: HFSTS5                      : 0x00000000
[DEBUG]  ME: HFSTS6                      : 0x00400002
[DEBUG]  ME: Manufacturing Mode          : YES
[DEBUG]  ME: SPI Protection Mode Enabled : NO
[DEBUG]  ME: FW Partition Table          : OK
[DEBUG]  ME: Bringup Loader Failure      : NO
[DEBUG]  ME: Firmware Init Complete      : YES
[DEBUG]  ME: Boot Options Present        : NO
[DEBUG]  ME: Update In Progress          : NO
[DEBUG]  ME: D0i3 Support                : YES
[DEBUG]  ME: Low Power State Enabled     : NO
[DEBUG]  ME: CPU Replaced                : NO
[DEBUG]  ME: CPU Replacement Valid       : YES
[DEBUG]  ME: Current Working State       : 5
[DEBUG]  ME: Current Operation State     : 1
[DEBUG]  ME: Current Operation Mode      : 0
[DEBUG]  ME: Error Code                  : 0
[DEBUG]  ME: FPFs Committed              : NO
[DEBUG]  ME: Enhanced Debug Mode         : NO
[DEBUG]  ME: CPU Debug Disabled          : YES
[DEBUG]  ME: TXT Support                 : NO
[DEBUG]  ME: Manufacturing Vars Locked   : NO
[DEBUG]  BS: BS_OS_RESUME_CHECK exit times (exec / console): 0 / 127 ms
[INFO ]  POST: 0x79
[INFO ]  POST: 0x9c
[INFO ]  CBFS: Found 'fallback/dsdt.aml' @0xc1740 size 0x4fff in mcache @0x75abd1f8
[WARN ]  CBFS: 'fallback/slic' not found.
[INFO ]  ACPI: Writing ACPI tables at 758a0000.
[DEBUG]  ACPI:    * FACS
[DEBUG]  SCI is IRQ 9, GSI 9
[DEBUG]  ACPI:    * FACP
[DEBUG]  ACPI: added table 1/32, length now 44
[DEBUG]  Found 1 CPU(s) with 10/12 physical/logical core(s) each.
[DEBUG]  PCI space above 4GB MMIO is at 0x47fc00000, len = 0x7b80400000
[WARN ]  Unknown min d_state for PCI: 00:12.0
[WARN ]  Unknown min d_state for PCI: 00:1f.4
[WARN ]  Unknown min d_state for PCI: 00:12.0
[WARN ]  Unknown min d_state for PCI: 00:1f.4
[INFO ]  \_SB.PCI0.PEPD: Intel Power Engine Plug-in
[INFO ]  \_SB.PCI0.PMC: Intel Alderlake at PCI: 00:00:1f.2
[INFO ]  \_SB.DPTF: Intel DPTF at GENERIC: 0.0
[SPEW ]  I2C TX abort detected (00000001)
[SPEW ]  \_SB.PCI0.I2C0.H015: ELAN Touchpad at I2C: 00:15 -- NOT FOUND, skipping
[INFO ]  \_SB.PCI0.XHCI.RHUB.HS05: USB2 Camera at USB2 port 4
[INFO ]  \_SB.PCI0.XHCI.RHUB.HS10: Bluetooth at USB2 port 9
[DEBUG]  ACPI:    * SSDT
[DEBUG]  ACPI: added table 2/32, length now 52
[DEBUG]  ACPI:    * MCFG
[DEBUG]  ACPI: added table 3/32, length now 60
[DEBUG]  ACPI:    * LPIT
[DEBUG]  ACPI: added table 4/32, length now 68
[DEBUG]  IOAPIC: 120 interrupts
[DEBUG]  SCI is IRQ 9, GSI 9
[DEBUG]  ACPI:    * APIC
[DEBUG]  ACPI: added table 5/32, length now 76
[DEBUG]  ACPI:    * SPCR
[DEBUG]  ACPI: added table 6/32, length now 84
[DEBUG]  current = 758a7b00
[DEBUG]  ACPI:    * DMAR
[DEBUG]  ACPI: added table 7/32, length now 92
[DEBUG]  acpi_write_dbg2_pci_uart: Device not found
[DEBUG]  ACPI:    * HPET
[DEBUG]  ACPI: added table 8/32, length now 100
[INFO ]  ACPI: done.
[DEBUG]  ACPI tables: 31712 bytes.
[DEBUG]  smbios_write_tables: 75898000
[DEBUG]  SMBIOS firmware version is set to coreboot_version: '24.02-92-gcce6dfbf4906-dirty'
000:00:12.899,383] <dbg> sci: enqueue_sci: SCI not queuedm not in ACPI mode f0m
[00:00:13.149,780] <dbg> sci: enqueue_sci: SCI notS queued not in ACPI mode f0
[00:00:13.315,124] <dbg> smchost: smchost_acpi_handlePr: Rcv EC cmd: 0D0m
[00:00:13.315W,155] <inf> smc host: EC Command: 0D
[00:00:13.315,155] <dbg> smchost: send_to_host: Snd data: 08
[]00:00:13.315,185] <dbg> s mchost : send_to_host: Snd datDa: 14
[00:00:13.315,216] <dbg> smchost: smchost_signal_requesta: smchost_sigtnal_reaquest[0m
[00:00:13.315,246] f<dbg> smchost: smchost_signal_request: smchost_signal_request
[00:00:13.3r15,277] [0m<dbg> smchost: smchost_thread: smchost_thread prmocess

[00:00:13.315,307] [0m<dbg> smchost: proc_host_send: ACPI OBF flag 0E
[00:00:13.315,307] <dbg> smchost: prCoc_host_send: WriteODR 8
[00:00:13.315:,338] <dbg> smchost: proc_host_send: ACPI OBF flag 1
[00:00:13.315,368]  <dbg> smchost: proc_host_send: ACPI OBF flag 1
[00:00:13.315,368] m<dbg> smchost: proc_host_send: ACPI OBF flag 1
[00:00:13.315,399] <dbg> smchost:0 proc_host_send: ACPI OBF flag 08
[00:00:13.315,399] <dbg>smchost: proc_host_send: WriteODR 14
[00:00:13.315,429] <dbg> smchost: smchost_thread: smchost_thread process

[0m
[SPEW ]  Data from EC: 0x14
[INFO ]  Create SMBIOS type 16
[INFO ]  Create SMBIOS type 17
[INFO ]  Create SMBIOS type 20
[DEBUG]  SMBIOS tables: 1131 bytes.
[DEBUG]  Writing table forward entry at 0x00000500
[DEBUG]  Wrote coreboot table at: 0x00000500, 0x10 bytes, checksum 4a52
[DEBUG]  Writing coreboot table at 0x758c4000
[DEBUG]   0. 0000000000000000-0000000000000fff: CONFIGURATION TABLES
[DEBUG]   1. 0000000000001000-000000000009ffff: RAM
[DEBUG]   2. 00000000000a0000-00000000000fffff: RESERVED
[DEBUG]   3. 0000000000100000-0000000075897fff: RAM
[DEBUG]   4. 0000000075898000-0000000075940fff: CONFIGURATION TABLES
[DEBUG]   5. 0000000075941000-0000000075aadfff: RAMSTAGE
[DEBUG]   6. 0000000075aae000-0000000075ffffff: CONFIGURATION TABLES
[DEBUG]   7. 0000000076000000-00000000803fffff: RESERVED
[DEBUG]   8. 00000000c0000000-00000000cfffffff: RESERVED
[DEBUG]   9. 00000000f8000000-00000000f9ffffff: RESERVED
[DEBUG]  10. 00000000fb000000-00000000fb000fff: RESERVED
[DEBUG]  11. 00000000fc800000-00000000fe7fffff: RESERVED
[DEBUG]  12. 00000000feb00000-00000000feb7ffff: RESERVED
[DEBUG]  13. 00000000fec00000-00000000fecfffff: RESERVED
[DEBUG]  14. 00000000fed40000-00000000fed6ffff: RESERVED
[DEBUG]  15. 00000000fed80000-00000000fed87fff: RESERVED
[DEBUG]  16. 00000000fed90000-00000000fed92fff: RESERVED
[DEBUG]  17. 00000000feda0000-00000000feda1fff: RESERVED
[DEBUG]  18. 00000000fedc0000-00000000feddffff: RESERVED
[DEBUG]  19. 00000000ff000000-00000000ffffffff: RESERVED
[DEBUG]  20. 0000000100000000-000000047fbfffff: RAM
[INFO ]  Setting up bootsplash in 1920x1080@32
[WARN ]  CBFS: 'bootsplash.jpg' not found.
[ERROR]  Could not find bootsplash.jpg
[INFO ]  SF: Detected 00 0000 with sector size 0x1000, total 0x2000000
[DEBUG]  Wrote coreboot table at: 0x758c4000, 0x53c bytes, checksum 2a2f
[DEBUG]  coreboot table: 1364 bytes.
[DEBUG]  IMD ROOT    0. 0x75fff000 0x00001000
[DEBUG]  IMD SMALL   1. 0x75ffe000 0x00001000
[DEBUG]  FSP MEMORY  2. 0x75afe000 0x00500000
[DEBUG]  CONSOLE     3. 0x75abe000 0x00040000
[DEBUG]  RO MCACHE   4. 0x75abd000 0x0000037c
[DEBUG]  TIME STAMP  5. 0x75abc000 0x00000910
[DEBUG]  MEM INFO    6. 0x75abb000 0x00000f48
[DEBUG]  AFTER CAR   7. 0x75aae000 0x0000d000
[DEBUG]  RAMSTAGE    8. 0x75940000 0x0016e000
[DEBUG]  REFCODE     9. 0x758e1000 0x0005f000
[DEBUG]  SMM BACKUP 10. 0x758d1000 0x00010000
[DEBUG]  IGD OPREGION11. 0x758cc000 0x00004203
[DEBUG]  COREBOOT   12. 0x758c4000 0x00008000
[DEBUG]  ACPI       13. 0x758a0000 0x00024000
[DEBUG]  SMBIOS     14. 0x75898000 0x00008000
[DEBUG]  IMD small region:
[DEBUG]    IMD ROOT    0. 0x75ffec00 0x00000400
[DEBUG]    FSP RUNTIME 1. 0x75ffebe0 0x00000004
[DEBUG]    FMAP        2. 0x75ffea20 0x000001b2
[DEBUG]    POWER STATE 3. 0x75ffe9c0 0x00000044
[DEBUG]    FSPM VERSION 4. 0x75ffe9a0 0x00000004
[DEBUG]    ROMSTAGE    5. 0x75ffe980 0x00000004
[DEBUG]    ROMSTG STCK 6. 0x75ffe8c0 0x000000a8
[DEBUG]    ACPI GNVS   7. 0x75ffe880 0x00000038
[DEBUG]  BS: BS_WRITE_TABLES run times (exec / console): 5 / 612 ms
[INFO ]  LAPIC 0x0 in X2APIC mode.
[DEBUG]  MTRR: Physical address space:
[DEBUG]  0x0000000000000000 - 0x000000000009ffff size 0x000a0000 type 6
[DEBUG]  0x00000000000a0000 - 0x00000000000bffff size 0x00020000 type 0
[DEBUG]  0x00000000000c0000 - 0x0000000075ffffff size 0x75f40000 type 6
[DEBUG]  0x0000000076000000 - 0x000000008fffffff size 0x1a000000 type 0
[DEBUG]  0x0000000090000000 - 0x000000009fffffff size 0x10000000 type 1
[DEBUG]  0x00000000a0000000 - 0x00000000ffffffff size 0x60000000 type 0
[DEBUG]  0x0000000100000000 - 0x000000047fbfffff size 0x37fc00000 type 6
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x0: MTRR: Fixed MSR 0x26f 0x0606060606060606
[SPEW ]  apic_id 0x0 call enable_fixed_mtrr()
[DEBUG]  apic_id 0x0 setup mtrr for CPU physical address size: 39 bits
[DEBUG]  MTRR: default type WB/UC MTRR counts: 6/7.
[DEBUG]  MTRR: WB selected as default type.
[DEBUG]  MTRR: 0 base 0x0000000076000000 mask 0x0000007ffe000000 type 0
[DEBUG]  MTRR: 1 base 0x0000000078000000 mask 0x0000007ff8000000 type 0
[DEBUG]  MTRR: 2 base 0x0000000080000000 mask 0x0000007ff0000000 type 0
[DEBUG]  MTRR: 3 base 0x0000000090000000 mask 0x0000007ff0000000 type 1
[DEBUG]  MTRR: 4 base 0x00000000a0000000 mask 0x0000007fe0000000 type 0
[DEBUG]  MTRR: 5 base 0x00000000c0000000 mask 0x0000007fc0000000 type 0
[INFO ]  LAPIC 0x1 in X2APIC mode.
[INFO ]  LAPIC 0x14 in X2APIC mode.
[INFO ]  LAPIC 0x10 in X2APIC mode.
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x14: MTRR: Fixed MSR 0x26f 0x0606060606060606
[INFO ]  LAPIC 0x16 in X2APIC mode.
[INFO ]  LAPIC 0x1a in X2APIC mode.
[INFO ]  LAPIC 0x12 in X2APIC mode.
[INFO ]  LAPIC 0x18 in X2APIC mode.
[SPEW ]  apic_id 0x14 call enable_fixed_mtrr()
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x1a: MTRR: Fixed MSR 0x26f 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x16: MTRR: Fixed MSR 0x26f 0x0606060606060606
[SPEW ]  apic_id 0x1a call enable_fixed_mtrr()
[DEBUG]  apic_id 0x14 setup mtrr for CPU physical address size: 39 bits
[INFO ]  LAPIC 0x8 in X2APIC mode.
[SPEW ]  apic_id 0x16 call enable_fixed_mtrr()
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x18: MTRR: Fixed MSR 0x26f 0x0606060606060606
[DEBUG]  apic_id 0x16 setup mtrr for CPU physical address size: 39 bits
[SPEW ]  apic_id 0x18 call enable_fixed_mtrr()
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x10: MTRR: Fixed MSR 0x26f 0x0606060606060606
[DEBUG]  apic_id 0x1a setup mtrr for CPU physical address size: 39 bits
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x12: MTRR: Fixed MSR 0x26f 0x0606060606060606
[SPEW ]  apic_id 0x10 call enable_fixed_mtrr()
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x1: MTRR: Fixed MSR 0x26f 0x0606060606060606
[INFO ]  LAPIC 0x1c in X2APIC mode.
[DEBUG]  apic_id 0x10 setup mtrr for CPU physical address size: 39 bits
[SPEW ]  apic_id 0x1 call enable_fixed_mtrr()
[SPEW ]  apic_id 0x12 call enable_fixed_mtrr()
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x1c: MTRR: Fixed MSR 0x26f 0x0606060606060606
[DEBUG]  apic_id 0x12 setup mtrr for CPU physical address size: 39 bits
[INFO ]  LAPIC 0x9 in X2APIC mode.
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x8: MTRR: Fixed MSR 0x26f 0x0606060606060606
[SPEW ]  apic_id 0x1c call enable_fixed_mtrr()
[INFO ]  LAPIC 0x1e in X2APIC mode.
[DEBUG]  apic_id 0x18 setup mtrr for CPU physical address size: 39 bits
[DEBUG]  apic_id 0x1c setup mtrr for CPU physical address size: 39 bits
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x1e: MTRR: Fixed MSR 0x26f 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x250 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x258 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x259 0x0000000000000000
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x268 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x269 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x26a 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x26b 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x26c 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x26d 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x26e 0x0606060606060606
[DEBUG]  apic_id 0x9: MTRR: Fixed MSR 0x26f 0x0606060606060606
[SPEW ]  apic_id 0x1e call enable_fixed_mtrr()
[SPEW ]  apic_id 0x9 call enable_fixed_mtrr()
[DEBUG]  apic_id 0x1e setup mtrr for CPU physical address size: 39 bits
[DEBUG]  apic_id 0x1 setup mtrr for CPU physical address size: 39 bits
[DEBUG]  apic_id 0x9 setup mtrr for CPU physical address size: 39 bits
[SPEW ]  apic_id 0x8 call enable_fixed_mtrr()
[DEBUG]  apic_id 0x8 setup mtrr for CPU physical address size: 39 bits
[DEBUG]  MTRR: TEMPORARY Physical address space:
[DEBUG]  0x0000000000000000 - 0x000000000009ffff size 0x000a0000 type 6
[DEBUG]  0x00000000000a0000 - 0x00000000000bffff size 0x00020000 type 0
[DEBUG]  0x00000000000c0000 - 0x0000000075ffffff size 0x75f40000 type 6
[DEBUG]  0x0000000076000000 - 0x00000000feffffff size 0x89000000 type 0
[DEBUG]  0x00000000ff000000 - 0x00000000ffffffff size 0x01000000 type 5
[DEBUG]  0x0000000100000000 - 0x000000047fbfffff size 0x37fc00000 type 6
[DEBUG]  MTRR: default type WB/UC MTRR counts: 10/7.
[DEBUG]  MTRR: UC selected as default type.
[DEBUG]  MTRR: 0 base 0x0000000000000000 mask 0x0000007f80000000 type 6
[DEBUG]  MTRR: 1 base 0x0000000076000000 mask 0x0000007ffe000000 type 0
[DEBUG]  MTRR: 2 base 0x0000000078000000 mask 0x0000007ff8000000 type 0
[DEBUG]  MTRR: 3 base 0x00000000ff000000 mask 0x0000007fff000000 type 5
[DEBUG]  MTRR: 4 base 0x0000000100000000 mask 0x0000007f00000000 type 6
[DEBUG]  MTRR: 5 base 0x0000000200000000 mask 0x0000007e00000000 type 6
[DEBUG]  MTRR: 6 base 0x0000000400000000 mask 0x0000007f80000000 type 6

[DEBUG]  MTRR check
[DEBUG]  Fixed MTRRs   : Enabled
[DEBUG]  Variable MTRRs: Enabled

[INFO ]  POST: 0x93
[DEBUG]  BS: BS_WRITE_TABLES exit times (exec / console): 575 / 306 ms
[INFO ]  POST: 0x7a
[INFO ]  CBFS: Found 'fallback/payload' @0x1d5100 size 0x125ee5 in mcache @0x75abd30c
[DEBUG]  Checking segment from ROM address 0xffae532c
[DEBUG]  Checking segment from ROM address 0xffae5348
[DEBUG]  Loading segment from ROM address 0xffae532c
[DEBUG]    code (compression=1)
[DEBUG]    New segment dstaddr 0x00800000 memsize 0x1000000 srcaddr 0xffae5364 filesize 0x125ead
[DEBUG]  Loading Segment: addr: 0x00800000 memsz: 0x0000000001000000 filesz: 0x0000000000125ead
[DEBUG]  using LZMA
[SPEW ]  [ 0x00800000, 01800000, 0x01800000) <- ffae5364
[DEBUG]  Loading segment from ROM address 0xffae5348
[DEBUG]    Entry Point 0x008035e9
[SPEW ]  Loaded segments
[DEBUG]  BS: BS_PAYLOAD_LOAD run times (exec / console): 251 / 68 ms
[INFO ]  coreboot skipped calling FSP notify phase: 00000040.
[INFO ]  coreboot skipped calling FSP notify phase: 000000f0.
[DEBUG]  BS: BS_PAYLOAD_LOAD exit times (exec / console): 0 / 12 ms
[DEBUG]  Finalizing chipset.
[DEBUG]  apm_control: Finalizing SMM.


[NOTE ]  coreboot-24.02-92-gcce6dfbf4906-dirty Thu Feb 29 09:20:43 UTC 2024 x86_32 smm starting (log level: 8)...

[SPEW ]  SMI# #11
[DEBUG]  SMI_STS: APM 
[DEBUG]  SMI#: Finalizing SMM.
[DEBUG]  APMC done.
[INFO ]  POST: 0xfe
[INFO ]  HECI: Sending End-of-Post
[INFO ]  CSE: EOP requested action: global reset
[INFO ]  HECI: Sending End-of-Post
[INFO ]  CSE: EOP requested action: continue boot
[INFO ]  CSE EOP successful, continuing boot
[WARN ]  HECI: CSE device 16.1 is disabled
[WARN ]  HECI: CSE device 16.2 is disabled
[WARN ]  HECI: CSE device 16.3 is disabled
[WARN ]  HECI: CSE device 16.4 is disabled
[WARN ]  HECI: CSE device 16.5 is disabled
[DEBUG]  BS: BS_PAYLOAD_BOOT entry times (exec / console): 38 / 57 ms
[INFO ]  POST: 0x7b
[DEBUG]  mp_park_aps done after 0 msecs.
[DEBUG]  Jumping to boot code at 0x008035e9(0x758c4000)
[INFO ]  POST: 0xf8
[SPEW ]  CPU0: stack: 0x75991cc0 - 0x75993cc0, lowest used address 0x7599372c, stack used: 1428 bytes
[00:00:15.653,961] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
[00:00:16.154,724] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode f0
1, 100, 76, 11735, 64158, 51, 28, 3750 
[00:00:20.335,021] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 31
[00:00:20.345,733] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 76, 11727, 64159, 50, 28, 3750 
1, 100, 76, 11720, 64159, 51, 28, 3750 
[00:00:42.574,493] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 31
[00:00:42.585,205] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
1, 100, 76, 11715, 64158, 50, 28, 3750 
1, 100, 76, 11709, 64158, 50, 28, 3750 
[00:01:04.810,577] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 31
[00:01:04.821,289] <dbg> sci: enqueue_sci: SCI not queued not in ACPI mode 32
