{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734597069111 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734597069111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 19 11:31:09 2024 " "Processing started: Thu Dec 19 11:31:09 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734597069111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734597069111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off exam3 -c exam3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off exam3 -c exam3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734597069111 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1734597069263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Tb " "Found entity 1: Tb" {  } { { "Tb.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/Tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734597069295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734597069295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecyclemips.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecyclemips.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleMIPS " "Found entity 1: SingleCycleMIPS" {  } { { "SingleCycleMIPS.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/SingleCycleMIPS.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734597069297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734597069297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/RegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734597069299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734597069299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file pcmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcModule " "Found entity 1: PcModule" {  } { { "PcModule.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/PcModule.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734597069301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734597069301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionfetch.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionfetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionFetch " "Found entity 1: InstructionFetch" {  } { { "InstructionFetch.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/InstructionFetch.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734597069301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734597069301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/DataMemory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734597069305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734597069305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/ControlUnit.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734597069305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734597069305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alumodule.v 1 1 " "Found 1 design units, including 1 entities, in source file alumodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluModule " "Found entity 1: AluModule" {  } { { "AluModule.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/AluModule.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734597069307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734597069307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_5bit " "Found entity 1: mux_2to1_5bit" {  } { { "mux_2to1_5bit.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/mux_2to1_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734597069309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734597069309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_32bit " "Found entity 1: mux_2to1_32bit" {  } { { "mux_2to1_32bit.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/mux_2to1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734597069309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734597069309 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleMIPS " "Elaborating entity \"SingleCycleMIPS\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734597069322 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sign_ext_imm SingleCycleMIPS.v(7) " "Verilog HDL or VHDL warning at SingleCycleMIPS.v(7): object \"sign_ext_imm\" assigned a value but never read" {  } { { "SingleCycleMIPS.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/SingleCycleMIPS.v" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1734597069322 "|SingleCycleMIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcModule PcModule:pc_module " "Elaborating entity \"PcModule\" for hierarchy \"PcModule:pc_module\"" {  } { { "SingleCycleMIPS.v" "pc_module" { Text "C:/Users/bilal/Desktop/cse-331/exam2/SingleCycleMIPS.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734597069338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionFetch InstructionFetch:if_module " "Elaborating entity \"InstructionFetch\" for hierarchy \"InstructionFetch:if_module\"" {  } { { "SingleCycleMIPS.v" "if_module" { Text "C:/Users/bilal/Desktop/cse-331/exam2/SingleCycleMIPS.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734597069340 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "13 0 255 InstructionFetch.v(11) " "Verilog HDL warning at InstructionFetch.v(11): number of words (13) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "InstructionFetch.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/InstructionFetch.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1734597069340 "|SingleCycleMIPS|InstructionFetch:if_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.data_a 0 InstructionFetch.v(8) " "Net \"instruction_memory.data_a\" at InstructionFetch.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionFetch.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/InstructionFetch.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734597069340 "|SingleCycleMIPS|InstructionFetch:if_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.waddr_a 0 InstructionFetch.v(8) " "Net \"instruction_memory.waddr_a\" at InstructionFetch.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionFetch.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/InstructionFetch.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734597069340 "|SingleCycleMIPS|InstructionFetch:if_module"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instruction_memory.we_a 0 InstructionFetch.v(8) " "Net \"instruction_memory.we_a\" at InstructionFetch.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstructionFetch.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/InstructionFetch.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1734597069340 "|SingleCycleMIPS|InstructionFetch:if_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:rf_module " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:rf_module\"" {  } { { "SingleCycleMIPS.v" "rf_module" { Text "C:/Users/bilal/Desktop/cse-331/exam2/SingleCycleMIPS.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734597069340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluModule AluModule:alu_module " "Elaborating entity \"AluModule\" for hierarchy \"AluModule:alu_module\"" {  } { { "SingleCycleMIPS.v" "alu_module" { Text "C:/Users/bilal/Desktop/cse-331/exam2/SingleCycleMIPS.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734597069342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dm_module " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dm_module\"" {  } { { "SingleCycleMIPS.v" "dm_module" { Text "C:/Users/bilal/Desktop/cse-331/exam2/SingleCycleMIPS.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734597069344 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 255 DataMemory.v(13) " "Verilog HDL warning at DataMemory.v(13): number of words (8) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "DataMemory.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/DataMemory.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1734597069344 "|SingleCycleMIPS|DataMemory:dm_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:cu_module " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:cu_module\"" {  } { { "SingleCycleMIPS.v" "cu_module" { Text "C:/Users/bilal/Desktop/cse-331/exam2/SingleCycleMIPS.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734597069346 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(31) " "Verilog HDL Case Statement warning at ControlUnit.v(31): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/ControlUnit.v" 31 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1734597069346 "|SingleCycleMIPS|ControlUnit:cu_module"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlUnit.v(27) " "Verilog HDL Case Statement warning at ControlUnit.v(27): incomplete case statement has no default case item" {  } { { "ControlUnit.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/ControlUnit.v" 27 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1734597069347 "|SingleCycleMIPS|ControlUnit:cu_module"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734597069719 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734597069719 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "SingleCycleMIPS.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/SingleCycleMIPS.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734597069743 "|SingleCycleMIPS|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "SingleCycleMIPS.v" "" { Text "C:/Users/bilal/Desktop/cse-331/exam2/SingleCycleMIPS.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734597069743 "|SingleCycleMIPS|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1734597069743 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734597069743 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734597069743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734597069743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734597069759 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 19 11:31:09 2024 " "Processing ended: Thu Dec 19 11:31:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734597069759 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734597069759 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734597069759 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734597069759 ""}
