
> **ğŸ‡¬ğŸ‡§ English** | [ğŸ‡¨ğŸ‡³ ä¸­æ–‡](#-ä¸ªäººä¸»é¡µä¸å·¥ç¨‹å±•ç¤º-ic-è®¾è®¡--risc-v)

## Introduction

This repository hosts the source code for my personal portfolio website, designed to showcase my expertise in **Digital IC Design**, **Computer Architecture (RISC-V)**, and **Full-stack Engineering**.

## Key Competencies Showcased

While this is a web project, it serves as a documentation hub for my core hardware achievements:

* ** RISC-V SoC Design:** National First Prize project featuring a 32-bit RISC-V processor on FPGA with **330MHz Fmax** and AXI4 bus support.
* **Digital Backend Flow (APR):** Complete RTL-to-GDSII implementation of an OC8051 processor using **Synopsys ICC2 & DC** (90nm process).
* **AI Workflow:** Practical application of AI tools for code generation, debugging, and documentation polishing.

## Tech Stack & The AI Workflow

I utilized AI tools to maximize productivity and bridge the gap between hardware logic and frontend presentation:

* **Frontend:** HTML5, Tailwind CSS (via CDN), JavaScript (ES6+).
* **AI-Driven Development:**
    * *Code Generation:* Used LLMs to scaffold the responsive grid layout and modal interactions.
    * *Problem Solving:* Leveraged AI to resolve CSS specificity conflicts and optimize mobile responsiveness.

## Usage

1.  **Clone the repository:**
    ```bash
    git clone [https://github.com/lxylxyc/personal_web.git](https://github.com/lxylxyc/personal_web.git)
    ```
2.  **Run locally:**
    Simply open `index.html` in your browser. No build steps (npm/yarn) required.

---

<a id="-ä¸ªäººä¸»é¡µä¸å·¥ç¨‹å±•ç¤º-ic-è®¾è®¡--risc-v"></a>
## ğŸ‡¨ğŸ‡³ ä¸ªäººä¸»é¡µä¸å·¥ç¨‹å±•ç¤º (IC è®¾è®¡ / RISC-V)

## é¡¹ç›®ç®€ä»‹

æœ¬é¡¹ç›®æ˜¯æˆ‘çš„ä¸ªäººä½œå“é›†ç½‘ç«™æºä»£ç ï¼Œæ—¨åœ¨é›†ä¸­å±•ç¤ºæˆ‘åœ¨ **æ•°å­— IC è®¾è®¡**ã€**è®¡ç®—æœºä½“ç³»ç»“æ„ (RISC-V)** ä»¥åŠ **å…¨æ ˆå¼€å‘** é¢†åŸŸçš„å·¥ç¨‹å®è·µä¸æˆæœã€‚


## æ ¸å¿ƒèƒ½åŠ›å±•ç¤º

è™½ç„¶è¿™æ˜¯ä¸€ä¸ª Web é¡¹ç›®ï¼Œä½†å®ƒé‡ç‚¹è®°å½•äº†æˆ‘çš„ç¡¬ä»¶å·¥ç¨‹å®åŠ›ï¼š

* **RISC-V SoC è®¾è®¡ï¼š** è¿™æ˜¯ä¸€ä¸ªè·å¾—**é›†åˆ›èµ›å…¨å›½ä¸€ç­‰å¥–**çš„é¡¹ç›®ã€‚åŸºäº FPGA å®ç°ï¼Œä¸»é¢‘é«˜è¾¾ **330MHz**ï¼Œæ”¯æŒ AXI4 æ€»çº¿ä¸æ“ä½œç³»ç»Ÿè¿è¡Œã€‚
* **æ•°å­—åç«¯å…¨æµç¨‹ (APR)ï¼š** åŸºäº **Synopsys ICC2 å’Œ DC** å·¥å…·é“¾ï¼Œå®Œæˆäº† OC8051 å¤„ç†å™¨çš„ä» RTL åˆ° GDSII çš„å®Œæ•´ç‰©ç†å®ç°ï¼ˆ90nm å·¥è‰ºï¼‰ã€‚
* **AI å·¥ä½œæµæ•´åˆï¼š** å±•ç¤ºäº†å¦‚ä½•å°† AI ç¼–ç åŠ©æ‰‹èå…¥æ—¥å¸¸å¼€å‘ï¼Œå®ç°æ•ˆç‡å€å¢ã€‚

## æŠ€æœ¯æ ˆä¸ AI å·¥ä½œæµ

* **å‰ç«¯æŠ€æœ¯ï¼š** HTML5, Tailwind CSS, JavaScript.
* **AI é©±åŠ¨å¼€å‘ï¼š**
    * *ä»£ç ç”Ÿæˆï¼š* ä½¿ç”¨ LLM å¿«é€Ÿæ„å»ºäº†å“åº”å¼ç½‘æ ¼å¸ƒå±€å’Œå¼¹çª—é€»è¾‘ã€‚
    * *è°ƒè¯•ä¸ä¼˜åŒ–ï¼š* åˆ©ç”¨ AI å¿«é€Ÿå®šä½ CSS æ ·å¼å†²çªï¼Œå¹¶ä¼˜åŒ–äº†ç§»åŠ¨ç«¯çš„äº¤äº’ä½“éªŒã€‚

## License

MIT License