// Seed: 1395691596
module module_0 #(
    parameter id_3 = 32'd42
) (
    output supply1 id_0,
    input tri0 id_1
);
  wire _id_3 = id_1 ? id_3 : id_1;
  wire [id_3 : 1] id_4;
  wire id_5, id_6;
endmodule
module module_1 #(
    parameter id_0  = 32'd66,
    parameter id_11 = 32'd11,
    parameter id_6  = 32'd0
) (
    input wand _id_0,
    output wor id_1#(
        .id_8(1),
        .id_9(1)
    ),
    input tri id_2,
    output tri id_3#(
        .id_10(1),
        .sum(-1),
        ._id_11(1'd0 && 1 + 1)
    ),
    output supply1 void id_4,
    input tri1 id_5,
    input supply1 _id_6
);
  logic id_12;
  logic id_13;
  tri   id_14;
  ;
  wire id_15;
  wire id_16;
  assign id_14 = -1'b0;
  module_0 modCall_1 (
      id_1,
      id_5
  );
  assign modCall_1.id_1 = 0;
  wire [id_0 : id_11] id_17[id_6 : -1], id_18;
endmodule
