
`timescale 1ns / 1ns

module test;


wire  cout;

reg  cin;

wire [0:7]  sum;

reg [0:7]  b;
reg [0:7]  a;



ece425mp1_8bit_adder_schematic top(cout, sum[0], sum[1], sum[2], sum[3]
     , sum[4], sum[5], sum[6], sum[7], a[0], a[1], a[2], a[3], a[4], 
     a[5], a[6], a[7], b[0], b[1], b[2], b[3], b[4], b[5], b[6], b[7], 
     cin); 
 
