# **ğŸ‘‹ Hey there! Iâ€™m Sri Durga Raju ğŸŒŸ**

Iâ€™m a **Computer & Systems Engineering** enthusiast with a passion for **hardware design**, **verification**, and bringing ideas to life through **FPGA** and **ASIC**. Currently diving into **UVM**, **SystemVerilog**, and **cutting-edge memory systems**!

## ğŸ‘€ What I'm Into:
- Building robust **verification environments** with **UVM** and **SystemVerilog** ğŸ”§
- Experimenting with **FPGA boards** and prototyping systems ğŸ› ï¸
- Designing next-gen **analog/digital circuits** ğŸ’¡
- Diving deep into **computer architecture** and understanding how processors tick ğŸ§ 

## ğŸŒ± Currently Learning:
- Perfecting my **UVM** testbenches with **SystemVerilog** (because, why not make verification fun?) ğŸ–¥ï¸
- Digging into the world of **ReRAM technology** and how it's revolutionizing **memory systems** ğŸ’¾
- Exploring **secure hardware architectures** and how we can protect the next generation of devices ğŸ”

## ğŸ“ Certifications & Courses:
- **Coursera**: [Hardware Description Languages for FPGA Design](https://www.coursera.org/account/accomplishments/verify/BHYEE96EFU8T?utm_source=link&utm_medium=certificate&utm_content=cert_image&utm_campaign=pdf_header_button&utm_product=course) (Completed: 07/2020)
- **Udemy**: [UVM for Verification Part 1: Fundamentals](https://www.udemy.com/certificate/UC-c3b38464-c854-499e-ac86-a7aa4db2061a/) (Completed: 06/2024)
- **Udemy**: [UVM for Verification Part 2: Projects](https://www.udemy.com/course/uvm-methodology-for-asic-verification/) (Completed: 07/2024)
- **Udemy**: [SystemVerilog Assertions (SVA) for Newbie](https://www.udemy.com/certificate/UC-4b271f9c-bf90-4158-84a2-cb419cc1cc9e/) (Completed: 08/2024)
- **Udemy**: [SystemVerilog Functional Coverage for Newbie](https://www.udemy.com/certificate/UC-bfaa4c85-e6d8-48b1-a6ed-00158f1881c7/) (Completed: 11/2024)
- **Intel**: [Using AlteraÂ® QuartusÂ® Prime Software](https://www.credly.com/badges/211627b8-0fb4-4308-9edc-06476fce8754/public_url)(Completed: 4/2025)
- **Udemy**: [UPF Power Aware Design and Verification](https://www.udemy.com/certificate/UC-ca9a5334-e73a-401d-af5c-a802e050ab87/)(Completed: 4/2025)
- **MathWorks**: [Simulink Onramp](https://matlabacademy.mathworks.com/progress/share/certificate.html?id=bebbdcae-05f6-4ba5-9c01-d6f752517c6f&)(Completed: 4/2025)
- **Udemy**:  [Verification Series Part 5: UVM RAL Essentials](https://www.udemy.com/certificate/UC-397e9923-e7d0-48e1-8e73-627488e75f4a/)(Completed: 4/2025)
- **Cousera**: [Arm Cortex-M Processos Overview](https://coursera.org/share/00899a2045a0c120b0bd73f8c660e990)(Completed: 5/2025)
- **Intel**: [NiosÂ® V Processor Workshop Course Completion](https://www.credly.com/badges/f9c06cd0-7544-452a-b4ec-9177be0363ed/public_url)(Completed: 5/2025)
  
I've taken these courses to enhance my expertise in **hardware verification, UVM methodology, and FPGA-based prototyping**. Always eager to learn more and apply these skills to real-world projects! ğŸ“š

## ğŸ’ï¸ Open to Collaborating On:
- **UVM** testbenches for complex protocols (SPI, I2C, UART) ğŸ§ª
- **FPGA-based verification** and **SoC design** ğŸ§©

## ğŸ“« Reach Out:
- Email: sridurgaraju07@gmail.com ğŸ’¬
- LinkedIn: https://www.linkedin.com/in/sri-durga-raju/ ğŸŒ

## âš¡ Fun Fact:
I co-authored a paper on [**LFSR-based Random Number Generators**](https://ieeexplore.ieee.org/document/9214240) ğŸ“, and you can find it on **IEEE Xplore**! Also, I have a habit of turning random ideas into verification projects. So if you need a testbench for anything, hit me up! ğŸš€
