#-----------------------------------------------------------
# xsim v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Jun  3 11:52:09 2017
# Process ID: 14961
# Current directory: /home/brett/Thesis/Vivado_WS/aes256cbc/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/aes256cbc/xsim_script.tcl}
# Log file: /home/brett/Thesis/Vivado_WS/aes256cbc/solution1/sim/verilog/xsim.log
# Journal file: /home/brett/Thesis/Vivado_WS/aes256cbc/solution1/sim/verilog/xsim.jou
#-----------------------------------------------------------
source xsim.dir/aes256cbc/xsim_script.tcl
# xsim {aes256cbc} -autoloadwcfg -tclbatch {aes256cbc.tcl}
Vivado Simulator 2016.4
Time resolution is 1 ps
source aes256cbc.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 8 [0.00%] @ "116000"
// RTL Simulation : 1 / 8 [10.46%] @ "5036000"
// RTL Simulation : 2 / 8 [10.46%] @ "9684000"
// RTL Simulation : 3 / 8 [10.46%] @ "17676000"
// RTL Simulation : 4 / 8 [10.46%] @ "39044000"
// RTL Simulation : 5 / 8 [10.46%] @ "60412000"
// RTL Simulation : 6 / 8 [10.46%] @ "68404000"
// RTL Simulation : 7 / 8 [10.46%] @ "90828000"
// RTL Simulation : 8 / 8 [0.00%] @ "113252000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 113284 ns : File "/home/brett/Thesis/Vivado_WS/aes256cbc/solution1/sim/verilog/aes256cbc.autotb.v" Line 287
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jun  3 11:52:16 2017...
