
*** Running vivado
    with args -log vector_add_1_axis_broadcaster_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vector_add_1_axis_broadcaster_0_1.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source vector_add_1_axis_broadcaster_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/overlay_tutorial/ip/scalar_add_copy/my_scalar_add/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/ip/mult_constant/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top vector_add_1_axis_broadcaster_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1714129 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2003.738 ; gain = 203.520 ; free physical = 567 ; free virtual = 13169
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vector_add_1_axis_broadcaster_0_1' [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/synth/vector_add_1_axis_broadcaster_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'top_vector_add_1_axis_broadcaster_0_1' [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/hdl/top_vector_add_1_axis_broadcaster_0_1.v:60]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_MI_SLOTS bound to: 16 - type: integer 
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 19 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 513 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_broadcaster_v1_1_19_core' [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ipshared/d7e4/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_SIGNAL_SET bound to: 19 - type: integer 
	Parameter C_NUM_MI_SLOTS bound to: 16 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TPAYLOAD_WIDTH bound to: 513 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
	Parameter C_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 513 - type: integer 
	Parameter C_SIGNAL_SET bound to: 19 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 512 - type: integer 
	Parameter P_TKEEP_INDX bound to: 512 - type: integer 
	Parameter P_TLAST_INDX bound to: 512 - type: integer 
	Parameter P_TID_INDX bound to: 513 - type: integer 
	Parameter P_TDEST_INDX bound to: 513 - type: integer 
	Parameter P_TUSER_INDX bound to: 513 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_vector2axis' (1#1) [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:992]
INFO: [Synth 8-6157] synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
	Parameter C_TDATA_WIDTH bound to: 512 - type: integer 
	Parameter C_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TPAYLOAD_WIDTH bound to: 513 - type: integer 
	Parameter C_SIGNAL_SET bound to: 19 - type: integer 
	Parameter G_INDX_SS_TREADY bound to: 0 - type: integer 
	Parameter G_INDX_SS_TDATA bound to: 1 - type: integer 
	Parameter G_INDX_SS_TSTRB bound to: 2 - type: integer 
	Parameter G_INDX_SS_TKEEP bound to: 3 - type: integer 
	Parameter G_INDX_SS_TLAST bound to: 4 - type: integer 
	Parameter G_INDX_SS_TID bound to: 5 - type: integer 
	Parameter G_INDX_SS_TDEST bound to: 6 - type: integer 
	Parameter G_INDX_SS_TUSER bound to: 7 - type: integer 
	Parameter G_MASK_SS_TREADY bound to: 1 - type: integer 
	Parameter G_MASK_SS_TDATA bound to: 2 - type: integer 
	Parameter G_MASK_SS_TSTRB bound to: 4 - type: integer 
	Parameter G_MASK_SS_TKEEP bound to: 8 - type: integer 
	Parameter G_MASK_SS_TLAST bound to: 16 - type: integer 
	Parameter G_MASK_SS_TID bound to: 32 - type: integer 
	Parameter G_MASK_SS_TDEST bound to: 64 - type: integer 
	Parameter G_MASK_SS_TUSER bound to: 128 - type: integer 
	Parameter G_TASK_SEVERITY_ERR bound to: 2 - type: integer 
	Parameter G_TASK_SEVERITY_WARNING bound to: 1 - type: integer 
	Parameter G_TASK_SEVERITY_INFO bound to: 0 - type: integer 
	Parameter P_TDATA_INDX bound to: 0 - type: integer 
	Parameter P_TSTRB_INDX bound to: 512 - type: integer 
	Parameter P_TKEEP_INDX bound to: 512 - type: integer 
	Parameter P_TLAST_INDX bound to: 512 - type: integer 
	Parameter P_TID_INDX bound to: 513 - type: integer 
	Parameter P_TDEST_INDX bound to: 513 - type: integer 
	Parameter P_TUSER_INDX bound to: 513 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axis_infrastructure_v1_1_0_util_axis2vector' (2#1) [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v:810]
INFO: [Synth 8-6155] done synthesizing module 'axis_broadcaster_v1_1_19_core' (3#1) [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ipshared/d7e4/hdl/axis_broadcaster_v1_1_vl_rfs.v:59]
INFO: [Synth 8-6157] synthesizing module 'tdata_vector_add_1_axis_broadcaster_0_1' [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/hdl/tdata_vector_add_1_axis_broadcaster_0_1.v:49]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 8192 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 512 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tdata_vector_add_1_axis_broadcaster_0_1' (4#1) [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/hdl/tdata_vector_add_1_axis_broadcaster_0_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'tuser_vector_add_1_axis_broadcaster_0_1' [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/hdl/tuser_vector_add_1_axis_broadcaster_0_1.v:49]
	Parameter C_S_AXIS_TUSER_WIDTH bound to: 16 - type: integer 
	Parameter C_M_AXIS_TUSER_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'tuser_vector_add_1_axis_broadcaster_0_1' (5#1) [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/hdl/tuser_vector_add_1_axis_broadcaster_0_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'top_vector_add_1_axis_broadcaster_0_1' (6#1) [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/hdl/top_vector_add_1_axis_broadcaster_0_1.v:60]
INFO: [Synth 8-6155] done synthesizing module 'vector_add_1_axis_broadcaster_0_1' (7#1) [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/synth/vector_add_1_axis_broadcaster_0_1.v:57]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[15]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[14]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[13]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[12]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[11]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[10]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[9]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[8]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[7]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[6]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[5]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[4]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[3]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[2]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[1]
WARNING: [Synth 8-3331] design tuser_vector_add_1_axis_broadcaster_0_1 has unconnected port tuser[0]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8191]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8190]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8189]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8188]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8187]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8186]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8185]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8184]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8183]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8182]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8181]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8180]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8179]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8178]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8177]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8176]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8175]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8174]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8173]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8172]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8171]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8170]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8169]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8168]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8167]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8166]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8165]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8164]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8163]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8162]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8161]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8160]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8159]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8158]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8157]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8156]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8155]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8154]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8153]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8152]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8151]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8150]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8149]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8148]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8147]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8146]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8145]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8144]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8143]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8142]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8141]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8140]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8139]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8138]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8137]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8136]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8135]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8134]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8133]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8132]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8131]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8130]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8129]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8128]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8127]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8126]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8125]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8124]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8123]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8122]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8121]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8120]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8119]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8118]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8117]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8116]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8115]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8114]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8113]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8112]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8111]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8110]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8109]
WARNING: [Synth 8-3331] design tdata_vector_add_1_axis_broadcaster_0_1 has unconnected port tdata[8108]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2069.457 ; gain = 269.238 ; free physical = 538 ; free virtual = 13140
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2072.426 ; gain = 272.207 ; free physical = 685 ; free virtual = 13289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2072.426 ; gain = 272.207 ; free physical = 685 ; free virtual = 13289
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2072.426 ; gain = 0.000 ; free physical = 770 ; free virtual = 13373
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/vector_add_1_axis_broadcaster_0_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.srcs/sources_1/bd/vector_add_1/ip/vector_add_1_axis_broadcaster_0_1/vector_add_1_axis_broadcaster_0_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.runs/vector_add_1_axis_broadcaster_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.runs/vector_add_1_axis_broadcaster_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2201.168 ; gain = 0.000 ; free physical = 472 ; free virtual = 13076
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2208.105 ; gain = 6.938 ; free physical = 455 ; free virtual = 13059
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 605 ; free virtual = 13210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 604 ; free virtual = 13209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.runs/vector_add_1_axis_broadcaster_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 602 ; free virtual = 13207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 580 ; free virtual = 13185
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[1].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[2].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[3].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[4].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[5].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[6].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[7].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[8].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[9].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[10].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[11].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[12].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[13].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[14].util_vector2axis'
INFO: [Synth 8-223] decloning instance 'inst/broadcaster_core/MI_SLOT[0].util_vector2axis' (axis_infrastructure_v1_1_0_util_vector2axis) to 'inst/broadcaster_core/MI_SLOT[15].util_vector2axis'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axis_broadcaster_v1_1_19_core 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 547 ; free virtual = 13161
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 269 ; free virtual = 12853
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 268 ; free virtual = 12852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 268 ; free virtual = 12851
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 265 ; free virtual = 12614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 265 ; free virtual = 12614
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 265 ; free virtual = 12614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 265 ; free virtual = 12614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 265 ; free virtual = 12614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 265 ; free virtual = 12614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT3 |    32|
|2     |LUT4 |     4|
|3     |LUT5 |     5|
|4     |LUT6 |     1|
|5     |FDRE |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------------------+--------------------------------------+------+
|      |Instance             |Module                                |Cells |
+------+---------------------+--------------------------------------+------+
|1     |top                  |                                      |    58|
|2     |  inst               |top_vector_add_1_axis_broadcaster_0_1 |    58|
|3     |    broadcaster_core |axis_broadcaster_v1_1_19_core         |    58|
+------+---------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 265 ; free virtual = 12614
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 131 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 2208.105 ; gain = 272.207 ; free physical = 320 ; free virtual = 12669
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 2208.105 ; gain = 407.887 ; free physical = 322 ; free virtual = 12671
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2208.105 ; gain = 0.000 ; free physical = 415 ; free virtual = 12765
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.105 ; gain = 0.000 ; free physical = 385 ; free virtual = 12734
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:33 . Memory (MB): peak = 2208.105 ; gain = 662.793 ; free physical = 508 ; free virtual = 12857
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2208.105 ; gain = 0.000 ; free physical = 507 ; free virtual = 12856
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.runs/vector_add_1_axis_broadcaster_0_1_synth_1/vector_add_1_axis_broadcaster_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP vector_add_1_axis_broadcaster_0_1, cache-ID = ae61b77e0d06629a
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2232.117 ; gain = 0.000 ; free physical = 796 ; free virtual = 13149
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jounghoolee/alveoServer/Xilinx/PynqDeepDive/final_project/final_project.runs/vector_add_1_axis_broadcaster_0_1_synth_1/vector_add_1_axis_broadcaster_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vector_add_1_axis_broadcaster_0_1_utilization_synth.rpt -pb vector_add_1_axis_broadcaster_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct  3 13:43:18 2020...
