

================================================================
== Vivado HLS Report for 'matrix_mul_1'
================================================================
* Date:           Thu May 14 22:22:19 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       keypair
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.366 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2569|     2569| 25.690 us | 25.690 us |  2569|  2569|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- matrix_mul_label6     |     2559|     2559|        20|          -|          -|   128|    no    |
        | + matrix_mul_label5    |        7|        7|         2|          2|          2|     4|    yes   |
        | + matrix_mul_label6.2  |        6|        6|         2|          -|          -|     3|    no    |
        |- matrix_mul_label7     |        8|        8|         2|          -|          -|     4|    no    |
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 9 
8 --> 7 
9 --> 10 
10 --> 2 11 
11 --> 12 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%matrix_offset_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %matrix_offset)"   --->   Operation 13 'read' 'matrix_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (2.77ns)   --->   "%prod = alloca [64 x i32], align 16" [picnic_impl.c:125]   --->   Operation 14 'alloca' 'prod' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 15 [1/1] (2.77ns)   --->   "%temp = alloca [64 x i32], align 16" [picnic_impl.c:126]   --->   Operation 15 'alloca' 'temp' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 0)"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "br label %matrix_mul_label6_begin" [picnic_impl.c:128]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.66>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%bitNumber_assign105 = phi i7 [ 0, %0 ], [ %i, %matrix_mul_label6_end ]"   --->   Operation 18 'phi' 'bitNumber_assign105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str988) nounwind" [picnic_impl.c:129]   --->   Operation 19 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str988)" [picnic_impl.c:129]   --->   Operation 20 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 21 'speclooptripcount' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.66ns)   --->   "%i = add i7 %bitNumber_assign105, 1" [picnic_impl.c:128]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.35ns)   --->   "br label %matrix_mul_label5" [picnic_impl.c:130]   --->   Operation 23 'br' <Predicate = true> <Delay = 1.35>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_0104 = phi i2 [ 0, %matrix_mul_label6_begin ], [ %j, %matrix_mul_label5 ]"   --->   Operation 24 'phi' 'j_0104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i2 %j_0104 to i9" [picnic_impl.c:130]   --->   Operation 25 'zext' 'zext_ln130' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %bitNumber_assign105, i2 0)" [picnic_impl.c:133]   --->   Operation 26 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln133 = add i9 %shl_ln, %zext_ln130" [picnic_impl.c:133]   --->   Operation 27 'add' 'add_ln133' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i9 %add_ln133 to i14" [picnic_impl.c:133]   --->   Operation 28 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i2 %j_0104 to i64" [picnic_impl.c:134]   --->   Operation 29 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%state_addr = getelementptr [8 x i32]* %state, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 30 'getelementptr' 'state_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (1.75ns)   --->   "%state_load = load i32* %state_addr, align 4" [picnic_impl.c:134]   --->   Operation 31 'load' 'state_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 32 [1/1] (1.80ns)   --->   "%add_ln134 = add i14 %zext_ln133, %matrix_offset_read" [picnic_impl.c:134]   --->   Operation 32 'add' 'add_ln134' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i14 %add_ln134 to i64" [picnic_impl.c:134]   --->   Operation 33 'zext' 'zext_ln134_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%temp_matrix_addr = getelementptr [10752 x i32]* @temp_matrix, i64 0, i64 %zext_ln134_1" [picnic_impl.c:134]   --->   Operation 34 'getelementptr' 'temp_matrix_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (2.77ns)   --->   "%temp_matrix_load = load i32* %temp_matrix_addr, align 4" [picnic_impl.c:134]   --->   Operation 35 'load' 'temp_matrix_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10752> <ROM>
ST_3 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln130 = icmp eq i2 %j_0104, -1" [picnic_impl.c:130]   --->   Operation 36 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 0.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1089) nounwind" [picnic_impl.c:131]   --->   Operation 37 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str1089)" [picnic_impl.c:131]   --->   Operation 38 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1190) nounwind" [picnic_impl.c:132]   --->   Operation 39 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (1.75ns)   --->   "%state_load = load i32* %state_addr, align 4" [picnic_impl.c:134]   --->   Operation 40 'load' 'state_load' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 41 [1/2] (2.77ns)   --->   "%temp_matrix_load = load i32* %temp_matrix_addr, align 4" [picnic_impl.c:134]   --->   Operation 41 'load' 'temp_matrix_load' <Predicate = true> <Delay = 2.77> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10752> <ROM>
ST_4 : Operation 42 [1/1] (0.80ns)   --->   "%and_ln134 = and i32 %temp_matrix_load, %state_load" [picnic_impl.c:134]   --->   Operation 42 'and' 'and_ln134' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%prod_addr_1 = getelementptr inbounds [64 x i32]* %prod, i64 0, i64 %zext_ln134" [picnic_impl.c:134]   --->   Operation 43 'getelementptr' 'prod_addr_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (2.77ns)   --->   "store i32 %and_ln134, i32* %prod_addr_1, align 4" [picnic_impl.c:134]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str1089, i32 %tmp_2)" [picnic_impl.c:135]   --->   Operation 45 'specregionend' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.20ns)   --->   "%j = add i2 %j_0104, 1" [picnic_impl.c:130]   --->   Operation 46 'add' 'j' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 47 'speclooptripcount' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %1, label %matrix_mul_label5" [picnic_impl.c:130]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%prod_addr = getelementptr [64 x i32]* %prod, i64 0, i64 0" [picnic_impl.c:83->picnic_impl.c:136]   --->   Operation 49 'getelementptr' 'prod_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [2/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:85->picnic_impl.c:136]   --->   Operation 50 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 51 [1/2] (2.77ns)   --->   "%x = load i32* %prod_addr, align 16" [picnic_impl.c:85->picnic_impl.c:136]   --->   Operation 51 'load' 'x' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 52 [1/1] (1.35ns)   --->   "br label %2" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 52 'br' <Predicate = true> <Delay = 1.35>

State 7 <SV = 6> <Delay = 2.77>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%x_0_i = phi i32 [ %x, %1 ], [ %x_1, %3 ]"   --->   Operation 53 'phi' 'x_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%i_0_i = phi i3 [ 1, %1 ], [ %i_5, %3 ]"   --->   Operation 54 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i3 %i_0_i to i64" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 55 'zext' 'zext_ln87' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (1.00ns)   --->   "%icmp_ln87 = icmp eq i3 %i_0_i, -4" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 56 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 57 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln87, label %matrix_mul_label6_end, label %3" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%prod_addr_2 = getelementptr [64 x i32]* %prod, i64 0, i64 %zext_ln87" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 59 'getelementptr' 'prod_addr_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 60 [2/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_2, align 4" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 60 'load' 'prod_load' <Predicate = (!icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 61 [1/1] (1.34ns)   --->   "%i_5 = add i3 %i_0_i, 1" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 61 'add' 'i_5' <Predicate = (!icmp_ln87)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %bitNumber_assign105, i32 3, i32 4)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 62 'partselect' 'tmp_8' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_9 = call i2 @_ssdm_op_PartSelect.i2.i7.i32.i32(i7 %bitNumber_assign105, i32 5, i32 6)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 63 'partselect' 'tmp_9' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln68_3 = zext i2 %tmp_9 to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 64 'zext' 'zext_ln68_3' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%temp_addr_4 = getelementptr [64 x i32]* %temp, i64 0, i64 %zext_ln68_3" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 65 'getelementptr' 'temp_addr_4' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 66 [2/2] (2.77ns)   --->   "%temp_load_2 = load i32* %temp_addr_4, align 4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 66 'load' 'temp_load_2' <Predicate = (icmp_ln87)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i7 %bitNumber_assign105 to i3" [picnic_impl.c:128]   --->   Operation 67 'trunc' 'trunc_ln128' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 68 [1/1] (1.23ns)   --->   "%icmp_ln128 = icmp eq i7 %bitNumber_assign105, -1" [picnic_impl.c:128]   --->   Operation 68 'icmp' 'icmp_ln128' <Predicate = (icmp_ln87)> <Delay = 1.23> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.58>
ST_8 : Operation 69 [1/2] (2.77ns)   --->   "%prod_load = load i32* %prod_addr_2, align 4" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 69 'load' 'prod_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 70 [1/1] (0.80ns)   --->   "%x_1 = xor i32 %prod_load, %x_0_i" [picnic_impl.c:89->picnic_impl.c:136]   --->   Operation 70 'xor' 'x_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "br label %2" [picnic_impl.c:87->picnic_impl.c:136]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 7> <Delay = 8.36>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %x_0_i, i32 1, i32 31)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 72 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln96 = zext i31 %lshr_ln to i32" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 73 'zext' 'zext_ln96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%trunc_ln96 = trunc i32 %x_0_i to i1" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 74 'trunc' 'trunc_ln96' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %x_0_i, i32 1)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 75 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%trunc_ln96_1 = trunc i32 %x_0_i to i24" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 76 'trunc' 'trunc_ln96_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%trunc_ln96_3 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %x_0_i, i32 1, i32 24)" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 77 'partselect' 'trunc_ln96_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.80ns)   --->   "%y = xor i32 %zext_ln96, %x_0_i" [picnic_impl.c:96->picnic_impl.c:136]   --->   Operation 78 'xor' 'y' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %y, i32 2, i32 31)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 79 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i30 %lshr_ln2 to i32" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 80 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y, i32 2)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 81 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%xor_ln97 = xor i24 %trunc_ln96_3, %trunc_ln96_1" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 82 'xor' 'xor_ln97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%trunc_ln97_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y, i32 2, i32 25)" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 83 'partselect' 'trunc_ln97_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.80ns)   --->   "%y_1 = xor i32 %zext_ln97, %y" [picnic_impl.c:97->picnic_impl.c:136]   --->   Operation 84 'xor' 'y_1' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %y_1, i32 4, i32 31)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 85 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i28 %lshr_ln3 to i32" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 86 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_1, i32 4)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 87 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%xor_ln98 = xor i24 %trunc_ln97_1, %xor_ln97" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 88 'xor' 'xor_ln98' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%trunc_ln98_1 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_1, i32 4, i32 27)" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 89 'partselect' 'trunc_ln98_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/1] (0.80ns)   --->   "%y_2 = xor i32 %zext_ln98, %y_1" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 90 'xor' 'y_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%xor_ln98_2 = xor i24 %trunc_ln98_1, %xor_ln98" [picnic_impl.c:98->picnic_impl.c:136]   --->   Operation 91 'xor' 'xor_ln98_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%trunc_ln5 = call i24 @_ssdm_op_PartSelect.i24.i32.i32.i32(i32 %y_2, i32 8, i32 31)" [picnic_impl.c:99->picnic_impl.c:136]   --->   Operation 92 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %y_2, i32 8)" [picnic_impl.c:99->picnic_impl.c:136]   --->   Operation 93 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%y_3 = xor i24 %trunc_ln5, %xor_ln98_2" [picnic_impl.c:99->picnic_impl.c:136]   --->   Operation 94 'xor' 'y_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node xor_ln101_2)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %y_3, i32 16)" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 95 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%xor_ln101 = xor i1 %trunc_ln96, %tmp_4" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 96 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%xor_ln101_1 = xor i1 %xor_ln101, %tmp_3" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 97 'xor' 'xor_ln101_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.80ns) (out node of the LUT)   --->   "%xor_ln101_2 = xor i1 %tmp_6, %tmp_7" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 98 'xor' 'xor_ln101_2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%xor_ln101_3 = xor i1 %xor_ln101_2, %tmp_5" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 99 'xor' 'xor_ln101_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%xor_ln101_4 = xor i1 %xor_ln101_3, %xor_ln101_1" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 100 'xor' 'xor_ln101_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_1)   --->   "%zext_ln101 = zext i1 %xor_ln101_4 to i8" [picnic_impl.c:101->picnic_impl.c:136]   --->   Operation 101 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln68_cast = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %tmp_8, i3 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 102 'bitconcatenate' 'zext_ln68_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 103 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln68_2 = zext i5 %zext_ln68_cast to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 104 'zext' 'zext_ln68_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 105 [1/2] (2.77ns)   --->   "%temp_load_2 = load i32* %temp_addr_4, align 4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 105 'load' 'temp_load_2' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 106 [1/1] (1.54ns)   --->   "%add_ln68 = add i6 7, %zext_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 106 'add' 'add_ln68' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln68_4 = zext i6 %add_ln68 to i64" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 107 'zext' 'zext_ln68_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (1.22ns)   --->   "%icmp_ln68 = icmp ugt i64 %zext_ln68_2, %zext_ln68_4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 108 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln68_5 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 109 'zext' 'zext_ln68_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%tmp_10 = call i32 @llvm.part.select.i32(i32 %temp_load_2, i32 31, i32 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 110 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [1/1] (1.60ns)   --->   "%sub_ln68 = sub i6 %zext_ln68_5, %add_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 111 'sub' 'sub_ln68' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%xor_ln68_2 = xor i6 %zext_ln68_5, 31" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 112 'xor' 'xor_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 113 [1/1] (1.60ns)   --->   "%sub_ln68_1 = sub i6 %add_ln68, %zext_ln68_5" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 113 'sub' 'sub_ln68_1' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_2)   --->   "%select_ln68 = select i1 %icmp_ln68, i6 %sub_ln68, i6 %sub_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 114 'select' 'select_ln68' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%select_ln68_1 = select i1 %icmp_ln68, i32 %tmp_10, i32 %temp_load_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 115 'select' 'select_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%select_ln68_2 = select i1 %icmp_ln68, i6 %xor_ln68_2, i6 %zext_ln68_5" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 116 'select' 'select_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 117 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln68_2 = sub i6 31, %select_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 117 'sub' 'sub_ln68_2' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln68)   --->   "%zext_ln68_6 = zext i6 %select_ln68_2 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 118 'zext' 'zext_ln68_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%zext_ln68_7 = zext i6 %sub_ln68_2 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 119 'zext' 'zext_ln68_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [1/1] (3.30ns) (out node of the LUT)   --->   "%lshr_ln68 = lshr i32 %select_ln68_1, %zext_ln68_6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 120 'lshr' 'lshr_ln68' <Predicate = true> <Delay = 3.30> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%lshr_ln68_1 = lshr i32 -1, %zext_ln68_7" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 121 'lshr' 'lshr_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln68_1 = and i32 %lshr_ln68, %lshr_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 122 'and' 'and_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%trunc_ln68 = trunc i32 %and_ln68_1 to i8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 123 'trunc' 'trunc_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.80ns)   --->   "%xor_ln68 = xor i3 %trunc_ln128, -1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 124 'xor' 'xor_ln68' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln68_1 = zext i3 %xor_ln68 to i8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 125 'zext' 'zext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%shl_ln68 = shl i8 1, %zext_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 126 'shl' 'shl_ln68' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%xor_ln68_1 = xor i8 %shl_ln68, -1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 127 'xor' 'xor_ln68_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (1.68ns) (out node of the LUT)   --->   "%shl_ln68_1 = shl i8 %zext_ln101, %zext_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 128 'shl' 'shl_ln68_1' <Predicate = true> <Delay = 1.68> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln68)   --->   "%and_ln68 = and i8 %trunc_ln68, %xor_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 129 'and' 'and_ln68' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (2.28ns) (out node of the LUT)   --->   "%or_ln68 = or i8 %and_ln68, %shl_ln68_1" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 130 'or' 'or_ln68' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (1.22ns)   --->   "%icmp_ln68_1 = icmp ugt i64 %zext_ln68_2, %zext_ln68_4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 131 'icmp' 'icmp_ln68_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 7.46>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln68_8 = zext i5 %zext_ln68_cast to i6" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 132 'zext' 'zext_ln68_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%zext_ln68_9 = zext i8 %or_ln68 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 133 'zext' 'zext_ln68_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%xor_ln68_3 = xor i6 %zext_ln68_8, 31" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 134 'xor' 'xor_ln68_3' <Predicate = (icmp_ln68_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node sub_ln68_3)   --->   "%select_ln68_3 = select i1 %icmp_ln68_1, i6 %zext_ln68_8, i6 %add_ln68" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 135 'select' 'select_ln68_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%select_ln68_4 = select i1 %icmp_ln68_1, i6 %add_ln68, i6 %zext_ln68_8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 136 'select' 'select_ln68_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%select_ln68_5 = select i1 %icmp_ln68_1, i6 %xor_ln68_3, i6 %zext_ln68_8" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 137 'select' 'select_ln68_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 138 [1/1] (1.60ns) (out node of the LUT)   --->   "%sub_ln68_3 = sub i6 31, %select_ln68_3" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 138 'sub' 'sub_ln68_3' <Predicate = true> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node shl_ln68_2)   --->   "%zext_ln68_10 = zext i6 %select_ln68_5 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 139 'zext' 'zext_ln68_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%zext_ln68_11 = zext i6 %select_ln68_4 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 140 'zext' 'zext_ln68_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%zext_ln68_12 = zext i6 %sub_ln68_3 to i32" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 141 'zext' 'zext_ln68_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (2.42ns) (out node of the LUT)   --->   "%shl_ln68_2 = shl i32 %zext_ln68_9, %zext_ln68_10" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 142 'shl' 'shl_ln68_2' <Predicate = true> <Delay = 2.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%tmp_11 = call i32 @llvm.part.select.i32(i32 %shl_ln68_2, i32 31, i32 0)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 143 'partselect' 'tmp_11' <Predicate = (icmp_ln68_1)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_3)   --->   "%select_ln68_6 = select i1 %icmp_ln68_1, i32 %tmp_11, i32 %shl_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 144 'select' 'select_ln68_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%shl_ln68_3 = shl i32 -1, %zext_ln68_11" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 145 'shl' 'shl_ln68_3' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln68_2)   --->   "%lshr_ln68_2 = lshr i32 -1, %zext_ln68_12" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 146 'lshr' 'lshr_ln68_2' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (2.28ns) (out node of the LUT)   --->   "%and_ln68_2 = and i32 %shl_ln68_3, %lshr_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 147 'and' 'and_ln68_2' <Predicate = true> <Delay = 2.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln68_3 = and i32 %select_ln68_6, %and_ln68_2" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 148 'and' 'and_ln68_3' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([64 x i32]* %temp)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 149 'specbramwithbyteenable' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln68_13 = zext i2 %tmp_8 to i4" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 150 'zext' 'zext_ln68_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 151 [1/1] (1.49ns)   --->   "%shl_ln68_4 = shl i4 1, %zext_ln68_13" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 151 'shl' 'shl_ln68_4' <Predicate = true> <Delay = 1.49> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 152 [1/1] (2.77ns)   --->   "call void @_ssdm_op_Write.bram.i32(i32* %temp_addr_4, i32 %and_ln68_3, i4 %shl_ln68_4)" [picnic_impl.c:68->picnic_impl.c:136]   --->   Operation 152 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 153 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str988, i32 %tmp)" [picnic_impl.c:138]   --->   Operation 153 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %.preheader.preheader, label %matrix_mul_label6_begin" [picnic_impl.c:128]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (1.35ns)   --->   "br label %.preheader" [picnic_impl.c:140]   --->   Operation 155 'br' <Predicate = (icmp_ln128)> <Delay = 1.35>

State 11 <SV = 9> <Delay = 2.77>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%loop_0 = phi i3 [ %loop, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 156 'phi' 'loop_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (1.00ns)   --->   "%icmp_ln140 = icmp eq i3 %loop_0, -4" [picnic_impl.c:140]   --->   Operation 157 'icmp' 'icmp_ln140' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 0)"   --->   Operation 158 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (1.34ns)   --->   "%loop = add i3 %loop_0, 1" [picnic_impl.c:140]   --->   Operation 159 'add' 'loop' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "br i1 %icmp_ln140, label %5, label %4" [picnic_impl.c:140]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i3 %loop_0 to i64" [picnic_impl.c:141]   --->   Operation 161 'zext' 'zext_ln141' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%temp_addr = getelementptr inbounds [64 x i32]* %temp, i64 0, i64 %zext_ln141" [picnic_impl.c:141]   --->   Operation 162 'getelementptr' 'temp_addr' <Predicate = (!icmp_ln140)> <Delay = 0.00>
ST_11 : Operation 163 [2/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:141]   --->   Operation 163 'load' 'temp_load' <Predicate = (!icmp_ln140)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "ret void" [picnic_impl.c:142]   --->   Operation 164 'ret' <Predicate = (icmp_ln140)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 4.52>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str1291) nounwind" [picnic_impl.c:141]   --->   Operation 165 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/2] (2.77ns)   --->   "%temp_load = load i32* %temp_addr, align 4" [picnic_impl.c:141]   --->   Operation 166 'load' 'temp_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [16 x i32]* %output_r, i64 0, i64 %zext_ln141" [picnic_impl.c:141]   --->   Operation 167 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (1.75ns)   --->   "store i32 %temp_load, i32* %output_addr, align 4" [picnic_impl.c:141]   --->   Operation 168 'store' <Predicate = true> <Delay = 1.75> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "br label %.preheader" [picnic_impl.c:140]   --->   Operation 169 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ state]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ matrix_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ temp_matrix]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
matrix_offset_read          (read                  ) [ 0011111111100]
prod                        (alloca                ) [ 0011111111100]
temp                        (alloca                ) [ 0011111111111]
empty                       (speclooptripcount     ) [ 0000000000000]
br_ln128                    (br                    ) [ 0111111111100]
bitNumber_assign105         (phi                   ) [ 0011111110000]
specloopname_ln129          (specloopname          ) [ 0000000000000]
tmp                         (specregionbegin       ) [ 0001111111100]
empty_37                    (speclooptripcount     ) [ 0000000000000]
i                           (add                   ) [ 0111111111100]
br_ln130                    (br                    ) [ 0011111111100]
j_0104                      (phi                   ) [ 0001100000000]
zext_ln130                  (zext                  ) [ 0000000000000]
shl_ln                      (bitconcatenate        ) [ 0000000000000]
add_ln133                   (add                   ) [ 0000000000000]
zext_ln133                  (zext                  ) [ 0000000000000]
zext_ln134                  (zext                  ) [ 0000100000000]
state_addr                  (getelementptr         ) [ 0000100000000]
add_ln134                   (add                   ) [ 0000000000000]
zext_ln134_1                (zext                  ) [ 0000000000000]
temp_matrix_addr            (getelementptr         ) [ 0000100000000]
icmp_ln130                  (icmp                  ) [ 0000100000000]
specloopname_ln131          (specloopname          ) [ 0000000000000]
tmp_2                       (specregionbegin       ) [ 0000000000000]
specpipeline_ln132          (specpipeline          ) [ 0000000000000]
state_load                  (load                  ) [ 0000000000000]
temp_matrix_load            (load                  ) [ 0000000000000]
and_ln134                   (and                   ) [ 0000000000000]
prod_addr_1                 (getelementptr         ) [ 0000000000000]
store_ln134                 (store                 ) [ 0000000000000]
empty_38                    (specregionend         ) [ 0000000000000]
j                           (add                   ) [ 0011111111100]
empty_39                    (speclooptripcount     ) [ 0000000000000]
br_ln130                    (br                    ) [ 0011111111100]
prod_addr                   (getelementptr         ) [ 0000001000000]
x                           (load                  ) [ 0011111111100]
br_ln87                     (br                    ) [ 0011111111100]
x_0_i                       (phi                   ) [ 0000000111000]
i_0_i                       (phi                   ) [ 0000000100000]
zext_ln87                   (zext                  ) [ 0000000000000]
icmp_ln87                   (icmp                  ) [ 0011111111100]
empty_40                    (speclooptripcount     ) [ 0000000000000]
br_ln87                     (br                    ) [ 0000000000000]
prod_addr_2                 (getelementptr         ) [ 0000000010000]
i_5                         (add                   ) [ 0011111111100]
tmp_8                       (partselect            ) [ 0000000001100]
tmp_9                       (partselect            ) [ 0000000000000]
zext_ln68_3                 (zext                  ) [ 0000000000000]
temp_addr_4                 (getelementptr         ) [ 0000000001100]
trunc_ln128                 (trunc                 ) [ 0000000001000]
icmp_ln128                  (icmp                  ) [ 0000000001100]
prod_load                   (load                  ) [ 0000000000000]
x_1                         (xor                   ) [ 0011111111100]
br_ln87                     (br                    ) [ 0011111111100]
lshr_ln                     (partselect            ) [ 0000000000000]
zext_ln96                   (zext                  ) [ 0000000000000]
trunc_ln96                  (trunc                 ) [ 0000000000000]
tmp_3                       (bitselect             ) [ 0000000000000]
trunc_ln96_1                (trunc                 ) [ 0000000000000]
trunc_ln96_3                (partselect            ) [ 0000000000000]
y                           (xor                   ) [ 0000000000000]
lshr_ln2                    (partselect            ) [ 0000000000000]
zext_ln97                   (zext                  ) [ 0000000000000]
tmp_4                       (bitselect             ) [ 0000000000000]
xor_ln97                    (xor                   ) [ 0000000000000]
trunc_ln97_1                (partselect            ) [ 0000000000000]
y_1                         (xor                   ) [ 0000000000000]
lshr_ln3                    (partselect            ) [ 0000000000000]
zext_ln98                   (zext                  ) [ 0000000000000]
tmp_5                       (bitselect             ) [ 0000000000000]
xor_ln98                    (xor                   ) [ 0000000000000]
trunc_ln98_1                (partselect            ) [ 0000000000000]
y_2                         (xor                   ) [ 0000000000000]
xor_ln98_2                  (xor                   ) [ 0000000000000]
trunc_ln5                   (partselect            ) [ 0000000000000]
tmp_6                       (bitselect             ) [ 0000000000000]
y_3                         (xor                   ) [ 0000000000000]
tmp_7                       (bitselect             ) [ 0000000000000]
xor_ln101                   (xor                   ) [ 0000000000000]
xor_ln101_1                 (xor                   ) [ 0000000000000]
xor_ln101_2                 (xor                   ) [ 0000000000000]
xor_ln101_3                 (xor                   ) [ 0000000000000]
xor_ln101_4                 (xor                   ) [ 0000000000000]
zext_ln101                  (zext                  ) [ 0000000000000]
zext_ln68_cast              (bitconcatenate        ) [ 0000000000100]
zext_ln68                   (zext                  ) [ 0000000000000]
zext_ln68_2                 (zext                  ) [ 0000000000000]
temp_load_2                 (load                  ) [ 0000000000000]
add_ln68                    (add                   ) [ 0000000000100]
zext_ln68_4                 (zext                  ) [ 0000000000000]
icmp_ln68                   (icmp                  ) [ 0000000000000]
zext_ln68_5                 (zext                  ) [ 0000000000000]
tmp_10                      (partselect            ) [ 0000000000000]
sub_ln68                    (sub                   ) [ 0000000000000]
xor_ln68_2                  (xor                   ) [ 0000000000000]
sub_ln68_1                  (sub                   ) [ 0000000000000]
select_ln68                 (select                ) [ 0000000000000]
select_ln68_1               (select                ) [ 0000000000000]
select_ln68_2               (select                ) [ 0000000000000]
sub_ln68_2                  (sub                   ) [ 0000000000000]
zext_ln68_6                 (zext                  ) [ 0000000000000]
zext_ln68_7                 (zext                  ) [ 0000000000000]
lshr_ln68                   (lshr                  ) [ 0000000000000]
lshr_ln68_1                 (lshr                  ) [ 0000000000000]
and_ln68_1                  (and                   ) [ 0000000000000]
trunc_ln68                  (trunc                 ) [ 0000000000000]
xor_ln68                    (xor                   ) [ 0000000000000]
zext_ln68_1                 (zext                  ) [ 0000000000000]
shl_ln68                    (shl                   ) [ 0000000000000]
xor_ln68_1                  (xor                   ) [ 0000000000000]
shl_ln68_1                  (shl                   ) [ 0000000000000]
and_ln68                    (and                   ) [ 0000000000000]
or_ln68                     (or                    ) [ 0000000000100]
icmp_ln68_1                 (icmp                  ) [ 0000000000100]
zext_ln68_8                 (zext                  ) [ 0000000000000]
zext_ln68_9                 (zext                  ) [ 0000000000000]
xor_ln68_3                  (xor                   ) [ 0000000000000]
select_ln68_3               (select                ) [ 0000000000000]
select_ln68_4               (select                ) [ 0000000000000]
select_ln68_5               (select                ) [ 0000000000000]
sub_ln68_3                  (sub                   ) [ 0000000000000]
zext_ln68_10                (zext                  ) [ 0000000000000]
zext_ln68_11                (zext                  ) [ 0000000000000]
zext_ln68_12                (zext                  ) [ 0000000000000]
shl_ln68_2                  (shl                   ) [ 0000000000000]
tmp_11                      (partselect            ) [ 0000000000000]
select_ln68_6               (select                ) [ 0000000000000]
shl_ln68_3                  (shl                   ) [ 0000000000000]
lshr_ln68_2                 (lshr                  ) [ 0000000000000]
and_ln68_2                  (and                   ) [ 0000000000000]
and_ln68_3                  (and                   ) [ 0000000000000]
specbramwithbyteenable_ln68 (specbramwithbyteenable) [ 0000000000000]
zext_ln68_13                (zext                  ) [ 0000000000000]
shl_ln68_4                  (shl                   ) [ 0000000000000]
store_ln68                  (store                 ) [ 0000000000000]
empty_41                    (specregionend         ) [ 0000000000000]
br_ln128                    (br                    ) [ 0111111111100]
br_ln140                    (br                    ) [ 0011111111111]
loop_0                      (phi                   ) [ 0000000000010]
icmp_ln140                  (icmp                  ) [ 0000000000011]
empty_42                    (speclooptripcount     ) [ 0000000000000]
loop                        (add                   ) [ 0000000000111]
br_ln140                    (br                    ) [ 0000000000000]
zext_ln141                  (zext                  ) [ 0000000000001]
temp_addr                   (getelementptr         ) [ 0000000000001]
ret_ln142                   (ret                   ) [ 0000000000000]
specloopname_ln141          (specloopname          ) [ 0000000000000]
temp_load                   (load                  ) [ 0000000000000]
output_addr                 (getelementptr         ) [ 0000000000000]
store_ln141                 (store                 ) [ 0000000000000]
br_ln140                    (br                    ) [ 0000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="state">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="matrix_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrix_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="temp_matrix">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_matrix"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i14"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str988"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i7.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1089"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1190"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i28.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1291"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="prod_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="prod/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="temp_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="matrix_offset_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="14" slack="0"/>
<pin id="130" dir="0" index="1" bw="14" slack="0"/>
<pin id="131" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_offset_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="state_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="2" slack="0"/>
<pin id="138" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_addr/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="3" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="state_load/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="temp_matrix_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="14" slack="0"/>
<pin id="151" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_matrix_addr/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="14" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_matrix_load/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="prod_addr_1_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="2" slack="1"/>
<pin id="164" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_1/4 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_access_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="6" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln134/4 x/5 prod_load/7 "/>
</bind>
</comp>

<comp id="172" class="1004" name="prod_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="prod_addr_2_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="3" slack="0"/>
<pin id="184" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prod_addr_2/7 "/>
</bind>
</comp>

<comp id="187" class="1004" name="temp_addr_4_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="2" slack="0"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr_4/7 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="0"/>
<pin id="197" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="temp_load_2/7 store_ln68/10 temp_load/11 "/>
</bind>
</comp>

<comp id="199" class="1004" name="temp_addr_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="3" slack="0"/>
<pin id="203" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_addr/11 "/>
</bind>
</comp>

<comp id="206" class="1004" name="output_addr_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="3" slack="1"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/12 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln141_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="4" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln141/12 "/>
</bind>
</comp>

<comp id="220" class="1005" name="bitNumber_assign105_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="1"/>
<pin id="222" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="bitNumber_assign105 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="bitNumber_assign105_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bitNumber_assign105/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="j_0104_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="1"/>
<pin id="234" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0104 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="j_0104_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="2" slack="1"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0104/3 "/>
</bind>
</comp>

<comp id="244" class="1005" name="x_0_i_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_0_i (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="x_0_i_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0_i/7 "/>
</bind>
</comp>

<comp id="254" class="1005" name="i_0_i_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="3" slack="1"/>
<pin id="256" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="i_0_i_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="3" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/7 "/>
</bind>
</comp>

<comp id="265" class="1005" name="loop_0_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="3" slack="1"/>
<pin id="267" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="loop_0 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="loop_0_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="3" slack="0"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="1" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_0/11 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="zext_ln130_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="2" slack="0"/>
<pin id="284" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln130/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="shl_ln_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="9" slack="0"/>
<pin id="288" dir="0" index="1" bw="7" slack="1"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln133_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="0" index="1" bw="2" slack="0"/>
<pin id="297" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln133_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="zext_ln134_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/3 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln134_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="9" slack="0"/>
<pin id="311" dir="0" index="1" bw="14" slack="2"/>
<pin id="312" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="zext_ln134_1_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="14" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134_1/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln130_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln130/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="and_ln134_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln134/4 "/>
</bind>
</comp>

<comp id="332" class="1004" name="j_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="1"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="zext_ln87_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="3" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln87/7 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln87_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="0" index="1" bw="3" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/7 "/>
</bind>
</comp>

<comp id="349" class="1004" name="i_5_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/7 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_8_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="2" slack="0"/>
<pin id="357" dir="0" index="1" bw="7" slack="5"/>
<pin id="358" dir="0" index="2" bw="3" slack="0"/>
<pin id="359" dir="0" index="3" bw="4" slack="0"/>
<pin id="360" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_9_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="2" slack="0"/>
<pin id="367" dir="0" index="1" bw="7" slack="5"/>
<pin id="368" dir="0" index="2" bw="4" slack="0"/>
<pin id="369" dir="0" index="3" bw="4" slack="0"/>
<pin id="370" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln68_3_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="2" slack="0"/>
<pin id="377" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_3/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="trunc_ln128_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="5"/>
<pin id="382" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="icmp_ln128_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="5"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln128/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="x_1_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="1"/>
<pin id="393" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="x_1/8 "/>
</bind>
</comp>

<comp id="396" class="1004" name="lshr_ln_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="31" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="1"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="0" index="3" bw="6" slack="0"/>
<pin id="401" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/9 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln96_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="31" slack="0"/>
<pin id="408" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln96/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln96_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="1"/>
<pin id="412" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_3_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="32" slack="1"/>
<pin id="417" dir="0" index="2" bw="1" slack="0"/>
<pin id="418" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln96_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="1"/>
<pin id="424" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln96_1/9 "/>
</bind>
</comp>

<comp id="426" class="1004" name="trunc_ln96_3_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="24" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="1"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="0" index="3" bw="6" slack="0"/>
<pin id="431" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln96_3/9 "/>
</bind>
</comp>

<comp id="436" class="1004" name="y_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="31" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="1"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y/9 "/>
</bind>
</comp>

<comp id="442" class="1004" name="lshr_ln2_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="30" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="3" slack="0"/>
<pin id="446" dir="0" index="3" bw="6" slack="0"/>
<pin id="447" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/9 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln97_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="30" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln97/9 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_4_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="3" slack="0"/>
<pin id="460" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/9 "/>
</bind>
</comp>

<comp id="464" class="1004" name="xor_ln97_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="24" slack="0"/>
<pin id="466" dir="0" index="1" bw="24" slack="0"/>
<pin id="467" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln97/9 "/>
</bind>
</comp>

<comp id="470" class="1004" name="trunc_ln97_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="24" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="0" index="2" bw="3" slack="0"/>
<pin id="474" dir="0" index="3" bw="6" slack="0"/>
<pin id="475" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln97_1/9 "/>
</bind>
</comp>

<comp id="480" class="1004" name="y_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="30" slack="0"/>
<pin id="482" dir="0" index="1" bw="32" slack="0"/>
<pin id="483" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_1/9 "/>
</bind>
</comp>

<comp id="486" class="1004" name="lshr_ln3_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="28" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="0"/>
<pin id="489" dir="0" index="2" bw="4" slack="0"/>
<pin id="490" dir="0" index="3" bw="6" slack="0"/>
<pin id="491" dir="1" index="4" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/9 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln98_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="28" slack="0"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/9 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_5_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="0" index="2" bw="4" slack="0"/>
<pin id="504" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="508" class="1004" name="xor_ln98_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="24" slack="0"/>
<pin id="510" dir="0" index="1" bw="24" slack="0"/>
<pin id="511" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98/9 "/>
</bind>
</comp>

<comp id="514" class="1004" name="trunc_ln98_1_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="24" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="4" slack="0"/>
<pin id="518" dir="0" index="3" bw="6" slack="0"/>
<pin id="519" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln98_1/9 "/>
</bind>
</comp>

<comp id="524" class="1004" name="y_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="28" slack="0"/>
<pin id="526" dir="0" index="1" bw="32" slack="0"/>
<pin id="527" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_2/9 "/>
</bind>
</comp>

<comp id="530" class="1004" name="xor_ln98_2_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="24" slack="0"/>
<pin id="532" dir="0" index="1" bw="24" slack="0"/>
<pin id="533" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln98_2/9 "/>
</bind>
</comp>

<comp id="536" class="1004" name="trunc_ln5_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="24" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="0" index="2" bw="5" slack="0"/>
<pin id="540" dir="0" index="3" bw="6" slack="0"/>
<pin id="541" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/9 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp_6_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="1" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="0"/>
<pin id="549" dir="0" index="2" bw="5" slack="0"/>
<pin id="550" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="y_3_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="24" slack="0"/>
<pin id="556" dir="0" index="1" bw="24" slack="0"/>
<pin id="557" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="y_3/9 "/>
</bind>
</comp>

<comp id="560" class="1004" name="tmp_7_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="0"/>
<pin id="562" dir="0" index="1" bw="24" slack="0"/>
<pin id="563" dir="0" index="2" bw="6" slack="0"/>
<pin id="564" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/9 "/>
</bind>
</comp>

<comp id="568" class="1004" name="xor_ln101_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="0"/>
<pin id="570" dir="0" index="1" bw="1" slack="0"/>
<pin id="571" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101/9 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xor_ln101_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="0"/>
<pin id="576" dir="0" index="1" bw="1" slack="0"/>
<pin id="577" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_1/9 "/>
</bind>
</comp>

<comp id="580" class="1004" name="xor_ln101_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="1" slack="0"/>
<pin id="583" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_2/9 "/>
</bind>
</comp>

<comp id="586" class="1004" name="xor_ln101_3_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="1" slack="0"/>
<pin id="589" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_3/9 "/>
</bind>
</comp>

<comp id="592" class="1004" name="xor_ln101_4_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_4/9 "/>
</bind>
</comp>

<comp id="598" class="1004" name="zext_ln101_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="0"/>
<pin id="600" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/9 "/>
</bind>
</comp>

<comp id="602" class="1004" name="zext_ln68_cast_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="0" index="1" bw="2" slack="1"/>
<pin id="605" dir="0" index="2" bw="1" slack="0"/>
<pin id="606" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln68_cast/9 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln68_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="5" slack="0"/>
<pin id="611" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/9 "/>
</bind>
</comp>

<comp id="613" class="1004" name="zext_ln68_2_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_2/9 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln68_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="4" slack="0"/>
<pin id="619" dir="0" index="1" bw="5" slack="0"/>
<pin id="620" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/9 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln68_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_4/9 "/>
</bind>
</comp>

<comp id="627" class="1004" name="icmp_ln68_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="5" slack="0"/>
<pin id="629" dir="0" index="1" bw="6" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/9 "/>
</bind>
</comp>

<comp id="633" class="1004" name="zext_ln68_5_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="5" slack="0"/>
<pin id="635" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_5/9 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_10_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="0"/>
<pin id="640" dir="0" index="2" bw="6" slack="0"/>
<pin id="641" dir="0" index="3" bw="1" slack="0"/>
<pin id="642" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/9 "/>
</bind>
</comp>

<comp id="647" class="1004" name="sub_ln68_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="5" slack="0"/>
<pin id="649" dir="0" index="1" bw="6" slack="0"/>
<pin id="650" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68/9 "/>
</bind>
</comp>

<comp id="653" class="1004" name="xor_ln68_2_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="5" slack="0"/>
<pin id="655" dir="0" index="1" bw="6" slack="0"/>
<pin id="656" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_2/9 "/>
</bind>
</comp>

<comp id="659" class="1004" name="sub_ln68_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="0" index="1" bw="5" slack="0"/>
<pin id="662" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_1/9 "/>
</bind>
</comp>

<comp id="665" class="1004" name="select_ln68_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="1" slack="0"/>
<pin id="667" dir="0" index="1" bw="6" slack="0"/>
<pin id="668" dir="0" index="2" bw="6" slack="0"/>
<pin id="669" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/9 "/>
</bind>
</comp>

<comp id="673" class="1004" name="select_ln68_1_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="1" slack="0"/>
<pin id="675" dir="0" index="1" bw="32" slack="0"/>
<pin id="676" dir="0" index="2" bw="32" slack="0"/>
<pin id="677" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/9 "/>
</bind>
</comp>

<comp id="681" class="1004" name="select_ln68_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="6" slack="0"/>
<pin id="684" dir="0" index="2" bw="5" slack="0"/>
<pin id="685" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_2/9 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sub_ln68_2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="6" slack="0"/>
<pin id="691" dir="0" index="1" bw="6" slack="0"/>
<pin id="692" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_2/9 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln68_6_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="6" slack="0"/>
<pin id="697" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_6/9 "/>
</bind>
</comp>

<comp id="699" class="1004" name="zext_ln68_7_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="6" slack="0"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_7/9 "/>
</bind>
</comp>

<comp id="703" class="1004" name="lshr_ln68_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="0"/>
<pin id="705" dir="0" index="1" bw="6" slack="0"/>
<pin id="706" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68/9 "/>
</bind>
</comp>

<comp id="709" class="1004" name="lshr_ln68_1_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="0"/>
<pin id="711" dir="0" index="1" bw="6" slack="0"/>
<pin id="712" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68_1/9 "/>
</bind>
</comp>

<comp id="715" class="1004" name="and_ln68_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="0"/>
<pin id="718" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_1/9 "/>
</bind>
</comp>

<comp id="721" class="1004" name="trunc_ln68_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="0"/>
<pin id="723" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln68/9 "/>
</bind>
</comp>

<comp id="725" class="1004" name="xor_ln68_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="3" slack="1"/>
<pin id="727" dir="0" index="1" bw="1" slack="0"/>
<pin id="728" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/9 "/>
</bind>
</comp>

<comp id="730" class="1004" name="zext_ln68_1_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="3" slack="0"/>
<pin id="732" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_1/9 "/>
</bind>
</comp>

<comp id="734" class="1004" name="shl_ln68_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="1" slack="0"/>
<pin id="736" dir="0" index="1" bw="3" slack="0"/>
<pin id="737" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68/9 "/>
</bind>
</comp>

<comp id="740" class="1004" name="xor_ln68_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="8" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_1/9 "/>
</bind>
</comp>

<comp id="746" class="1004" name="shl_ln68_1_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="0"/>
<pin id="748" dir="0" index="1" bw="3" slack="0"/>
<pin id="749" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_1/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="and_ln68_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="0" index="1" bw="8" slack="0"/>
<pin id="755" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68/9 "/>
</bind>
</comp>

<comp id="758" class="1004" name="or_ln68_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="8" slack="0"/>
<pin id="760" dir="0" index="1" bw="8" slack="0"/>
<pin id="761" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln68/9 "/>
</bind>
</comp>

<comp id="764" class="1004" name="icmp_ln68_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="5" slack="0"/>
<pin id="766" dir="0" index="1" bw="6" slack="0"/>
<pin id="767" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68_1/9 "/>
</bind>
</comp>

<comp id="770" class="1004" name="zext_ln68_8_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="5" slack="1"/>
<pin id="772" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_8/10 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln68_9_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="8" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_9/10 "/>
</bind>
</comp>

<comp id="776" class="1004" name="xor_ln68_3_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="5" slack="0"/>
<pin id="778" dir="0" index="1" bw="6" slack="0"/>
<pin id="779" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68_3/10 "/>
</bind>
</comp>

<comp id="782" class="1004" name="select_ln68_3_fu_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="1" slack="1"/>
<pin id="784" dir="0" index="1" bw="5" slack="0"/>
<pin id="785" dir="0" index="2" bw="6" slack="1"/>
<pin id="786" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_3/10 "/>
</bind>
</comp>

<comp id="788" class="1004" name="select_ln68_4_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="1" slack="1"/>
<pin id="790" dir="0" index="1" bw="6" slack="1"/>
<pin id="791" dir="0" index="2" bw="5" slack="0"/>
<pin id="792" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_4/10 "/>
</bind>
</comp>

<comp id="794" class="1004" name="select_ln68_5_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="1" slack="1"/>
<pin id="796" dir="0" index="1" bw="6" slack="0"/>
<pin id="797" dir="0" index="2" bw="5" slack="0"/>
<pin id="798" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_5/10 "/>
</bind>
</comp>

<comp id="801" class="1004" name="sub_ln68_3_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="0"/>
<pin id="803" dir="0" index="1" bw="6" slack="0"/>
<pin id="804" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln68_3/10 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln68_10_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="6" slack="0"/>
<pin id="809" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_10/10 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln68_11_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="6" slack="0"/>
<pin id="813" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_11/10 "/>
</bind>
</comp>

<comp id="815" class="1004" name="zext_ln68_12_fu_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="6" slack="0"/>
<pin id="817" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_12/10 "/>
</bind>
</comp>

<comp id="819" class="1004" name="shl_ln68_2_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="8" slack="0"/>
<pin id="821" dir="0" index="1" bw="6" slack="0"/>
<pin id="822" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_2/10 "/>
</bind>
</comp>

<comp id="825" class="1004" name="tmp_11_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="32" slack="0"/>
<pin id="828" dir="0" index="2" bw="6" slack="0"/>
<pin id="829" dir="0" index="3" bw="1" slack="0"/>
<pin id="830" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/10 "/>
</bind>
</comp>

<comp id="835" class="1004" name="select_ln68_6_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="0" index="1" bw="32" slack="0"/>
<pin id="838" dir="0" index="2" bw="32" slack="0"/>
<pin id="839" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_6/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="shl_ln68_3_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="0"/>
<pin id="844" dir="0" index="1" bw="6" slack="0"/>
<pin id="845" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_3/10 "/>
</bind>
</comp>

<comp id="848" class="1004" name="lshr_ln68_2_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="0" index="1" bw="6" slack="0"/>
<pin id="851" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln68_2/10 "/>
</bind>
</comp>

<comp id="854" class="1004" name="and_ln68_2_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="0"/>
<pin id="856" dir="0" index="1" bw="32" slack="0"/>
<pin id="857" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_2/10 "/>
</bind>
</comp>

<comp id="860" class="1004" name="and_ln68_3_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="0" index="1" bw="32" slack="0"/>
<pin id="863" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln68_3/10 "/>
</bind>
</comp>

<comp id="867" class="1004" name="zext_ln68_13_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="2" slack="2"/>
<pin id="869" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68_13/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="shl_ln68_4_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="1" slack="0"/>
<pin id="872" dir="0" index="1" bw="2" slack="0"/>
<pin id="873" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln68_4/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="icmp_ln140_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="3" slack="0"/>
<pin id="879" dir="0" index="1" bw="3" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln140/11 "/>
</bind>
</comp>

<comp id="883" class="1004" name="loop_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="3" slack="0"/>
<pin id="885" dir="0" index="1" bw="1" slack="0"/>
<pin id="886" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loop/11 "/>
</bind>
</comp>

<comp id="889" class="1004" name="zext_ln141_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="3" slack="0"/>
<pin id="891" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/11 "/>
</bind>
</comp>

<comp id="894" class="1005" name="matrix_offset_read_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="14" slack="2"/>
<pin id="896" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="matrix_offset_read "/>
</bind>
</comp>

<comp id="899" class="1005" name="i_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="7" slack="0"/>
<pin id="901" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="904" class="1005" name="zext_ln134_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="64" slack="1"/>
<pin id="906" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln134 "/>
</bind>
</comp>

<comp id="909" class="1005" name="state_addr_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="3" slack="1"/>
<pin id="911" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="state_addr "/>
</bind>
</comp>

<comp id="914" class="1005" name="temp_matrix_addr_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="14" slack="1"/>
<pin id="916" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="temp_matrix_addr "/>
</bind>
</comp>

<comp id="919" class="1005" name="icmp_ln130_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="1"/>
<pin id="921" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln130 "/>
</bind>
</comp>

<comp id="923" class="1005" name="j_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="2" slack="1"/>
<pin id="925" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="928" class="1005" name="prod_addr_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="6" slack="1"/>
<pin id="930" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr "/>
</bind>
</comp>

<comp id="933" class="1005" name="x_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="941" class="1005" name="prod_addr_2_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="6" slack="1"/>
<pin id="943" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="prod_addr_2 "/>
</bind>
</comp>

<comp id="946" class="1005" name="i_5_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="3" slack="0"/>
<pin id="948" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_8_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="2" slack="1"/>
<pin id="953" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="957" class="1005" name="temp_addr_4_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="6" slack="1"/>
<pin id="959" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr_4 "/>
</bind>
</comp>

<comp id="962" class="1005" name="trunc_ln128_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="3" slack="1"/>
<pin id="964" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln128 "/>
</bind>
</comp>

<comp id="967" class="1005" name="icmp_ln128_reg_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="1" slack="2"/>
<pin id="969" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln128 "/>
</bind>
</comp>

<comp id="971" class="1005" name="x_1_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="1"/>
<pin id="973" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="976" class="1005" name="zext_ln68_cast_reg_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="5" slack="1"/>
<pin id="978" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln68_cast "/>
</bind>
</comp>

<comp id="981" class="1005" name="add_ln68_reg_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="6" slack="1"/>
<pin id="983" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln68 "/>
</bind>
</comp>

<comp id="987" class="1005" name="or_ln68_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="8" slack="1"/>
<pin id="989" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="or_ln68 "/>
</bind>
</comp>

<comp id="992" class="1005" name="icmp_ln68_1_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="1" slack="1"/>
<pin id="994" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln68_1 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="loop_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="3" slack="0"/>
<pin id="1005" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop "/>
</bind>
</comp>

<comp id="1008" class="1005" name="zext_ln141_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="64" slack="1"/>
<pin id="1010" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln141 "/>
</bind>
</comp>

<comp id="1013" class="1005" name="temp_addr_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="6" slack="1"/>
<pin id="1015" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="temp_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="123"><net_src comp="10" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="10" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="132"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="147" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="177"><net_src comp="16" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="186"><net_src comp="180" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="192"><net_src comp="16" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="16" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="205"><net_src comp="199" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="218"><net_src comp="193" pin="3"/><net_sink comp="213" pin=1"/></net>

<net id="219"><net_src comp="206" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="18" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="28" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="236" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="253"><net_src comp="247" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="257"><net_src comp="52" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="96" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="224" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="26" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="236" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="220" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="286" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="282" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="236" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="313"><net_src comp="300" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="309" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="323"><net_src comp="236" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="154" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="141" pin="3"/><net_sink comp="325" pin=1"/></net>

<net id="331"><net_src comp="325" pin="2"/><net_sink comp="166" pin=1"/></net>

<net id="336"><net_src comp="232" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="48" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="258" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="347"><net_src comp="258" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="353"><net_src comp="258" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="52" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="58" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="220" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="364"><net_src comp="62" pin="0"/><net_sink comp="355" pin=3"/></net>

<net id="371"><net_src comp="58" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="220" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="373"><net_src comp="64" pin="0"/><net_sink comp="365" pin=2"/></net>

<net id="374"><net_src comp="66" pin="0"/><net_sink comp="365" pin=3"/></net>

<net id="378"><net_src comp="365" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="383"><net_src comp="220" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="220" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="166" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="244" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="70" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="244" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="40" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="72" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="409"><net_src comp="396" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="244" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="74" pin="0"/><net_sink comp="414" pin=0"/></net>

<net id="420"><net_src comp="244" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="421"><net_src comp="40" pin="0"/><net_sink comp="414" pin=2"/></net>

<net id="425"><net_src comp="244" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="432"><net_src comp="76" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="244" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="40" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="78" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="440"><net_src comp="406" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="244" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="448"><net_src comp="80" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="436" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="450"><net_src comp="38" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="451"><net_src comp="72" pin="0"/><net_sink comp="442" pin=3"/></net>

<net id="455"><net_src comp="442" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="461"><net_src comp="74" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="436" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="38" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="426" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="422" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="476"><net_src comp="76" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="436" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="38" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="82" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="484"><net_src comp="452" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="436" pin="2"/><net_sink comp="480" pin=1"/></net>

<net id="492"><net_src comp="84" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="493"><net_src comp="480" pin="2"/><net_sink comp="486" pin=1"/></net>

<net id="494"><net_src comp="62" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="495"><net_src comp="72" pin="0"/><net_sink comp="486" pin=3"/></net>

<net id="499"><net_src comp="486" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="74" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="480" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="62" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="470" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="464" pin="2"/><net_sink comp="508" pin=1"/></net>

<net id="520"><net_src comp="76" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="480" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="522"><net_src comp="62" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="523"><net_src comp="86" pin="0"/><net_sink comp="514" pin=3"/></net>

<net id="528"><net_src comp="496" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="480" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="514" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="508" pin="2"/><net_sink comp="530" pin=1"/></net>

<net id="542"><net_src comp="76" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="524" pin="2"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="88" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="72" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="551"><net_src comp="74" pin="0"/><net_sink comp="546" pin=0"/></net>

<net id="552"><net_src comp="524" pin="2"/><net_sink comp="546" pin=1"/></net>

<net id="553"><net_src comp="88" pin="0"/><net_sink comp="546" pin=2"/></net>

<net id="558"><net_src comp="536" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="559"><net_src comp="530" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="565"><net_src comp="90" pin="0"/><net_sink comp="560" pin=0"/></net>

<net id="566"><net_src comp="554" pin="2"/><net_sink comp="560" pin=1"/></net>

<net id="567"><net_src comp="92" pin="0"/><net_sink comp="560" pin=2"/></net>

<net id="572"><net_src comp="410" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="456" pin="3"/><net_sink comp="568" pin=1"/></net>

<net id="578"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="579"><net_src comp="414" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="584"><net_src comp="546" pin="3"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="560" pin="3"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="580" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="500" pin="3"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="586" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="574" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="601"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="607"><net_src comp="94" pin="0"/><net_sink comp="602" pin=0"/></net>

<net id="608"><net_src comp="96" pin="0"/><net_sink comp="602" pin=2"/></net>

<net id="612"><net_src comp="602" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="602" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="621"><net_src comp="98" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="609" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="626"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="631"><net_src comp="613" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="623" pin="1"/><net_sink comp="627" pin=1"/></net>

<net id="636"><net_src comp="602" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="643"><net_src comp="100" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="193" pin="3"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="72" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="42" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="651"><net_src comp="633" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="617" pin="2"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="633" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="102" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="663"><net_src comp="617" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="664"><net_src comp="633" pin="1"/><net_sink comp="659" pin=1"/></net>

<net id="670"><net_src comp="627" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="647" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="659" pin="2"/><net_sink comp="665" pin=2"/></net>

<net id="678"><net_src comp="627" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="679"><net_src comp="637" pin="4"/><net_sink comp="673" pin=1"/></net>

<net id="680"><net_src comp="193" pin="3"/><net_sink comp="673" pin=2"/></net>

<net id="686"><net_src comp="627" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="653" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="633" pin="1"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="102" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="665" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="681" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="689" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="707"><net_src comp="673" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="695" pin="1"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="104" pin="0"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="699" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="703" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="709" pin="2"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="729"><net_src comp="106" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="733"><net_src comp="725" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="738"><net_src comp="108" pin="0"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="730" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="734" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="110" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="598" pin="1"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="730" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="721" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="740" pin="2"/><net_sink comp="752" pin=1"/></net>

<net id="762"><net_src comp="752" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="746" pin="2"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="613" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="623" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="780"><net_src comp="770" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="781"><net_src comp="102" pin="0"/><net_sink comp="776" pin=1"/></net>

<net id="787"><net_src comp="770" pin="1"/><net_sink comp="782" pin=1"/></net>

<net id="793"><net_src comp="770" pin="1"/><net_sink comp="788" pin=2"/></net>

<net id="799"><net_src comp="776" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="800"><net_src comp="770" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="805"><net_src comp="102" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="782" pin="3"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="794" pin="3"/><net_sink comp="807" pin=0"/></net>

<net id="814"><net_src comp="788" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="801" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="823"><net_src comp="773" pin="1"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="807" pin="1"/><net_sink comp="819" pin=1"/></net>

<net id="831"><net_src comp="100" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="832"><net_src comp="819" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="833"><net_src comp="72" pin="0"/><net_sink comp="825" pin=2"/></net>

<net id="834"><net_src comp="42" pin="0"/><net_sink comp="825" pin=3"/></net>

<net id="840"><net_src comp="825" pin="4"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="819" pin="2"/><net_sink comp="835" pin=2"/></net>

<net id="846"><net_src comp="104" pin="0"/><net_sink comp="842" pin=0"/></net>

<net id="847"><net_src comp="811" pin="1"/><net_sink comp="842" pin=1"/></net>

<net id="852"><net_src comp="104" pin="0"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="815" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="858"><net_src comp="842" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="859"><net_src comp="848" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="864"><net_src comp="835" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="865"><net_src comp="854" pin="2"/><net_sink comp="860" pin=1"/></net>

<net id="866"><net_src comp="860" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="874"><net_src comp="114" pin="0"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="867" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="876"><net_src comp="870" pin="2"/><net_sink comp="193" pin=2"/></net>

<net id="881"><net_src comp="269" pin="4"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="54" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="269" pin="4"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="52" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="892"><net_src comp="269" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="897"><net_src comp="128" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="902"><net_src comp="276" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="907"><net_src comp="304" pin="1"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="912"><net_src comp="134" pin="3"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="917"><net_src comp="147" pin="3"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="922"><net_src comp="319" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="926"><net_src comp="332" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="931"><net_src comp="172" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="936"><net_src comp="166" pin="3"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="944"><net_src comp="180" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="949"><net_src comp="349" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="954"><net_src comp="355" pin="4"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="960"><net_src comp="187" pin="3"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="965"><net_src comp="380" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="970"><net_src comp="384" pin="2"/><net_sink comp="967" pin=0"/></net>

<net id="974"><net_src comp="390" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="979"><net_src comp="602" pin="3"/><net_sink comp="976" pin=0"/></net>

<net id="980"><net_src comp="976" pin="1"/><net_sink comp="770" pin=0"/></net>

<net id="984"><net_src comp="617" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="985"><net_src comp="981" pin="1"/><net_sink comp="782" pin=2"/></net>

<net id="986"><net_src comp="981" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="990"><net_src comp="758" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="773" pin=0"/></net>

<net id="995"><net_src comp="764" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="998"><net_src comp="992" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="999"><net_src comp="992" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1006"><net_src comp="883" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="1011"><net_src comp="889" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="1016"><net_src comp="199" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="193" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {12 }
 - Input state : 
	Port: matrix_mul.1 : state | {3 4 }
	Port: matrix_mul.1 : matrix_offset | {1 }
	Port: matrix_mul.1 : temp_matrix | {3 4 }
  - Chain level:
	State 1
	State 2
		i : 1
	State 3
		zext_ln130 : 1
		add_ln133 : 2
		zext_ln133 : 3
		zext_ln134 : 1
		state_addr : 2
		state_load : 3
		add_ln134 : 4
		zext_ln134_1 : 5
		temp_matrix_addr : 6
		temp_matrix_load : 7
		icmp_ln130 : 1
	State 4
		and_ln134 : 1
		store_ln134 : 1
		empty_38 : 1
	State 5
		x : 1
	State 6
	State 7
		zext_ln87 : 1
		icmp_ln87 : 1
		br_ln87 : 2
		prod_addr_2 : 2
		prod_load : 3
		i_5 : 1
		zext_ln68_3 : 1
		temp_addr_4 : 2
		temp_load_2 : 3
	State 8
		x_1 : 1
	State 9
		zext_ln96 : 1
		y : 2
		lshr_ln2 : 2
		zext_ln97 : 3
		tmp_4 : 2
		xor_ln97 : 1
		trunc_ln97_1 : 2
		y_1 : 4
		lshr_ln3 : 4
		zext_ln98 : 5
		tmp_5 : 4
		xor_ln98 : 3
		trunc_ln98_1 : 4
		y_2 : 6
		xor_ln98_2 : 5
		trunc_ln5 : 6
		tmp_6 : 6
		y_3 : 7
		tmp_7 : 7
		xor_ln101 : 3
		xor_ln101_1 : 3
		xor_ln101_2 : 8
		xor_ln101_3 : 8
		xor_ln101_4 : 8
		zext_ln101 : 8
		zext_ln68 : 1
		zext_ln68_2 : 1
		add_ln68 : 2
		zext_ln68_4 : 3
		icmp_ln68 : 4
		zext_ln68_5 : 1
		tmp_10 : 1
		sub_ln68 : 3
		xor_ln68_2 : 2
		sub_ln68_1 : 3
		select_ln68 : 5
		select_ln68_1 : 5
		select_ln68_2 : 5
		sub_ln68_2 : 6
		zext_ln68_6 : 6
		zext_ln68_7 : 7
		lshr_ln68 : 7
		lshr_ln68_1 : 8
		and_ln68_1 : 9
		trunc_ln68 : 9
		shl_ln68 : 1
		xor_ln68_1 : 2
		shl_ln68_1 : 9
		and_ln68 : 10
		or_ln68 : 10
		icmp_ln68_1 : 4
	State 10
		xor_ln68_3 : 1
		select_ln68_3 : 1
		select_ln68_4 : 1
		select_ln68_5 : 1
		sub_ln68_3 : 2
		zext_ln68_10 : 2
		zext_ln68_11 : 2
		zext_ln68_12 : 3
		shl_ln68_2 : 3
		tmp_11 : 4
		select_ln68_6 : 5
		shl_ln68_3 : 3
		lshr_ln68_2 : 4
		and_ln68_2 : 5
		and_ln68_3 : 6
		shl_ln68_4 : 1
		store_ln68 : 6
	State 11
		icmp_ln140 : 1
		loop : 1
		br_ln140 : 2
		zext_ln141 : 1
		temp_addr : 2
		temp_load : 3
	State 12
		store_ln141 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |           x_1_fu_390           |    0    |    32   |
|          |            y_fu_436            |    0    |    32   |
|          |         xor_ln97_fu_464        |    0    |    24   |
|          |           y_1_fu_480           |    0    |    32   |
|          |         xor_ln98_fu_508        |    0    |    24   |
|          |           y_2_fu_524           |    0    |    32   |
|          |        xor_ln98_2_fu_530       |    0    |    24   |
|          |           y_3_fu_554           |    0    |    24   |
|    xor   |        xor_ln101_fu_568        |    0    |    2    |
|          |       xor_ln101_1_fu_574       |    0    |    2    |
|          |       xor_ln101_2_fu_580       |    0    |    2    |
|          |       xor_ln101_3_fu_586       |    0    |    2    |
|          |       xor_ln101_4_fu_592       |    0    |    2    |
|          |        xor_ln68_2_fu_653       |    0    |    6    |
|          |         xor_ln68_fu_725        |    0    |    3    |
|          |        xor_ln68_1_fu_740       |    0    |    8    |
|          |        xor_ln68_3_fu_776       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|          |        and_ln134_fu_325        |    0    |    32   |
|          |        and_ln68_1_fu_715       |    0    |    32   |
|    and   |         and_ln68_fu_752        |    0    |    8    |
|          |        and_ln68_2_fu_854       |    0    |    32   |
|          |        and_ln68_3_fu_860       |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |        lshr_ln68_fu_703        |    0    |   101   |
|   lshr   |       lshr_ln68_1_fu_709       |    0    |    13   |
|          |       lshr_ln68_2_fu_848       |    0    |    13   |
|----------|--------------------------------|---------|---------|
|          |            i_fu_276            |    0    |    15   |
|          |        add_ln133_fu_294        |    0    |    16   |
|          |        add_ln134_fu_309        |    0    |    21   |
|    add   |            j_fu_332            |    0    |    10   |
|          |           i_5_fu_349           |    0    |    12   |
|          |         add_ln68_fu_617        |    0    |    15   |
|          |           loop_fu_883          |    0    |    12   |
|----------|--------------------------------|---------|---------|
|          |       select_ln68_fu_665       |    0    |    6    |
|          |      select_ln68_1_fu_673      |    0    |    32   |
|          |      select_ln68_2_fu_681      |    0    |    6    |
|  select  |      select_ln68_3_fu_782      |    0    |    6    |
|          |      select_ln68_4_fu_788      |    0    |    6    |
|          |      select_ln68_5_fu_794      |    0    |    6    |
|          |      select_ln68_6_fu_835      |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |         sub_ln68_fu_647        |    0    |    15   |
|    sub   |        sub_ln68_1_fu_659       |    0    |    15   |
|          |        sub_ln68_2_fu_689       |    0    |    15   |
|          |        sub_ln68_3_fu_801       |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |        icmp_ln130_fu_319       |    0    |    8    |
|          |        icmp_ln87_fu_343        |    0    |    9    |
|   icmp   |        icmp_ln128_fu_384       |    0    |    11   |
|          |        icmp_ln68_fu_627        |    0    |    11   |
|          |       icmp_ln68_1_fu_764       |    0    |    11   |
|          |        icmp_ln140_fu_877       |    0    |    9    |
|----------|--------------------------------|---------|---------|
|          |         shl_ln68_fu_734        |    0    |    10   |
|          |        shl_ln68_1_fu_746       |    0    |    10   |
|    shl   |        shl_ln68_2_fu_819       |    0    |    19   |
|          |        shl_ln68_3_fu_842       |    0    |    13   |
|          |        shl_ln68_4_fu_870       |    0    |    6    |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln68_fu_758         |    0    |    8    |
|----------|--------------------------------|---------|---------|
|   read   | matrix_offset_read_read_fu_128 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln130_fu_282       |    0    |    0    |
|          |        zext_ln133_fu_300       |    0    |    0    |
|          |        zext_ln134_fu_304       |    0    |    0    |
|          |       zext_ln134_1_fu_314      |    0    |    0    |
|          |        zext_ln87_fu_338        |    0    |    0    |
|          |       zext_ln68_3_fu_375       |    0    |    0    |
|          |        zext_ln96_fu_406        |    0    |    0    |
|          |        zext_ln97_fu_452        |    0    |    0    |
|          |        zext_ln98_fu_496        |    0    |    0    |
|          |        zext_ln101_fu_598       |    0    |    0    |
|          |        zext_ln68_fu_609        |    0    |    0    |
|   zext   |       zext_ln68_2_fu_613       |    0    |    0    |
|          |       zext_ln68_4_fu_623       |    0    |    0    |
|          |       zext_ln68_5_fu_633       |    0    |    0    |
|          |       zext_ln68_6_fu_695       |    0    |    0    |
|          |       zext_ln68_7_fu_699       |    0    |    0    |
|          |       zext_ln68_1_fu_730       |    0    |    0    |
|          |       zext_ln68_8_fu_770       |    0    |    0    |
|          |       zext_ln68_9_fu_773       |    0    |    0    |
|          |       zext_ln68_10_fu_807      |    0    |    0    |
|          |       zext_ln68_11_fu_811      |    0    |    0    |
|          |       zext_ln68_12_fu_815      |    0    |    0    |
|          |       zext_ln68_13_fu_867      |    0    |    0    |
|          |        zext_ln141_fu_889       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_286         |    0    |    0    |
|          |      zext_ln68_cast_fu_602     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_8_fu_355          |    0    |    0    |
|          |          tmp_9_fu_365          |    0    |    0    |
|          |         lshr_ln_fu_396         |    0    |    0    |
|          |       trunc_ln96_3_fu_426      |    0    |    0    |
|          |         lshr_ln2_fu_442        |    0    |    0    |
|partselect|       trunc_ln97_1_fu_470      |    0    |    0    |
|          |         lshr_ln3_fu_486        |    0    |    0    |
|          |       trunc_ln98_1_fu_514      |    0    |    0    |
|          |        trunc_ln5_fu_536        |    0    |    0    |
|          |          tmp_10_fu_637         |    0    |    0    |
|          |          tmp_11_fu_825         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |       trunc_ln128_fu_380       |    0    |    0    |
|   trunc  |        trunc_ln96_fu_410       |    0    |    0    |
|          |       trunc_ln96_1_fu_422      |    0    |    0    |
|          |        trunc_ln68_fu_721       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |          tmp_3_fu_414          |    0    |    0    |
|          |          tmp_4_fu_456          |    0    |    0    |
| bitselect|          tmp_5_fu_500          |    0    |    0    |
|          |          tmp_6_fu_546          |    0    |    0    |
|          |          tmp_7_fu_560          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   900   |
|----------|--------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|prod|    1   |    0   |    0   |    0   |
|temp|    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln68_reg_981     |    6   |
|bitNumber_assign105_reg_220|    7   |
|       i_0_i_reg_254       |    3   |
|        i_5_reg_946        |    3   |
|         i_reg_899         |    7   |
|     icmp_ln128_reg_967    |    1   |
|     icmp_ln130_reg_919    |    1   |
|    icmp_ln68_1_reg_992    |    1   |
|       j_0104_reg_232      |    2   |
|         j_reg_923         |    2   |
|       loop_0_reg_265      |    3   |
|       loop_reg_1003       |    3   |
| matrix_offset_read_reg_894|   14   |
|      or_ln68_reg_987      |    8   |
|    prod_addr_2_reg_941    |    6   |
|     prod_addr_reg_928     |    6   |
|     state_addr_reg_909    |    3   |
|    temp_addr_4_reg_957    |    6   |
|     temp_addr_reg_1013    |    6   |
|  temp_matrix_addr_reg_914 |   14   |
|       tmp_8_reg_951       |    2   |
|    trunc_ln128_reg_962    |    3   |
|       x_0_i_reg_244       |   32   |
|        x_1_reg_971        |   32   |
|         x_reg_933         |   32   |
|     zext_ln134_reg_904    |   64   |
|    zext_ln141_reg_1008    |   64   |
|   zext_ln68_cast_reg_976  |    5   |
+---------------------------+--------+
|           Total           |   336  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_141      |  p0  |   2  |   3  |    6   ||    9    |
|      grp_access_fu_154      |  p0  |   2  |  14  |   28   ||    9    |
|      grp_access_fu_166      |  p0  |   5  |   6  |   30   ||    27   |
|      grp_access_fu_193      |  p0  |   4  |   6  |   24   ||    21   |
| bitNumber_assign105_reg_220 |  p0  |   2  |   7  |   14   ||    9    |
|        j_0104_reg_232       |  p0  |   2  |   2  |    4   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   106  || 8.60875 ||    84   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   900  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    8   |    -   |   84   |    -   |
|  Register |    -   |    -   |   336  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    8   |   336  |   984  |    0   |
+-----------+--------+--------+--------+--------+--------+
