#Build: Synplify Pro J-2015.03M-3, Build 048R, May 14 2015
#install: C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3
#OS: Windows 8 6.2
#Hostname: SCOTT-PC

#Implementation: synthesis

Synopsys HDL Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

Synopsys Verilog Compiler, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\scemi_pipes.svh"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v"
@I::"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v"
Verilog syntax check successful!
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v changed - recompiling
Selecting top level module full_system
@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2810:7:2810:9|Synthesizing module PLL

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":260:7:260:12|Synthesizing module PLLINT

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":1229:7:1229:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\proasic\proasic3l.v":2051:7:2051:9|Synthesizing module VCC

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\smartgen\CLK_26MHZ\CLK_26MHZ.v":5:7:5:15|Synthesizing module CLK_26MHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_1KHZ.v":13:7:13:25|Synthesizing module clock_div_1MHZ_1KHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_10HZ.v":13:7:13:25|Synthesizing module clock_div_1MHZ_10HZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_1MHZ_100KHZ.v":13:7:13:27|Synthesizing module clock_div_1MHZ_100KHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\clock_div_26MHZ_1MHZ.v":13:7:13:26|Synthesizing module clock_div_26MHZ_1MHZ

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":13:7:13:24|Synthesizing module geig_data_handling

@W: CL265 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":47:0:47:5|Pruning bit 1 of shift_reg[1:0] -- not in use ...

@W: CL113 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Feedback mux created for signal ID_GEIG[7:0].
@W: CL250 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[7] assign 0, register removed by optimization
@W: CL251 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[6] assign 1, register removed by optimization
@W: CL250 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[5:3] assign 0, register removed by optimization
@W: CL251 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|All reachable assignments to ID_GEIG[2:0] assign 1, register removed by optimization
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[3] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[4] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[5] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[7] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[48] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[50] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[52] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[54] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[56] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[58] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[60] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[62] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[64] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[66] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[68] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[70] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[72] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[74] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[76] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Optimizing register bit G_DATA_STACK[78] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 78 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 76 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 74 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 72 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 70 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 68 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 66 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 64 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 62 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 60 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 58 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 56 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 54 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 52 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 50 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 48 of G_DATA_STACK[79:0] 

@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bit 7 of G_DATA_STACK[79:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bits 5 to 3 of G_DATA_STACK[79:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":21:7:21:19|Synthesizing module mag_test_data

@A: CL282 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Feedback mux created for signal mag_dat[79:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":22:7:22:23|Synthesizing module memory_controller

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":87:0:87:5|Optimizing register bit num_cycles[1] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\memory_controller.v":87:0:87:5|Pruning register bit 1 of num_cycles[2:0] 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":21:7:21:19|Synthesizing module orbit_control

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":56:0:56:5|Pruning register full_read_address[18:0] 

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":56:0:56:5|Pruning register full_write_address[18:0] 

@W: CL265 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":56:0:56:5|Pruning bit 1 of enable_buffer[1:0] -- not in use ...

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_address_traversal.v":27:7:27:28|Synthesizing module read_address_traversal

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v":21:7:21:17|Synthesizing module read_buffer

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\reset_pulse.v":21:7:21:17|Synthesizing module reset_pulse

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_data_out.v":21:7:21:18|Synthesizing module spi_data_out

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":1:7:1:16|Synthesizing module spi_master

@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal mosi_d; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal state_d[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal new_data_d; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal ctr_d[2:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal sck_d[1:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal data_out_d[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal data_d[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal busy_enable; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\SPI_Master.v":99:4:99:5|Latch generated from always block for signal chip_rdy_a; possible missing assignment in an if or case statement.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":22:7:22:22|Synthesizing module spi_mode_config2

@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Pruning register tx_init_next_hold 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":21:7:21:20|Synthesizing module sram_interface

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit ce to a constant 0
@W: CL169 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Pruning register ce 

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v":13:7:13:15|Synthesizing module timestamp

@W: CS142 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\timestamp.v":13:33:13:41|Range of port TIMESTAMP in port declaration and body are different.
@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\write_address_traversal.v":22:7:22:29|Synthesizing module write_address_traversal

@N: CG364 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v":9:7:9:17|Synthesizing module full_system

@W: CL168 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\component\work\full_system\full_system.v":407:20:407:40|Pruning instance clock_div_1MHZ_1KHZ_0 -- not in use ...

@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit read_counter[2] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit read_counter[3] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit write_counter[1] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit write_counter[2] to a constant 0
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Optimizing register bit write_counter[3] to a constant 0
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Pruning register bits 3 to 1 of write_counter[3:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\sram_interface.v":161:0:161:5|Pruning register bits 3 to 2 of read_counter[3:0] 

@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Trying to extract state machine for register tx_state
Extracted state machine for register tx_state
State machine has 5 reachable states with original encodings of:
   000
   001
   011
   100
   111
@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Trying to extract state machine for register chip_state
Extracted state machine for register chip_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@N: CL201 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\read_buffer.v":66:0:66:5|Trying to extract state machine for register init_stage
Extracted state machine for register init_stage
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL190 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":40:0:40:5|Optimizing register bit cntr[13] to a constant 0
@W: CL260 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\orbit_control.v":40:0:40:5|Pruning register bit 13 of cntr[13:0] 

@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[0] is always 1, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[1] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[2] is always 1, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[3] is always 1, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[4] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[5] is always 0, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[6] is always 1, optimizing ...
@W: CL189 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Register bit mag_dat[7] is always 0, optimizing ...
@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\mag_test_data.v":35:0:35:5|Pruning register bits 7 to 0 of mag_dat[79:0] 

@W: CL279 :"C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\hdl\geig_data_handling.v":24:0:24:5|Pruning register bits 2 to 1 of G_DATA_STACK[2:0] 


At c_ver Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 89MB peak: 175MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Thu Apr 07 20:36:14 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 07 20:36:15 2016

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Thu Apr 07 20:36:15 2016

###########################################################]
Synopsys Netlist Linker, version comp201503p1, Build 094R, built May 14 2015
@N|Running in 64-bit mode
File C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\full_system_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 07 20:36:16 2016

###########################################################]
Pre-mapping Report

Synopsys Microsemi Technology Pre-mapping, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@L: C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system_scck.rpt 
Printing clock  summary report in "C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 106MB)

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v":206:4:206:9|Removing sequential instance new_data_q of view:PrimLib.dffre(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v":99:4:99:5|Removing sequential instance new_data_d of view:PrimLib.latr(prim) in hierarchy view:work.spi_master(verilog) because there are no references to its outputs 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)



@S |Clock Summary
*****************

Start                                            Requested     Requested     Clock        Clock              
Clock                                            Frequency     Period        Type         Group              
-------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                     100.0 MHz     10.000        inferred     Inferred_clkgroup_9
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_5
clock_div_26MHZ_1MHZ|clk_out_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_6
memory_controller|next_read_inferred_clock       100.0 MHz     10.000        inferred     Inferred_clkgroup_4
memory_controller|next_write_inferred_clock      100.0 MHz     10.000        inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     10.000        inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                   100.0 MHz     10.000        inferred     Inferred_clkgroup_8
spi_mode_config2|next_b_inferred_clock           100.0 MHz     10.000        inferred     Inferred_clkgroup_3
spi_mode_config2|ss_b_inferred_clock             100.0 MHz     10.000        inferred     Inferred_clkgroup_2
=============================================================================================================

@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v":36:0:36:5|Found inferred clock memory_controller|next_write_inferred_clock which controls 19 sequential elements including write_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock which controls 225 sequential elements including geig_data_handling_0.min_counter[9:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_master.v":206:4:206:9|Found inferred clock spi_mode_config2|ss_b_inferred_clock which controls 50 sequential elements including spi_master_0.state_q[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":43:0:43:5|Found inferred clock spi_mode_config2|next_b_inferred_clock which controls 11 sequential elements including read_buffer_0.byte_out[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v":41:0:41:5|Found inferred clock memory_controller|next_read_inferred_clock which controls 19 sequential elements including read_address_traversal_0.address[17:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":47:0:47:5|Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock which controls 17 sequential elements including geig_data_handling_0.geig_counts[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v":22:0:22:5|Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock which controls 36 sequential elements including clock_div_1MHZ_10HZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock which controls 564 sequential elements including memory_controller_0.write_count[2:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Found inferred clock spi_master|busy_inferred_clock which controls 66 sequential elements including spi_mode_config2_0.byte_out_a[7:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v":23:0:23:5|Found inferred clock CLK_26MHZ|GLA_inferred_clock which controls 87 sequential elements including clock_div_26MHZ_1MHZ_0.counter[16:0]. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\full_system.sap.
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 113MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Apr 07 20:36:17 2016

###########################################################]
Map & Optimize Report

Synopsys Microsemi Technology Mapper, Version mapact, Build 1522R, Built Jun  4 2015 12:04:36
Copyright (C) 1994-2015, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2015.03M-3

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Available hyper_sources - for debug and ip models
	None Found

@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[79],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[77]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[77],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[75]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[75],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[73]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[73],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[71]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[71],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[69]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[69],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[67]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[67],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[65]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[65],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[63]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[63],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[61]
@W: BN132 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":24:0:24:5|Removing sequential instance geig_data_handling_0.G_DATA_STACK_1[61],  because it is equivalent to instance geig_data_handling_0.G_DATA_STACK_1[59]
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Removing sequential instance num_cycles[2] of view:PrimLib.dffre(prim) in hierarchy view:work.memory_controller(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Boundary register num_cycles[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":915:4:915:9|Removing sequential instance mem_enable_b of view:PrimLib.dffre(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":915:4:915:9|Boundary register mem_enable_b packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance mem_enable_a of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Boundary register mem_enable_a packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 112MB peak: 114MB)

@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_10hz.v":31:19:31:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_1mhz_100khz.v":30:19:30:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\clock_div_26mhz_1mhz.v":32:19:32:28|Found 17-bit incrementor, 'un5_counter[16:0]'
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":47:0:47:5|Found counter in view:work.geig_data_handling(verilog) inst geig_counts[15:0]
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\geig_data_handling.v":33:20:33:33|Found 10-bit incrementor, 'un2_min_counter[9:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\mag_test_data.v":42:11:42:19|Found 16-bit incrementor, 'un3_x_data[15:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\mag_test_data.v":43:11:43:19|Found 16-bit incrementor, 'un3_y_data[15:0]'
@N: MF238 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\mag_test_data.v":44:11:44:19|Found 16-bit incrementor, 'un3_z_data[15:0]'
@N: MF179 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":176:8:176:30|Found 3 bit by 3 bit '<' comparator, 'cmd_out12'
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[3] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[7] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[48] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[50] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[52] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[54] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[56] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[58] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[60] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[62] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[64] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[66] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[68] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[70] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[72] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[74] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[76] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.geig_prev[78] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[1] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[4] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[5] reduced to a combinational gate by constant propagation
@W: MO129 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Sequential instance memory_controller_0.mag_prev[7] reduced to a combinational gate by constant propagation
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit mag_buffer[1] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[78] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[76] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[74] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[72] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[70] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[68] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[66] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[64] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[62] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[60] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[58] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[56] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[54] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[52] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[50] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[48] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[7] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[5] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[4] is always 0, optimizing ...
@W: MO160 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\memory_controller.v":87:0:87:5|Register bit geig_buffer[3] is always 0, optimizing ...
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\orbit_control.v":40:0:40:5|Found counter in view:work.orbit_control(verilog) inst cntr[12:0]
@N: MF176 |Default generator successful 
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_address_traversal.v":41:0:41:5|Found counter in view:work.read_address_traversal(verilog) inst address[17:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\read_buffer.v":66:0:66:5|Found counter in view:work.read_buffer(verilog) inst init_wait[8:0]
Encoding state machine init_stage[2:0] (view:work.read_buffer(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":915:4:915:9|Found counter in view:work.spi_mode_config2(verilog) inst rst_cntr[10:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Found counter in view:work.spi_mode_config2(verilog) inst tx_exit_counter[2:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":915:4:915:9|Found counter in view:work.spi_mode_config2(verilog) inst rx_ss_counter[3:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":915:4:915:9|Found counter in view:work.spi_mode_config2(verilog) inst tx_ss_counter[2:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":915:4:915:9|Found counter in view:work.spi_mode_config2(verilog) inst idle_ss_counter[2:0]
Encoding state machine tx_state[4:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   011 -> 00100
   100 -> 01000
   111 -> 10000
Encoding state machine chip_state[7:0] (view:work.spi_mode_config2(verilog))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance tx_free_bytes[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Boundary register tx_free_bytes[0] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance chip_state[7] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance chip_state[6] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance chip_state[5] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance chip_state[4] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance chip_state[3] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance chip_state[2] of view:PrimLib.dffr(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance chip_state[0] of view:PrimLib.dffs(prim) in hierarchy view:work.spi_mode_config2(verilog) because there are no references to its outputs 
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\timestamp.v":19:0:19:5|Found counter in view:work.timestamp(verilog) inst TIMESTAMP[23:0]
@N:"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\write_address_traversal.v":36:0:36:5|Found counter in view:work.write_address_traversal(verilog) inst address[17:0]

Finished factoring (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 140MB peak: 144MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 130MB peak: 144MB)

@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[6] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[6] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[5] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[5] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[4] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[4] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[3] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[3] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[2] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[2] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Removing sequential instance spi_mode_config2_0.rxbytes_numbytes[1] of view:PrimLib.dffr(prim) in hierarchy view:work.full_system(verilog) because there are no references to its outputs 
@A: BN291 :"c:\users\scott\documents\docs\school\senior\projects\libero\avionics_2\hdl\spi_mode_config2.v":108:4:108:9|Boundary register spi_mode_config2_0.rxbytes_numbytes[1] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 131MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 132MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 133MB peak: 148MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 132MB peak: 148MB)


Finished preparing to map (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 132MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 150MB peak: 152MB)


High Fanout Net Report
**********************

Driver Instance / Pin Name                                 Fanout, notes                   
-------------------------------------------------------------------------------------------
reset_pulse_0.RESET / Y                                    964 : 888 asynchronous set/reset
geig_data_handling_0.G_DATA_STACK_1[0] / Q                 43                              
sram_interface_0.weVAL / Q                                 32                              
spi_mode_config2_0.config_cntr_b[1] / Q                    27                              
spi_mode_config2_0.config_cntr_b[3] / Q                    26                              
spi_mode_config2_0.byte_tracker_b / Q                      29                              
memory_controller_0.write_m6 / Y                           83                              
memory_controller_0.un1_schedule_20 / Y                    78                              
memory_controller_0.un1_GEIG_DATA_NE / Y                   122                             
memory_controller_0.data_buffer_4_sn_m1 / Y                80                              
memory_controller_0.num_m4 / Y                             73                              
memory_controller_0.un1_MAG_DATA_NE / Y                    150                             
geig_data_handling_0.m8 / Y                                41                              
spi_mode_config2_0.N_1778_i_0_o2 / Y                       25                              
spi_mode_config2_0.byte_out_a_19_1_o2_6_a2_0_a2[2] / Y     29                              
===========================================================================================

@N: FP130 |Promoting Net reset_pulse_0_CLK_OUT_48MHZ on CLKINT  reset_pulse_0.CLK_OUT_48MHZ_inferred_clock 
@N: FP130 |Promoting Net clock_div_1MHZ_10HZ_0_CLK_10HZ_OUT on CLKINT  clock_div_1MHZ_10HZ_0.clk_out_inferred_clock 
@N: FP130 |Promoting Net SS_c on CLKINT  spi_mode_config2_0.ss_b_inferred_clock 
@N: FP130 |Promoting Net spi_master_0_busy on CLKINT  spi_master_0.busy_inferred_clock 
@N: FP130 |Promoting Net clock_div_26MHZ_1MHZ_0_CLK_1MHZ_OUT on CLKINT  clock_div_26MHZ_1MHZ_0.clk_out_inferred_clock 

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 150MB peak: 152MB)

Replicating Combinational Instance spi_mode_config2_0.byte_out_a_19_1_o2_6_a2_0_a2[2], fanout 29 segments 2
Replicating Combinational Instance spi_mode_config2_0.N_1778_i_0_o2, fanout 25 segments 2
Replicating Combinational Instance geig_data_handling_0.m8, fanout 41 segments 2
Replicating Combinational Instance memory_controller_0.un1_MAG_DATA_NE, fanout 150 segments 7
Replicating Combinational Instance memory_controller_0.num_m4, fanout 73 segments 4
Replicating Combinational Instance memory_controller_0.data_buffer_4_sn_m1, fanout 80 segments 4
Replicating Combinational Instance memory_controller_0.un1_GEIG_DATA_NE, fanout 122 segments 6
Replicating Combinational Instance memory_controller_0.un1_schedule_20, fanout 78 segments 4
Replicating Combinational Instance memory_controller_0.write_m6, fanout 83 segments 4
Replicating Sequential Instance spi_mode_config2_0.byte_tracker_b, fanout 29 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[3], fanout 26 segments 2
Replicating Sequential Instance spi_mode_config2_0.config_cntr_b[1], fanout 27 segments 2
Replicating Sequential Instance sram_interface_0.weVAL, fanout 32 segments 2
Replicating Sequential Instance geig_data_handling_0.G_DATA_STACK_1[0], fanout 43 segments 2
Replicating Combinational Instance reset_pulse_0.RESET, fanout 969 segments 41
Buffering RESET_IN_L8_c, fanout 42 segments 2
Buffering CLK_48MHZ_c, fanout 42 segments 2

Added 2 Buffers
Added 71 Cells via replication
	Added 5 Sequential Cells via replication
	Added 66 Combinational Cells via replication

Finished restoring hierarchy (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 151MB peak: 152MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
11 gated/generated clock tree(s) driving 966 clock pin(s) of sequential element(s)
0 instances converted, 966 sequential instances remain driven by gated/generated clocks

===================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                       Drive Element Type     Fanout     Sample Instance                           Explanation                                                                                                                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       spi_master_0.chip_rdy_RNO             AO1C                   1          spi_master_0.chip_rdy                     Clock conversion disabled                                                                                                     
@K:CKID0002       clock_div_1MHZ_10HZ_0.clk_out         DFN1P0                 209        timestamp_0.TIMESTAMP[23]                 No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0003       CLK_26MHZ_0.Core                      PLL                    89         spi_mode_config2_0.state_b[2]             Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0004       clock_div_26MHZ_1MHZ_0.clk_out        DFN1P0                 36         clock_div_1MHZ_100KHZ_0.counter[16]       No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0005       spi_mode_config2_0.ss_b               DFN1E0C0               24         spi_master_0.data_out_d[7]                No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0006       memory_controller_0.next_read         DFN1E1C0               19         read_address_traversal_0.chip_select      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0007       memory_controller_0.next_write        DFN1E1C0               19         write_address_traversal_0.chip_select     No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0008       clock_div_1MHZ_100KHZ_0.clk_out       DFN1P0                 17         geig_data_handling_0.geig_counts[15]      No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0009       spi_mode_config2_0.next_b             DFN1E0C0               10         read_buffer_0.position[1]                 No generated or derived clock directive on output of sequential instance                                                      
@K:CKID0010       reset_pulse_0.CLK_OUT_48MHZ           NOR2B                  491        sram_interface_0.read_counter[1]          No clocks found on inputs                                                                                                     
@K:CKID0011       spi_master_0.busy_enable_RNI6H141     NOR3A                  51         spi_mode_config2_0.config_cntr_a[6]       No clocks found on inputs                                                                                                     
==================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:09s; Memory used current: 145MB peak: 152MB)

Writing Analyst data base C:\Users\Scott\Documents\Docs\School\Senior\Projects\Libero\Avionics_2\synthesis\synwork\full_system_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 147MB peak: 152MB)

Writing EDIF Netlist and constraint files
J-2015.03M-3

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 149MB peak: 152MB)


Start final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 148MB peak: 152MB)

@W: MT420 |Found inferred clock spi_mode_config2|ss_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config2_0.ss_b"

@W: MT420 |Found inferred clock spi_mode_config2|next_b_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_mode_config2_0.next_b"

@W: MT420 |Found inferred clock spi_master|busy_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:spi_master_0.busy"

@W: MT420 |Found inferred clock reset_pulse|CLK_OUT_48MHZ_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:reset_pulse_0.CLK_OUT_48MHZ"

@W: MT420 |Found inferred clock memory_controller|next_read_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_read"

@W: MT420 |Found inferred clock memory_controller|next_write_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:memory_controller_0.next_write"

@W: MT420 |Found inferred clock clock_div_26MHZ_1MHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_26MHZ_1MHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_100KHZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_100KHZ_0.clk_out"

@W: MT420 |Found inferred clock clock_div_1MHZ_10HZ|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clock_div_1MHZ_10HZ_0.clk_out"

@W: MT420 |Found inferred clock CLK_26MHZ|GLA_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:CLK_26MHZ_0.GLA"



@S |##### START OF TIMING REPORT #####[
# Timing Report written on Thu Apr 07 20:36:28 2016
#


Top view:               full_system
Library name:           pa3l
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.14, P = 1.26, tree_type = balanced_tree )
Requested Frequency:    100.0 MHz
Wire load mode:         top
Wire load model:        pa3l
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -9.820

                                                 Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                                   Frequency     Frequency     Period        Period        Slack      Type         Group              
----------------------------------------------------------------------------------------------------------------------------------------------------
CLK_26MHZ|GLA_inferred_clock                     100.0 MHz     99.9 MHz      10.000        10.009        -0.009     inferred     Inferred_clkgroup_9
clock_div_1MHZ_10HZ|clk_out_inferred_clock       100.0 MHz     82.0 MHz      10.000        12.190        -2.190     inferred     Inferred_clkgroup_1
clock_div_1MHZ_100KHZ|clk_out_inferred_clock     100.0 MHz     89.8 MHz      10.000        11.130        -1.130     inferred     Inferred_clkgroup_5
clock_div_26MHZ_1MHZ|clk_out_inferred_clock      100.0 MHz     128.8 MHz     10.000        7.763         2.237      inferred     Inferred_clkgroup_6
memory_controller|next_read_inferred_clock       100.0 MHz     93.6 MHz      10.000        10.685        -0.685     inferred     Inferred_clkgroup_4
memory_controller|next_write_inferred_clock      100.0 MHz     108.7 MHz     10.000        9.198         0.802      inferred     Inferred_clkgroup_0
reset_pulse|CLK_OUT_48MHZ_inferred_clock         100.0 MHz     50.5 MHz      10.000        19.820        -9.820     inferred     Inferred_clkgroup_7
spi_master|busy_inferred_clock                   100.0 MHz     80.2 MHz      10.000        12.475        -2.475     inferred     Inferred_clkgroup_8
spi_mode_config2|next_b_inferred_clock           100.0 MHz     204.4 MHz     10.000        4.892         5.108      inferred     Inferred_clkgroup_3
spi_mode_config2|ss_b_inferred_clock             100.0 MHz     139.7 MHz     10.000        7.156         2.844      inferred     Inferred_clkgroup_2
====================================================================================================================================================





Clock Relationships
*******************

Clocks                                                                                      |    rise  to  rise    |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                      Ending                                        |  constraint  slack   |  constraint  slack   |  constraint  slack   |  constraint  slack 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller|next_write_inferred_clock   memory_controller|next_write_inferred_clock   |  10.000      0.802   |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_write_inferred_clock   reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  10.000      -2.190  |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_10HZ|clk_out_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          spi_mode_config2|ss_b_inferred_clock          |  No paths    -       |  10.000      2.844   |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          spi_master|busy_inferred_clock                |  No paths    -       |  Diff grp    -       |  No paths    -       |  No paths    -     
spi_mode_config2|ss_b_inferred_clock          CLK_26MHZ|GLA_inferred_clock                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
spi_mode_config2|next_b_inferred_clock        spi_mode_config2|next_b_inferred_clock        |  10.000      5.108   |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
spi_mode_config2|next_b_inferred_clock        spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
memory_controller|next_read_inferred_clock    memory_controller|next_read_inferred_clock    |  10.000      -0.685  |  No paths    -       |  No paths    -       |  No paths    -     
memory_controller|next_read_inferred_clock    reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_1MHZ_100KHZ|clk_out_inferred_clock  clock_div_1MHZ_100KHZ|clk_out_inferred_clock  |  10.000      -1.130  |  No paths    -       |  No paths    -       |  No paths    -     
clock_div_26MHZ_1MHZ|clk_out_inferred_clock   clock_div_26MHZ_1MHZ|clk_out_inferred_clock   |  10.000      2.237   |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      clock_div_1MHZ_10HZ|clk_out_inferred_clock    |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_mode_config2|next_b_inferred_clock        |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
reset_pulse|CLK_OUT_48MHZ_inferred_clock      reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  10.000      -9.820  |  10.000      -0.294  |  5.000       -4.613  |  5.000       -4.536
reset_pulse|CLK_OUT_48MHZ_inferred_clock      spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
spi_master|busy_inferred_clock                spi_master|busy_inferred_clock                |  No paths    -       |  10.000      -2.475  |  No paths    -       |  No paths    -     
spi_master|busy_inferred_clock                CLK_26MHZ|GLA_inferred_clock                  |  No paths    -       |  No paths    -       |  No paths    -       |  Diff grp    -     
CLK_26MHZ|GLA_inferred_clock                  spi_mode_config2|ss_b_inferred_clock          |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  reset_pulse|CLK_OUT_48MHZ_inferred_clock      |  Diff grp    -       |  No paths    -       |  No paths    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  spi_master|busy_inferred_clock                |  No paths    -       |  No paths    -       |  Diff grp    -       |  No paths    -     
CLK_26MHZ|GLA_inferred_clock                  CLK_26MHZ|GLA_inferred_clock                  |  10.000      -0.009  |  No paths    -       |  No paths    -       |  No paths    -     
======================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: CLK_26MHZ|GLA_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                              Arrival           
Instance                              Reference                        Type         Pin     Net             Time        Slack 
                                      Clock                                                                                   
------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[2]         CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       state_b[2]      0.797       -0.009
spi_mode_config2_0.state_b[0]         CLK_26MHZ|GLA_inferred_clock     DFN1E0P0     Q       state_b[0]      0.797       0.222 
spi_mode_config2_0.state_b[1]         CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     Q       state_b[1]      0.628       0.626 
spi_mode_config2_0.rst_cntr[0]        CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       rst_cntr[0]     0.628       0.973 
spi_mode_config2_0.rst_cntr[1]        CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[1]     0.628       1.131 
spi_mode_config2_0.rst_cntr[3]        CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[3]     0.628       1.456 
spi_mode_config2_0.rst_cntr[5]        CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[5]     0.628       1.501 
spi_mode_config2_0.rst_cntr[2]        CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[2]     0.628       1.660 
spi_mode_config2_0.rst_cntr[4]        CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     Q       rst_cntr[4]     0.628       2.079 
clock_div_26MHZ_1MHZ_0.counter[1]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       Q       counter[1]      0.797       2.724 
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                     Required           
Instance                                  Reference                        Type         Pin     Net                    Time         Slack 
                                          Clock                                                                                           
------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.rst_cntr[0]            CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       rst_cntr_e0            9.417        -0.009
spi_mode_config2_0.rx_ss_counter[1]       CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       rx_ss_counter_n1       9.417        0.463 
spi_mode_config2_0.rx_ss_counter[2]       CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       rx_ss_counter_n2       9.417        0.463 
spi_mode_config2_0.rx_ss_counter[3]       CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       rx_ss_counter_n3       9.417        0.463 
spi_mode_config2_0.ss_b                   CLK_26MHZ|GLA_inferred_clock     DFN1E0C0     D       ss_b_9_0_0             9.380        0.496 
spi_mode_config2_0.idle_ss_counter[1]     CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       idle_ss_counter_n1     9.417        1.073 
spi_mode_config2_0.rx_ss_counter[0]       CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       rx_ss_counter_n0       9.417        1.225 
spi_mode_config2_0.state_b[2]             CLK_26MHZ|GLA_inferred_clock     DFN1C0       D       state_b_6[2]           9.417        1.258 
spi_mode_config2_0.rst_cntr[1]            CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa      9.530        1.350 
spi_mode_config2_0.rst_cntr[2]            CLK_26MHZ|GLA_inferred_clock     DFN1E1C0     E       rst_cntr_0_sqmuxa      9.530        1.350 
==========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.427
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.009

    Number of logic level(s):                4
    Starting point:                          spi_mode_config2_0.state_b[2] / Q
    Ending point:                            spi_mode_config2_0.rst_cntr[0] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                         Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[2]                DFN1C0     Q        Out     0.797     0.797       -         
state_b[2]                                   Net        -        -       1.673     -           19        
spi_mode_config2_0.state_b_RNIUREP_0[0]      OR2A       B        In      -         2.470       -         
spi_mode_config2_0.state_b_RNIUREP_0[0]      OR2A       Y        Out     0.699     3.170       -         
N_1830                                       Net        -        -       1.106     -           7         
spi_mode_config2_0.state_b_RNIT9661_2[1]     NOR2       A        In      -         4.276       -         
spi_mode_config2_0.state_b_RNIT9661_2[1]     NOR2       Y        Out     0.549     4.825       -         
N_923                                        Net        -        -       1.510     -           14        
spi_mode_config2_0.rst_cntr_RNIKF864[10]     NOR2A      A        In      -         6.334       -         
spi_mode_config2_0.rst_cntr_RNIKF864[10]     NOR2A      Y        Out     0.558     6.893       -         
rst_cntr_0_sqmuxa                            Net        -        -       1.288     -           11        
spi_mode_config2_0.rst_cntr_RNO[0]           XOR2       B        In      -         8.180       -         
spi_mode_config2_0.rst_cntr_RNO[0]           XOR2       Y        Out     1.013     9.194       -         
rst_cntr_e0                                  Net        -        -       0.233     -           1         
spi_mode_config2_0.rst_cntr[0]               DFN1C0     D        In      -         9.427       -         
=========================================================================================================
Total path delay (propagation time + setup) of 10.009 is 4.199(42.0%) logic and 5.810(58.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      9.195
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.222

    Number of logic level(s):                4
    Starting point:                          spi_mode_config2_0.state_b[0] / Q
    Ending point:                            spi_mode_config2_0.rst_cntr[0] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[0]                DFN1E0P0     Q        Out     0.797     0.797       -         
state_b[0]                                   Net          -        -       1.673     -           19        
spi_mode_config2_0.state_b_RNIUREP_0[0]      OR2A         A        In      -         2.470       -         
spi_mode_config2_0.state_b_RNIUREP_0[0]      OR2A         Y        Out     0.504     2.974       -         
N_1830                                       Net          -        -       1.106     -           7         
spi_mode_config2_0.state_b_RNIT9661_2[1]     NOR2         A        In      -         4.080       -         
spi_mode_config2_0.state_b_RNIT9661_2[1]     NOR2         Y        Out     0.393     4.473       -         
N_923                                        Net          -        -       1.510     -           14        
spi_mode_config2_0.rst_cntr_RNIKF864[10]     NOR2A        A        In      -         5.983       -         
spi_mode_config2_0.rst_cntr_RNIKF864[10]     NOR2A        Y        Out     0.679     6.661       -         
rst_cntr_0_sqmuxa                            Net          -        -       1.288     -           11        
spi_mode_config2_0.rst_cntr_RNO[0]           XOR2         B        In      -         7.949       -         
spi_mode_config2_0.rst_cntr_RNO[0]           XOR2         Y        Out     1.013     8.962       -         
rst_cntr_e0                                  Net          -        -       0.233     -           1         
spi_mode_config2_0.rst_cntr[0]               DFN1C0       D        In      -         9.195       -         
===========================================================================================================
Total path delay (propagation time + setup) of 9.778 is 3.968(40.6%) logic and 5.810(59.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      8.954
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.463

    Number of logic level(s):                5
    Starting point:                          spi_mode_config2_0.state_b[2] / Q
    Ending point:                            spi_mode_config2_0.rx_ss_counter[1] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[2]                    DFN1C0     Q        Out     0.797     0.797       -         
state_b[2]                                       Net        -        -       1.673     -           19        
spi_mode_config2_0.state_b_RNIUREP_0[0]          OR2A       B        In      -         2.470       -         
spi_mode_config2_0.state_b_RNIUREP_0[0]          OR2A       Y        Out     0.699     3.170       -         
N_1830                                           Net        -        -       1.106     -           7         
spi_mode_config2_0.state_b_RNIT9661_0[1]         NOR2A      B        In      -         4.276       -         
spi_mode_config2_0.state_b_RNIT9661_0[1]         NOR2A      Y        Out     0.440     4.716       -         
N_958                                            Net        -        -       1.106     -           7         
spi_mode_config2_0.rx_ss_counter_RNIBL142[3]     AOI1B      C        In      -         5.822       -         
spi_mode_config2_0.rx_ss_counter_RNIBL142[3]     AOI1B      Y        Out     0.430     6.253       -         
ss_b_1_sqmuxa                                    Net        -        -       1.188     -           8         
spi_mode_config2_0.rx_ss_counter_RNO_0[1]        MX2        S        In      -         7.441       -         
spi_mode_config2_0.rx_ss_counter_RNO_0[1]        MX2        Y        Out     0.519     7.960       -         
N_1025                                           Net        -        -       0.233     -           1         
spi_mode_config2_0.rx_ss_counter_RNO[1]          AX1C       C        In      -         8.193       -         
spi_mode_config2_0.rx_ss_counter_RNO[1]          AX1C       Y        Out     0.528     8.721       -         
rx_ss_counter_n1                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.rx_ss_counter[1]              DFN1C0     D        In      -         8.954       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.537 is 3.996(41.9%) logic and 5.540(58.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      8.954
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.463

    Number of logic level(s):                5
    Starting point:                          spi_mode_config2_0.state_b[2] / Q
    Ending point:                            spi_mode_config2_0.rx_ss_counter[2] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[2]                    DFN1C0     Q        Out     0.797     0.797       -         
state_b[2]                                       Net        -        -       1.673     -           19        
spi_mode_config2_0.state_b_RNIUREP_0[0]          OR2A       B        In      -         2.470       -         
spi_mode_config2_0.state_b_RNIUREP_0[0]          OR2A       Y        Out     0.699     3.170       -         
N_1830                                           Net        -        -       1.106     -           7         
spi_mode_config2_0.state_b_RNIT9661_0[1]         NOR2A      B        In      -         4.276       -         
spi_mode_config2_0.state_b_RNIT9661_0[1]         NOR2A      Y        Out     0.440     4.716       -         
N_958                                            Net        -        -       1.106     -           7         
spi_mode_config2_0.rx_ss_counter_RNIBL142[3]     AOI1B      C        In      -         5.822       -         
spi_mode_config2_0.rx_ss_counter_RNIBL142[3]     AOI1B      Y        Out     0.430     6.253       -         
ss_b_1_sqmuxa                                    Net        -        -       1.188     -           8         
spi_mode_config2_0.rx_ss_counter_RNO_0[2]        MX2        S        In      -         7.441       -         
spi_mode_config2_0.rx_ss_counter_RNO_0[2]        MX2        Y        Out     0.519     7.960       -         
N_1027                                           Net        -        -       0.233     -           1         
spi_mode_config2_0.rx_ss_counter_RNO[2]          AX1C       C        In      -         8.193       -         
spi_mode_config2_0.rx_ss_counter_RNO[2]          AX1C       Y        Out     0.528     8.721       -         
rx_ss_counter_n2                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.rx_ss_counter[2]              DFN1C0     D        In      -         8.954       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.537 is 3.996(41.9%) logic and 5.540(58.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      8.954
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.463

    Number of logic level(s):                5
    Starting point:                          spi_mode_config2_0.state_b[2] / Q
    Ending point:                            spi_mode_config2_0.rx_ss_counter[3] / D
    The start point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK
    The end   point is clocked by            CLK_26MHZ|GLA_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                             Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.state_b[2]                    DFN1C0     Q        Out     0.797     0.797       -         
state_b[2]                                       Net        -        -       1.673     -           19        
spi_mode_config2_0.state_b_RNIUREP_0[0]          OR2A       B        In      -         2.470       -         
spi_mode_config2_0.state_b_RNIUREP_0[0]          OR2A       Y        Out     0.699     3.170       -         
N_1830                                           Net        -        -       1.106     -           7         
spi_mode_config2_0.state_b_RNIT9661_0[1]         NOR2A      B        In      -         4.276       -         
spi_mode_config2_0.state_b_RNIT9661_0[1]         NOR2A      Y        Out     0.440     4.716       -         
N_958                                            Net        -        -       1.106     -           7         
spi_mode_config2_0.rx_ss_counter_RNIBL142[3]     AOI1B      C        In      -         5.822       -         
spi_mode_config2_0.rx_ss_counter_RNIBL142[3]     AOI1B      Y        Out     0.430     6.253       -         
ss_b_1_sqmuxa                                    Net        -        -       1.188     -           8         
spi_mode_config2_0.rx_ss_counter_RNO_1[3]        MX2        S        In      -         7.441       -         
spi_mode_config2_0.rx_ss_counter_RNO_1[3]        MX2        Y        Out     0.519     7.960       -         
N_1029                                           Net        -        -       0.233     -           1         
spi_mode_config2_0.rx_ss_counter_RNO[3]          AX1C       C        In      -         8.193       -         
spi_mode_config2_0.rx_ss_counter_RNO[3]          AX1C       Y        Out     0.528     8.721       -         
rx_ss_counter_n3                                 Net        -        -       0.233     -           1         
spi_mode_config2_0.rx_ss_counter[3]              DFN1C0     D        In      -         8.954       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.537 is 3.996(41.9%) logic and 5.540(58.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_10HZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                                        Arrival           
Instance                      Reference                                      Type       Pin     Net                           Time        Slack 
                              Clock                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[0]                       0.797       -2.190
timestamp_0.TIMESTAMP[0]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[0]      0.797       -2.013
timestamp_0.TIMESTAMP[2]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[2]      0.797       -1.877
orbit_control_0.cntr[1]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[1]                       0.797       -1.763
timestamp_0.TIMESTAMP[1]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[1]      0.797       -1.755
timestamp_0.TIMESTAMP[8]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[8]      0.797       -0.955
timestamp_0.TIMESTAMP[7]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[7]      0.797       -0.937
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[12]     0.797       -0.816
orbit_control_0.cntr[2]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       cntr[2]                       0.797       -0.805
timestamp_0.TIMESTAMP[9]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     Q       timestamp_0_TIMESTAMP[9]      0.797       -0.729
================================================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                            Required           
Instance                      Reference                                      Type       Pin     Net               Time         Slack 
                              Clock                                                                                                  
-------------------------------------------------------------------------------------------------------------------------------------
orbit_control_0.cntr[12]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n12          9.417        -2.190
timestamp_0.TIMESTAMP[21]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n21     9.417        -2.013
orbit_control_0.cntr[11]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n11          9.417        -1.690
timestamp_0.TIMESTAMP[20]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n20     9.417        -1.645
timestamp_0.TIMESTAMP[19]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n19     9.417        -1.124
orbit_control_0.cntr[10]      clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n10          9.417        -0.854
timestamp_0.TIMESTAMP[13]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n13     9.417        -0.701
timestamp_0.TIMESTAMP[18]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n18     9.417        -0.404
timestamp_0.TIMESTAMP[12]     clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       TIMESTAMP_n12     9.417        -0.181
orbit_control_0.cntr[9]       clock_div_1MHZ_10HZ|clk_out_inferred_clock     DFN1C0     D       cntr_n9           9.417        -0.018
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.607
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.190

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[0] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[0]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[0]                               Net        -        -       0.585     -           3         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      B        In      -         1.382       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.679     2.060       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         2.340       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     3.019       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         3.298       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.977       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         4.257       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.935       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         5.215       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.893       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         6.173       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.729       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         7.009       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.566       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.845       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     8.402       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.681       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     9.238       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.518       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     10.074      -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         10.354      -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     11.374      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         11.607      -         
==================================================================================================
Total path delay (propagation time + setup) of 12.190 is 8.575(70.3%) logic and 3.615(29.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.431
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.013

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[0] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[0]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[0]               Net        -        -       1.032     -           6         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      B        In      -         1.829       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.656     2.485       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         3.070       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.725       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.584       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.277       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.862       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.418       -         
TIMESTAMP_c14                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      B        In      -         7.276       -         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      Y        Out     0.679     7.955       -         
TIMESTAMP_c16                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      B        In      -         8.540       -         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      Y        Out     0.656     9.195       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      B        In      -         9.780       -         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      Y        Out     0.656     10.436      -         
TIMESTAMP_c20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       A        In      -         10.669      -         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       Y        Out     0.528     11.197      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.431      -         
===================================================================================================
Total path delay (propagation time + setup) of 12.013 is 6.461(53.8%) logic and 5.553(46.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.294
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.877

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[2] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[2]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[2]               Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      C        In      -         1.655       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.694     2.349       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.933       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.589       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.447       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.141       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.726       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.282       -         
TIMESTAMP_c14                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      B        In      -         7.140       -         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      Y        Out     0.679     7.819       -         
TIMESTAMP_c16                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      B        In      -         8.403       -         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      Y        Out     0.656     9.059       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      B        In      -         9.644       -         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      Y        Out     0.656     10.300      -         
TIMESTAMP_c20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       A        In      -         10.533      -         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       Y        Out     0.528     11.061      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.294      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.877 is 6.498(54.7%) logic and 5.379(45.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.763

    Number of logic level(s):                11
    Starting point:                          orbit_control_0.cntr[1] / Q
    Ending point:                            orbit_control_0.cntr[12] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
orbit_control_0.cntr[1]               DFN1C0     Q        Out     0.797     0.797       -         
cntr[1]                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      A        In      -         1.077       -         
orbit_control_0.cntr_RNIP0MA[1]       NOR2B      Y        Out     0.556     1.633       -         
cntr_c1                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      B        In      -         1.913       -         
orbit_control_0.cntr_RNIN21G[2]       NOR2B      Y        Out     0.679     2.591       -         
cntr_c2                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      B        In      -         2.871       -         
orbit_control_0.cntr_RNIM5CL[3]       NOR2B      Y        Out     0.679     3.550       -         
cntr_c3                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      B        In      -         3.829       -         
orbit_control_0.cntr_RNIM9NQ[4]       NOR2B      Y        Out     0.679     4.508       -         
cntr_c4                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNINE201[5]      NOR2B      B        In      -         4.788       -         
orbit_control_0.cntr_RNINE201[5]      NOR2B      Y        Out     0.679     5.466       -         
cntr_c5                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      A        In      -         5.746       -         
orbit_control_0.cntr_RNIPKD51[6]      NOR2B      Y        Out     0.556     6.302       -         
cntr_c6                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      A        In      -         6.582       -         
orbit_control_0.cntr_RNISROA1[7]      NOR2B      Y        Out     0.556     7.138       -         
cntr_c7                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      A        In      -         7.418       -         
orbit_control_0.cntr_RNI044G1[8]      NOR2B      Y        Out     0.556     7.975       -         
cntr_c8                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      A        In      -         8.254       -         
orbit_control_0.cntr_RNI5DFL1[9]      NOR2B      Y        Out     0.556     8.811       -         
cntr_c9                               Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      A        In      -         9.090       -         
orbit_control_0.cntr_RNIIVPL1[10]     NOR2B      Y        Out     0.556     9.647       -         
cntr_c10                              Net        -        -       0.280     -           2         
orbit_control_0.cntr_RNO[12]          AX1C       A        In      -         9.927       -         
orbit_control_0.cntr_RNO[12]          AX1C       Y        Out     1.021     10.947      -         
cntr_n12                              Net        -        -       0.233     -           1         
orbit_control_0.cntr[12]              DFN1C0     D        In      -         11.180      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.763 is 8.453(71.9%) logic and 3.310(28.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      11.172
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.755

    Number of logic level(s):                8
    Starting point:                          timestamp_0.TIMESTAMP[1] / Q
    Ending point:                            timestamp_0.TIMESTAMP[21] / D
    The start point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_10HZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                   Type       Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
timestamp_0.TIMESTAMP[1]               DFN1C0     Q        Out     0.797     0.797       -         
timestamp_0_TIMESTAMP[1]               Net        -        -       0.927     -           5         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      A        In      -         1.724       -         
timestamp_0.TIMESTAMP_RNIAT81[2]       NOR3C      Y        Out     0.502     2.226       -         
TIMESTAMP_c2                           Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      B        In      -         2.811       -         
timestamp_0.TIMESTAMP_RNIBB42[4]       NOR3C      Y        Out     0.656     3.467       -         
TIMESTAMP_c4                           Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      C        In      -         4.325       -         
timestamp_0.TIMESTAMP_RNIDICS1[6]      NOR3C      Y        Out     0.694     5.019       -         
TIMESTAMP_c13                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      A        In      -         5.603       -         
timestamp_0.TIMESTAMP_RNIFDDA2[14]     NOR2B      Y        Out     0.556     6.160       -         
TIMESTAMP_c14                          Net        -        -       0.858     -           4         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      B        In      -         7.018       -         
timestamp_0.TIMESTAMP_RNIM6F63[16]     NOR2B      Y        Out     0.679     7.696       -         
TIMESTAMP_c16                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      B        In      -         8.281       -         
timestamp_0.TIMESTAMP_RNI14H24[18]     NOR3C      Y        Out     0.656     8.937       -         
TIMESTAMP_c18                          Net        -        -       0.585     -           3         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      B        In      -         9.521       -         
timestamp_0.TIMESTAMP_RNO_0[21]        NOR3C      Y        Out     0.656     10.178      -         
TIMESTAMP_c20                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       A        In      -         10.411      -         
timestamp_0.TIMESTAMP_RNO[21]          XOR2       Y        Out     0.528     10.939      -         
TIMESTAMP_n21                          Net        -        -       0.233     -           1         
timestamp_0.TIMESTAMP[21]              DFN1C0     D        In      -         11.172      -         
===================================================================================================
Total path delay (propagation time + setup) of 11.755 is 6.306(53.7%) logic and 5.448(46.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_1MHZ_100KHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                        Starting                                                                                 Arrival           
Instance                                Reference                                        Type         Pin     Net                Time        Slack 
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[0]     0.797       -1.130
geig_data_handling_0.geig_counts[1]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[1]     0.797       -0.906
geig_data_handling_0.geig_counts[2]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[2]     0.797       -0.825
geig_data_handling_0.geig_counts[6]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[6]     0.797       0.138 
geig_data_handling_0.geig_counts[7]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[7]     0.797       0.289 
geig_data_handling_0.geig_counts[3]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[3]     0.797       0.334 
geig_data_handling_0.geig_counts[4]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[4]     0.797       0.416 
geig_data_handling_0.geig_counts[8]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[8]     0.797       1.125 
geig_data_handling_0.geig_counts[5]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[5]     0.797       1.267 
geig_data_handling_0.geig_counts[9]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     Q       geig_counts[9]     0.797       2.206 
===================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                  Required           
Instance                                 Reference                                        Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                        
------------------------------------------------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[15]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n15     9.417        -1.130
geig_data_handling_0.geig_counts[14]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n14     9.455        -0.927
geig_data_handling_0.geig_counts[13]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n13     9.455        -0.743
geig_data_handling_0.geig_counts[12]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n12     9.455        0.047 
geig_data_handling_0.geig_counts[11]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n11     9.455        1.188 
geig_data_handling_0.geig_counts[10]     clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n10     9.455        2.024 
geig_data_handling_0.geig_counts[7]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n7      9.455        2.192 
geig_data_handling_0.geig_counts[8]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n8      9.455        2.192 
geig_data_handling_0.geig_counts[9]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n9      9.455        2.192 
geig_data_handling_0.geig_counts[6]      clock_div_1MHZ_100KHZ|clk_out_inferred_clock     DFN1E1C0     D       geig_counts_n6      9.417        3.157 
======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.547
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.130

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.965       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.621       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.901       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.457       -         
geig_counts_c5                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.385       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.063       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.343       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     6.899       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.179       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     7.735       -         
geig_counts_c11                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        C        In      -         8.320       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        Y        Out     0.694     9.014       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         A        In      -         9.293       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         Y        Out     1.021     10.314      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.547      -         
================================================================================================================
Total path delay (propagation time + setup) of 11.130 is 6.754(60.7%) logic and 4.376(39.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      10.382
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.927

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[14] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.965       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.621       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.901       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.457       -         
geig_counts_c5                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.385       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.063       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.343       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     6.899       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.179       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     7.735       -         
geig_counts_c11                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        C        In      -         8.320       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        Y        Out     0.694     9.014       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         A        In      -         9.293       -         
geig_data_handling_0.geig_counts_RNO[14]          XA1B         Y        Out     0.855     10.149      -         
geig_counts_n14                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[14]              DFN1E1C0     D        In      -         10.382      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.927 is 6.551(60.0%) logic and 4.376(40.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.324
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.906

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[1] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[1]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[1]                                    Net          -        -       0.858     -           4         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        A        In      -         1.655       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.502     2.157       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.742       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.398       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.677       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.234       -         
geig_counts_c5                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.161       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     5.840       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.119       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     6.676       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         6.955       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     7.512       -         
geig_counts_c11                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        C        In      -         8.097       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        Y        Out     0.694     8.790       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         A        In      -         9.070       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         Y        Out     1.021     10.091      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.324      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.906 is 6.600(60.5%) logic and 4.307(39.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      10.242
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.825

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[2] / Q
    Ending point:                            geig_data_handling_0.geig_counts[15] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[2]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[2]                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        C        In      -         1.382       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.694     2.075       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.660       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.316       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.595       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.152       -         
geig_counts_c5                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.079       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     5.758       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.038       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     6.594       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         6.874       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     7.430       -         
geig_counts_c11                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        C        In      -         8.015       -         
geig_data_handling_0.geig_counts_RNIT78F2[13]     NOR3C        Y        Out     0.694     8.708       -         
geig_counts_c13                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         A        In      -         8.988       -         
geig_data_handling_0.geig_counts_RNO[15]          AX1C         Y        Out     1.021     10.009      -         
geig_counts_n15                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[15]              DFN1E1C0     D        In      -         10.242      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.825 is 6.791(62.7%) logic and 4.033(37.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.545
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.455

    - Propagation time:                      10.198
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.743

    Number of logic level(s):                8
    Starting point:                          geig_data_handling_0.geig_counts[0] / Q
    Ending point:                            geig_data_handling_0.geig_counts[13] / D
    The start point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_1MHZ_100KHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                              Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
geig_data_handling_0.geig_counts[0]               DFN1E1C0     Q        Out     0.797     0.797       -         
geig_counts[0]                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        B        In      -         1.724       -         
geig_data_handling_0.geig_counts_RNI2B6F[2]       NOR3C        Y        Out     0.656     2.380       -         
geig_counts_c2                                    Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        B        In      -         2.965       -         
geig_data_handling_0.geig_counts_RNIJNAP[4]       NOR3C        Y        Out     0.656     3.621       -         
geig_counts_c4                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        A        In      -         3.901       -         
geig_data_handling_0.geig_counts_RNIDVCU[5]       NOR2B        Y        Out     0.556     4.457       -         
geig_counts_c5                                    Net          -        -       0.927     -           5         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        B        In      -         5.385       -         
geig_data_handling_0.geig_counts_RNIV8MI1[9]      NOR2B        Y        Out     0.679     6.063       -         
geig_counts_c9                                    Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        A        In      -         6.343       -         
geig_data_handling_0.geig_counts_RNI5NQP1[10]     NOR2B        Y        Out     0.556     6.899       -         
geig_counts_c10                                   Net          -        -       0.280     -           2         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        A        In      -         7.179       -         
geig_data_handling_0.geig_counts_RNIC6V02[11]     NOR2B        Y        Out     0.556     7.735       -         
geig_counts_c11                                   Net          -        -       0.585     -           3         
geig_data_handling_0.geig_counts_RNO_0[13]        NOR2B        A        In      -         8.320       -         
geig_data_handling_0.geig_counts_RNO_0[13]        NOR2B        Y        Out     0.556     8.876       -         
geig_counts_c12                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts_RNO[13]          XA1B         A        In      -         9.109       -         
geig_data_handling_0.geig_counts_RNO[13]          XA1B         Y        Out     0.855     9.965       -         
geig_counts_n13                                   Net          -        -       0.233     -           1         
geig_data_handling_0.geig_counts[13]              DFN1E1C0     D        In      -         10.198      -         
================================================================================================================
Total path delay (propagation time + setup) of 10.743 is 6.414(59.7%) logic and 4.329(40.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div_26MHZ_1MHZ|clk_out_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                          Arrival          
Instance                               Reference                                       Type       Pin     Net            Time        Slack
                                       Clock                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.237
clock_div_1MHZ_10HZ_0.counter[2]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.269
clock_div_1MHZ_10HZ_0.counter[4]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[4]     0.797       2.331
clock_div_1MHZ_10HZ_0.counter[5]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[5]     0.797       2.363
clock_div_1MHZ_10HZ_0.counter[0]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.628       2.363
clock_div_1MHZ_10HZ_0.counter[3]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.381
clock_div_1MHZ_100KHZ_0.counter[1]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[1]     0.797       2.724
clock_div_1MHZ_100KHZ_0.counter[2]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[2]     0.797       2.756
clock_div_1MHZ_100KHZ_0.counter[0]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     Q       counter[0]     0.797       2.773
clock_div_1MHZ_100KHZ_0.counter[3]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     Q       counter[3]     0.797       2.775
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                             Required          
Instance                                Reference                                       Type       Pin     Net               Time         Slack
                                        Clock                                                                                                  
-----------------------------------------------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[14]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[14]     9.417        2.237
clock_div_1MHZ_10HZ_0.counter[15]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[15]     9.417        2.237
clock_div_1MHZ_10HZ_0.clk_out           clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO       9.417        2.640
clock_div_1MHZ_10HZ_0.counter[12]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35              9.417        2.724
clock_div_1MHZ_100KHZ_0.counter[12]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_35_0            9.417        2.724
clock_div_1MHZ_100KHZ_0.clk_out         clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1P0     D       clk_out_RNO_0     9.417        2.775
clock_div_1MHZ_10HZ_0.counter[9]        clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       counter_3[9]      9.417        2.812
clock_div_1MHZ_100KHZ_0.counter[11]     clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32_0            9.417        2.901
clock_div_1MHZ_10HZ_0.counter[11]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_32              9.417        2.901
clock_div_1MHZ_10HZ_0.counter[13]       clock_div_26MHZ_1MHZ|clk_out_inferred_clock     DFN1C0     D       I_37              9.417        2.901
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      7.180
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.237

    Number of logic level(s):                5
    Starting point:                          clock_div_1MHZ_10HZ_0.counter[1] / Q
    Ending point:                            clock_div_1MHZ_10HZ_0.counter[14] / D
    The start point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div_26MHZ_1MHZ|clk_out_inferred_clock [rising] on pin CLK

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                       Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
clock_div_1MHZ_10HZ_0.counter[1]           DFN1C0     Q        Out     0.797     0.797       -         
counter[1]                                 Net        -        -       0.927     -           5         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       B        In      -         1.724       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_10     AND3       Y        Out     0.656     2.380       -         
DWACT_FINC_E[0]                            Net        -        -       1.106     -           7         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       A        In      -         3.487       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_30     AND3       Y        Out     0.502     3.989       -         
DWACT_FINC_E[6]                            Net        -        -       1.032     -           6         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       A        In      -         5.021       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_39     AND3       Y        Out     0.502     5.522       -         
N_4                                        Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       A        In      -         5.755       -         
clock_div_1MHZ_10HZ_0.un5_counter.I_40     XOR2       Y        Out     0.528     6.284       -         
I_40                                       Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      C        In      -         6.517       -         
clock_div_1MHZ_10HZ_0.counter_RNO[14]      AOI1B      Y        Out     0.430     6.947       -         
counter_3[14]                              Net        -        -       0.233     -           1         
clock_div_1MHZ_10HZ_0.counter[14]          DFN1C0     D        In      -         7.180       -         
=======================================================================================================
Total path delay (propagation time + setup) of 7.763 is 3.998(51.5%) logic and 3.765(48.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_read_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                         Starting                                                                                                           Arrival           
Instance                                 Reference                                      Type         Pin     Net                                            Time        Slack 
                                         Clock                                                                                                                                
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[0]      0.628       -0.685
read_address_traversal_0.address[1]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[1]      0.628       -0.654
read_address_traversal_0.address[2]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[2]      0.628       0.502 
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[9]      0.628       0.526 
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[10]     0.628       0.646 
read_address_traversal_0.address[3]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[3]      0.628       0.681 
read_address_traversal_0.address[4]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[4]      0.628       0.733 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[6]      0.628       0.840 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       Q       read_address_traversal_0_R_ADDRESS_OUT[5]      0.628       0.871 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     Q       read_address_traversal_0_R_ADDRESS_OUT[8]      0.628       1.587 
==============================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                                Required           
Instance                                 Reference                                      Type         Pin     Net                 Time         Slack 
                                         Clock                                                                                                      
----------------------------------------------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[10]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_29                9.342        -0.685
read_address_traversal_0.address[9]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_28                9.342        0.248 
read_address_traversal_0.address[16]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_35                9.342        0.526 
read_address_traversal_0.address[8]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_27                9.342        1.227 
read_address_traversal_0.address[15]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_34                9.342        1.459 
read_address_traversal_0.address[7]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_26                9.342        2.206 
read_address_traversal_0.address[14]     memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_33                9.342        2.438 
read_address_traversal_0.chip_select     memory_controller|next_read_inferred_clock     DFN1C0       D       chip_select_RNO     9.417        3.091 
read_address_traversal_0.address[6]      memory_controller|next_read_inferred_clock     DFN1E0C0     E       N_25                9.342        3.185 
read_address_traversal_0.address[5]      memory_controller|next_read_inferred_clock     DFN1C0       D       N_41_i              9.417        3.406 
====================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.027
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.685

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.218       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.803       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.502       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.087       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.899       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.178       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.878       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.157       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.857       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.136       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.836       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.115       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.815       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         9.094       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.794       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         10.027      -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.685 is 6.852(64.1%) logic and 3.833(35.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.997
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.655

    Number of logic level(s):                8
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.188       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.773       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.472       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.056       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.869       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.148       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.848       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.127       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.827       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.106       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.806       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.085       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.784       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         9.064       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     9.764       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         9.997       -         
=============================================================================================================
Total path delay (propagation time + setup) of 10.655 is 6.822(64.0%) logic and 3.833(36.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.094
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.248

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[0] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[0]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[0]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         B        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.558     2.218       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.803       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.502       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.087       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.899       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.178       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.878       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.157       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.857       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.136       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.836       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.115       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.815       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         9.094       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.752 is 6.153(63.1%) logic and 3.600(36.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      9.064
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.278

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[1] / Q
    Ending point:                            read_address_traversal_0.address[9] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[1]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[1]      Net          -        -       1.032     -           6         
read_address_traversal_0.address_n2_0_o2       OR2B         A        In      -         1.660       -         
read_address_traversal_0.address_n2_0_o2       OR2B         Y        Out     0.528     2.188       -         
N_21                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n3_0_o2       OR2A         B        In      -         2.773       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.699     3.472       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         4.056       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     4.869       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         5.148       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     5.848       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         6.127       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     6.827       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         7.106       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     7.806       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         8.085       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     8.784       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address[9]            DFN1E0C0     E        In      -         9.064       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.722 is 6.123(63.0%) logic and 3.600(37.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.840
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.502

    Number of logic level(s):                7
    Starting point:                          read_address_traversal_0.address[2] / Q
    Ending point:                            read_address_traversal_0.address[10] / E
    The start point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_read_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
read_address_traversal_0.address[2]            DFN1C0       Q        Out     0.628     0.628       -         
read_address_traversal_0_R_ADDRESS_OUT[2]      Net          -        -       1.106     -           7         
read_address_traversal_0.address_n3_0_o2       OR2A         A        In      -         1.734       -         
read_address_traversal_0.address_n3_0_o2       OR2A         Y        Out     0.581     2.315       -         
N_22                                           Net          -        -       0.585     -           3         
read_address_traversal_0.address_n6_0_o2_0     OR3B         C        In      -         2.900       -         
read_address_traversal_0.address_n6_0_o2_0     OR3B         Y        Out     0.812     3.712       -         
N_24                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n6_0_o2       OR2A         B        In      -         3.991       -         
read_address_traversal_0.address_n6_0_o2       OR2A         Y        Out     0.699     4.691       -         
N_25                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n7_0_o2       OR2A         B        In      -         4.970       -         
read_address_traversal_0.address_n7_0_o2       OR2A         Y        Out     0.699     5.670       -         
N_26                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n8_0_o2       OR2A         B        In      -         5.949       -         
read_address_traversal_0.address_n8_0_o2       OR2A         Y        Out     0.699     6.649       -         
N_27                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n9_0_o2       OR2A         B        In      -         6.928       -         
read_address_traversal_0.address_n9_0_o2       OR2A         Y        Out     0.699     7.628       -         
N_28                                           Net          -        -       0.280     -           2         
read_address_traversal_0.address_n10_0_o2      OR2A         B        In      -         7.907       -         
read_address_traversal_0.address_n10_0_o2      OR2A         Y        Out     0.699     8.607       -         
N_29                                           Net          -        -       0.233     -           1         
read_address_traversal_0.address[10]           DFN1E0C0     E        In      -         8.840       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.498 is 6.175(65.0%) logic and 3.323(35.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: memory_controller|next_write_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                          Starting                                                                                                             Arrival          
Instance                                  Reference                                       Type         Pin     Net                                             Time        Slack
                                          Clock                                                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[1]      0.628       0.802
write_address_traversal_0.address[0]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[0]      0.628       0.832
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[10]     0.628       1.301
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[11]     0.628       1.368
write_address_traversal_0.address[7]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[7]      0.628       1.453
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     Q       write_address_traversal_0_W_ADDRESS_OUT[6]      0.628       1.508
write_address_traversal_0.address[5]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[5]      0.628       1.509
write_address_traversal_0.address[4]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[4]      0.628       1.776
write_address_traversal_0.address[2]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[2]      0.628       1.899
write_address_traversal_0.address[3]      memory_controller|next_write_inferred_clock     DFN1C0       Q       write_address_traversal_0_W_ADDRESS_OUT[3]      0.628       2.031
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                          Starting                                                                                   Required          
Instance                                  Reference                                       Type         Pin     Net                   Time         Slack
                                          Clock                                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[15]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_34                  9.342        0.802
write_address_traversal_0.chip_select     memory_controller|next_write_inferred_clock     DFN1C0       D       chip_select_RNO_0     9.380        1.405
write_address_traversal_0.address[17]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n17           9.417        1.503
write_address_traversal_0.address[11]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_30                  9.342        1.685
write_address_traversal_0.address[14]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_33                  9.342        1.734
write_address_traversal_0.address[16]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n16           9.417        2.335
write_address_traversal_0.address[12]     memory_controller|next_write_inferred_clock     DFN1C0       D       address_n12           9.417        2.343
write_address_traversal_0.address[5]      memory_controller|next_write_inferred_clock     DFN1C0       D       N_41_i                9.380        2.351
write_address_traversal_0.address[6]      memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_25                  9.342        2.579
write_address_traversal_0.address[10]     memory_controller|next_write_inferred_clock     DFN1E0C0     E       N_29                  9.342        2.618
=======================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.658
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      8.540
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.802

    Number of logic level(s):                6
    Starting point:                          write_address_traversal_0.address[1] / Q
    Ending point:                            write_address_traversal_0.address[15] / E
    The start point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK
    The end   point is clocked by            memory_controller|next_write_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
write_address_traversal_0.address[1]           DFN1C0       Q        Out     0.628     0.628       -         
write_address_traversal_0_W_ADDRESS_OUT[1]     Net          -        -       1.106     -           7         
read_buffer_0.init_stage_tr3_2_o3              OR2B         B        In      -         1.734       -         
read_buffer_0.init_stage_tr3_2_o3              OR2B         Y        Out     0.558     2.292       -         
N_8                                            Net          -        -       0.858     -           4         
write_address_traversal_0.address_n3_0_o2      OR2A         B        In      -         3.151       -         
write_address_traversal_0.address_n3_0_o2      OR2A         Y        Out     0.699     3.850       -         
N_22                                           Net          -        -       0.585     -           3         
write_address_traversal_0.address_m6_0_a2      NOR3B        C        In      -         4.434       -         
write_address_traversal_0.address_m6_0_a2      NOR3B        Y        Out     0.528     4.963       -         
address_N_13_mux                               Net          -        -       0.858     -           4         
write_address_traversal_0.address_n13_0_o2     OR2B         A        In      -         5.821       -         
write_address_traversal_0.address_n13_0_o2     OR2B         Y        Out     0.528     6.349       -         
N_32                                           Net          -        -       0.280     -           2         
write_address_traversal_0.address_n14_0_o2     OR2A         B        In      -         6.629       -         
write_address_traversal_0.address_n14_0_o2     OR2A         Y        Out     0.699     7.328       -         
N_33                                           Net          -        -       0.280     -           2         
write_address_traversal_0.address_n15_0_o2     OR2A         B        In      -         7.608       -         
write_address_traversal_0.address_n15_0_o2     OR2A         Y        Out     0.699     8.307       -         
N_34                                           Net          -        -       0.233     -           1         
write_address_traversal_0.address[15]          DFN1E0C0     E        In      -         8.540       -         
=============================================================================================================
Total path delay (propagation time + setup) of 9.198 is 4.998(54.3%) logic and 4.200(45.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: reset_pulse|CLK_OUT_48MHZ_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                                            Arrival           
Instance                              Reference                                    Type       Pin     Net                 Time        Slack 
                                      Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[15]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[15]        0.797       -9.820
memory_controller_0.mag_prev[0]       reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1P0     Q       mag_prev_i_0[6]     0.797       -9.459
memory_controller_0.mag_prev[11]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[11]        0.797       -9.332
memory_controller_0.mag_prev[62]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[62]        0.797       -9.332
memory_controller_0.geig_prev[15]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       geig_prev[15]       0.797       -9.181
memory_controller_0.mag_prev[39]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[39]        0.797       -9.087
memory_controller_0.mag_prev[46]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[46]        0.797       -9.087
memory_controller_0.mag_prev[76]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[76]        0.797       -9.057
memory_controller_0.mag_prev[47]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[47]        0.797       -9.018
memory_controller_0.mag_prev[60]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0     Q       mag_prev[60]        0.797       -9.018
============================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                                         Required           
Instance                               Reference                                    Type         Pin     Net                            Time         Slack 
                                       Clock                                                                                                               
-----------------------------------------------------------------------------------------------------------------------------------------------------------
memory_controller_0.schedule_0[6]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[6]                 9.380        -9.820
memory_controller_0.schedule_0[7]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[7]                 9.380        -9.820
memory_controller_0.schedule[5]        reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[5]                 9.417        -9.623
memory_controller_0.schedule_1[2]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[2]                 9.417        -9.623
memory_controller_0.schedule_1[3]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[3]                 9.417        -9.623
memory_controller_0.schedule_2[0]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[0]                 9.417        -9.623
memory_controller_0.schedule_2[1]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[1]                 9.417        -9.623
memory_controller_0.schedule_2[4]      reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1C0       D       schedule_29[4]                 9.417        -9.623
memory_controller_0.next_write         reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     E       un1_write_count_0_sqmuxa_3     9.342        -9.621
memory_controller_0.address_out[0]     reset_pulse|CLK_OUT_48MHZ_inferred_clock     DFN1E1C0     E       un1_next_write8_1              9.342        -9.143
===========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      19.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.820

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.mag_prev[15] / Q
    Ending point:                            memory_controller_0.schedule_0[6] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[15]                  DFN1C0     Q        Out     0.797     0.797       -         
mag_prev[15]                                      Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIFF0B1[0]          XO1        B        In      -         1.030       -         
memory_controller_0.mag_prev_RNIFF0B1[0]          XO1        Y        Out     0.891     1.921       -         
un1_MAG_DATA_NE_30_40_0                           Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIQNB92[76]         XO1        C        In      -         2.154       -         
memory_controller_0.mag_prev_RNIQNB92[76]         XO1        Y        Out     0.530     2.684       -         
un1_MAG_DATA_NE_30_40_13                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2QS16[14]         OR3        C        In      -         2.917       -         
memory_controller_0.mag_prev_RNI2QS16[14]         OR3        Y        Out     0.812     3.729       -         
un1_MAG_DATA_NE_30_40_20                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIUMKQ9[77]         OR3        C        In      -         3.963       -         
memory_controller_0.mag_prev_RNIUMKQ9[77]         OR3        Y        Out     0.812     4.775       -         
un1_MAG_DATA_NE_30_40_23                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMG8JO[37]         OR3        C        In      -         5.008       -         
memory_controller_0.mag_prev_RNIMG8JO[37]         OR3        Y        Out     0.812     5.820       -         
un1_MAG_DATA_NE_30_40                             Net        -        -       0.280     -           2         
memory_controller_0.mag_prev_RNII90L71[17]        OR3        C        In      -         6.100       -         
memory_controller_0.mag_prev_RNII90L71[17]        OR3        Y        Out     0.812     6.912       -         
un1_MAG_DATA_NE_30                                Net        -        -       1.188     -           8         
memory_controller_0.mag_prev_RNI2A4L32_6[17]      NOR2       A        In      -         8.100       -         
memory_controller_0.mag_prev_RNI2A4L32_6[17]      NOR2       Y        Out     0.549     8.649       -         
schedule50_N_3_mux                                Net        -        -       0.280     -           2         
memory_controller_0.schedule_1_RNIT4SD72[2]       NOR2B      B        In      -         8.928       -         
memory_controller_0.schedule_1_RNIT4SD72[2]       NOR2B      Y        Out     0.558     9.487       -         
schedule50                                        Net        -        -       1.106     -           7         
memory_controller_0.schedule_1_RNINRRLB2[2]       OR2        B        In      -         10.593      -         
memory_controller_0.schedule_1_RNINRRLB2[2]       OR2        Y        Out     0.556     11.150      -         
N_649                                             Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNIIMJEF2_0[3]     OR2B       B        In      -         12.388      -         
memory_controller_0.schedule_1_RNIIMJEF2_0[3]     OR2B       Y        Out     0.558     12.946      -         
un1_schedule_20                                   Net        -        -       1.641     -           18        
memory_controller_0.write_count_RNIMDH1H2[0]      NOR2B      B        In      -         14.587      -         
memory_controller_0.write_count_RNIMDH1H2[0]      NOR2B      Y        Out     0.679     15.265      -         
N_23                                              Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNIQ83VK7           AO1        C        In      -         15.499      -         
memory_controller_0.busy_hold_RNIQ83VK7           AO1        Y        Out     0.684     16.183      -         
un1_num_cycles17_0_0                              Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNID6G1HC           AO1A       C        In      -         16.416      -         
memory_controller_0.busy_hold_RNID6G1HC           AO1A       Y        Out     0.684     17.100      -         
un1_num_cycles17                                  Net        -        -       1.188     -           8         
memory_controller_0.schedule_0_RNO[6]             NOR2B      B        In      -         18.288      -         
memory_controller_0.schedule_0_RNO[6]             NOR2B      Y        Out     0.679     18.967      -         
schedule_29[6]                                    Net        -        -       0.233     -           1         
memory_controller_0.schedule_0[6]                 DFN1C0     D        In      -         19.200      -         
==============================================================================================================
Total path delay (propagation time + setup) of 19.820 is 11.034(55.7%) logic and 8.786(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.620
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.380

    - Propagation time:                      19.200
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -9.820

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.mag_prev[15] / Q
    Ending point:                            memory_controller_0.schedule_0[7] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[15]                  DFN1C0     Q        Out     0.797     0.797       -         
mag_prev[15]                                      Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIFF0B1[0]          XO1        B        In      -         1.030       -         
memory_controller_0.mag_prev_RNIFF0B1[0]          XO1        Y        Out     0.891     1.921       -         
un1_MAG_DATA_NE_30_40_0                           Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIQNB92[76]         XO1        C        In      -         2.154       -         
memory_controller_0.mag_prev_RNIQNB92[76]         XO1        Y        Out     0.530     2.684       -         
un1_MAG_DATA_NE_30_40_13                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2QS16[14]         OR3        C        In      -         2.917       -         
memory_controller_0.mag_prev_RNI2QS16[14]         OR3        Y        Out     0.812     3.729       -         
un1_MAG_DATA_NE_30_40_20                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIUMKQ9[77]         OR3        C        In      -         3.963       -         
memory_controller_0.mag_prev_RNIUMKQ9[77]         OR3        Y        Out     0.812     4.775       -         
un1_MAG_DATA_NE_30_40_23                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMG8JO[37]         OR3        C        In      -         5.008       -         
memory_controller_0.mag_prev_RNIMG8JO[37]         OR3        Y        Out     0.812     5.820       -         
un1_MAG_DATA_NE_30_40                             Net        -        -       0.280     -           2         
memory_controller_0.mag_prev_RNII90L71[17]        OR3        C        In      -         6.100       -         
memory_controller_0.mag_prev_RNII90L71[17]        OR3        Y        Out     0.812     6.912       -         
un1_MAG_DATA_NE_30                                Net        -        -       1.188     -           8         
memory_controller_0.mag_prev_RNI2A4L32_6[17]      NOR2       A        In      -         8.100       -         
memory_controller_0.mag_prev_RNI2A4L32_6[17]      NOR2       Y        Out     0.549     8.649       -         
schedule50_N_3_mux                                Net        -        -       0.280     -           2         
memory_controller_0.schedule_1_RNIT4SD72[2]       NOR2B      B        In      -         8.928       -         
memory_controller_0.schedule_1_RNIT4SD72[2]       NOR2B      Y        Out     0.558     9.487       -         
schedule50                                        Net        -        -       1.106     -           7         
memory_controller_0.schedule_1_RNINRRLB2[2]       OR2        B        In      -         10.593      -         
memory_controller_0.schedule_1_RNINRRLB2[2]       OR2        Y        Out     0.556     11.150      -         
N_649                                             Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNIIMJEF2_0[3]     OR2B       B        In      -         12.388      -         
memory_controller_0.schedule_1_RNIIMJEF2_0[3]     OR2B       Y        Out     0.558     12.946      -         
un1_schedule_20                                   Net        -        -       1.641     -           18        
memory_controller_0.write_count_RNIMDH1H2[0]      NOR2B      B        In      -         14.587      -         
memory_controller_0.write_count_RNIMDH1H2[0]      NOR2B      Y        Out     0.679     15.265      -         
N_23                                              Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNIQ83VK7           AO1        C        In      -         15.499      -         
memory_controller_0.busy_hold_RNIQ83VK7           AO1        Y        Out     0.684     16.183      -         
un1_num_cycles17_0_0                              Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNID6G1HC           AO1A       C        In      -         16.416      -         
memory_controller_0.busy_hold_RNID6G1HC           AO1A       Y        Out     0.684     17.100      -         
un1_num_cycles17                                  Net        -        -       1.188     -           8         
memory_controller_0.schedule_0_RNO[7]             NOR2B      B        In      -         18.288      -         
memory_controller_0.schedule_0_RNO[7]             NOR2B      Y        Out     0.679     18.967      -         
schedule_29[7]                                    Net        -        -       0.233     -           1         
memory_controller_0.schedule_0[7]                 DFN1C0     D        In      -         19.200      -         
==============================================================================================================
Total path delay (propagation time + setup) of 19.820 is 11.034(55.7%) logic and 8.786(44.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      19.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.623

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.mag_prev[15] / Q
    Ending point:                            memory_controller_0.schedule_2[1] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[15]                  DFN1C0     Q        Out     0.797     0.797       -         
mag_prev[15]                                      Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIFF0B1[0]          XO1        B        In      -         1.030       -         
memory_controller_0.mag_prev_RNIFF0B1[0]          XO1        Y        Out     0.891     1.921       -         
un1_MAG_DATA_NE_30_40_0                           Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIQNB92[76]         XO1        C        In      -         2.154       -         
memory_controller_0.mag_prev_RNIQNB92[76]         XO1        Y        Out     0.530     2.684       -         
un1_MAG_DATA_NE_30_40_13                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2QS16[14]         OR3        C        In      -         2.917       -         
memory_controller_0.mag_prev_RNI2QS16[14]         OR3        Y        Out     0.812     3.729       -         
un1_MAG_DATA_NE_30_40_20                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIUMKQ9[77]         OR3        C        In      -         3.963       -         
memory_controller_0.mag_prev_RNIUMKQ9[77]         OR3        Y        Out     0.812     4.775       -         
un1_MAG_DATA_NE_30_40_23                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMG8JO[37]         OR3        C        In      -         5.008       -         
memory_controller_0.mag_prev_RNIMG8JO[37]         OR3        Y        Out     0.812     5.820       -         
un1_MAG_DATA_NE_30_40                             Net        -        -       0.280     -           2         
memory_controller_0.mag_prev_RNII90L71[17]        OR3        C        In      -         6.100       -         
memory_controller_0.mag_prev_RNII90L71[17]        OR3        Y        Out     0.812     6.912       -         
un1_MAG_DATA_NE_30                                Net        -        -       1.188     -           8         
memory_controller_0.mag_prev_RNI2A4L32_6[17]      NOR2       A        In      -         8.100       -         
memory_controller_0.mag_prev_RNI2A4L32_6[17]      NOR2       Y        Out     0.549     8.649       -         
schedule50_N_3_mux                                Net        -        -       0.280     -           2         
memory_controller_0.schedule_1_RNIT4SD72[2]       NOR2B      B        In      -         8.928       -         
memory_controller_0.schedule_1_RNIT4SD72[2]       NOR2B      Y        Out     0.558     9.487       -         
schedule50                                        Net        -        -       1.106     -           7         
memory_controller_0.schedule_1_RNINRRLB2[2]       OR2        B        In      -         10.593      -         
memory_controller_0.schedule_1_RNINRRLB2[2]       OR2        Y        Out     0.556     11.150      -         
N_649                                             Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNIIMJEF2_0[3]     OR2B       B        In      -         12.388      -         
memory_controller_0.schedule_1_RNIIMJEF2_0[3]     OR2B       Y        Out     0.558     12.946      -         
un1_schedule_20                                   Net        -        -       1.641     -           18        
memory_controller_0.write_count_RNIMDH1H2[0]      NOR2B      B        In      -         14.587      -         
memory_controller_0.write_count_RNIMDH1H2[0]      NOR2B      Y        Out     0.679     15.265      -         
N_23                                              Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNIQ83VK7           AO1        C        In      -         15.499      -         
memory_controller_0.busy_hold_RNIQ83VK7           AO1        Y        Out     0.684     16.183      -         
un1_num_cycles17_0_0                              Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNID6G1HC           AO1A       C        In      -         16.416      -         
memory_controller_0.busy_hold_RNID6G1HC           AO1A       Y        Out     0.684     17.100      -         
un1_num_cycles17                                  Net        -        -       1.188     -           8         
memory_controller_0.schedule_2_RNO[1]             MX2        S        In      -         18.288      -         
memory_controller_0.schedule_2_RNO[1]             MX2        Y        Out     0.519     18.807      -         
schedule_29[1]                                    Net        -        -       0.233     -           1         
memory_controller_0.schedule_2[1]                 DFN1C0     D        In      -         19.040      -         
==============================================================================================================
Total path delay (propagation time + setup) of 19.623 is 10.837(55.2%) logic and 8.786(44.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      19.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.623

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.mag_prev[15] / Q
    Ending point:                            memory_controller_0.schedule_1[2] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[15]                  DFN1C0     Q        Out     0.797     0.797       -         
mag_prev[15]                                      Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIFF0B1[0]          XO1        B        In      -         1.030       -         
memory_controller_0.mag_prev_RNIFF0B1[0]          XO1        Y        Out     0.891     1.921       -         
un1_MAG_DATA_NE_30_40_0                           Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIQNB92[76]         XO1        C        In      -         2.154       -         
memory_controller_0.mag_prev_RNIQNB92[76]         XO1        Y        Out     0.530     2.684       -         
un1_MAG_DATA_NE_30_40_13                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2QS16[14]         OR3        C        In      -         2.917       -         
memory_controller_0.mag_prev_RNI2QS16[14]         OR3        Y        Out     0.812     3.729       -         
un1_MAG_DATA_NE_30_40_20                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIUMKQ9[77]         OR3        C        In      -         3.963       -         
memory_controller_0.mag_prev_RNIUMKQ9[77]         OR3        Y        Out     0.812     4.775       -         
un1_MAG_DATA_NE_30_40_23                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMG8JO[37]         OR3        C        In      -         5.008       -         
memory_controller_0.mag_prev_RNIMG8JO[37]         OR3        Y        Out     0.812     5.820       -         
un1_MAG_DATA_NE_30_40                             Net        -        -       0.280     -           2         
memory_controller_0.mag_prev_RNII90L71[17]        OR3        C        In      -         6.100       -         
memory_controller_0.mag_prev_RNII90L71[17]        OR3        Y        Out     0.812     6.912       -         
un1_MAG_DATA_NE_30                                Net        -        -       1.188     -           8         
memory_controller_0.mag_prev_RNI2A4L32_6[17]      NOR2       A        In      -         8.100       -         
memory_controller_0.mag_prev_RNI2A4L32_6[17]      NOR2       Y        Out     0.549     8.649       -         
schedule50_N_3_mux                                Net        -        -       0.280     -           2         
memory_controller_0.schedule_1_RNIT4SD72[2]       NOR2B      B        In      -         8.928       -         
memory_controller_0.schedule_1_RNIT4SD72[2]       NOR2B      Y        Out     0.558     9.487       -         
schedule50                                        Net        -        -       1.106     -           7         
memory_controller_0.schedule_1_RNINRRLB2[2]       OR2        B        In      -         10.593      -         
memory_controller_0.schedule_1_RNINRRLB2[2]       OR2        Y        Out     0.556     11.150      -         
N_649                                             Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNIIMJEF2_0[3]     OR2B       B        In      -         12.388      -         
memory_controller_0.schedule_1_RNIIMJEF2_0[3]     OR2B       Y        Out     0.558     12.946      -         
un1_schedule_20                                   Net        -        -       1.641     -           18        
memory_controller_0.write_count_RNIMDH1H2[0]      NOR2B      B        In      -         14.587      -         
memory_controller_0.write_count_RNIMDH1H2[0]      NOR2B      Y        Out     0.679     15.265      -         
N_23                                              Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNIQ83VK7           AO1        C        In      -         15.499      -         
memory_controller_0.busy_hold_RNIQ83VK7           AO1        Y        Out     0.684     16.183      -         
un1_num_cycles17_0_0                              Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNID6G1HC           AO1A       C        In      -         16.416      -         
memory_controller_0.busy_hold_RNID6G1HC           AO1A       Y        Out     0.684     17.100      -         
un1_num_cycles17                                  Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNO[2]             MX2        S        In      -         18.288      -         
memory_controller_0.schedule_1_RNO[2]             MX2        Y        Out     0.519     18.807      -         
schedule_29[2]                                    Net        -        -       0.233     -           1         
memory_controller_0.schedule_1[2]                 DFN1C0     D        In      -         19.040      -         
==============================================================================================================
Total path delay (propagation time + setup) of 19.623 is 10.837(55.2%) logic and 8.786(44.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      19.040
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -9.623

    Number of logic level(s):                14
    Starting point:                          memory_controller_0.mag_prev[15] / Q
    Ending point:                            memory_controller_0.schedule_1[3] / D
    The start point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK
    The end   point is clocked by            reset_pulse|CLK_OUT_48MHZ_inferred_clock [rising] on pin CLK

Instance / Net                                               Pin      Pin               Arrival     No. of    
Name                                              Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------
memory_controller_0.mag_prev[15]                  DFN1C0     Q        Out     0.797     0.797       -         
mag_prev[15]                                      Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIFF0B1[0]          XO1        B        In      -         1.030       -         
memory_controller_0.mag_prev_RNIFF0B1[0]          XO1        Y        Out     0.891     1.921       -         
un1_MAG_DATA_NE_30_40_0                           Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIQNB92[76]         XO1        C        In      -         2.154       -         
memory_controller_0.mag_prev_RNIQNB92[76]         XO1        Y        Out     0.530     2.684       -         
un1_MAG_DATA_NE_30_40_13                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNI2QS16[14]         OR3        C        In      -         2.917       -         
memory_controller_0.mag_prev_RNI2QS16[14]         OR3        Y        Out     0.812     3.729       -         
un1_MAG_DATA_NE_30_40_20                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIUMKQ9[77]         OR3        C        In      -         3.963       -         
memory_controller_0.mag_prev_RNIUMKQ9[77]         OR3        Y        Out     0.812     4.775       -         
un1_MAG_DATA_NE_30_40_23                          Net        -        -       0.233     -           1         
memory_controller_0.mag_prev_RNIMG8JO[37]         OR3        C        In      -         5.008       -         
memory_controller_0.mag_prev_RNIMG8JO[37]         OR3        Y        Out     0.812     5.820       -         
un1_MAG_DATA_NE_30_40                             Net        -        -       0.280     -           2         
memory_controller_0.mag_prev_RNII90L71[17]        OR3        C        In      -         6.100       -         
memory_controller_0.mag_prev_RNII90L71[17]        OR3        Y        Out     0.812     6.912       -         
un1_MAG_DATA_NE_30                                Net        -        -       1.188     -           8         
memory_controller_0.mag_prev_RNI2A4L32_6[17]      NOR2       A        In      -         8.100       -         
memory_controller_0.mag_prev_RNI2A4L32_6[17]      NOR2       Y        Out     0.549     8.649       -         
schedule50_N_3_mux                                Net        -        -       0.280     -           2         
memory_controller_0.schedule_1_RNIT4SD72[2]       NOR2B      B        In      -         8.928       -         
memory_controller_0.schedule_1_RNIT4SD72[2]       NOR2B      Y        Out     0.558     9.487       -         
schedule50                                        Net        -        -       1.106     -           7         
memory_controller_0.schedule_1_RNINRRLB2[2]       OR2        B        In      -         10.593      -         
memory_controller_0.schedule_1_RNINRRLB2[2]       OR2        Y        Out     0.556     11.150      -         
N_649                                             Net        -        -       1.239     -           10        
memory_controller_0.schedule_1_RNIIMJEF2_0[3]     OR2B       B        In      -         12.388      -         
memory_controller_0.schedule_1_RNIIMJEF2_0[3]     OR2B       Y        Out     0.558     12.946      -         
un1_schedule_20                                   Net        -        -       1.641     -           18        
memory_controller_0.write_count_RNIMDH1H2[0]      NOR2B      B        In      -         14.587      -         
memory_controller_0.write_count_RNIMDH1H2[0]      NOR2B      Y        Out     0.679     15.265      -         
N_23                                              Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNIQ83VK7           AO1        C        In      -         15.499      -         
memory_controller_0.busy_hold_RNIQ83VK7           AO1        Y        Out     0.684     16.183      -         
un1_num_cycles17_0_0                              Net        -        -       0.233     -           1         
memory_controller_0.busy_hold_RNID6G1HC           AO1A       C        In      -         16.416      -         
memory_controller_0.busy_hold_RNID6G1HC           AO1A       Y        Out     0.684     17.100      -         
un1_num_cycles17                                  Net        -        -       1.188     -           8         
memory_controller_0.schedule_1_RNO[3]             MX2        S        In      -         18.288      -         
memory_controller_0.schedule_1_RNO[3]             MX2        Y        Out     0.519     18.807      -         
schedule_29[3]                                    Net        -        -       0.233     -           1         
memory_controller_0.schedule_1[3]                 DFN1C0     D        In      -         19.040      -         
==============================================================================================================
Total path delay (propagation time + setup) of 19.623 is 10.837(55.2%) logic and 8.786(44.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_master|busy_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                                       Arrival           
Instance                                    Reference                          Type       Pin     Net                      Time        Slack 
                                            Clock                                                                                            
---------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_state[2]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[2]              0.707       -2.475
spi_mode_config2_0.tx_state[1]              spi_master|busy_inferred_clock     DFN0C0     Q       tx_state[1]              0.707       -2.221
spi_mode_config2_0.tx_packet_counter[2]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[2]     0.707       -2.120
spi_mode_config2_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[4]     0.707       -1.923
spi_mode_config2_0.tx_packet_counter[3]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[3]     0.707       -1.807
spi_mode_config2_0.tx_packet_counter[1]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[1]     0.707       -1.639
spi_mode_config2_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[5]     0.707       -1.610
spi_mode_config2_0.tx_packet_counter[0]     spi_master|busy_inferred_clock     DFN0C0     Q       tx_packet_counter[0]     0.707       -1.563
spi_mode_config2_0.tx_state[3]              spi_master|busy_inferred_clock     DFN0P0     Q       tx_state_i_0[3]          0.707       -1.290
spi_mode_config2_0.tx_state[0]              spi_master|busy_inferred_clock     DFN0P0     Q       tx_state[0]              0.707       -0.958
=============================================================================================================================================


Ending Points with Worst Slack
******************************

                                            Starting                                                                         Required           
Instance                                    Reference                          Type       Pin     Net                        Time         Slack 
                                            Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[5]     spi_master|busy_inferred_clock     DFN0C0     D       tx_packet_counter_8[5]     9.229        -2.475
spi_mode_config2_0.tx_packet_counter[4]     spi_master|busy_inferred_clock     DFN0C0     D       tx_packet_counter_8[4]     9.229        -1.714
spi_mode_config2_0.tx_packet_counter[3]     spi_master|busy_inferred_clock     DFN0C0     D       I_22                       9.229        -1.003
spi_mode_config2_0.byte_out_a[0]            spi_master|busy_inferred_clock     DFN0C0     D       byte_out_a_RNO[0]          9.229        -0.648
spi_mode_config2_0.byte_out_a[3]            spi_master|busy_inferred_clock     DFN0C0     D       byte_out_a_RNO[3]          9.229        -0.610
spi_mode_config2_0.tx_state[0]              spi_master|busy_inferred_clock     DFN0P0     D       tx_state_RNO[0]            9.229        -0.514
spi_mode_config2_0.tx_state[2]              spi_master|busy_inferred_clock     DFN0C0     D       tx_state_RNO[2]            9.229        -0.313
spi_mode_config2_0.tx_packet_counter[2]     spi_master|busy_inferred_clock     DFN0C0     D       I_23_6                     9.229        -0.242
spi_mode_config2_0.byte_out_a[6]            spi_master|busy_inferred_clock     DFN0C0     D       N_48                       9.229        0.065 
spi_mode_config2_0.byte_out_a[7]            spi_master|busy_inferred_clock     DFN0C0     D       N_46                       9.229        0.065 
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      11.704
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.475

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.tx_state[2] / Q
    Ending point:                            spi_mode_config2_0.tx_packet_counter[5] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_state[2]                      DFN0C0     Q        Out     0.707     0.707       -         
tx_state[2]                                         Net        -        -       1.210     -           9         
spi_mode_config2_0.tx_state_RNIJLDO[1]              NOR2       B        In      -         1.916       -         
spi_mode_config2_0.tx_state_RNIJLDO[1]              NOR2       Y        Out     0.699     2.616       -         
N_619                                               Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_state_RNI1NOM2[3]             OR3B       B        In      -         3.474       -         
spi_mode_config2_0.tx_state_RNI1NOM2[3]             OR3B       Y        Out     0.675     4.149       -         
tx_packet_counter_1_sqmuxa_0_i_0_2                  Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNITNVD6[0]             OR3        C        In      -         4.382       -         
spi_mode_config2_0.tx_state_RNITNVD6[0]             OR3        Y        Out     0.812     5.194       -         
tx_packet_counter_1_sqmuxa_0_i_0_3                  Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNICS1O8[0]             OA1B       C        In      -         5.427       -         
spi_mode_config2_0.tx_state_RNICS1O8[0]             OA1B       Y        Out     0.568     5.995       -         
tx_state_RNICS1O8[0]                                Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1      AND2       B        In      -         6.274       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1      AND2       Y        Out     0.558     6.833       -         
DWACT_ADD_CI_0_TMP[0]                               Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27     NOR2B      A        In      -         7.112       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27     NOR2B      Y        Out     0.528     7.641       -         
DWACT_ADD_CI_0_g_array_1[0]                         Net        -        -       0.585     -           3         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33     NOR2B      A        In      -         8.225       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33     NOR2B      Y        Out     0.528     8.753       -         
DWACT_ADD_CI_0_g_array_2[0]                         Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29     NOR2B      A        In      -         9.033       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29     NOR2B      Y        Out     0.528     9.561       -         
DWACT_ADD_CI_0_g_array_12_1[0]                      Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26     XOR2       B        In      -         9.794       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26     XOR2       Y        Out     1.013     10.807      -         
un1_tx_packet_counter_3[5]                          Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNO[5]         OA1A       C        In      -         11.041      -         
spi_mode_config2_0.tx_packet_counter_RNO[5]         OA1A       Y        Out     0.430     11.471      -         
tx_packet_counter_8[5]                              Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter[5]             DFN0C0     D        In      -         11.704      -         
================================================================================================================
Total path delay (propagation time + setup) of 12.475 is 7.818(62.7%) logic and 4.657(37.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      11.451
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.221

    Number of logic level(s):                10
    Starting point:                          spi_mode_config2_0.tx_state[1] / Q
    Ending point:                            spi_mode_config2_0.tx_packet_counter[5] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                 Pin      Pin               Arrival     No. of    
Name                                                Type       Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_state[1]                      DFN0C0     Q        Out     0.707     0.707       -         
tx_state[1]                                         Net        -        -       1.106     -           7         
spi_mode_config2_0.tx_state_RNIJLDO[1]              NOR2       A        In      -         1.813       -         
spi_mode_config2_0.tx_state_RNIJLDO[1]              NOR2       Y        Out     0.549     2.362       -         
N_619                                               Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_state_RNI1NOM2[3]             OR3B       B        In      -         3.220       -         
spi_mode_config2_0.tx_state_RNI1NOM2[3]             OR3B       Y        Out     0.675     3.895       -         
tx_packet_counter_1_sqmuxa_0_i_0_2                  Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNITNVD6[0]             OR3        C        In      -         4.128       -         
spi_mode_config2_0.tx_state_RNITNVD6[0]             OR3        Y        Out     0.812     4.940       -         
tx_packet_counter_1_sqmuxa_0_i_0_3                  Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_state_RNICS1O8[0]             OA1B       C        In      -         5.173       -         
spi_mode_config2_0.tx_state_RNICS1O8[0]             OA1B       Y        Out     0.568     5.741       -         
tx_state_RNICS1O8[0]                                Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1      AND2       B        In      -         6.021       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1      AND2       Y        Out     0.558     6.579       -         
DWACT_ADD_CI_0_TMP[0]                               Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27     NOR2B      A        In      -         6.859       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27     NOR2B      Y        Out     0.528     7.387       -         
DWACT_ADD_CI_0_g_array_1[0]                         Net        -        -       0.585     -           3         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33     NOR2B      A        In      -         7.971       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33     NOR2B      Y        Out     0.528     8.500       -         
DWACT_ADD_CI_0_g_array_2[0]                         Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29     NOR2B      A        In      -         8.779       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29     NOR2B      Y        Out     0.528     9.307       -         
DWACT_ADD_CI_0_g_array_12_1[0]                      Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26     XOR2       B        In      -         9.541       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26     XOR2       Y        Out     1.013     10.554      -         
un1_tx_packet_counter_3[5]                          Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNO[5]         OA1A       C        In      -         10.787      -         
spi_mode_config2_0.tx_packet_counter_RNO[5]         OA1A       Y        Out     0.430     11.217      -         
tx_packet_counter_8[5]                              Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter[5]             DFN0C0     D        In      -         11.451      -         
================================================================================================================
Total path delay (propagation time + setup) of 12.221 is 7.668(62.7%) logic and 4.554(37.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      11.350
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.120

    Number of logic level(s):                9
    Starting point:                          spi_mode_config2_0.tx_packet_counter[2] / Q
    Ending point:                            spi_mode_config2_0.tx_packet_counter[5] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[2]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[2]                                 Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        C        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        Y        Out     0.812     2.377       -         
N_278                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        B        In      -         2.657       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        Y        Out     0.699     3.356       -         
N_281                                                Net        -        -       1.288     -           11        
spi_mode_config2_0.tx_state_RNICS1O8[0]              OA1B       B        In      -         4.644       -         
spi_mode_config2_0.tx_state_RNICS1O8[0]              OA1B       Y        Out     0.791     5.435       -         
tx_state_RNICS1O8[0]                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1       AND2       B        In      -         5.715       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1       AND2       Y        Out     0.679     6.393       -         
DWACT_ADD_CI_0_TMP[0]                                Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27      NOR2B      A        In      -         6.673       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27      NOR2B      Y        Out     0.556     7.229       -         
DWACT_ADD_CI_0_g_array_1[0]                          Net        -        -       0.585     -           3         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33      NOR2B      A        In      -         7.814       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33      NOR2B      Y        Out     0.556     8.370       -         
DWACT_ADD_CI_0_g_array_2[0]                          Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29      NOR2B      A        In      -         8.650       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29      NOR2B      Y        Out     0.556     9.207       -         
DWACT_ADD_CI_0_g_array_12_1[0]                       Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26      XOR2       B        In      -         9.440       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26      XOR2       Y        Out     1.013     10.453      -         
un1_tx_packet_counter_3[5]                           Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNO[5]          OA1A       C        In      -         10.686      -         
spi_mode_config2_0.tx_packet_counter_RNO[5]          OA1A       Y        Out     0.430     11.117      -         
tx_packet_counter_8[5]                               Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter[5]              DFN0C0     D        In      -         11.350      -         
=================================================================================================================
Total path delay (propagation time + setup) of 12.120 is 7.572(62.5%) logic and 4.549(37.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      11.153
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.923

    Number of logic level(s):                9
    Starting point:                          spi_mode_config2_0.tx_packet_counter[4] / Q
    Ending point:                            spi_mode_config2_0.tx_packet_counter[5] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[4]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[4]                                 Net        -        -       0.858     -           4         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]      OR3        C        In      -         1.565       -         
spi_mode_config2_0.tx_packet_counter_RNI4B3T[5]      OR3        Y        Out     0.812     2.377       -         
next_a5lt5_i_o3_i_o2_1                               Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        A        In      -         2.610       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        Y        Out     0.549     3.159       -         
N_281                                                Net        -        -       1.288     -           11        
spi_mode_config2_0.tx_state_RNICS1O8[0]              OA1B       B        In      -         4.447       -         
spi_mode_config2_0.tx_state_RNICS1O8[0]              OA1B       Y        Out     0.791     5.238       -         
tx_state_RNICS1O8[0]                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1       AND2       B        In      -         5.518       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1       AND2       Y        Out     0.679     6.196       -         
DWACT_ADD_CI_0_TMP[0]                                Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27      NOR2B      A        In      -         6.476       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27      NOR2B      Y        Out     0.556     7.032       -         
DWACT_ADD_CI_0_g_array_1[0]                          Net        -        -       0.585     -           3         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33      NOR2B      A        In      -         7.617       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33      NOR2B      Y        Out     0.556     8.174       -         
DWACT_ADD_CI_0_g_array_2[0]                          Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29      NOR2B      A        In      -         8.453       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29      NOR2B      Y        Out     0.556     9.010       -         
DWACT_ADD_CI_0_g_array_12_1[0]                       Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26      XOR2       B        In      -         9.243       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26      XOR2       Y        Out     1.013     10.256      -         
un1_tx_packet_counter_3[5]                           Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNO[5]          OA1A       C        In      -         10.489      -         
spi_mode_config2_0.tx_packet_counter_RNO[5]          OA1A       Y        Out     0.430     10.919      -         
tx_packet_counter_8[5]                               Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter[5]              DFN0C0     D        In      -         11.153      -         
=================================================================================================================
Total path delay (propagation time + setup) of 11.923 is 7.421(62.2%) logic and 4.502(37.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.771
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.229

    - Propagation time:                      11.037
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.807

    Number of logic level(s):                9
    Starting point:                          spi_mode_config2_0.tx_packet_counter[3] / Q
    Ending point:                            spi_mode_config2_0.tx_packet_counter[5] / D
    The start point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK
    The end   point is clocked by            spi_master|busy_inferred_clock [falling] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
spi_mode_config2_0.tx_packet_counter[3]              DFN0C0     Q        Out     0.707     0.707       -         
tx_packet_counter[3]                                 Net        -        -       0.585     -           3         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        B        In      -         1.291       -         
spi_mode_config2_0.tx_packet_counter_RNIV53T[0]      OR3        Y        Out     0.773     2.064       -         
N_278                                                Net        -        -       0.280     -           2         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        B        In      -         2.344       -         
spi_mode_config2_0.tx_packet_counter_RNI3H6Q1[5]     OR2        Y        Out     0.699     3.043       -         
N_281                                                Net        -        -       1.288     -           11        
spi_mode_config2_0.tx_state_RNICS1O8[0]              OA1B       B        In      -         4.331       -         
spi_mode_config2_0.tx_state_RNICS1O8[0]              OA1B       Y        Out     0.791     5.122       -         
tx_state_RNICS1O8[0]                                 Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1       AND2       B        In      -         5.402       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_1       AND2       Y        Out     0.679     6.080       -         
DWACT_ADD_CI_0_TMP[0]                                Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27      NOR2B      A        In      -         6.360       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_27      NOR2B      Y        Out     0.556     6.917       -         
DWACT_ADD_CI_0_g_array_1[0]                          Net        -        -       0.585     -           3         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33      NOR2B      A        In      -         7.501       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_33      NOR2B      Y        Out     0.556     8.057       -         
DWACT_ADD_CI_0_g_array_2[0]                          Net        -        -       0.280     -           2         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29      NOR2B      A        In      -         8.337       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_29      NOR2B      Y        Out     0.556     8.894       -         
DWACT_ADD_CI_0_g_array_12_1[0]                       Net        -        -       0.233     -           1         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26      XOR2       B        In      -         9.127       -         
spi_mode_config2_0.un1_tx_packet_counter_3.I_26      XOR2       Y        Out     1.013     10.140      -         
un1_tx_packet_counter_3[5]                           Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter_RNO[5]          OA1A       C        In      -         10.373      -         
spi_mode_config2_0.tx_packet_counter_RNO[5]          OA1A       Y        Out     0.430     10.804      -         
tx_packet_counter_8[5]                               Net        -        -       0.233     -           1         
spi_mode_config2_0.tx_packet_counter[5]              DFN0C0     D        In      -         11.037      -         
=================================================================================================================
Total path delay (propagation time + setup) of 11.807 is 7.532(63.8%) logic and 4.275(36.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_mode_config2|next_b_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                                      Arrival          
Instance                      Reference                                  Type       Pin     Net             Time        Slack
                              Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[0]     0.797       5.108
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0     Q       position[1]     0.797       5.329
=============================================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                                          Required          
Instance                      Reference                                  Type         Pin     Net                               Time         Slack
                              Clock                                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------------------
read_buffer_0.position[1]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       I_10                              9.417        5.108
read_buffer_0.byte_out[0]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[0]                     9.417        5.329
read_buffer_0.byte_out[1]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[1]                     9.417        5.329
read_buffer_0.byte_out[2]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[2]                     9.417        5.329
read_buffer_0.byte_out[3]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[3]                     9.417        5.329
read_buffer_0.byte_out[4]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[4]                     9.417        5.329
read_buffer_0.byte_out[5]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[5]                     9.417        5.329
read_buffer_0.byte_out[6]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[6]                     9.417        5.329
read_buffer_0.byte_out[7]     spi_mode_config2|next_b_inferred_clock     DFN1E1C0     D       byte_out_6[7]                     9.417        5.329
read_buffer_0.position[0]     spi_mode_config2|next_b_inferred_clock     DFN1C0       D       DWACT_ADD_CI_0_partial_sum[0]     9.417        6.382
==================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.583
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.417

    - Propagation time:                      4.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 5.108

    Number of logic level(s):                2
    Starting point:                          read_buffer_0.position[0] / Q
    Ending point:                            read_buffer_0.position[1] / D
    The start point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK
    The end   point is clocked by            spi_mode_config2|next_b_inferred_clock [rising] on pin CLK

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                  Type       Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
read_buffer_0.position[0]             DFN1C0     Q        Out     0.797     0.797       -         
position[0]                           Net        -        -       1.477     -           13        
read_buffer_0.un1_position_2.I_1      AND2       A        In      -         2.274       -         
read_buffer_0.un1_position_2.I_1      AND2       Y        Out     0.556     2.830       -         
DWACT_ADD_CI_0_TMP[0]                 Net        -        -       0.233     -           1         
read_buffer_0.un1_position_2.I_10     XOR2       B        In      -         3.063       -         
read_buffer_0.un1_position_2.I_10     XOR2       Y        Out     1.013     4.076       -         
I_10                                  Net        -        -       0.233     -           1         
read_buffer_0.position[1]             DFN1C0     D        In      -         4.309       -         
==================================================================================================
Total path delay (propagation time + setup) of 4.892 is 2.949(60.3%) logic and 1.943(39.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: spi_mode_config2|ss_b_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                            Arrival          
Instance                  Reference                                Type     Pin     Net                       Time        Slack
                          Clock                                                                                                
-------------------------------------------------------------------------------------------------------------------------------
spi_master_0.chip_rdy     spi_mode_config2|ss_b_inferred_clock     DLN1     Q       spi_master_0_chip_rdy     0.588       2.844
===============================================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                             Required          
Instance                    Reference                                Type       Pin     Net      Time         Slack
                            Clock                                                                                  
-------------------------------------------------------------------------------------------------------------------
spi_master_0.mosi_d         spi_mode_config2|ss_b_inferred_clock     DLN0C0     D       N_28     9.186        2.844
spi_master_0.state_d[1]     spi_mode_config2|ss_b_inferred_clock     DLN0C0     D       N_26     9.186        3.026
===================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            -4.186
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.186

    - Propagation time:                      6.342
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.844

    Number of logic level(s):                4
    Starting point:                          spi_master_0.chip_rdy / Q
    Ending point:                            spi_master_0.mosi_d / D
    The start point is clocked by            spi_mode_config2|ss_b_inferred_clock [falling] on pin G
    The end   point is clocked by            spi_mode_config2|ss_b_inferred_clock [rising] on pin G

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                 Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
spi_master_0.chip_rdy                DLN1       Q        Out     0.588     0.588       -         
spi_master_0_chip_rdy                Net        -        -       1.788     -           24        
spi_master_0.sck_q_RNI15SC[1]        NOR3A      A        In      -         2.376       -         
spi_master_0.sck_q_RNI15SC[1]        NOR3A      Y        Out     0.718     3.094       -         
N_131                                Net        -        -       0.233     -           1         
spi_master_0.state_q_RNISMAC1[1]     OA1C       B        In      -         3.328       -         
spi_master_0.state_q_RNISMAC1[1]     OA1C       Y        Out     0.974     4.301       -         
N_140                                Net        -        -       0.233     -           1         
spi_master_0.state_q_RNI65FR2[1]     OR2A       B        In      -         4.534       -         
spi_master_0.state_q_RNI65FR2[1]     OR2A       Y        Out     0.556     5.091       -         
N_71                                 Net        -        -       0.280     -           2         
spi_master_0.mosi_d_RNO              NOR3       C        In      -         5.370       -         
spi_master_0.mosi_d_RNO              NOR3       Y        Out     0.739     6.109       -         
N_28                                 Net        -        -       0.233     -           1         
spi_master_0.mosi_d                  DLN0C0     D        In      -         6.342       -         
=================================================================================================
Total path delay (propagation time + setup) of 2.156 is -0.611(-28.3%) logic and 2.767(128.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished final timing analysis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 148MB peak: 152MB)


Finished timing report (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 148MB peak: 152MB)

--------------------------------------------------------------------------------
Target Part: M1A3P1000L_FBGA484_STD
Report for cell full_system.verilog
  Core Cell usage:
              cell count     area count*area
              AND2    35      1.0       35.0
             AND2A     1      1.0        1.0
              AND3   113      1.0      113.0
               AO1    39      1.0       39.0
              AO12     1      1.0        1.0
              AO13    15      1.0       15.0
              AO18     2      1.0        2.0
              AO1A    38      1.0       38.0
              AO1B     4      1.0        4.0
              AO1C     5      1.0        5.0
              AO1D     5      1.0        5.0
              AOI1     4      1.0        4.0
             AOI1A     1      1.0        1.0
             AOI1B    14      1.0       14.0
               AX1     3      1.0        3.0
              AX1C    34      1.0       34.0
              AX1E     1      1.0        1.0
             AXOI5     1      1.0        1.0
             AXOI7     1      1.0        1.0
              BUFF     2      1.0        2.0
            CLKINT     5      0.0        0.0
               GND    17      0.0        0.0
               INV    31      1.0       31.0
               MX2   432      1.0      432.0
              MX2A     2      1.0        2.0
              MX2B     3      1.0        3.0
              MX2C     3      1.0        3.0
              NOR2    86      1.0       86.0
             NOR2A   177      1.0      177.0
             NOR2B   189      1.0      189.0
              NOR3    26      1.0       26.0
             NOR3A    40      1.0       40.0
             NOR3B    45      1.0       45.0
             NOR3C    73      1.0       73.0
               OA1    23      1.0       23.0
              OA1A    16      1.0       16.0
              OA1B    18      1.0       18.0
              OA1C     4      1.0        4.0
              OAI1     2      1.0        2.0
               OR2   114      1.0      114.0
              OR2A    51      1.0       51.0
              OR2B    25      1.0       25.0
               OR3   107      1.0      107.0
              OR3A    10      1.0       10.0
              OR3B     8      1.0        8.0
              OR3C     4      1.0        4.0
               PLL     1      0.0        0.0
            PLLINT     1      0.0        0.0
               VCC    17      0.0        0.0
               XA1    17      1.0       17.0
              XA1B    12      1.0       12.0
              XAI1     5      1.0        5.0
             XAI1A     1      1.0        1.0
             XNOR2    14      1.0       14.0
             XNOR3     9      1.0        9.0
               XO1    56      1.0       56.0
              XOR2   232      1.0      232.0
              XOR3     2      1.0        2.0


            DFN0C0    32      1.0       32.0
          DFN0E0C0    35      1.0       35.0
          DFN0E0P0     7      1.0        7.0
          DFN0E1C0    31      1.0       31.0
            DFN0P0     8      1.0        8.0
            DFN1C0   328      1.0      328.0
          DFN1E0C0    84      1.0       84.0
          DFN1E0P0     3      1.0        3.0
            DFN1E1    72      1.0       72.0
          DFN1E1C0   324      1.0      324.0
            DFN1P0    17      1.0       17.0
            DLN0C0    23      1.0       23.0
            DLN0P0     1      1.0        1.0
              DLN1     1      1.0        1.0
          DLN1P1C1     1      2.0        2.0
                   -----          ----------
             TOTAL  3164              3124.0


  IO Cell usage:
              cell count
             BIBUF    32
             INBUF     4
            OUTBUF    36
                   -----
             TOTAL    72


Core Cells         : 3124 of 24576 (13%)
IO Cells           : 72

  RAM/ROM Usage Summary
Block Rams : 0 of 32 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 55MB peak: 152MB)

Process took 0h:00m:11s realtime, 0h:00m:11s cputime
# Thu Apr 07 20:36:29 2016

###########################################################]
