//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__weight_norm_interface_convolution_6 // -- Begin function triton_poi_fused__weight_norm_interface_convolution_6
.extern .shared .align 16 .b8 global_smem[];
                                        // @triton_poi_fused__weight_norm_interface_convolution_6
.visible .entry triton_poi_fused__weight_norm_interface_convolution_6(
	.param .u64 .ptr .global .align 1 triton_poi_fused__weight_norm_interface_convolution_6_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__weight_norm_interface_convolution_6_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__weight_norm_interface_convolution_6_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__weight_norm_interface_convolution_6_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__weight_norm_interface_convolution_6_param_4,
	.param .u32 triton_poi_fused__weight_norm_interface_convolution_6_param_5,
	.param .u32 triton_poi_fused__weight_norm_interface_convolution_6_param_6
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<75>;
	.reg .b32 	%r<245>;
	.reg .f32 	%f<35>;
	.reg .b64 	%rd<67>;
	.loc	1 19 0                          // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:19:0

// %bb.0:
	ld.param.u64 	%rd37, [triton_poi_fused__weight_norm_interface_convolution_6_param_0];
	ld.param.u64 	%rd38, [triton_poi_fused__weight_norm_interface_convolution_6_param_1];
$L__tmp0:
	.loc	1 22 28                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:22:33
	shl.b32 	%r93, %r1, 7;
	ld.param.u64 	%rd39, [triton_poi_fused__weight_norm_interface_convolution_6_param_2];
	ld.param.u64 	%rd40, [triton_poi_fused__weight_norm_interface_convolution_6_param_3];
	.loc	1 23 44                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:23:44
	mov.u32 	%r94, %tid.x;
	shl.b32 	%r95, %r94, 1;
	ld.param.u64 	%rd41, [triton_poi_fused__weight_norm_interface_convolution_6_param_4];
	and.b32  	%r96, %r95, 126;
	bfe.u32 	%r97, %r94, 5, 3;
	.loc	1 23 23                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:23:23
	or.b32  	%r98, %r93, %r96;
	or.b32  	%r99, %r93, %r97;
	or.b32  	%r100, %r99, 8;
	or.b32  	%r101, %r99, 16;
	or.b32  	%r102, %r99, 24;
	or.b32  	%r103, %r99, 32;
	or.b32  	%r104, %r99, 40;
	or.b32  	%r105, %r99, 48;
	or.b32  	%r106, %r99, 56;
	or.b32  	%r107, %r99, 64;
	or.b32  	%r108, %r99, 72;
	or.b32  	%r109, %r99, 80;
	or.b32  	%r110, %r99, 88;
	.loc	1 24 21                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:24:21
	setp.lt.s32 	%p9, %r98, 96;
	setp.lt.s32 	%p53, %r99, 96;
	setp.lt.s32 	%p54, %r100, 96;
	setp.lt.s32 	%p55, %r101, 96;
	setp.lt.s32 	%p56, %r102, 96;
	setp.lt.s32 	%p57, %r103, 96;
	setp.lt.s32 	%p58, %r104, 96;
	setp.lt.s32 	%p59, %r105, 96;
	setp.lt.s32 	%p60, %r106, 96;
	setp.lt.s32 	%p61, %r107, 96;
	setp.lt.s32 	%p62, %r108, 96;
	setp.lt.s32 	%p63, %r109, 96;
	setp.lt.s32 	%p64, %r110, 96;
	setp.lt.s32 	%p65, %r93, 0;
	.loc	1 25 28                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:25:33
	shl.b32 	%r111, %r2, 5;
	.loc	1 26 44                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:26:44
	bfe.u32 	%r112, %r94, 6, 2;
	and.b32  	%r113, %r94, 31;
	.loc	1 26 23                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:26:23
	or.b32  	%r114, %r111, %r112;
	or.b32  	%r115, %r114, 4;
	or.b32  	%r116, %r114, 8;
	or.b32  	%r117, %r114, 12;
	or.b32  	%r118, %r114, 16;
	or.b32  	%r119, %r114, 20;
	or.b32  	%r120, %r114, 24;
	or.b32  	%r121, %r111, %r113;
	.loc	1 27 21                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:27:21
	setp.lt.s32 	%p66, %r114, 25;
	setp.lt.s32 	%p67, %r115, 25;
	setp.lt.s32 	%p68, %r116, 25;
	setp.lt.s32 	%p69, %r117, 25;
	setp.lt.s32 	%p70, %r118, 25;
	setp.lt.s32 	%p71, %r119, 25;
	setp.lt.s32 	%p72, %r120, 25;
	setp.lt.s32 	%p73, %r111, 0;
	setp.lt.s32 	%p74, %r121, 25;
	.loc	1 30 19                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:30:19
	mul.hi.s32 	%r123, %r98, 715827883;
	shr.u32 	%r124, %r123, 31;
	add.s32 	%r125, %r123, %r124;
	.loc	1 29 19                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:29:19
	mul.lo.s32 	%r126, %r125, 6;
	sub.s32 	%r127, %r98, %r126;
	.loc	1 32 35                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:32:35
	mad.lo.s32 	%r128, %r125, 150, %r127;
	.loc	1 32 42                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:32:42
	mad.lo.s32 	%r129, %r114, 6, %r128;
	add.s32 	%r130, %r129, 24;
	add.s32 	%r131, %r129, 48;
	add.s32 	%r132, %r129, 72;
	add.s32 	%r133, %r129, 96;
	add.s32 	%r134, %r129, 120;
	add.s32 	%r135, %r129, 144;
	add.s32 	%r136, %r129, 168;
	.loc	1 32 30                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:32:30
	mul.wide.s32 	%rd42, %r129, 4;
	add.s64 	%rd1, %rd37, %rd42;
	mul.wide.s32 	%rd43, %r130, 4;
	add.s64 	%rd2, %rd37, %rd43;
	mul.wide.s32 	%rd44, %r131, 4;
	add.s64 	%rd3, %rd37, %rd44;
	mul.wide.s32 	%rd45, %r132, 4;
	add.s64 	%rd4, %rd37, %rd45;
	mul.wide.s32 	%rd46, %r133, 4;
	add.s64 	%rd5, %rd37, %rd46;
	mul.wide.s32 	%rd47, %r134, 4;
	add.s64 	%rd6, %rd37, %rd47;
	mul.wide.s32 	%rd48, %r135, 4;
	add.s64 	%rd7, %rd37, %rd48;
	mul.wide.s32 	%rd49, %r136, 4;
	add.s64 	%rd8, %rd37, %rd49;
	.loc	1 32 59                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:32:59
	and.pred  	%p1, %p9, %p66;
	and.pred  	%p2, %p67, %p9;
	and.pred  	%p3, %p68, %p9;
	and.pred  	%p4, %p69, %p9;
	and.pred  	%p5, %p70, %p9;
	and.pred  	%p6, %p71, %p9;
	and.pred  	%p7, %p72, %p9;
	and.pred  	%p8, %p73, %p9;
	and.pred  	%p29, %p53, %p74;
	and.pred  	%p30, %p54, %p74;
	and.pred  	%p31, %p55, %p74;
	and.pred  	%p32, %p56, %p74;
	and.pred  	%p33, %p57, %p74;
	and.pred  	%p34, %p58, %p74;
	and.pred  	%p35, %p59, %p74;
	and.pred  	%p36, %p60, %p74;
	and.pred  	%p37, %p61, %p74;
	and.pred  	%p38, %p62, %p74;
	and.pred  	%p39, %p63, %p74;
	and.pred  	%p40, %p64, %p74;
	and.pred  	%p41, %p65, %p74;
	.loc	1 32 51                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:32:51
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r3, %r4 }, [ %rd1 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r3;
	mov.b32 	%f2, %r4;
	// begin inline asm
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p2 ld.global.L1::evict_last.v2.b32 { %r5, %r6 }, [ %rd2 + 0 ];
	// end inline asm
	mov.b32 	%f3, %r5;
	mov.b32 	%f4, %r6;
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	@%p3 ld.global.L1::evict_last.v2.b32 { %r7, %r8 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f5, %r7;
	mov.b32 	%f6, %r8;
	// begin inline asm
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p4 ld.global.L1::evict_last.v2.b32 { %r9, %r10 }, [ %rd4 + 0 ];
	// end inline asm
	mov.b32 	%f7, %r9;
	mov.b32 	%f8, %r10;
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	@%p5 ld.global.L1::evict_last.v2.b32 { %r11, %r12 }, [ %rd5 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r11;
	mov.b32 	%f10, %r12;
	// begin inline asm
	mov.u32 %r13, 0x0;
	mov.u32 %r14, 0x0;
	@%p6 ld.global.L1::evict_last.v2.b32 { %r13, %r14 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f11, %r13;
	mov.b32 	%f12, %r14;
	// begin inline asm
	mov.u32 %r15, 0x0;
	mov.u32 %r16, 0x0;
	@%p7 ld.global.L1::evict_last.v2.b32 { %r15, %r16 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r15;
	mov.b32 	%f14, %r16;
	// begin inline asm
	mov.u32 %r17, 0x0;
	mov.u32 %r18, 0x0;
	@%p8 ld.global.L1::evict_last.v2.b32 { %r17, %r18 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f15, %r17;
	mov.b32 	%f16, %r18;
	.loc	1 33 30                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:33:30
	mul.wide.s32 	%rd50, %r125, 4;
	add.s64 	%rd9, %rd38, %rd50;
	.loc	1 33 35                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:33:35
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r24 }, [ %rd9 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r27, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r27 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:34:30
	add.s64 	%rd11, %rd39, %rd50;
	.loc	1 34 35                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:34:35
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r25 }, [ %rd11 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r28, 0x0;
	@%p9 ld.global.L1::evict_last.b32 { %r28 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 35 18                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:35:18
	// begin inline asm
	div.full.f32 %r23, %r24, %r25;
	// end inline asm
	mov.b32 	%f17, %r23;
	// begin inline asm
	div.full.f32 %r26, %r27, %r28;
	// end inline asm
	mov.b32 	%f18, %r26;
	.loc	1 36 18                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:36:18
	mul.f32 	%f19, %f17, %f1;
	mul.f32 	%f20, %f18, %f2;
	mul.f32 	%f21, %f17, %f3;
	mul.f32 	%f22, %f18, %f4;
	mul.f32 	%f23, %f17, %f5;
	mul.f32 	%f24, %f18, %f6;
	mul.f32 	%f25, %f17, %f7;
	mul.f32 	%f26, %f18, %f8;
	mul.f32 	%f27, %f17, %f9;
	mul.f32 	%f28, %f18, %f10;
	mul.f32 	%f29, %f17, %f11;
	mul.f32 	%f30, %f18, %f12;
	mul.f32 	%f31, %f17, %f13;
	mul.f32 	%f32, %f18, %f14;
	mul.f32 	%f33, %f17, %f15;
	mul.f32 	%f34, %f18, %f16;
	.loc	1 37 30                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:37:30
	mad.lo.s32 	%r137, %r99, 25, %r121;
	add.s32 	%r138, %r137, 200;
	add.s32 	%r139, %r137, 400;
	add.s32 	%r140, %r137, 600;
	add.s32 	%r141, %r137, 800;
	add.s32 	%r142, %r137, 1000;
	add.s32 	%r143, %r137, 1200;
	add.s32 	%r144, %r137, 1400;
	add.s32 	%r145, %r137, 1600;
	add.s32 	%r146, %r137, 1800;
	add.s32 	%r147, %r137, 2000;
	add.s32 	%r148, %r137, 2200;
	add.s32 	%r149, %r137, 2400;
	add.s32 	%r150, %r137, 2600;
	add.s32 	%r151, %r137, 2800;
	add.s32 	%r152, %r137, 3000;
	.loc	1 37 25                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:37:25
	mul.wide.s32 	%rd51, %r137, 4;
	add.s64 	%rd13, %rd40, %rd51;
	mul.wide.s32 	%rd52, %r138, 4;
	add.s64 	%rd14, %rd40, %rd52;
	mul.wide.s32 	%rd53, %r139, 4;
	add.s64 	%rd15, %rd40, %rd53;
	mul.wide.s32 	%rd54, %r140, 4;
	add.s64 	%rd16, %rd40, %rd54;
	mul.wide.s32 	%rd55, %r141, 4;
	add.s64 	%rd17, %rd40, %rd55;
	mul.wide.s32 	%rd56, %r142, 4;
	add.s64 	%rd18, %rd40, %rd56;
	mul.wide.s32 	%rd57, %r143, 4;
	add.s64 	%rd19, %rd40, %rd57;
	mul.wide.s32 	%rd58, %r144, 4;
	add.s64 	%rd20, %rd40, %rd58;
	mul.wide.s32 	%rd59, %r145, 4;
	add.s64 	%rd21, %rd40, %rd59;
	mul.wide.s32 	%rd60, %r146, 4;
	add.s64 	%rd22, %rd40, %rd60;
	mul.wide.s32 	%rd61, %r147, 4;
	add.s64 	%rd23, %rd40, %rd61;
	mul.wide.s32 	%rd62, %r148, 4;
	add.s64 	%rd24, %rd40, %rd62;
	mul.wide.s32 	%rd63, %r149, 4;
	add.s64 	%rd25, %rd40, %rd63;
	mul.wide.s32 	%rd64, %r150, 4;
	add.s64 	%rd26, %rd40, %rd64;
	mul.wide.s32 	%rd65, %r151, 4;
	add.s64 	%rd27, %rd40, %rd65;
	mul.wide.s32 	%rd66, %r152, 4;
	add.s64 	%rd28, %rd40, %rd66;
	.loc	1 37 44                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:37:44
	shl.b32 	%r153, %r94, 6;
	and.b32  	%r154, %r153, 4032;
	or.b32  	%r155, %r154, %r112;
	and.b32  	%r156, %r94, 255;
	shr.u32 	%r157, %r154, 3;
	mov.u32 	%r158, global_smem;
	add.s32 	%r159, %r158, %r157;
	shl.b32 	%r160, %r155, 2;
	add.s32 	%r29, %r159, %r160;
	mov.b32 	%r30, %f19;
	mov.pred 	%p13, -1;
	// begin inline asm
	@%p13 st.shared.b32 [ %r29 + 0 ], %r30;
	// end inline asm
	or.b32  	%r161, %r154, 32;
	shr.u32 	%r162, %r161, 3;
	add.s32 	%r163, %r158, %r162;
	add.s32 	%r164, %r163, %r160;
	add.s32 	%r31, %r164, 128;
	mov.b32 	%r32, %f20;
	// begin inline asm
	@%p13 st.shared.b32 [ %r31 + 0 ], %r32;
	// end inline asm
	add.s32 	%r33, %r29, 16;
	mov.b32 	%r34, %f21;
	// begin inline asm
	@%p13 st.shared.b32 [ %r33 + 0 ], %r34;
	// end inline asm
	add.s32 	%r35, %r164, 144;
	mov.b32 	%r36, %f22;
	// begin inline asm
	@%p13 st.shared.b32 [ %r35 + 0 ], %r36;
	// end inline asm
	add.s32 	%r37, %r29, 32;
	mov.b32 	%r38, %f23;
	// begin inline asm
	@%p13 st.shared.b32 [ %r37 + 0 ], %r38;
	// end inline asm
	add.s32 	%r39, %r164, 160;
	mov.b32 	%r40, %f24;
	// begin inline asm
	@%p13 st.shared.b32 [ %r39 + 0 ], %r40;
	// end inline asm
	add.s32 	%r41, %r29, 48;
	mov.b32 	%r42, %f25;
	// begin inline asm
	@%p13 st.shared.b32 [ %r41 + 0 ], %r42;
	// end inline asm
	add.s32 	%r43, %r164, 176;
	mov.b32 	%r44, %f26;
	// begin inline asm
	@%p13 st.shared.b32 [ %r43 + 0 ], %r44;
	// end inline asm
	add.s32 	%r45, %r29, 64;
	mov.b32 	%r46, %f27;
	// begin inline asm
	@%p13 st.shared.b32 [ %r45 + 0 ], %r46;
	// end inline asm
	add.s32 	%r47, %r164, 192;
	mov.b32 	%r48, %f28;
	// begin inline asm
	@%p13 st.shared.b32 [ %r47 + 0 ], %r48;
	// end inline asm
	add.s32 	%r49, %r29, 80;
	mov.b32 	%r50, %f29;
	// begin inline asm
	@%p13 st.shared.b32 [ %r49 + 0 ], %r50;
	// end inline asm
	add.s32 	%r51, %r164, 208;
	mov.b32 	%r52, %f30;
	// begin inline asm
	@%p13 st.shared.b32 [ %r51 + 0 ], %r52;
	// end inline asm
	add.s32 	%r53, %r29, 96;
	mov.b32 	%r54, %f31;
	// begin inline asm
	@%p13 st.shared.b32 [ %r53 + 0 ], %r54;
	// end inline asm
	add.s32 	%r55, %r164, 224;
	mov.b32 	%r56, %f32;
	// begin inline asm
	@%p13 st.shared.b32 [ %r55 + 0 ], %r56;
	// end inline asm
	add.s32 	%r57, %r29, 112;
	mov.b32 	%r58, %f33;
	// begin inline asm
	@%p13 st.shared.b32 [ %r57 + 0 ], %r58;
	// end inline asm
	add.s32 	%r59, %r164, 240;
	mov.b32 	%r60, %f34;
	// begin inline asm
	@%p13 st.shared.b32 [ %r59 + 0 ], %r60;
	// end inline asm
	bar.sync 	0;
	shr.u32 	%r165, %r94, 3;
	and.b32  	%r166, %r165, 28;
	add.s32 	%r167, %r158, %r166;
	shl.b32 	%r168, %r156, 2;
	add.s32 	%r169, %r167, %r168;
	ld.shared.u32 	%r61, [%r169];
	or.b32  	%r170, %r156, 256;
	shr.u32 	%r171, %r170, 3;
	and.b32  	%r172, %r171, 60;
	add.s32 	%r173, %r158, %r172;
	add.s32 	%r174, %r173, %r168;
	ld.shared.u32 	%r62, [%r174+1024];
	or.b32  	%r175, %r156, 512;
	shr.u32 	%r176, %r175, 3;
	and.b32  	%r177, %r176, 92;
	add.s32 	%r178, %r158, %r177;
	add.s32 	%r179, %r178, %r168;
	ld.shared.u32 	%r63, [%r179+2048];
	or.b32  	%r180, %r156, 768;
	shr.u32 	%r181, %r180, 3;
	and.b32  	%r182, %r181, 124;
	add.s32 	%r183, %r158, %r182;
	add.s32 	%r184, %r183, %r168;
	ld.shared.u32 	%r64, [%r184+3072];
	or.b32  	%r185, %r156, 1024;
	shr.u32 	%r186, %r185, 3;
	and.b32  	%r187, %r186, 156;
	add.s32 	%r188, %r158, %r187;
	add.s32 	%r189, %r188, %r168;
	ld.shared.u32 	%r65, [%r189+4096];
	or.b32  	%r190, %r156, 1280;
	shr.u32 	%r191, %r190, 3;
	and.b32  	%r192, %r191, 188;
	add.s32 	%r193, %r158, %r192;
	add.s32 	%r194, %r193, %r168;
	ld.shared.u32 	%r66, [%r194+5120];
	or.b32  	%r195, %r156, 1536;
	shr.u32 	%r196, %r195, 3;
	and.b32  	%r197, %r196, 220;
	add.s32 	%r198, %r158, %r197;
	add.s32 	%r199, %r198, %r168;
	ld.shared.u32 	%r67, [%r199+6144];
	or.b32  	%r200, %r156, 1792;
	shr.u32 	%r201, %r200, 3;
	and.b32  	%r202, %r201, 252;
	add.s32 	%r203, %r158, %r202;
	add.s32 	%r204, %r203, %r168;
	ld.shared.u32 	%r68, [%r204+7168];
	or.b32  	%r205, %r156, 2048;
	shr.u32 	%r206, %r205, 3;
	and.b32  	%r207, %r206, 284;
	add.s32 	%r208, %r158, %r207;
	add.s32 	%r209, %r208, %r168;
	ld.shared.u32 	%r69, [%r209+8192];
	or.b32  	%r210, %r156, 2304;
	shr.u32 	%r211, %r210, 3;
	and.b32  	%r212, %r211, 316;
	add.s32 	%r213, %r158, %r212;
	add.s32 	%r214, %r213, %r168;
	ld.shared.u32 	%r70, [%r214+9216];
	or.b32  	%r215, %r156, 2560;
	shr.u32 	%r216, %r215, 3;
	and.b32  	%r217, %r216, 348;
	add.s32 	%r218, %r158, %r217;
	add.s32 	%r219, %r218, %r168;
	ld.shared.u32 	%r71, [%r219+10240];
	or.b32  	%r220, %r156, 2816;
	shr.u32 	%r221, %r220, 3;
	and.b32  	%r222, %r221, 380;
	add.s32 	%r223, %r158, %r222;
	add.s32 	%r224, %r223, %r168;
	ld.shared.u32 	%r72, [%r224+11264];
	or.b32  	%r225, %r156, 3072;
	shr.u32 	%r226, %r225, 3;
	and.b32  	%r227, %r226, 412;
	add.s32 	%r228, %r158, %r227;
	add.s32 	%r229, %r228, %r168;
	ld.shared.u32 	%r73, [%r229+12288];
	or.b32  	%r230, %r156, 3328;
	shr.u32 	%r231, %r230, 3;
	and.b32  	%r232, %r231, 444;
	add.s32 	%r233, %r158, %r232;
	add.s32 	%r234, %r233, %r168;
	ld.shared.u32 	%r74, [%r234+13312];
	or.b32  	%r235, %r156, 3584;
	shr.u32 	%r236, %r235, 3;
	and.b32  	%r237, %r236, 476;
	add.s32 	%r238, %r158, %r237;
	add.s32 	%r239, %r238, %r168;
	ld.shared.u32 	%r75, [%r239+14336];
	or.b32  	%r240, %r156, 3840;
	shr.u32 	%r241, %r240, 3;
	and.b32  	%r242, %r241, 508;
	add.s32 	%r243, %r158, %r242;
	add.s32 	%r244, %r243, %r168;
	ld.shared.u32 	%r76, [%r244+15360];
	// begin inline asm
	@%p29 st.global.b32 [ %rd13 + 0 ], { %r61 };
	// end inline asm
	// begin inline asm
	@%p30 st.global.b32 [ %rd14 + 0 ], { %r62 };
	// end inline asm
	// begin inline asm
	@%p31 st.global.b32 [ %rd15 + 0 ], { %r63 };
	// end inline asm
	// begin inline asm
	@%p32 st.global.b32 [ %rd16 + 0 ], { %r64 };
	// end inline asm
	// begin inline asm
	@%p33 st.global.b32 [ %rd17 + 0 ], { %r65 };
	// end inline asm
	// begin inline asm
	@%p34 st.global.b32 [ %rd18 + 0 ], { %r66 };
	// end inline asm
	// begin inline asm
	@%p35 st.global.b32 [ %rd19 + 0 ], { %r67 };
	// end inline asm
	// begin inline asm
	@%p36 st.global.b32 [ %rd20 + 0 ], { %r68 };
	// end inline asm
	// begin inline asm
	@%p37 st.global.b32 [ %rd21 + 0 ], { %r69 };
	// end inline asm
	// begin inline asm
	@%p38 st.global.b32 [ %rd22 + 0 ], { %r70 };
	// end inline asm
	// begin inline asm
	@%p39 st.global.b32 [ %rd23 + 0 ], { %r71 };
	// end inline asm
	// begin inline asm
	@%p40 st.global.b32 [ %rd24 + 0 ], { %r72 };
	// end inline asm
	// begin inline asm
	@%p41 st.global.b32 [ %rd25 + 0 ], { %r73 };
	// end inline asm
	// begin inline asm
	@%p41 st.global.b32 [ %rd26 + 0 ], { %r74 };
	// end inline asm
	// begin inline asm
	@%p41 st.global.b32 [ %rd27 + 0 ], { %r75 };
	// end inline asm
	// begin inline asm
	@%p41 st.global.b32 [ %rd28 + 0 ], { %r76 };
	// end inline asm
	.loc	1 38 25                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:38:25
	add.s64 	%rd29, %rd41, %rd42;
	add.s64 	%rd30, %rd41, %rd43;
	add.s64 	%rd31, %rd41, %rd44;
	add.s64 	%rd32, %rd41, %rd45;
	add.s64 	%rd33, %rd41, %rd46;
	add.s64 	%rd34, %rd41, %rd47;
	add.s64 	%rd35, %rd41, %rd48;
	add.s64 	%rd36, %rd41, %rd49;
	.loc	1 38 52                         // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:38:52
	// begin inline asm
	@%p1 st.global.v2.b32 [ %rd29 + 0 ], { %r30, %r32 };
	// end inline asm
	// begin inline asm
	@%p2 st.global.v2.b32 [ %rd30 + 0 ], { %r34, %r36 };
	// end inline asm
	// begin inline asm
	@%p3 st.global.v2.b32 [ %rd31 + 0 ], { %r38, %r40 };
	// end inline asm
	// begin inline asm
	@%p4 st.global.v2.b32 [ %rd32 + 0 ], { %r42, %r44 };
	// end inline asm
	// begin inline asm
	@%p5 st.global.v2.b32 [ %rd33 + 0 ], { %r46, %r48 };
	// end inline asm
	// begin inline asm
	@%p6 st.global.v2.b32 [ %rd34 + 0 ], { %r50, %r52 };
	// end inline asm
	// begin inline asm
	@%p7 st.global.v2.b32 [ %rd35 + 0 ], { %r54, %r56 };
	// end inline asm
	// begin inline asm
	@%p8 st.global.v2.b32 [ %rd36 + 0 ], { %r58, %r60 };
	// end inline asm
	.loc	1 38 4                          // cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py:38:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/b5/cb5v2a2rybe6rgv4bmwkxzy6w64c5mz3pmkyajhdhuphrbccbl4x.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 98
.b8 53
.b8 118
.b8 50
.b8 97
.b8 50
.b8 114
.b8 121
.b8 98
.b8 101
.b8 54
.b8 114
.b8 103
.b8 118
.b8 52
.b8 98
.b8 109
.b8 119
.b8 107
.b8 120
.b8 122
.b8 121
.b8 54
.b8 119
.b8 54
.b8 52
.b8 99
.b8 53
.b8 109
.b8 122
.b8 51
.b8 112
.b8 109
.b8 107
.b8 121
.b8 97
.b8 106
.b8 104
.b8 100
.b8 104
.b8 117
.b8 112
.b8 104
.b8 114
.b8 98
.b8 99
.b8 99
.b8 98
.b8 108
.b8 52
.b8 120
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 98
.b8 53
.b8 0
	}
	.section	.debug_macinfo	{	}
