// Seed: 1922412552
module module_0 (
    output wire  id_0,
    output uwire id_1,
    input  tri0  id_2,
    output tri0  id_3
);
  wire id_5;
  wire id_6;
  wire id_7, id_8, id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    input logic id_0,
    input wor id_1,
    input tri0 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri0 id_8,
    output tri0 id_9,
    input wand id_10,
    output tri1 id_11,
    input tri0 id_12,
    input wor id_13,
    input uwire id_14,
    input wand id_15,
    input tri1 id_16,
    input wire id_17,
    output tri0 id_18,
    output wor id_19,
    output tri1 id_20,
    input tri0 id_21,
    output wire id_22,
    input tri0 id_23,
    output logic id_24,
    output wire id_25
);
  final begin : LABEL_0
    id_24 <= {{id_0}};
  end
  module_0 modCall_1 (
      id_22,
      id_6,
      id_5,
      id_9
  );
  assign modCall_1.id_0 = 0;
endmodule
