<use f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='67' u='c' c='_ZN4llvm15AllocationOrder8IteratorppEv'/>
<def f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='114' ll='119' type='bool llvm::AllocationOrder::isHint(llvm::Register Reg) const'/>
<doc f='llvm/llvm/lib/CodeGen/AllocationOrder.h' l='113'>/// Return true if Reg is a preferred physical register.</doc>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='784' u='c' c='_ZN12_GLOBAL__N_18RAGreedy9tryAssignERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERKNS1_8SmallSetIS7_Lj16ESt4lessIS7_EEE'/>
<use f='llvm/llvm/unittests/CodeGen/AllocationOrderTest.cpp' l='115' u='c' c='_ZN35AllocationOrderTest_IsHintTest_Test8TestBodyEv'/>
