Analysis & Synthesis report for Design1
Thu Dec 21 01:04:32 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |game|state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 21 01:04:32 2023        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Design1                                      ;
; Top-level Entity Name              ; game                                         ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 145                                          ;
;     Total combinational functions  ; 109                                          ;
;     Dedicated logic registers      ; 72                                           ;
; Total registers                    ; 72                                           ;
; Total pins                         ; 50                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; game               ; Design1            ;
; Family name                                                                ; Cyclone II         ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                                                     ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+
; game.vhd                         ; yes             ; User VHDL File  ; C:/Users/Isaac/Desktop/Estudis I Feina/MET/MET/Electronic System Design for Communications (ESDC)/ESDC-project/Restored/game.vhd ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 145   ;
;                                             ;       ;
; Total combinational functions               ; 109   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 62    ;
;     -- 3 input functions                    ; 35    ;
;     -- <=2 input functions                  ; 12    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 109   ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 72    ;
;     -- Dedicated logic registers            ; 72    ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 50    ;
; Maximum fan-out node                        ; clk50 ;
; Maximum fan-out                             ; 72    ;
; Total fan-out                               ; 624   ;
; Average fan-out                             ; 2.70  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |game                      ; 109 (109)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 50   ; 0            ; |game               ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |game|state                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------+----------------------+-----------------------+--------------------+---------------------+------------------------+------------------+----------------------------+----------------------+-------------------+--------------------+---------------+---------------------+----------------+----------------+----------------+--------------------+
; Name                       ; state.st_Finish_Turn ; state.st_Invalid_Move ; state.st_Write_Ram ; state.st_Move_Piece ; state.st_Check_capture ; state.st_Capture ; state.st_Check_Second_Move ; state.st_Check_Piece ; state.st_Read_Ram ; state.st_Wait_Turn ; state.st_Turn ; state.st_Start_Game ; state.st_W_Rdy ; state.st_S_Rdy ; state.st_W_Tx1 ; state.st_Wait_Game ;
+----------------------------+----------------------+-----------------------+--------------------+---------------------+------------------------+------------------+----------------------------+----------------------+-------------------+--------------------+---------------+---------------------+----------------+----------------+----------------+--------------------+
; state.st_Wait_Game         ; 0                    ; 0                     ; 0                  ; 0                   ; 0                      ; 0                ; 0                          ; 0                    ; 0                 ; 0                  ; 0             ; 0                   ; 0              ; 0              ; 0              ; 0                  ;
; state.st_W_Tx1             ; 0                    ; 0                     ; 0                  ; 0                   ; 0                      ; 0                ; 0                          ; 0                    ; 0                 ; 0                  ; 0             ; 0                   ; 0              ; 0              ; 1              ; 1                  ;
; state.st_S_Rdy             ; 0                    ; 0                     ; 0                  ; 0                   ; 0                      ; 0                ; 0                          ; 0                    ; 0                 ; 0                  ; 0             ; 0                   ; 0              ; 1              ; 0              ; 1                  ;
; state.st_W_Rdy             ; 0                    ; 0                     ; 0                  ; 0                   ; 0                      ; 0                ; 0                          ; 0                    ; 0                 ; 0                  ; 0             ; 0                   ; 1              ; 0              ; 0              ; 1                  ;
; state.st_Start_Game        ; 0                    ; 0                     ; 0                  ; 0                   ; 0                      ; 0                ; 0                          ; 0                    ; 0                 ; 0                  ; 0             ; 1                   ; 0              ; 0              ; 0              ; 1                  ;
; state.st_Turn              ; 0                    ; 0                     ; 0                  ; 0                   ; 0                      ; 0                ; 0                          ; 0                    ; 0                 ; 0                  ; 1             ; 0                   ; 0              ; 0              ; 0              ; 1                  ;
; state.st_Wait_Turn         ; 0                    ; 0                     ; 0                  ; 0                   ; 0                      ; 0                ; 0                          ; 0                    ; 0                 ; 1                  ; 0             ; 0                   ; 0              ; 0              ; 0              ; 1                  ;
; state.st_Read_Ram          ; 0                    ; 0                     ; 0                  ; 0                   ; 0                      ; 0                ; 0                          ; 0                    ; 1                 ; 0                  ; 0             ; 0                   ; 0              ; 0              ; 0              ; 1                  ;
; state.st_Check_Piece       ; 0                    ; 0                     ; 0                  ; 0                   ; 0                      ; 0                ; 0                          ; 1                    ; 0                 ; 0                  ; 0             ; 0                   ; 0              ; 0              ; 0              ; 1                  ;
; state.st_Check_Second_Move ; 0                    ; 0                     ; 0                  ; 0                   ; 0                      ; 0                ; 1                          ; 0                    ; 0                 ; 0                  ; 0             ; 0                   ; 0              ; 0              ; 0              ; 1                  ;
; state.st_Capture           ; 0                    ; 0                     ; 0                  ; 0                   ; 0                      ; 1                ; 0                          ; 0                    ; 0                 ; 0                  ; 0             ; 0                   ; 0              ; 0              ; 0              ; 1                  ;
; state.st_Check_capture     ; 0                    ; 0                     ; 0                  ; 0                   ; 1                      ; 0                ; 0                          ; 0                    ; 0                 ; 0                  ; 0             ; 0                   ; 0              ; 0              ; 0              ; 1                  ;
; state.st_Move_Piece        ; 0                    ; 0                     ; 0                  ; 1                   ; 0                      ; 0                ; 0                          ; 0                    ; 0                 ; 0                  ; 0             ; 0                   ; 0              ; 0              ; 0              ; 1                  ;
; state.st_Write_Ram         ; 0                    ; 0                     ; 1                  ; 0                   ; 0                      ; 0                ; 0                          ; 0                    ; 0                 ; 0                  ; 0             ; 0                   ; 0              ; 0              ; 0              ; 1                  ;
; state.st_Invalid_Move      ; 0                    ; 1                     ; 0                  ; 0                   ; 0                      ; 0                ; 0                          ; 0                    ; 0                 ; 0                  ; 0             ; 0                   ; 0              ; 0              ; 0              ; 1                  ;
; state.st_Finish_Turn       ; 1                    ; 0                     ; 0                  ; 0                   ; 0                      ; 0                ; 0                          ; 0                    ; 0                 ; 0                  ; 0             ; 0                   ; 0              ; 0              ; 0              ; 1                  ;
+----------------------------+----------------------+-----------------------+--------------------+---------------------+------------------------+------------------+----------------------------+----------------------+-------------------+--------------------+---------------+---------------------+----------------+----------------+----------------+--------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; Addr_W[0]$latch                                     ; state.st_Write_Ram  ; yes                    ;
; Addr_W[1]$latch                                     ; state.st_Write_Ram  ; yes                    ;
; Addr_W[2]$latch                                     ; state.st_Write_Ram  ; yes                    ;
; Addr_W[3]$latch                                     ; state.st_Write_Ram  ; yes                    ;
; Addr_W[4]$latch                                     ; state.st_Write_Ram  ; yes                    ;
; Addr_W[5]$latch                                     ; state.st_Write_Ram  ; yes                    ;
; Addr_R[0]$latch                                     ; state.st_Read_Ram   ; yes                    ;
; Addr_R[1]$latch                                     ; state.st_Read_Ram   ; yes                    ;
; Addr_R[2]$latch                                     ; state.st_Read_Ram   ; yes                    ;
; Addr_R[3]$latch                                     ; state.st_Read_Ram   ; yes                    ;
; Addr_R[4]$latch                                     ; state.st_Read_Ram   ; yes                    ;
; Addr_R[5]$latch                                     ; state.st_Read_Ram   ; yes                    ;
; X_To_Sent[0]$latch                                  ; state.st_Write_Ram  ; yes                    ;
; X_To_Sent[1]$latch                                  ; state.st_Write_Ram  ; yes                    ;
; X_To_Sent[2]$latch                                  ; state.st_Write_Ram  ; yes                    ;
; Y_To_Sent[0]$latch                                  ; state.st_Write_Ram  ; yes                    ;
; Y_To_Sent[1]$latch                                  ; state.st_Write_Ram  ; yes                    ;
; Y_To_Sent[2]$latch                                  ; state.st_Write_Ram  ; yes                    ;
; Number of user-specified and inferred latches = 18  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; checking_Second_Move                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 72    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 16    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 55    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |game|s_Addr_W[0]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |game|int_Pos_To_Capture_Y[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |game|int_Pos_To_Capture_Y[1] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |game|int_Pos_To_Capture_X[1] ;
; 18:1               ; 5 bits    ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; No         ; |game|Selector0               ;
; 19:1               ; 2 bits    ; 24 LEs        ; 6 LEs                ; 18 LEs                 ; No         ; |game|Selector9               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Dec 21 01:04:30 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Design1 -c Design1
Info: Found 1 design units, including 1 entities, in source file p1_board_vga.bdf
    Info: Found entity 1: P1_BOARD_vga
Info: Found 1 design units, including 1 entities, in source file vga_test_board.bdf
    Info: Found entity 1: VGA_TEST_BOARD
Info: Found 1 design units, including 1 entities, in source file vga_visualisation.bdf
    Info: Found entity 1: VGA_visualisation
Info: Found 2 design units, including 1 entities, in source file i_o_manager_vga.vhd
    Info: Found design unit 1: i_o_manager_vga-bdf_type
    Info: Found entity 1: i_o_manager_vga
Info: Found 2 design units, including 1 entities, in source file add_generator.vhd
    Info: Found design unit 1: add_generator-a
    Info: Found entity 1: add_generator
Info: Found 2 design units, including 1 entities, in source file bcd7seg.vhd
    Info: Found design unit 1: BCD7seg-behaviour
    Info: Found entity 1: BCD7seg
Info: Found 2 design units, including 1 entities, in source file clk_div_two.vhd
    Info: Found design unit 1: clk_div_two-simple
    Info: Found entity 1: clk_div_two
Info: Found 4 design units, including 2 entities, in source file clk_video.vhd
    Info: Found design unit 1: clk_video_altclkctrl_6df-RTL
    Info: Found design unit 2: clk_video-RTL
    Info: Found entity 1: clk_video_altclkctrl_6df
    Info: Found entity 2: clk_video
Info: Found 2 design units, including 1 entities, in source file count4b.vhd
    Info: Found design unit 1: count4b-arc_count4b
    Info: Found entity 1: count4b
Info: Found 2 design units, including 1 entities, in source file f_div.vhd
    Info: Found design unit 1: f_div-dni
    Info: Found entity 1: f_div
Info: Found 2 design units, including 1 entities, in source file hex_disps.vhd
    Info: Found design unit 1: hex_disps-struct
    Info: Found entity 1: hex_disps
Info: Found 2 design units, including 1 entities, in source file keypad.vhd
    Info: Found design unit 1: keypad-arc_keypad
    Info: Found entity 1: keypad
Info: Found 2 design units, including 1 entities, in source file keytest_h_v2.vhd
    Info: Found design unit 1: keytest_h_v2-main
    Info: Found entity 1: keytest_h_v2
Info: Found 2 design units, including 1 entities, in source file big_block.vhd
    Info: Found design unit 1: big_block-main
    Info: Found entity 1: big_block
Info: Found 2 design units, including 1 entities, in source file protocol_rx.vhd
    Info: Found design unit 1: protocol_rx-main
    Info: Found entity 1: protocol_rx
Info: Found 2 design units, including 1 entities, in source file protocol_tx.vhd
    Info: Found design unit 1: protocol_tx-main
    Info: Found entity 1: protocol_tx
Info: Found 2 design units, including 1 entities, in source file square.vhd
    Info: Found design unit 1: square-functional
    Info: Found entity 1: square
Info: Found 2 design units, including 1 entities, in source file rx_module2.vhd
    Info: Found design unit 1: rx_module2-main
    Info: Found entity 1: rx_module2
Info: Found 2 design units, including 1 entities, in source file vga_sync.vhd
    Info: Found design unit 1: VGA_SYNC-a
    Info: Found entity 1: VGA_SYNC
Info: Found 2 design units, including 1 entities, in source file video_memory.vhd
    Info: Found design unit 1: video_memory-SYN
    Info: Found entity 1: Video_Memory
Info: Found 2 design units, including 1 entities, in source file wr_memory.vhd
    Info: Found design unit 1: wr_memory-functional
    Info: Found entity 1: wr_memory
Info: Found 2 design units, including 1 entities, in source file tx_module.vhd
    Info: Found design unit 1: tx_module-main
    Info: Found entity 1: tx_module
Info: Found 2 design units, including 1 entities, in source file design1.vhd
    Info: Found design unit 1: Design1-main
    Info: Found entity 1: Design1
Info: Found 2 design units, including 1 entities, in source file registerbank.vhd
    Info: Found design unit 1: register_bank2-main
    Info: Found entity 1: register_bank2
Info: Found 2 design units, including 1 entities, in source file main.vhd
    Info: Found design unit 1: main_control-main
    Info: Found entity 1: main_control
Info: Found 2 design units, including 1 entities, in source file tx_block.vhd
    Info: Found design unit 1: tx_block-main
    Info: Found entity 1: tx_block
Info: Found 2 design units, including 1 entities, in source file rx_block.vhd
    Info: Found design unit 1: rx_block-main
    Info: Found entity 1: rx_block
Info: Found 2 design units, including 1 entities, in source file main_entity.vhd
    Info: Found design unit 1: main_entity-main
    Info: Found entity 1: main_entity
Info: Found 2 design units, including 1 entities, in source file square_map.vhd
    Info: Found design unit 1: square_map-functional
    Info: Found entity 1: square_map
Info: Found 2 design units, including 1 entities, in source file kb_xy_module.vhd
    Info: Found design unit 1: kb_xy_module-main
    Info: Found entity 1: kb_xy_module
Info: Found 2 design units, including 1 entities, in source file ram64.vhd
    Info: Found design unit 1: ram64-SYN
    Info: Found entity 1: ram64
Info: Found 2 design units, including 1 entities, in source file add64_gen.vhd
    Info: Found design unit 1: add64_gen-a
    Info: Found entity 1: add64_gen
Info: Found 1 design units, including 1 entities, in source file trash.bdf
    Info: Found entity 1: trash
Info: Found 2 design units, including 1 entities, in source file inverse_square_map.vhd
    Info: Found design unit 1: inverse_square_map-inv_functional
    Info: Found entity 1: inverse_square_map
Info: Found 1 design units, including 1 entities, in source file sender1.bdf
    Info: Found entity 1: sender1
Info: Found 2 design units, including 1 entities, in source file game.vhd
    Info: Found design unit 1: game-main
    Info: Found entity 1: game
Info: Elaborating entity "game" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at game.vhd(15): used implicit default value for signal "SEND_RDY" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at game.vhd(15): used implicit default value for signal "SEND_GR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at game.vhd(15): used implicit default value for signal "SEND_EQ" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at game.vhd(15): used implicit default value for signal "SEND_SM" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at game.vhd(17): used implicit default value for signal "enterCode" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at game.vhd(49): object "piece_To_Write" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at game.vhd(53): object "s_Addr_R" assigned a value but never read
Info (10041): Inferred latch for "frame_received" at game.vhd(295)
Info (10041): Inferred latch for "X_To_Sent[0]" at game.vhd(284)
Info (10041): Inferred latch for "X_To_Sent[1]" at game.vhd(284)
Info (10041): Inferred latch for "X_To_Sent[2]" at game.vhd(284)
Info (10041): Inferred latch for "Y_To_Sent[0]" at game.vhd(283)
Info (10041): Inferred latch for "Y_To_Sent[1]" at game.vhd(283)
Info (10041): Inferred latch for "Y_To_Sent[2]" at game.vhd(283)
Info (10041): Inferred latch for "Addr_R[0]" at game.vhd(281)
Info (10041): Inferred latch for "Addr_R[1]" at game.vhd(281)
Info (10041): Inferred latch for "Addr_R[2]" at game.vhd(281)
Info (10041): Inferred latch for "Addr_R[3]" at game.vhd(281)
Info (10041): Inferred latch for "Addr_R[4]" at game.vhd(281)
Info (10041): Inferred latch for "Addr_R[5]" at game.vhd(281)
Info (10041): Inferred latch for "Addr_W[0]" at game.vhd(280)
Info (10041): Inferred latch for "Addr_W[1]" at game.vhd(280)
Info (10041): Inferred latch for "Addr_W[2]" at game.vhd(280)
Info (10041): Inferred latch for "Addr_W[3]" at game.vhd(280)
Info (10041): Inferred latch for "Addr_W[4]" at game.vhd(280)
Info (10041): Inferred latch for "Addr_W[5]" at game.vhd(280)
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "X_To_Sent[0]$latch" merged with LATCH primitive "Addr_W[0]$latch"
    Info: Duplicate LATCH primitive "X_To_Sent[1]$latch" merged with LATCH primitive "Addr_W[1]$latch"
    Info: Duplicate LATCH primitive "X_To_Sent[2]$latch" merged with LATCH primitive "Addr_W[2]$latch"
    Info: Duplicate LATCH primitive "Y_To_Sent[0]$latch" merged with LATCH primitive "Addr_W[3]$latch"
    Info: Duplicate LATCH primitive "Y_To_Sent[1]$latch" merged with LATCH primitive "Addr_W[4]$latch"
    Info: Duplicate LATCH primitive "Y_To_Sent[2]$latch" merged with LATCH primitive "Addr_W[5]$latch"
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "SEND_RDY" is stuck at GND
    Warning (13410): Pin "SEND_GR" is stuck at GND
    Warning (13410): Pin "SEND_EQ" is stuck at GND
    Warning (13410): Pin "SEND_SM" is stuck at GND
    Warning (13410): Pin "frame_received" is stuck at VCC
    Warning (13410): Pin "enterCode" is stuck at GND
Warning: Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "GR_RECEIVED"
    Warning (15610): No output dependent on input pin "EQ_RECEIVED"
    Warning (15610): No output dependent on input pin "SM_RECEIVED"
    Warning (15610): No output dependent on input pin "DT_RECEIVED"
    Warning (15610): No output dependent on input pin "bank_ready"
Info: Implemented 195 device resources after synthesis - the final resource count might be different
    Info: Implemented 22 input pins
    Info: Implemented 28 output pins
    Info: Implemented 145 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 250 megabytes
    Info: Processing ended: Thu Dec 21 01:04:32 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


