{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1512126211275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1512126211279 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 01 16:33:31 2017 " "Processing started: Fri Dec 01 16:33:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1512126211279 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126211279 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126211279 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1512126211612 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1512126211612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/microprocessor-ee337/project-2/vhdl files/components.vhd 27 13 " "Found 27 design units, including 13 entities, in source file /github/microprocessor-ee337/project-2/vhdl files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic " "Found design unit 1: basic" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux_2to1-behave " "Found design unit 2: mux_2to1-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 mux_2to1_nbits-behave " "Found design unit 3: mux_2to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 mux_4to1-behave " "Found design unit 4: mux_4to1-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 164 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 mux_4to1_nbits-behave " "Found design unit 5: mux_4to1_nbits-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 188 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 sign_extend-extend " "Found design unit 6: sign_extend-extend" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 215 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 nor_box-norer " "Found design unit 7: nor_box-norer" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 236 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 unsigned_comparator-behave " "Found design unit 8: unsigned_comparator-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 266 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 left7_shifter-shift " "Found design unit 9: left7_shifter-shift" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 303 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 alu-Behavioral " "Found design unit 10: alu-Behavioral" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 325 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 dregister-behave " "Found design unit 11: dregister-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 382 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 dflipflop-behave " "Found design unit 12: dflipflop-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 413 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 PriorityEncoder-behave " "Found design unit 13: PriorityEncoder-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 444 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 counter-behave " "Found design unit 14: counter-behave" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 474 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux_2to1_nbits " "Found entity 2: mux_2to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux_4to1 " "Found entity 3: mux_4to1" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "4 mux_4to1_nbits " "Found entity 4: mux_4to1_nbits" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "5 sign_extend " "Found entity 5: sign_extend" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 207 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "6 nor_box " "Found entity 6: nor_box" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "7 unsigned_comparator " "Found entity 7: unsigned_comparator" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 255 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "8 left7_shifter " "Found entity 8: left7_shifter" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "9 alu " "Found entity 9: alu" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "10 dregister " "Found entity 10: dregister" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 371 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "11 dflipflop " "Found entity 11: dflipflop" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "12 PriorityEncoder " "Found entity 12: PriorityEncoder" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "13 counter " "Found entity 13: counter" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/microprocessor-ee337/project-2/vhdl files/lm_sm_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/microprocessor-ee337/project-2/vhdl files/lm_sm_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LM_SM_Block-behave " "Found design unit 1: LM_SM_Block-behave" {  } { { "../LM_SM_Block.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "1 LM_SM_Block " "Found entity 1: LM_SM_Block" {  } { { "../LM_SM_Block.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/github/microprocessor-ee337/project-2/vhdl files/lm_sm_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /github/microprocessor-ee337/project-2/vhdl files/lm_sm_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LM_SM_logic-behave " "Found design unit 1: LM_SM_logic-behave" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""} { "Info" "ISGN_ENTITY_NAME" "1 LM_SM_logic " "Found entity 1: LM_SM_logic" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1512126224908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LM_SM_Block " "Elaborating entity \"LM_SM_Block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1512126224940 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b LM_SM_Block.vhd(27) " "Verilog HDL or VHDL warning at LM_SM_Block.vhd(27): object \"b\" assigned a value but never read" {  } { { "../LM_SM_Block.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512126224940 "|LM_SM_Block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2to1_nbits mux_2to1_nbits:mux1 " "Elaborating entity \"mux_2to1_nbits\" for hierarchy \"mux_2to1_nbits:mux1\"" {  } { { "../LM_SM_Block.vhd" "mux1" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512126224940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dregister dregister:ir8_reg " "Elaborating entity \"dregister\" for hierarchy \"dregister:ir8_reg\"" {  } { { "../LM_SM_Block.vhd" "ir8_reg" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512126224940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LM_SM_logic LM_SM_logic:lsm_block " "Elaborating entity \"LM_SM_logic\" for hierarchy \"LM_SM_logic:lsm_block\"" {  } { { "../LM_SM_Block.vhd" "lsm_block" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pe_done LM_SM_logic.vhd(27) " "Verilog HDL or VHDL warning at LM_SM_logic.vhd(27): object \"pe_done\" assigned a value but never read" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code LM_SM_logic.vhd(45) " "VHDL Process Statement warning at LM_SM_logic.vhd(45): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start LM_SM_logic.vhd(45) " "VHDL Process Statement warning at LM_SM_logic.vhd(45): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start LM_SM_logic.vhd(59) " "VHDL Process Statement warning at LM_SM_logic.vhd(59): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code LM_SM_logic.vhd(59) " "VHDL Process Statement warning at LM_SM_logic.vhd(59): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(61) " "VHDL Process Statement warning at LM_SM_logic.vhd(61): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(63) " "VHDL Process Statement warning at LM_SM_logic.vhd(63): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(64) " "VHDL Process Statement warning at LM_SM_logic.vhd(64): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start LM_SM_logic.vhd(69) " "VHDL Process Statement warning at LM_SM_logic.vhd(69): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code LM_SM_logic.vhd(69) " "VHDL Process Statement warning at LM_SM_logic.vhd(69): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(71) " "VHDL Process Statement warning at LM_SM_logic.vhd(71): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(73) " "VHDL Process Statement warning at LM_SM_logic.vhd(73): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LSM LM_SM_logic.vhd(74) " "VHDL Process Statement warning at LM_SM_logic.vhd(74): signal \"LSM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dummy_ir8_in LM_SM_logic.vhd(79) " "VHDL Process Statement warning at LM_SM_logic.vhd(79): signal \"dummy_ir8_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start LM_SM_logic.vhd(79) " "VHDL Process Statement warning at LM_SM_logic.vhd(79): signal \"start\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mux_select LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"mux_select\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_PC LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"en_PC\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_IFID LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"en_IFID\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "counter_start LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"counter_start\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "start LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"start\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir8_in LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"ir8_in\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dummy_ir8_in LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"dummy_ir8_in\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LM_address LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"LM_address\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SM_address LM_SM_logic.vhd(35) " "VHDL Process Statement warning at LM_SM_logic.vhd(35): inferring latch(es) for signal or variable \"SM_address\", which holds its previous value in one or more paths through the process" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_address\[0\] LM_SM_logic.vhd(35) " "Inferred latch for \"SM_address\[0\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_address\[1\] LM_SM_logic.vhd(35) " "Inferred latch for \"SM_address\[1\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SM_address\[2\] LM_SM_logic.vhd(35) " "Inferred latch for \"SM_address\[2\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LM_address\[0\] LM_SM_logic.vhd(35) " "Inferred latch for \"LM_address\[0\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LM_address\[1\] LM_SM_logic.vhd(35) " "Inferred latch for \"LM_address\[1\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LM_address\[2\] LM_SM_logic.vhd(35) " "Inferred latch for \"LM_address\[2\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[0\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[0\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[1\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[1\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[2\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[2\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[3\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[3\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[4\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[4\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[5\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[5\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[6\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[6\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dummy_ir8_in\[7\] LM_SM_logic.vhd(35) " "Inferred latch for \"dummy_ir8_in\[7\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[0\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[0\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[1\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[1\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[2\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[2\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[3\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[3\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[4\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[4\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[5\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[5\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[6\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[6\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir8_in\[7\] LM_SM_logic.vhd(35) " "Inferred latch for \"ir8_in\[7\]\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "start LM_SM_logic.vhd(35) " "Inferred latch for \"start\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "counter_start LM_SM_logic.vhd(35) " "Inferred latch for \"counter_start\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_IFID LM_SM_logic.vhd(35) " "Inferred latch for \"en_IFID\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "en_PC LM_SM_logic.vhd(35) " "Inferred latch for \"en_PC\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mux_select LM_SM_logic.vhd(35) " "Inferred latch for \"mux_select\" at LM_SM_logic.vhd(35)" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|LM_SM_logic:lsm_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PriorityEncoder LM_SM_logic:lsm_block\|PriorityEncoder:pe " "Elaborating entity \"PriorityEncoder\" for hierarchy \"LM_SM_logic:lsm_block\|PriorityEncoder:pe\"" {  } { { "../LM_SM_logic.vhd" "pe" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter1 " "Elaborating entity \"counter\" for hierarchy \"counter:counter1\"" {  } { { "../LM_SM_Block.vhd" "counter1" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset components.vhd(494) " "VHDL Process Statement warning at components.vhd(494): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1512126224955 "|LM_SM_Block|counter:counter1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1512126225525 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[0\] LM_SM_logic:lsm_block\|dummy_ir8_in\[0\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[0\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[0\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512126225579 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[1\] LM_SM_logic:lsm_block\|dummy_ir8_in\[1\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[1\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[1\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512126225579 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[2\] LM_SM_logic:lsm_block\|dummy_ir8_in\[2\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[2\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[2\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512126225579 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[3\] LM_SM_logic:lsm_block\|dummy_ir8_in\[3\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[3\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[3\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512126225579 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[4\] LM_SM_logic:lsm_block\|dummy_ir8_in\[4\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[4\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[4\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512126225579 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[5\] LM_SM_logic:lsm_block\|dummy_ir8_in\[5\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[5\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[5\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512126225579 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[6\] LM_SM_logic:lsm_block\|dummy_ir8_in\[6\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[6\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[6\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512126225579 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "LM_SM_logic:lsm_block\|ir8_in\[7\] LM_SM_logic:lsm_block\|dummy_ir8_in\[7\] " "Duplicate LATCH primitive \"LM_SM_logic:lsm_block\|ir8_in\[7\]\" merged with LATCH primitive \"LM_SM_logic:lsm_block\|dummy_ir8_in\[7\]\"" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1512126225579 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1512126225579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|start " "Latch LM_SM_logic:lsm_block\|start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA LM_SM_logic:lsm_block\|start " "Ports D and ENA on the latch are fed by the same signal LM_SM_logic:lsm_block\|start" {  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 26 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512126225579 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512126225579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[0\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[0\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[0\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512126225579 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512126225579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[1\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[1\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[1\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512126225579 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512126225579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[2\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[2\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[2\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512126225579 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512126225579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[3\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[3\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[3\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512126225579 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512126225579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[4\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[4\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[4\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512126225579 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512126225579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[5\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[5\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[5\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512126225579 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512126225579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[6\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[6\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[6\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512126225579 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512126225579 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "LM_SM_logic:lsm_block\|dummy_ir8_in\[7\] " "Latch LM_SM_logic:lsm_block\|dummy_ir8_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dregister:ir8_reg\|dout\[7\] " "Ports D and ENA on the latch are fed by the same signal dregister:ir8_reg\|dout\[7\]" {  } { { "../components.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/components.vhd" 388 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1512126225579 ""}  } { { "../LM_SM_logic.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_logic.vhd" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1512126225579 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "en_IFID VCC " "Pin \"en_IFID\" is stuck at VCC" {  } { { "../LM_SM_Block.vhd" "" { Text "C:/Github/Microprocessor-EE337/Project-2/VHDL Files/LM_SM_Block.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1512126225610 "|LM_SM_Block|en_IFID"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1512126225610 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1512126225710 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1512126226358 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1512126226358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1512126226443 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1512126226443 ""} { "Info" "ICUT_CUT_TM_LCELLS" "73 " "Implemented 73 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1512126226443 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1512126226443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 48 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1512126226496 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 01 16:33:46 2017 " "Processing ended: Fri Dec 01 16:33:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1512126226496 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1512126226496 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1512126226496 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1512126226496 ""}
