#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-timescale=1ns/1ns' '-ntb_opts' 'uvm-1.2' '-lca' '-debug_access+all' '-cm' 'line+cond+tgl+branch+assert' '-cm_dir' 'simv.vdb' '+UVM_TESTNAME=hits_test' ' +UVM_TESTNAME=all_miss_test +UVM_TESTNAME=ptw_flush_test' ' +UVM_TESTNAME=sh_tlb_flush_test' ' +UVM_TESTNAME=all_flush_test' ' +UVM_TESTNAME=tlb_flush_test' ' +UVM_TESTNAME=priority_test' ' +UVM_TESTNAME=dis_trans_test' ' +UVM_TESTNAME=tlb_update_test' ' +UVM_TESTNAME=sh_tlb_upd_test' ' +UVM_TESTNAME=ptw_fsm_test' ' +UVM_TESTNAME=rand_test +UVM_TESTNAME=sh_tlb_full_test' '+incdir+mmu_sv32' 'tb_top.sv' '+incdir+seq' '+incdir+tlb' '+incdir+shared_tlb' '+incdir+ptw'  -static_dbgen_only -daidir=$1 2>&1
