===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2130 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2480 ( 17.0%)    0.2480 ( 20.4%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2131 ( 14.6%)    0.2131 ( 17.6%)    Parse modules
    0.0317 (  2.2%)    0.0317 (  2.6%)    Verify circuit
    1.0934 ( 75.1%)    0.8512 ( 70.2%)  'firrtl.circuit' Pipeline
    0.0300 (  2.1%)    0.0300 (  2.5%)    LowerFIRRTLAnnotations
    0.1618 ( 11.1%)    0.0885 (  7.3%)    'firrtl.module' Pipeline
    0.0600 (  4.1%)    0.0335 (  2.8%)      DropName
    0.1018 (  7.0%)    0.0549 (  4.5%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0083 (  0.6%)    0.0046 (  0.4%)    'firrtl.module' Pipeline
    0.0083 (  0.6%)    0.0046 (  0.4%)      LowerCHIRRTLPass
    0.0116 (  0.8%)    0.0116 (  1.0%)    InferWidths
    0.0306 (  2.1%)    0.0306 (  2.5%)    MemToRegOfVec
    0.0522 (  3.6%)    0.0522 (  4.3%)    InferResets
    0.0047 (  0.3%)    0.0047 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0092 (  0.6%)    0.0092 (  0.8%)    WireDFT
    0.1187 (  8.2%)    0.1187 (  9.8%)    LowerFIRRTLTypes
    0.0721 (  5.0%)    0.0408 (  3.4%)    'firrtl.module' Pipeline
    0.0702 (  4.8%)    0.0398 (  3.3%)      ExpandWhens
    0.0019 (  0.1%)    0.0011 (  0.1%)      SFCCompat
    0.0287 (  2.0%)    0.0287 (  2.4%)    Inliner
    0.0338 (  2.3%)    0.0338 (  2.8%)    'firrtl.module' Pipeline
    0.0338 (  2.3%)    0.0338 (  2.8%)      RandomizeRegisterInit
    0.0125 (  0.9%)    0.0125 (  1.0%)    CheckCombCycles
    0.0015 (  0.1%)    0.0015 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1662 ( 11.4%)    0.1662 ( 13.7%)    'firrtl.module' Pipeline
    0.1576 ( 10.8%)    0.1576 ( 13.0%)      Canonicalizer
    0.0086 (  0.6%)    0.0086 (  0.7%)      InferReadWrite
    0.0038 (  0.3%)    0.0038 (  0.3%)    PrefixModules
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0265 (  1.8%)    0.0265 (  2.2%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0095 (  0.7%)    0.0095 (  0.8%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1302 (  8.9%)    0.1302 ( 10.7%)    'firrtl.module' Pipeline
    0.0079 (  0.5%)    0.0079 (  0.7%)      DropName
    0.1223 (  8.4%)    0.1223 ( 10.1%)      Canonicalizer
    0.0139 (  1.0%)    0.0139 (  1.1%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0336 (  2.3%)    0.0336 (  2.8%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0138 (  0.9%)    0.0138 (  1.1%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0346 (  2.4%)    0.0346 (  2.9%)  'hw.module' Pipeline
    0.0097 (  0.7%)    0.0097 (  0.8%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0163 (  1.1%)    0.0163 (  1.3%)    Canonicalizer
    0.0065 (  0.4%)    0.0065 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0021 (  0.1%)    0.0021 (  0.2%)    HWCleanup
    0.0037 (  0.3%)    0.0037 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0036 (  0.2%)    0.0036 (  0.3%)    PrettifyVerilog
    0.0030 (  0.2%)    0.0030 (  0.2%)  StripDebugInfoWithPred
    0.0232 (  1.6%)    0.0232 (  1.9%)  ExportVerilog
    0.0011 (  0.1%)    0.0011 (  0.1%)  Rest
    1.4553 (100.0%)    1.2130 (100.0%)  Total

{
  totalTime: 1.222,
  maxMemory: 67485696
}
