
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/carlos/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)


-- Running command `verilog_defaults -push; verilog_defaults -add -defer; read_verilog j1soc.v j1.v dpram.v uart_lm/uart.v  uart_lm/peripheral_uart.v multiplier/peripheral_mult.v  multiplier/mult_32/acc.v  multiplier/mult_32/comp.v  multiplier/mult_32/control_mult.v  multiplier/mult_32/lsr.v  multiplier/mult_32/rsr.v  multiplier/mult_32/mult_32.v divider/peripheral_div.v divider/div_16/control_div.v divider/div_16/counter_div.v divider/div_16/div_16.v divider/div_16/final_result.v divider/div_16/lsr_div.v divider/div_16/subtractor.v dpRAM/core_peripheric.v dpRAM/dualport_RAM.v dpRAM/dpRAM_interface.v; verilog_defaults -pop; attrmap -tocase keep -imap keep=true keep=1 -imap keep=false keep=0 -remove keep=0; synth_ecp5 -top j1soc; write_json j1soc.json' --

1. Executing Verilog-2005 frontend: j1soc.v
Parsing Verilog input from `j1soc.v' to AST representation.
Storing AST representation for module `$abstract\j1soc'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: j1.v
Parsing Verilog input from `j1.v' to AST representation.
Storing AST representation for module `$abstract\j1'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: dpram.v
Parsing Verilog input from `dpram.v' to AST representation.
Storing AST representation for module `$abstract\dp_ram'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: uart_lm/uart.v
Parsing Verilog input from `uart_lm/uart.v' to AST representation.
Storing AST representation for module `$abstract\uart'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: uart_lm/peripheral_uart.v
Parsing Verilog input from `uart_lm/peripheral_uart.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_uart'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: multiplier/peripheral_mult.v
Parsing Verilog input from `multiplier/peripheral_mult.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_mult'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: multiplier/mult_32/acc.v
Parsing Verilog input from `multiplier/mult_32/acc.v' to AST representation.
Storing AST representation for module `$abstract\acc'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: multiplier/mult_32/comp.v
Parsing Verilog input from `multiplier/mult_32/comp.v' to AST representation.
Storing AST representation for module `$abstract\comp'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: multiplier/mult_32/control_mult.v
Parsing Verilog input from `multiplier/mult_32/control_mult.v' to AST representation.
Storing AST representation for module `$abstract\control_mult'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: multiplier/mult_32/lsr.v
Parsing Verilog input from `multiplier/mult_32/lsr.v' to AST representation.
Storing AST representation for module `$abstract\lsr'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: multiplier/mult_32/rsr.v
Parsing Verilog input from `multiplier/mult_32/rsr.v' to AST representation.
Storing AST representation for module `$abstract\rsr'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: multiplier/mult_32/mult_32.v
Parsing Verilog input from `multiplier/mult_32/mult_32.v' to AST representation.
Storing AST representation for module `$abstract\mult_32'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: divider/peripheral_div.v
Parsing Verilog input from `divider/peripheral_div.v' to AST representation.
Storing AST representation for module `$abstract\peripheral_div'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: divider/div_16/control_div.v
Parsing Verilog input from `divider/div_16/control_div.v' to AST representation.
Storing AST representation for module `$abstract\control_div'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: divider/div_16/counter_div.v
Parsing Verilog input from `divider/div_16/counter_div.v' to AST representation.
Storing AST representation for module `$abstract\counter_div'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: divider/div_16/div_16.v
Parsing Verilog input from `divider/div_16/div_16.v' to AST representation.
Storing AST representation for module `$abstract\div_16'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: divider/div_16/final_result.v
Parsing Verilog input from `divider/div_16/final_result.v' to AST representation.
Storing AST representation for module `$abstract\final_result'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: divider/div_16/lsr_div.v
Parsing Verilog input from `divider/div_16/lsr_div.v' to AST representation.
Storing AST representation for module `$abstract\lsr_div'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: divider/div_16/subtractor.v
Parsing Verilog input from `divider/div_16/subtractor.v' to AST representation.
Storing AST representation for module `$abstract\subtractor'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: dpRAM/core_peripheric.v
Parsing Verilog input from `dpRAM/core_peripheric.v' to AST representation.
Storing AST representation for module `$abstract\core_peripheric'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: dpRAM/dualport_RAM.v
Parsing Verilog input from `dpRAM/dualport_RAM.v' to AST representation.
Storing AST representation for module `$abstract\dualport_RAM'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: dpRAM/dpRAM_interface.v
Parsing Verilog input from `dpRAM/dpRAM_interface.v' to AST representation.
Storing AST representation for module `$abstract\dpRAM_interface'.
Successfully finished Verilog frontend.

23. Executing ATTRMAP pass (move or copy attributes).

24. Executing SYNTH_ECP5 pass.

24.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

24.2. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

24.3. Executing HIERARCHY pass (managing design hierarchy).

24.4. Executing AST frontend in derive mode using pre-parsed AST for module `\j1soc'.
Generating RTLIL representation for module `\j1soc'.

24.4.1. Analyzing design hierarchy..
Top module:  \j1soc

24.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\dpRAM_interface'.
Generating RTLIL representation for module `\dpRAM_interface'.
Parameter \clk_freq = 25000000
Parameter \baud = 115200

24.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_uart'.
Parameter \clk_freq = 25000000
Parameter \baud = 115200
Generating RTLIL representation for module `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart'.

24.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_div'.
Generating RTLIL representation for module `\peripheral_div'.

24.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\peripheral_mult'.
Generating RTLIL representation for module `\peripheral_mult'.
Parameter \bootram_file = 240'001011100010111000101111011001100110100101110010011011010111011101100001011100100110010100101111010010000110010101101100011011000110111101011111010101110110111101110010011011000110010000101111011010100011000100101110011011010110010101101101

24.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\j1'.
Parameter \bootram_file = 240'001011100010111000101111011001100110100101110010011011010111011101100001011100100110010100101111010010000110010101101100011011000110111101011111010101110110111101110010011011000110010000101111011010100011000100101110011011010110010101101101
Generating RTLIL representation for module `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1'.

24.4.7. Analyzing design hierarchy..
Top module:  \j1soc
Used module:     \dpRAM_interface
Used module:     $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart
Used module:     \peripheral_div
Used module:     \peripheral_mult
Used module:     $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1

24.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\mult_32'.
Generating RTLIL representation for module `\mult_32'.

24.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\div_16'.
Generating RTLIL representation for module `\div_16'.

24.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\core_peripheric'.
Generating RTLIL representation for module `\core_peripheric'.

24.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\dualport_RAM'.
Generating RTLIL representation for module `\dualport_RAM'.
Parameter \freq_hz = 25000000
Parameter \baud = 115200

24.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\uart'.
Parameter \freq_hz = 25000000
Parameter \baud = 115200
Generating RTLIL representation for module `$paramod$df55812022425781aef872d53070d057b210643d\uart'.
Parameter 1 (\adr_width) = 13
Parameter 2 (\dat_width) = 16
Parameter 3 (\mem_file_name) = 240'001011100010111000101111011001100110100101110010011011010111011101100001011100100110010100101111010010000110010101101100011011000110111101011111010101110110111101110010011011000110010000101111011010100011000100101110011011010110010101101101

24.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\dp_ram'.
Parameter 1 (\adr_width) = 13
Parameter 2 (\dat_width) = 16
Parameter 3 (\mem_file_name) = 240'001011100010111000101111011001100110100101110010011011010111011101100001011100100110010100101111010010000110010101101100011011000110111101011111010101110110111101110010011011000110010000101111011010100011000100101110011011010110010101101101
Generating RTLIL representation for module `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram'.

24.4.14. Analyzing design hierarchy..
Top module:  \j1soc
Used module:     \dpRAM_interface
Used module:         \core_peripheric
Used module:         \dualport_RAM
Used module:     $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart
Used module:         $paramod$df55812022425781aef872d53070d057b210643d\uart
Used module:     \peripheral_div
Used module:         \div_16
Used module:     \peripheral_mult
Used module:         \mult_32
Used module:     $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1
Used module:         $paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram

24.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\final_result'.
Generating RTLIL representation for module `\final_result'.

24.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\control_div'.
Generating RTLIL representation for module `\control_div'.
Note: Assuming pure combinatorial block at divider/div_16/control_div.v:83.1-142.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

24.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\counter_div'.
Generating RTLIL representation for module `\counter_div'.

24.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\subtractor'.
Generating RTLIL representation for module `\subtractor'.

24.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\lsr_div'.
Generating RTLIL representation for module `\lsr_div'.

24.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\control_mult'.
Generating RTLIL representation for module `\control_mult'.
Note: Assuming pure combinatorial block at multiplier/mult_32/control_mult.v:75.1-114.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.

24.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\acc'.
Generating RTLIL representation for module `\acc'.

24.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\comp'.
Generating RTLIL representation for module `\comp'.

24.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\lsr'.
Generating RTLIL representation for module `\lsr'.

24.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\rsr'.
Generating RTLIL representation for module `\rsr'.

24.4.25. Analyzing design hierarchy..
Top module:  \j1soc
Used module:     \dpRAM_interface
Used module:         \core_peripheric
Used module:         \dualport_RAM
Used module:     $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart
Used module:         $paramod$df55812022425781aef872d53070d057b210643d\uart
Used module:     \peripheral_div
Used module:         \div_16
Used module:             \final_result
Used module:             \control_div
Used module:             \counter_div
Used module:             \subtractor
Used module:             \lsr_div
Used module:     \peripheral_mult
Used module:         \mult_32
Used module:             \control_mult
Used module:             \acc
Used module:             \comp
Used module:             \lsr
Used module:             \rsr
Used module:     $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1
Used module:         $paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram

24.4.26. Analyzing design hierarchy..
Top module:  \j1soc
Used module:     \dpRAM_interface
Used module:         \core_peripheric
Used module:         \dualport_RAM
Used module:     $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart
Used module:         $paramod$df55812022425781aef872d53070d057b210643d\uart
Used module:     \peripheral_div
Used module:         \div_16
Used module:             \final_result
Used module:             \control_div
Used module:             \counter_div
Used module:             \subtractor
Used module:             \lsr_div
Used module:     \peripheral_mult
Used module:         \mult_32
Used module:             \control_mult
Used module:             \acc
Used module:             \comp
Used module:             \lsr
Used module:             \rsr
Used module:     $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1
Used module:         $paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram
Removing unused module `$abstract\dpRAM_interface'.
Removing unused module `$abstract\dualport_RAM'.
Removing unused module `$abstract\core_peripheric'.
Removing unused module `$abstract\subtractor'.
Removing unused module `$abstract\lsr_div'.
Removing unused module `$abstract\final_result'.
Removing unused module `$abstract\div_16'.
Removing unused module `$abstract\counter_div'.
Removing unused module `$abstract\control_div'.
Removing unused module `$abstract\peripheral_div'.
Removing unused module `$abstract\mult_32'.
Removing unused module `$abstract\rsr'.
Removing unused module `$abstract\lsr'.
Removing unused module `$abstract\control_mult'.
Removing unused module `$abstract\comp'.
Removing unused module `$abstract\acc'.
Removing unused module `$abstract\peripheral_mult'.
Removing unused module `$abstract\peripheral_uart'.
Removing unused module `$abstract\uart'.
Removing unused module `$abstract\dp_ram'.
Removing unused module `$abstract\j1'.
Removing unused module `$abstract\j1soc'.
Removed 22 unused modules.
Mapping positional arguments of cell j1soc.cpu0 ($paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1).
Warning: Resizing cell port div_16.lsr_d.rst from 32 bits to 1 bits.
Warning: Resizing cell port $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.ram0.adr_a from 15 bits to 13 bits.
Warning: Resizing cell port $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.ram0.en_b from 32 bits to 1 bits.

24.5. Executing PROC pass (convert processes to netlists).

24.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 1 empty switch in `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$proc$dpram.v:0$414'.
Removing empty process `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$proc$dpram.v:0$414'.
Cleaned up 2 empty switches.

24.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 2 switch rules as full_case in process $proc$multiplier/mult_32/rsr.v:8$454 in module rsr.
Marked 2 switch rules as full_case in process $proc$multiplier/mult_32/lsr.v:8$452 in module lsr.
Marked 2 switch rules as full_case in process $proc$multiplier/mult_32/acc.v:10$445 in module acc.
Marked 1 switch rules as full_case in process $proc$multiplier/mult_32/control_mult.v:75$443 in module control_mult.
Marked 5 switch rules as full_case in process $proc$multiplier/mult_32/control_mult.v:34$439 in module control_mult.
Marked 3 switch rules as full_case in process $proc$divider/div_16/lsr_div.v:14$436 in module lsr_div.
Marked 1 switch rules as full_case in process $proc$divider/div_16/subtractor.v:25$432 in module subtractor.
Marked 2 switch rules as full_case in process $proc$divider/div_16/subtractor.v:13$426 in module subtractor.
Marked 2 switch rules as full_case in process $proc$divider/div_16/counter_div.v:11$421 in module counter_div.
Marked 1 switch rules as full_case in process $proc$divider/div_16/control_div.v:83$419 in module control_div.
Marked 7 switch rules as full_case in process $proc$divider/div_16/control_div.v:38$417 in module control_div.
Marked 3 switch rules as full_case in process $proc$divider/div_16/final_result.v:8$415 in module final_result.
Marked 2 switch rules as full_case in process $proc$dpram.v:39$402 in module $paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.
Marked 4 switch rules as full_case in process $proc$uart_lm/uart.v:122$389 in module $paramod$df55812022425781aef872d53070d057b210643d\uart.
Marked 5 switch rules as full_case in process $proc$uart_lm/uart.v:66$381 in module $paramod$df55812022425781aef872d53070d057b210643d\uart.
Marked 1 switch rules as full_case in process $proc$uart_lm/uart.v:34$377 in module $paramod$df55812022425781aef872d53070d057b210643d\uart.
Marked 2 switch rules as full_case in process $proc$dpRAM/dualport_RAM.v:37$363 in module dualport_RAM.
Marked 2 switch rules as full_case in process $proc$dpRAM/dualport_RAM.v:22$352 in module dualport_RAM.
Marked 1 switch rules as full_case in process $proc$dpRAM/core_peripheric.v:72$348 in module core_peripheric.
Marked 4 switch rules as full_case in process $proc$dpRAM/core_peripheric.v:33$346 in module core_peripheric.
Marked 1 switch rules as full_case in process $proc$j1.v:159$344 in module $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.
Marked 3 switch rules as full_case in process $proc$j1.v:144$334 in module $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.
Marked 4 switch rules as full_case in process $proc$j1.v:113$326 in module $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.
Removed 1 dead cases from process $proc$j1.v:73$304 in module $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.
Marked 2 switch rules as full_case in process $proc$j1.v:73$304 in module $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.
Removed 1 dead cases from process $proc$j1.v:62$303 in module $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.
Marked 1 switch rules as full_case in process $proc$j1.v:62$303 in module $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.
Marked 2 switch rules as full_case in process $proc$j1.v:51$288 in module $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.
Marked 1 switch rules as full_case in process $proc$multiplier/peripheral_mult.v:56$276 in module peripheral_mult.
Marked 1 switch rules as full_case in process $proc$multiplier/peripheral_mult.v:29$260 in module peripheral_mult.
Marked 1 switch rules as full_case in process $proc$divider/peripheral_div.v:55$256 in module peripheral_div.
Marked 1 switch rules as full_case in process $proc$divider/peripheral_div.v:29$242 in module peripheral_div.
Marked 1 switch rules as full_case in process $proc$uart_lm/peripheral_uart.v:47$240 in module $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.
Marked 1 switch rules as full_case in process $proc$uart_lm/peripheral_uart.v:29$228 in module $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.
Marked 1 switch rules as full_case in process $proc$j1soc.v:108$225 in module j1soc.
Marked 1 switch rules as full_case in process $proc$j1soc.v:92$224 in module j1soc.
Removed a total of 2 dead cases.

24.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 5 redundant assignments.
Promoted 154 assignments to connections.

24.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\comp.$proc$multiplier/mult_32/comp.v:0$451'.
  Set init value: \tmp = 1'0
Found init rule in `\acc.$proc$multiplier/mult_32/acc.v:0$447'.
  Set init value: \pp = 0
Found init rule in `\control_mult.$proc$multiplier/mult_32/control_mult.v:0$444'.
  Set init value: \done = 1'0
  Set init value: \reset = 1'0
  Set init value: \add = 1'0
  Set init value: \sh = 1'0
  Set init value: \state = 3'000
Found init rule in `\subtractor.$proc$divider/div_16/subtractor.v:9$435'.
  Set init value: \Result = 16'0000000000000000
Found init rule in `\subtractor.$proc$divider/div_16/subtractor.v:8$434'.
  Set init value: \MSB = 1'0
Found init rule in `\counter_div.$proc$divider/div_16/counter_div.v:8$425'.
  Set init value: \cont = 5'10000
Found init rule in `\control_div.$proc$divider/div_16/control_div.v:0$420'.
  Set init value: \INIT = 1'1
  Set init value: \SH = 1'0
  Set init value: \LDA = 1'0
  Set init value: \DEC = 1'0
  Set init value: \DV0 = 1'0
  Set init value: \DONE = 1'0
Found init rule in `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:12$375'.
  Set init value: \d_out_2 = 16'0000000000000000
Found init rule in `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:6$374'.
  Set init value: \d_out_1 = 16'0000000000000000
Found init rule in `\core_peripheric.$proc$dpRAM/core_peripheric.v:0$349'.
  Set init value: \addr = 8'00000000
  Set init value: \rd = 1'0
  Set init value: \wr = 1'0
  Set init value: \d_out = 16'0000000000000000
  Set init value: \F_1 = 16'0000000000000000
  Set init value: \F_2 = 16'0000000000000000
  Set init value: \F_3 = 16'0000000000000000
  Set init value: \F_4 = 16'0000000000000000
  Set init value: \F_5 = 16'0000000000000000
  Set init value: \F_6 = 16'0000000000000000
  Set init value: \estado = 4'0000
Found init rule in `\peripheral_mult.$proc$multiplier/peripheral_mult.v:18$279'.
  Set init value: \init = 1'0
Found init rule in `\peripheral_mult.$proc$multiplier/peripheral_mult.v:17$278'.
  Set init value: \B = 16'0000000000000000
Found init rule in `\peripheral_mult.$proc$multiplier/peripheral_mult.v:16$277'.
  Set init value: \A = 16'0000000000000000
Found init rule in `\peripheral_div.$proc$divider/peripheral_div.v:18$259'.
  Set init value: \init = 1'0
Found init rule in `\peripheral_div.$proc$divider/peripheral_div.v:17$258'.
  Set init value: \B = 16'0000000000000000
Found init rule in `\peripheral_div.$proc$divider/peripheral_div.v:16$257'.
  Set init value: \A = 16'0000000000000000
Found init rule in `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:0$241'.
  Set init value: \ledout = 1'0

24.5.5. Executing PROC_ARST pass (detect async resets in processes).

24.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `\rsr.$proc$multiplier/mult_32/rsr.v:8$454'.
     1/2: $2\s_B[15:0]
     2/2: $1\s_B[15:0]
Creating decoders for process `\lsr.$proc$multiplier/mult_32/lsr.v:8$452'.
     1/2: $2\s_A[31:0]
     2/2: $1\s_A[31:0]
Creating decoders for process `\comp.$proc$multiplier/mult_32/comp.v:0$451'.
Creating decoders for process `\comp.$proc$multiplier/mult_32/comp.v:9$448'.
Creating decoders for process `\acc.$proc$multiplier/mult_32/acc.v:0$447'.
Creating decoders for process `\acc.$proc$multiplier/mult_32/acc.v:10$445'.
     1/2: $2\pp[31:0]
     2/2: $1\pp[31:0]
Creating decoders for process `\control_mult.$proc$multiplier/mult_32/control_mult.v:0$444'.
Creating decoders for process `\control_mult.$proc$multiplier/mult_32/control_mult.v:75$443'.
     1/4: $1\add[0:0]
     2/4: $1\reset[0:0]
     3/4: $1\sh[0:0]
     4/4: $1\done[0:0]
Creating decoders for process `\control_mult.$proc$multiplier/mult_32/control_mult.v:34$439'.
     1/7: $5\state[2:0]
     2/7: $4\state[2:0]
     3/7: $3\state[2:0]
     4/7: $2\state[2:0]
     5/7: $2\count[3:0]
     6/7: $1\state[2:0]
     7/7: $1\count[3:0]
Creating decoders for process `\lsr_div.$proc$divider/div_16/lsr_div.v:14$436'.
     1/5: $3\A[15:0]
     2/5: $2\A[15:0]
     3/5: $2\DV[15:0]
     4/5: $1\DV[15:0]
     5/5: $1\A[15:0]
Creating decoders for process `\subtractor.$proc$divider/div_16/subtractor.v:9$435'.
Creating decoders for process `\subtractor.$proc$divider/div_16/subtractor.v:8$434'.
Creating decoders for process `\subtractor.$proc$divider/div_16/subtractor.v:25$432'.
     1/1: $1\MSB[0:0]
Creating decoders for process `\subtractor.$proc$divider/div_16/subtractor.v:13$426'.
     1/2: $2\Result[15:0]
     2/2: $1\Result[15:0]
Creating decoders for process `\counter_div.$proc$divider/div_16/counter_div.v:8$425'.
Creating decoders for process `\counter_div.$proc$divider/div_16/counter_div.v:11$421'.
     1/2: $2\cont[4:0]
     2/2: $1\cont[4:0]
Creating decoders for process `\control_div.$proc$divider/div_16/control_div.v:0$420'.
Creating decoders for process `\control_div.$proc$divider/div_16/control_div.v:83$419'.
     1/6: $1\DONE[0:0]
     2/6: $1\LDA[0:0]
     3/6: $1\DEC[0:0]
     4/6: $1\SH[0:0]
     5/6: $1\DV0[0:0]
     6/6: $1\INIT[0:0]
Creating decoders for process `\control_div.$proc$divider/div_16/control_div.v:38$417'.
     1/7: $7\state[2:0]
     2/7: $6\state[2:0]
     3/7: $5\state[2:0]
     4/7: $4\state[2:0]
     5/7: $3\state[2:0]
     6/7: $2\state[2:0]
     7/7: $1\state[2:0]
Creating decoders for process `\final_result.$proc$divider/div_16/final_result.v:8$415'.
     1/3: $3\Result[15:0]
     2/3: $2\Result[15:0]
     3/3: $1\Result[15:0]
Creating decoders for process `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$proc$dpram.v:39$402'.
     1/7: $2$memwr$\ram$dpram.v:43$399_EN[15:0]$411
     2/7: $2$memwr$\ram$dpram.v:43$399_DATA[15:0]$410
     3/7: $2$memwr$\ram$dpram.v:43$399_ADDR[12:0]$409
     4/7: $1$memwr$\ram$dpram.v:43$399_EN[15:0]$408
     5/7: $1$memwr$\ram$dpram.v:43$399_DATA[15:0]$407
     6/7: $1$memwr$\ram$dpram.v:43$399_ADDR[12:0]$406
     7/7: $0\dat_a_out[15:0]
Creating decoders for process `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$proc$dpram.v:30$400'.
     1/1: $0\dat_b[15:0]
Creating decoders for process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:122$389'.
     1/5: $0\txd_reg[7:0]
     2/5: $0\tx_count16[3:0]
     3/5: $0\tx_bitcount[3:0]
     4/5: $0\uart_txd[0:0]
     5/5: $0\tx_busy[0:0]
Creating decoders for process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:66$381'.
     1/7: $0\rxd_reg[7:0]
     2/7: $0\rx_bitcount[3:0]
     3/7: $0\rx_count16[3:0]
     4/7: $0\rx_busy[0:0]
     5/7: $0\rx_avail[0:0]
     6/7: $0\rx_error[0:0]
     7/7: $0\rx_data[7:0]
Creating decoders for process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:52$380'.
Creating decoders for process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:34$377'.
     1/1: $0\enable16_counter[15:0]
Creating decoders for process `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:12$375'.
Creating decoders for process `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:6$374'.
Creating decoders for process `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:37$363'.
     1/7: $2$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$373
     2/7: $2$memwr$\ram$dpRAM/dualport_RAM.v:45$351_DATA[15:0]$372
     3/7: $2$memwr$\ram$dpRAM/dualport_RAM.v:45$351_ADDR[7:0]$371
     4/7: $1$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$369
     5/7: $1$memwr$\ram$dpRAM/dualport_RAM.v:45$351_DATA[15:0]$368
     6/7: $1$memwr$\ram$dpRAM/dualport_RAM.v:45$351_ADDR[7:0]$367
     7/7: $0\d_out_2[15:0]
Creating decoders for process `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:22$352'.
     1/7: $2$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$362
     2/7: $2$memwr$\ram$dpRAM/dualport_RAM.v:31$350_DATA[15:0]$361
     3/7: $2$memwr$\ram$dpRAM/dualport_RAM.v:31$350_ADDR[7:0]$360
     4/7: $1$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$358
     5/7: $1$memwr$\ram$dpRAM/dualport_RAM.v:31$350_DATA[15:0]$357
     6/7: $1$memwr$\ram$dpRAM/dualport_RAM.v:31$350_ADDR[7:0]$356
     7/7: $0\d_out_1[15:0]
Creating decoders for process `\core_peripheric.$proc$dpRAM/core_peripheric.v:0$349'.
Creating decoders for process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348'.
     1/4: $1\rd[0:0]
     2/4: $1\wr[0:0]
     3/4: $1\d_out[15:0]
     4/4: $1\addr[7:0]
Creating decoders for process `\core_peripheric.$proc$dpRAM/core_peripheric.v:33$346'.
     1/14: $2\estado[3:0]
     2/14: $1\estado[3:0]
     3/14: $2\F_1[15:0]
     4/14: $2\F_6[15:0]
     5/14: $2\F_5[15:0]
     6/14: $2\F_4[15:0]
     7/14: $2\F_3[15:0]
     8/14: $2\F_2[15:0]
     9/14: $1\F_6[15:0]
    10/14: $1\F_5[15:0]
    11/14: $1\F_4[15:0]
    12/14: $1\F_3[15:0]
    13/14: $1\F_2[15:0]
    14/14: $1\F_1[15:0]
Creating decoders for process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:159$344'.
     1/4: $0\rsp[4:0]
     2/4: $0\st0[15:0]
     3/4: $0\dsp[4:0]
     4/4: $0\pc[12:0]
Creating decoders for process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:144$334'.
     1/3: $3\_pc[12:0]
     2/3: $2\_pc[12:0]
     3/3: $1\_pc[12:0]
Creating decoders for process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:113$326'.
     1/12: $3\_rstkD[15:0]
     2/12: $3\_rstkW[0:0]
     3/12: $3\_rsp[4:0]
     4/12: $3\_dsp[4:0]
     5/12: $2\_rstkD[15:0]
     6/12: $2\_rstkW[0:0]
     7/12: $2\_rsp[4:0]
     8/12: $2\_dsp[4:0]
     9/12: $1\_rstkD[15:0]
    10/12: $1\_rstkW[0:0]
    11/12: $1\_rsp[4:0]
    12/12: $1\_dsp[4:0]
Creating decoders for process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:73$304'.
     1/2: $2\_st0[15:0]
     2/2: $1\_st0[15:0]
Creating decoders for process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:62$303'.
     1/1: $1\st0sel[3:0]
Creating decoders for process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:51$288'.
     1/6: $1$memwr$\rstack$j1.v:56$281_EN[15:0]$300
     2/6: $1$memwr$\rstack$j1.v:56$281_DATA[15:0]$299
     3/6: $1$memwr$\rstack$j1.v:56$281_ADDR[4:0]$298
     4/6: $1$memwr$\dstack$j1.v:54$280_EN[15:0]$297
     5/6: $1$memwr$\dstack$j1.v:54$280_DATA[15:0]$296
     6/6: $1$memwr$\dstack$j1.v:54$280_ADDR[4:0]$295
Creating decoders for process `\peripheral_mult.$proc$multiplier/peripheral_mult.v:18$279'.
Creating decoders for process `\peripheral_mult.$proc$multiplier/peripheral_mult.v:17$278'.
Creating decoders for process `\peripheral_mult.$proc$multiplier/peripheral_mult.v:16$277'.
Creating decoders for process `\peripheral_mult.$proc$multiplier/peripheral_mult.v:56$276'.
     1/2: $1\d_out[15:0] [15:1]
     2/2: $1\d_out[15:0] [0]
Creating decoders for process `\peripheral_mult.$proc$multiplier/peripheral_mult.v:45$273'.
Creating decoders for process `\peripheral_mult.$proc$multiplier/peripheral_mult.v:29$260'.
     1/1: $1\s[5:0]
Creating decoders for process `\peripheral_div.$proc$divider/peripheral_div.v:18$259'.
Creating decoders for process `\peripheral_div.$proc$divider/peripheral_div.v:17$258'.
Creating decoders for process `\peripheral_div.$proc$divider/peripheral_div.v:16$257'.
Creating decoders for process `\peripheral_div.$proc$divider/peripheral_div.v:55$256'.
     1/2: $1\d_out[15:0] [15:1]
     2/2: $1\d_out[15:0] [0]
Creating decoders for process `\peripheral_div.$proc$divider/peripheral_div.v:44$253'.
Creating decoders for process `\peripheral_div.$proc$divider/peripheral_div.v:29$242'.
     1/1: $1\s[5:0]
Creating decoders for process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:0$241'.
Creating decoders for process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:47$240'.
     1/2: $1\d_out[15:0] [15:8]
     2/2: $1\d_out[15:0] [7:0]
Creating decoders for process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:40$237'.
Creating decoders for process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:29$228'.
     1/1: $1\s[3:0]
Creating decoders for process `\j1soc.$proc$j1soc.v:108$225'.
     1/1: $1\j1_io_din[15:0]
Creating decoders for process `\j1soc.$proc$j1soc.v:92$224'.
     1/1: $1\cs[3:0]

24.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\comp.\tmp' from process `\comp.$proc$multiplier/mult_32/comp.v:9$448'.
Removing init bit 1'0 for non-memory siginal `\comp.\tmp` in process `\comp.$proc$multiplier/mult_32/comp.v:9$448`.
No latch inferred for signal `\control_mult.\done' from process `\control_mult.$proc$multiplier/mult_32/control_mult.v:75$443'.
Removing init bit 1'0 for non-memory siginal `\control_mult.\done` in process `\control_mult.$proc$multiplier/mult_32/control_mult.v:75$443`.
No latch inferred for signal `\control_mult.\reset' from process `\control_mult.$proc$multiplier/mult_32/control_mult.v:75$443'.
Removing init bit 1'0 for non-memory siginal `\control_mult.\reset` in process `\control_mult.$proc$multiplier/mult_32/control_mult.v:75$443`.
No latch inferred for signal `\control_mult.\add' from process `\control_mult.$proc$multiplier/mult_32/control_mult.v:75$443'.
Removing init bit 1'0 for non-memory siginal `\control_mult.\add` in process `\control_mult.$proc$multiplier/mult_32/control_mult.v:75$443`.
No latch inferred for signal `\control_mult.\sh' from process `\control_mult.$proc$multiplier/mult_32/control_mult.v:75$443'.
Removing init bit 1'0 for non-memory siginal `\control_mult.\sh` in process `\control_mult.$proc$multiplier/mult_32/control_mult.v:75$443`.
No latch inferred for signal `\subtractor.\MSB' from process `\subtractor.$proc$divider/div_16/subtractor.v:25$432'.
Removing init bit 1'0 for non-memory siginal `\subtractor.\MSB` in process `\subtractor.$proc$divider/div_16/subtractor.v:25$432`.
No latch inferred for signal `\control_div.\INIT' from process `\control_div.$proc$divider/div_16/control_div.v:83$419'.
Removing init bit 1'1 for non-memory siginal `\control_div.\INIT` in process `\control_div.$proc$divider/div_16/control_div.v:83$419`.
No latch inferred for signal `\control_div.\SH' from process `\control_div.$proc$divider/div_16/control_div.v:83$419'.
Removing init bit 1'0 for non-memory siginal `\control_div.\SH` in process `\control_div.$proc$divider/div_16/control_div.v:83$419`.
No latch inferred for signal `\control_div.\LDA' from process `\control_div.$proc$divider/div_16/control_div.v:83$419'.
Removing init bit 1'0 for non-memory siginal `\control_div.\LDA` in process `\control_div.$proc$divider/div_16/control_div.v:83$419`.
No latch inferred for signal `\control_div.\DEC' from process `\control_div.$proc$divider/div_16/control_div.v:83$419'.
Removing init bit 1'0 for non-memory siginal `\control_div.\DEC` in process `\control_div.$proc$divider/div_16/control_div.v:83$419`.
No latch inferred for signal `\control_div.\DONE' from process `\control_div.$proc$divider/div_16/control_div.v:83$419'.
Removing init bit 1'0 for non-memory siginal `\control_div.\DONE` in process `\control_div.$proc$divider/div_16/control_div.v:83$419`.
Latch inferred for signal `\control_div.\DV0' from process `\control_div.$proc$divider/div_16/control_div.v:83$419': $auto$proc_dlatch.cc:427:proc_dlatch$1417
No latch inferred for signal `\core_peripheric.\addr' from process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348'.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\addr [0]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\addr [1]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\addr [2]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\addr [3]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\addr [4]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\addr [5]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\addr [6]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\addr [7]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
No latch inferred for signal `\core_peripheric.\rd' from process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348'.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\rd` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
No latch inferred for signal `\core_peripheric.\wr' from process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348'.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\wr` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
No latch inferred for signal `\core_peripheric.\d_out' from process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348'.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [0]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [1]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [2]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [3]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [4]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [5]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [6]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [7]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [8]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [9]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [10]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [11]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [12]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [13]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [14]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
Removing init bit 1'0 for non-memory siginal `\core_peripheric.\d_out [15]` in process `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348`.
No latch inferred for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.\_pc' from process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:144$334'.
No latch inferred for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.\_dsp' from process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:113$326'.
No latch inferred for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.\_rsp' from process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:113$326'.
No latch inferred for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.\_rstkW' from process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:113$326'.
No latch inferred for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.\_rstkD' from process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:113$326'.
No latch inferred for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.\_st0' from process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:73$304'.
No latch inferred for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.\st0sel' from process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:62$303'.
No latch inferred for signal `\peripheral_mult.\s' from process `\peripheral_mult.$proc$multiplier/peripheral_mult.v:29$260'.
No latch inferred for signal `\peripheral_div.\s' from process `\peripheral_div.$proc$divider/peripheral_div.v:29$242'.
No latch inferred for signal `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.\s' from process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:29$228'.
No latch inferred for signal `\j1soc.\j1_io_din' from process `\j1soc.$proc$j1soc.v:108$225'.
No latch inferred for signal `\j1soc.\cs' from process `\j1soc.$proc$j1soc.v:92$224'.

24.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$1418' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$1419' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$1420' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$1421' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$1422' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$1423' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$1424' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).
Creating register for signal `\rsr.\s_B' using process `\rsr.$proc$multiplier/mult_32/rsr.v:8$454'.
  created $dff cell `$procdff$1425' with negative edge clock.
Creating register for signal `\lsr.\s_A' using process `\lsr.$proc$multiplier/mult_32/lsr.v:8$452'.
  created $dff cell `$procdff$1426' with negative edge clock.
Creating register for signal `\acc.\pp' using process `\acc.$proc$multiplier/mult_32/acc.v:10$445'.
  created $dff cell `$procdff$1427' with negative edge clock.
Creating register for signal `\control_mult.\state' using process `\control_mult.$proc$multiplier/mult_32/control_mult.v:34$439'.
  created $dff cell `$procdff$1428' with positive edge clock.
Creating register for signal `\control_mult.\count' using process `\control_mult.$proc$multiplier/mult_32/control_mult.v:34$439'.
  created $dff cell `$procdff$1429' with positive edge clock.
Creating register for signal `\lsr_div.\A' using process `\lsr_div.$proc$divider/div_16/lsr_div.v:14$436'.
  created $dff cell `$procdff$1430' with negative edge clock.
Creating register for signal `\lsr_div.\DV' using process `\lsr_div.$proc$divider/div_16/lsr_div.v:14$436'.
  created $dff cell `$procdff$1431' with negative edge clock.
Creating register for signal `\subtractor.\Result' using process `\subtractor.$proc$divider/div_16/subtractor.v:13$426'.
  created $dff cell `$procdff$1432' with negative edge clock.
Creating register for signal `\counter_div.\z' using process `\counter_div.$proc$divider/div_16/counter_div.v:11$421'.
  created $dff cell `$procdff$1433' with negative edge clock.
Creating register for signal `\counter_div.\cont' using process `\counter_div.$proc$divider/div_16/counter_div.v:11$421'.
  created $dff cell `$procdff$1434' with negative edge clock.
Creating register for signal `\control_div.\state' using process `\control_div.$proc$divider/div_16/control_div.v:38$417'.
  created $dff cell `$procdff$1435' with positive edge clock.
Creating register for signal `\final_result.\Result' using process `\final_result.$proc$divider/div_16/final_result.v:8$415'.
  created $dff cell `$procdff$1436' with positive edge clock.
Creating register for signal `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.\dat_a_out' using process `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$proc$dpram.v:39$402'.
  created $dff cell `$procdff$1437' with positive edge clock.
Creating register for signal `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$memwr$\ram$dpram.v:43$399_ADDR' using process `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$proc$dpram.v:39$402'.
  created $dff cell `$procdff$1438' with positive edge clock.
Creating register for signal `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$memwr$\ram$dpram.v:43$399_DATA' using process `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$proc$dpram.v:39$402'.
  created $dff cell `$procdff$1439' with positive edge clock.
Creating register for signal `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$memwr$\ram$dpram.v:43$399_EN' using process `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$proc$dpram.v:39$402'.
  created $dff cell `$procdff$1440' with positive edge clock.
Creating register for signal `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.\dat_b' using process `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$proc$dpram.v:30$400'.
  created $dff cell `$procdff$1441' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\tx_busy' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:122$389'.
  created $dff cell `$procdff$1442' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\uart_txd' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:122$389'.
  created $dff cell `$procdff$1443' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\tx_bitcount' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:122$389'.
  created $dff cell `$procdff$1444' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\tx_count16' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:122$389'.
  created $dff cell `$procdff$1445' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\txd_reg' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:122$389'.
  created $dff cell `$procdff$1446' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rx_data' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:66$381'.
  created $dff cell `$procdff$1447' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rx_error' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:66$381'.
  created $dff cell `$procdff$1448' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rx_avail' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:66$381'.
  created $dff cell `$procdff$1449' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rx_busy' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:66$381'.
  created $dff cell `$procdff$1450' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rx_count16' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:66$381'.
  created $dff cell `$procdff$1451' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rx_bitcount' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:66$381'.
  created $dff cell `$procdff$1452' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\rxd_reg' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:66$381'.
  created $dff cell `$procdff$1453' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\uart_rxd1' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:52$380'.
  created $dff cell `$procdff$1454' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\uart_rxd2' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:52$380'.
  created $dff cell `$procdff$1455' with positive edge clock.
Creating register for signal `$paramod$df55812022425781aef872d53070d057b210643d\uart.\enable16_counter' using process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:34$377'.
  created $dff cell `$procdff$1456' with positive edge clock.
Creating register for signal `\dualport_RAM.\d_out_2' using process `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:37$363'.
  created $dff cell `$procdff$1457' with negative edge clock.
Creating register for signal `\dualport_RAM.$memwr$\ram$dpRAM/dualport_RAM.v:45$351_ADDR' using process `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:37$363'.
  created $dff cell `$procdff$1458' with negative edge clock.
Creating register for signal `\dualport_RAM.$memwr$\ram$dpRAM/dualport_RAM.v:45$351_DATA' using process `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:37$363'.
  created $dff cell `$procdff$1459' with negative edge clock.
Creating register for signal `\dualport_RAM.$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN' using process `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:37$363'.
  created $dff cell `$procdff$1460' with negative edge clock.
Creating register for signal `\dualport_RAM.\d_out_1' using process `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:22$352'.
  created $dff cell `$procdff$1461' with negative edge clock.
Creating register for signal `\dualport_RAM.$memwr$\ram$dpRAM/dualport_RAM.v:31$350_ADDR' using process `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:22$352'.
  created $dff cell `$procdff$1462' with negative edge clock.
Creating register for signal `\dualport_RAM.$memwr$\ram$dpRAM/dualport_RAM.v:31$350_DATA' using process `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:22$352'.
  created $dff cell `$procdff$1463' with negative edge clock.
Creating register for signal `\dualport_RAM.$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN' using process `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:22$352'.
  created $dff cell `$procdff$1464' with negative edge clock.
Creating register for signal `\core_peripheric.\F_1' using process `\core_peripheric.$proc$dpRAM/core_peripheric.v:33$346'.
  created $dff cell `$procdff$1465' with positive edge clock.
Creating register for signal `\core_peripheric.\F_2' using process `\core_peripheric.$proc$dpRAM/core_peripheric.v:33$346'.
  created $dff cell `$procdff$1466' with positive edge clock.
Creating register for signal `\core_peripheric.\F_3' using process `\core_peripheric.$proc$dpRAM/core_peripheric.v:33$346'.
  created $dff cell `$procdff$1467' with positive edge clock.
Creating register for signal `\core_peripheric.\F_4' using process `\core_peripheric.$proc$dpRAM/core_peripheric.v:33$346'.
  created $dff cell `$procdff$1468' with positive edge clock.
Creating register for signal `\core_peripheric.\F_5' using process `\core_peripheric.$proc$dpRAM/core_peripheric.v:33$346'.
  created $dff cell `$procdff$1469' with positive edge clock.
Creating register for signal `\core_peripheric.\F_6' using process `\core_peripheric.$proc$dpRAM/core_peripheric.v:33$346'.
  created $dff cell `$procdff$1470' with positive edge clock.
Creating register for signal `\core_peripheric.\estado' using process `\core_peripheric.$proc$dpRAM/core_peripheric.v:33$346'.
  created $dff cell `$procdff$1471' with positive edge clock.
Creating register for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.\dsp' using process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:159$344'.
  created $dff cell `$procdff$1472' with positive edge clock.
Creating register for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.\st0' using process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:159$344'.
  created $dff cell `$procdff$1473' with positive edge clock.
Creating register for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.\pc' using process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:159$344'.
  created $dff cell `$procdff$1474' with positive edge clock.
Creating register for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.\rsp' using process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:159$344'.
  created $dff cell `$procdff$1475' with positive edge clock.
Creating register for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$memwr$\dstack$j1.v:54$280_ADDR' using process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:51$288'.
  created $dff cell `$procdff$1476' with positive edge clock.
Creating register for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$memwr$\dstack$j1.v:54$280_DATA' using process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:51$288'.
  created $dff cell `$procdff$1477' with positive edge clock.
Creating register for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$memwr$\dstack$j1.v:54$280_EN' using process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:51$288'.
  created $dff cell `$procdff$1478' with positive edge clock.
Creating register for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$memwr$\rstack$j1.v:56$281_ADDR' using process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:51$288'.
  created $dff cell `$procdff$1479' with positive edge clock.
Creating register for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$memwr$\rstack$j1.v:56$281_DATA' using process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:51$288'.
  created $dff cell `$procdff$1480' with positive edge clock.
Creating register for signal `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$memwr$\rstack$j1.v:56$281_EN' using process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:51$288'.
  created $dff cell `$procdff$1481' with positive edge clock.
Creating register for signal `\peripheral_mult.\d_out' using process `\peripheral_mult.$proc$multiplier/peripheral_mult.v:56$276'.
  created $dff cell `$procdff$1482' with negative edge clock.
Creating register for signal `\peripheral_mult.\A' using process `\peripheral_mult.$proc$multiplier/peripheral_mult.v:45$273'.
  created $dff cell `$procdff$1483' with negative edge clock.
Creating register for signal `\peripheral_mult.\B' using process `\peripheral_mult.$proc$multiplier/peripheral_mult.v:45$273'.
  created $dff cell `$procdff$1484' with negative edge clock.
Creating register for signal `\peripheral_mult.\init' using process `\peripheral_mult.$proc$multiplier/peripheral_mult.v:45$273'.
  created $dff cell `$procdff$1485' with negative edge clock.
Creating register for signal `\peripheral_div.\d_out' using process `\peripheral_div.$proc$divider/peripheral_div.v:55$256'.
  created $dff cell `$procdff$1486' with negative edge clock.
Creating register for signal `\peripheral_div.\A' using process `\peripheral_div.$proc$divider/peripheral_div.v:44$253'.
  created $dff cell `$procdff$1487' with negative edge clock.
Creating register for signal `\peripheral_div.\B' using process `\peripheral_div.$proc$divider/peripheral_div.v:44$253'.
  created $dff cell `$procdff$1488' with negative edge clock.
Creating register for signal `\peripheral_div.\init' using process `\peripheral_div.$proc$divider/peripheral_div.v:44$253'.
  created $dff cell `$procdff$1489' with negative edge clock.
Creating register for signal `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.\d_out' using process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:47$240'.
  created $dff cell `$procdff$1490' with negative edge clock.
Creating register for signal `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.\ledout' using process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:40$237'.
  created $dff cell `$procdff$1491' with negative edge clock.
Creating register for signal `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.\d_in_uart' using process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:40$237'.
  created $dff cell `$procdff$1492' with negative edge clock.
Creating register for signal `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.\uart_ctrl' using process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:40$237'.
  created $dff cell `$procdff$1493' with negative edge clock.

24.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

24.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 2 empty switches in `\rsr.$proc$multiplier/mult_32/rsr.v:8$454'.
Removing empty process `rsr.$proc$multiplier/mult_32/rsr.v:8$454'.
Found and cleaned up 2 empty switches in `\lsr.$proc$multiplier/mult_32/lsr.v:8$452'.
Removing empty process `lsr.$proc$multiplier/mult_32/lsr.v:8$452'.
Removing empty process `comp.$proc$multiplier/mult_32/comp.v:0$451'.
Removing empty process `comp.$proc$multiplier/mult_32/comp.v:9$448'.
Removing empty process `acc.$proc$multiplier/mult_32/acc.v:0$447'.
Found and cleaned up 2 empty switches in `\acc.$proc$multiplier/mult_32/acc.v:10$445'.
Removing empty process `acc.$proc$multiplier/mult_32/acc.v:10$445'.
Removing empty process `control_mult.$proc$multiplier/mult_32/control_mult.v:0$444'.
Found and cleaned up 1 empty switch in `\control_mult.$proc$multiplier/mult_32/control_mult.v:75$443'.
Removing empty process `control_mult.$proc$multiplier/mult_32/control_mult.v:75$443'.
Found and cleaned up 5 empty switches in `\control_mult.$proc$multiplier/mult_32/control_mult.v:34$439'.
Removing empty process `control_mult.$proc$multiplier/mult_32/control_mult.v:34$439'.
Found and cleaned up 3 empty switches in `\lsr_div.$proc$divider/div_16/lsr_div.v:14$436'.
Removing empty process `lsr_div.$proc$divider/div_16/lsr_div.v:14$436'.
Removing empty process `subtractor.$proc$divider/div_16/subtractor.v:9$435'.
Removing empty process `subtractor.$proc$divider/div_16/subtractor.v:8$434'.
Found and cleaned up 1 empty switch in `\subtractor.$proc$divider/div_16/subtractor.v:25$432'.
Removing empty process `subtractor.$proc$divider/div_16/subtractor.v:25$432'.
Found and cleaned up 2 empty switches in `\subtractor.$proc$divider/div_16/subtractor.v:13$426'.
Removing empty process `subtractor.$proc$divider/div_16/subtractor.v:13$426'.
Removing empty process `counter_div.$proc$divider/div_16/counter_div.v:8$425'.
Found and cleaned up 2 empty switches in `\counter_div.$proc$divider/div_16/counter_div.v:11$421'.
Removing empty process `counter_div.$proc$divider/div_16/counter_div.v:11$421'.
Removing empty process `control_div.$proc$divider/div_16/control_div.v:0$420'.
Found and cleaned up 1 empty switch in `\control_div.$proc$divider/div_16/control_div.v:83$419'.
Removing empty process `control_div.$proc$divider/div_16/control_div.v:83$419'.
Found and cleaned up 7 empty switches in `\control_div.$proc$divider/div_16/control_div.v:38$417'.
Removing empty process `control_div.$proc$divider/div_16/control_div.v:38$417'.
Found and cleaned up 3 empty switches in `\final_result.$proc$divider/div_16/final_result.v:8$415'.
Removing empty process `final_result.$proc$divider/div_16/final_result.v:8$415'.
Found and cleaned up 2 empty switches in `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$proc$dpram.v:39$402'.
Removing empty process `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$proc$dpram.v:39$402'.
Found and cleaned up 1 empty switch in `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$proc$dpram.v:30$400'.
Removing empty process `$paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.$proc$dpram.v:30$400'.
Found and cleaned up 7 empty switches in `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:122$389'.
Removing empty process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:122$389'.
Found and cleaned up 10 empty switches in `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:66$381'.
Removing empty process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:66$381'.
Removing empty process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:52$380'.
Found and cleaned up 2 empty switches in `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:34$377'.
Removing empty process `$paramod$df55812022425781aef872d53070d057b210643d\uart.$proc$uart_lm/uart.v:34$377'.
Removing empty process `dualport_RAM.$proc$dpRAM/dualport_RAM.v:12$375'.
Removing empty process `dualport_RAM.$proc$dpRAM/dualport_RAM.v:6$374'.
Found and cleaned up 2 empty switches in `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:37$363'.
Removing empty process `dualport_RAM.$proc$dpRAM/dualport_RAM.v:37$363'.
Found and cleaned up 2 empty switches in `\dualport_RAM.$proc$dpRAM/dualport_RAM.v:22$352'.
Removing empty process `dualport_RAM.$proc$dpRAM/dualport_RAM.v:22$352'.
Removing empty process `core_peripheric.$proc$dpRAM/core_peripheric.v:0$349'.
Found and cleaned up 1 empty switch in `\core_peripheric.$proc$dpRAM/core_peripheric.v:72$348'.
Removing empty process `core_peripheric.$proc$dpRAM/core_peripheric.v:72$348'.
Found and cleaned up 4 empty switches in `\core_peripheric.$proc$dpRAM/core_peripheric.v:33$346'.
Removing empty process `core_peripheric.$proc$dpRAM/core_peripheric.v:33$346'.
Found and cleaned up 1 empty switch in `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:159$344'.
Removing empty process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:159$344'.
Found and cleaned up 3 empty switches in `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:144$334'.
Removing empty process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:144$334'.
Found and cleaned up 4 empty switches in `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:113$326'.
Removing empty process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:113$326'.
Found and cleaned up 2 empty switches in `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:73$304'.
Removing empty process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:73$304'.
Found and cleaned up 1 empty switch in `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:62$303'.
Removing empty process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:62$303'.
Found and cleaned up 2 empty switches in `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:51$288'.
Removing empty process `$paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.$proc$j1.v:51$288'.
Removing empty process `peripheral_mult.$proc$multiplier/peripheral_mult.v:18$279'.
Removing empty process `peripheral_mult.$proc$multiplier/peripheral_mult.v:17$278'.
Removing empty process `peripheral_mult.$proc$multiplier/peripheral_mult.v:16$277'.
Found and cleaned up 1 empty switch in `\peripheral_mult.$proc$multiplier/peripheral_mult.v:56$276'.
Removing empty process `peripheral_mult.$proc$multiplier/peripheral_mult.v:56$276'.
Removing empty process `peripheral_mult.$proc$multiplier/peripheral_mult.v:45$273'.
Found and cleaned up 1 empty switch in `\peripheral_mult.$proc$multiplier/peripheral_mult.v:29$260'.
Removing empty process `peripheral_mult.$proc$multiplier/peripheral_mult.v:29$260'.
Removing empty process `peripheral_div.$proc$divider/peripheral_div.v:18$259'.
Removing empty process `peripheral_div.$proc$divider/peripheral_div.v:17$258'.
Removing empty process `peripheral_div.$proc$divider/peripheral_div.v:16$257'.
Found and cleaned up 1 empty switch in `\peripheral_div.$proc$divider/peripheral_div.v:55$256'.
Removing empty process `peripheral_div.$proc$divider/peripheral_div.v:55$256'.
Removing empty process `peripheral_div.$proc$divider/peripheral_div.v:44$253'.
Found and cleaned up 1 empty switch in `\peripheral_div.$proc$divider/peripheral_div.v:29$242'.
Removing empty process `peripheral_div.$proc$divider/peripheral_div.v:29$242'.
Removing empty process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:0$241'.
Found and cleaned up 1 empty switch in `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:47$240'.
Removing empty process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:47$240'.
Removing empty process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:40$237'.
Found and cleaned up 1 empty switch in `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:29$228'.
Removing empty process `$paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.$proc$uart_lm/peripheral_uart.v:29$228'.
Found and cleaned up 1 empty switch in `\j1soc.$proc$j1soc.v:108$225'.
Removing empty process `j1soc.$proc$j1soc.v:108$225'.
Found and cleaned up 1 empty switch in `\j1soc.$proc$j1soc.v:92$224'.
Removing empty process `j1soc.$proc$j1soc.v:92$224'.
Cleaned up 87 empty switches.

24.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module rsr.
Optimizing module lsr.
Optimizing module comp.
Optimizing module acc.
Optimizing module control_mult.
Optimizing module lsr_div.
Optimizing module subtractor.
Optimizing module counter_div.
Optimizing module control_div.
Optimizing module final_result.
Optimizing module $paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.
Optimizing module $paramod$df55812022425781aef872d53070d057b210643d\uart.
Optimizing module dualport_RAM.
Optimizing module core_peripheric.
Optimizing module div_16.
Optimizing module mult_32.
Optimizing module $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.
Optimizing module peripheral_mult.
Optimizing module peripheral_div.
Optimizing module $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.
Optimizing module dpRAM_interface.
Optimizing module j1soc.

24.6. Executing FLATTEN pass (flatten design).
Deleting now unused module rsr.
Deleting now unused module lsr.
Deleting now unused module comp.
Deleting now unused module acc.
Deleting now unused module control_mult.
Deleting now unused module lsr_div.
Deleting now unused module subtractor.
Deleting now unused module counter_div.
Deleting now unused module control_div.
Deleting now unused module final_result.
Deleting now unused module $paramod$037547a4f66a9840770e988dd08af6ec9c337d27\dp_ram.
Deleting now unused module $paramod$df55812022425781aef872d53070d057b210643d\uart.
Deleting now unused module dualport_RAM.
Deleting now unused module core_peripheric.
Deleting now unused module div_16.
Deleting now unused module mult_32.
Deleting now unused module $paramod$72db8fc24a12051a57af7b397163a553de0676d6\j1.
Deleting now unused module peripheral_mult.
Deleting now unused module peripheral_div.
Deleting now unused module $paramod$5ba1b67a19911e09c0ee8c956b41f966dbad00ae\peripheral_uart.
Deleting now unused module dpRAM_interface.

24.7. Executing TRIBUF pass.

24.8. Executing DEMINOUT pass (demote inout ports to input or output).

24.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 20 unused cells and 535 unused wires.

24.11. Executing CHECK pass (checking for obvious problems).
Checking module j1soc...
Found and reported 0 problems.

24.12. Executing OPT pass (performing simple optimizations).

24.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 85 cells.

24.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \j1soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\per_u.\uart0.$procmux$912: \per_u.uart0.rx_busy -> 1'1
      Replacing known input bits on port A of cell $flatten\per_u.\uart0.$procmux$908: \per_u.uart0.rx_busy -> 1'1
      Replacing known input bits on port A of cell $flatten\per_u.\uart0.$procmux$905: \per_u.uart0.rx_busy -> 1'1
      Replacing known input bits on port B of cell $flatten\per_u.\uart0.$procmux$915: \per_u.uart0.rx_busy -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1322.
    dead port 2/2 on $mux $flatten\cpu0.\ram0.$procmux$758.
    dead port 2/2 on $mux $flatten\cpu0.\ram0.$procmux$764.
    dead port 2/2 on $mux $flatten\cpu0.\ram0.$procmux$770.
    dead port 2/2 on $mux $flatten\dpRm.\c_p.$procmux$1115.
    dead port 2/2 on $mux $flatten\dpRm.\c_p.$procmux$1142.
    dead port 2/2 on $mux $flatten\dpRm.\c_p.$procmux$1148.
    dead port 2/2 on $mux $flatten\dpRm.\c_p.$procmux$1155.
    dead port 2/2 on $mux $flatten\dpRm.\c_p.$procmux$1163.
    dead port 2/2 on $mux $flatten\dpRm.\c_p.$procmux$1172.
    dead port 2/2 on $mux $flatten\dpRm.\c_p.$procmux$1182.
    dead port 1/2 on $mux $flatten\dpRm.\dlptRAM.$procmux$1000.
    dead port 1/2 on $mux $flatten\dpRm.\dlptRAM.$procmux$1006.
    dead port 1/2 on $mux $flatten\dpRm.\dlptRAM.$procmux$1024.
    dead port 1/2 on $mux $flatten\dpRm.\dlptRAM.$procmux$1030.
    dead port 1/2 on $mux $flatten\dpRm.\dlptRAM.$procmux$1036.
    dead port 1/2 on $mux $flatten\dpRm.\dlptRAM.$procmux$994.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1218.
    dead port 2/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$670.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1221.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$673.
    dead port 2/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$680.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$683.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$692.
    dead port 2/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$694.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1227.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$697.
    dead port 2/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$705.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$708.
    dead port 2/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$718.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$721.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1236.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1239.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1245.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$731.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\ctr_dv.$procmux$627.
    dead port 2/2 on $mux $flatten\per_d.\d_16.\fr.$procmux$740.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\fr.$procmux$743.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\fr.$procmux$749.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\lsr_d.$procmux$588.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\lsr_d.$procmux$591.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\lsr_d.$procmux$597.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\lsr_d.$procmux$603.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\sb.$procmux$618.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1248.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1254.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1257.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1263.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1266.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1272.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1278.
    dead port 1/2 on $mux $flatten\per_m.\mt_32.\acc0.$procmux$501.
    dead port 2/2 on $mux $flatten\per_m.\mt_32.\control0.$procmux$531.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1284.
    dead port 1/2 on $mux $flatten\per_m.\mt_32.\control0.$procmux$534.
    dead port 2/2 on $mux $flatten\per_m.\mt_32.\control0.$procmux$543.
    dead port 1/2 on $mux $flatten\per_m.\mt_32.\control0.$procmux$546.
    dead port 2/2 on $mux $flatten\per_m.\mt_32.\control0.$procmux$556.
    dead port 1/2 on $mux $flatten\per_m.\mt_32.\control0.$procmux$559.
    dead port 1/2 on $mux $flatten\cpu0.$procmux$1290.
    dead port 1/2 on $mux $flatten\per_m.\mt_32.\control0.$procmux$569.
    dead port 1/2 on $mux $flatten\per_m.\mt_32.\control0.$procmux$576.
    dead port 1/2 on $mux $flatten\per_m.\mt_32.\lsr0.$procmux$492.
    dead port 1/2 on $mux $flatten\per_m.\mt_32.\rsr0.$procmux$483.
Removed 64 multiplexer ports.

24.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \j1soc.
    New ctrl vector for $pmux cell $flatten\dpRm.\c_p.$procmux$1068: $auto$opt_reduce.cc:134:opt_mux$1500
    New ctrl vector for $pmux cell $flatten\dpRm.\c_p.$procmux$1085: { $auto$opt_reduce.cc:134:opt_mux$1510 $auto$opt_reduce.cc:134:opt_mux$1508 $auto$opt_reduce.cc:134:opt_mux$1506 $auto$opt_reduce.cc:134:opt_mux$1504 $auto$opt_reduce.cc:134:opt_mux$1502 }
    New ctrl vector for $pmux cell $flatten\dpRm.\c_p.$procmux$1118: { $flatten\dpRm.\c_p.$procmux$1065_CMP $flatten\dpRm.\c_p.$procmux$1064_CMP $flatten\dpRm.\c_p.$procmux$1063_CMP $flatten\dpRm.\c_p.$procmux$1062_CMP $flatten\dpRm.\c_p.$procmux$1061_CMP $flatten\dpRm.\c_p.$procmux$1060_CMP $flatten\dpRm.\c_p.$procmux$1059_CMP $flatten\dpRm.\c_p.$procmux$1074_CMP $flatten\dpRm.\c_p.$procmux$1073_CMP $flatten\dpRm.\c_p.$procmux$1072_CMP $flatten\dpRm.\c_p.$procmux$1071_CMP $flatten\dpRm.\c_p.$procmux$1070_CMP $auto$opt_reduce.cc:134:opt_mux$1512 }
    New ctrl vector for $pmux cell $flatten\cpu0.$procmux$1327: { $flatten\cpu0.$procmux$1330_CMP $auto$opt_reduce.cc:134:opt_mux$1514 $flatten\cpu0.$procmux$1328_CMP }
    Consolidated identical input bits for $mux cell $flatten\dpRm.\dlptRAM.$procmux$1021:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\dpRm.\dlptRAM.$procmux$1021_Y
      New ports: A=1'0, B=1'1, Y=$flatten\dpRm.\dlptRAM.$procmux$1021_Y [0]
      New connections: $flatten\dpRm.\dlptRAM.$procmux$1021_Y [15:1] = { $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] $flatten\dpRm.\dlptRAM.$procmux$1021_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\cpu0.$procmux$1333:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294
      New ports: A=1'0, B=1'1, Y=$flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0]
      New connections: $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [15:1] = { $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] $flatten\cpu0.$0$memwr$\rstack$j1.v:56$281_EN[15:0]$294 [0] }
    Consolidated identical input bits for $mux cell $flatten\dpRm.\dlptRAM.$procmux$991:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\dpRm.\dlptRAM.$procmux$991_Y
      New ports: A=1'0, B=1'1, Y=$flatten\dpRm.\dlptRAM.$procmux$991_Y [0]
      New connections: $flatten\dpRm.\dlptRAM.$procmux$991_Y [15:1] = { $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] $flatten\dpRm.\dlptRAM.$procmux$991_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\cpu0.$procmux$1342:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291
      New ports: A=1'0, B=1'1, Y=$flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0]
      New connections: $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [15:1] = { $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] $flatten\cpu0.$0$memwr$\dstack$j1.v:54$280_EN[15:0]$291 [0] }
    New ctrl vector for $pmux cell $flatten\per_d.\d_16.\ctl_dv.$procmux$660: $auto$opt_reduce.cc:134:opt_mux$1516
    Consolidated identical input bits for $mux cell $flatten\cpu0.\ram0.$procmux$756:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\cpu0.\ram0.$procmux$756_Y
      New ports: A=1'0, B=1'1, Y=$flatten\cpu0.\ram0.$procmux$756_Y [0]
      New connections: $flatten\cpu0.\ram0.$procmux$756_Y [15:1] = { $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] $flatten\cpu0.\ram0.$procmux$756_Y [0] }
    New ctrl vector for $pmux cell $flatten\dpRm.\c_p.$procmux$1058: $auto$opt_reduce.cc:134:opt_mux$1518
    New ctrl vector for $pmux cell $flatten\per_u.$procmux$1384: $auto$opt_reduce.cc:134:opt_mux$1520
  Optimizing cells in module \j1soc.
    Consolidated identical input bits for $mux cell $flatten\dpRm.\dlptRAM.$procmux$1009:
      Old ports: A=$flatten\dpRm.\dlptRAM.$2$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$373, B=16'0000000000000000, Y=$flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366
      New ports: A=$flatten\dpRm.\dlptRAM.$procmux$991_Y [0], B=1'0, Y=$flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0]
      New connections: $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [15:1] = { $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_EN[15:0]$366 [0] }
    Consolidated identical input bits for $mux cell $flatten\dpRm.\dlptRAM.$procmux$1039:
      Old ports: A=$flatten\dpRm.\dlptRAM.$2$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$362, B=16'0000000000000000, Y=$flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355
      New ports: A=$flatten\dpRm.\dlptRAM.$procmux$1021_Y [0], B=1'0, Y=$flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0]
      New connections: $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [15:1] = { $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] $flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:31$350_EN[15:0]$355 [0] }
    Consolidated identical input bits for $mux cell $flatten\cpu0.\ram0.$procmux$773:
      Old ports: A=16'0000000000000000, B=$flatten\cpu0.\ram0.$procmux$756_Y, Y=$flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405
      New ports: A=1'0, B=$flatten\cpu0.\ram0.$procmux$756_Y [0], Y=$flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0]
      New connections: $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [15:1] = { $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] $flatten\cpu0.\ram0.$0$memwr$\ram$dpram.v:43$399_EN[15:0]$405 [0] }
  Optimizing cells in module \j1soc.
Performed a total of 15 changes.

24.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 3 cells.

24.12.6. Executing OPT_DFF pass (perform DFF optimizations).

24.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 0 unused cells and 151 unused wires.

24.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.12.9. Rerunning OPT passes. (Maybe there is more to do..)

24.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \j1soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$660.
    dead port 2/2 on $mux $flatten\per_d.\d_16.\ctl_dv.$procmux$660.
Removed 2 multiplexer ports.

24.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \j1soc.
Performed a total of 0 changes.

24.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 0 cells.

24.12.13. Executing OPT_DFF pass (perform DFF optimizations).

24.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 0 unused cells and 5 unused wires.

24.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.12.16. Rerunning OPT passes. (Maybe there is more to do..)

24.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \j1soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \j1soc.
Performed a total of 0 changes.

24.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 0 cells.

24.12.20. Executing OPT_DFF pass (perform DFF optimizations).

24.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..

24.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.12.23. Finished OPT passes. (There is nothing left to do.)

24.13. Executing FSM pass (extract and optimize FSM).

24.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking j1soc.dpRm.c_p.estado as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Found FSM state register j1soc.per_d.d_16.ctl_dv.state.
Not marking j1soc.per_m.mt_32.control0.state as FSM state register:
    Register has an initialization value.

24.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\per_d.d_16.ctl_dv.state' from module `\j1soc'.
  found $dff cell for state register: $flatten\per_d.\d_16.\ctl_dv.$procdff$1435
  root of input selection tree: $flatten\per_d.\d_16.\ctl_dv.$0\state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \sys_rst_i
  found ctrl input: $flatten\per_d.\d_16.\ctl_dv.$procmux$634_CMP
  found ctrl input: $flatten\per_d.\d_16.\ctl_dv.$procmux$657_CMP
  found ctrl input: $flatten\per_d.\d_16.\ctl_dv.$procmux$664_CMP
  found ctrl input: $flatten\per_d.\d_16.\ctl_dv.$auto$rtlil.cc:2267:ReduceOr$1414
  found ctrl input: $flatten\per_d.\d_16.\ctl_dv.$procmux$719_CMP
  found state code: 3'000
  found ctrl input: \per_d.init
  found state code: 3'100
  found ctrl input: \per_d.d_16.ctr_dv.z
  found state code: 3'001
  found ctrl input: \per_d.d_16.ctl_dv.MSB
  found state code: 3'011
  found state code: 3'010
  found ctrl output: $flatten\per_d.\d_16.\ctl_dv.$procmux$719_CMP
  found ctrl output: $flatten\per_d.\d_16.\ctl_dv.$procmux$664_CMP
  found ctrl output: $flatten\per_d.\d_16.\ctl_dv.$procmux$657_CMP
  found ctrl output: $flatten\per_d.\d_16.\ctl_dv.$auto$rtlil.cc:2267:ReduceOr$1414
  found ctrl output: $flatten\per_d.\d_16.\ctl_dv.$procmux$638_CMP
  found ctrl output: $flatten\per_d.\d_16.\ctl_dv.$procmux$634_CMP
  ctrl inputs: { \per_d.init \per_d.d_16.ctl_dv.MSB \per_d.d_16.ctr_dv.z \sys_rst_i }
  ctrl outputs: { $flatten\per_d.\d_16.\ctl_dv.$0\state[2:0] $flatten\per_d.\d_16.\ctl_dv.$procmux$634_CMP $flatten\per_d.\d_16.\ctl_dv.$procmux$638_CMP $flatten\per_d.\d_16.\ctl_dv.$procmux$657_CMP $flatten\per_d.\d_16.\ctl_dv.$procmux$664_CMP $flatten\per_d.\d_16.\ctl_dv.$procmux$719_CMP $flatten\per_d.\d_16.\ctl_dv.$auto$rtlil.cc:2267:ReduceOr$1414 }
  transition:      3'000 4'0--0 ->      3'000 9'000000010
  transition:      3'000 4'1--0 ->      3'001 9'001000010
  transition:      3'000 4'---1 ->      3'000 9'000000010
  transition:      3'100 4'0--0 ->      3'100 9'100100000
  transition:      3'100 4'1--0 ->      3'000 9'000100000
  transition:      3'100 4'---1 ->      3'000 9'000100000
  transition:      3'010 4'-000 ->      3'011 9'011000100
  transition:      3'010 4'-100 ->      3'001 9'001000100
  transition:      3'010 4'--10 ->      3'100 9'100000100
  transition:      3'010 4'---1 ->      3'000 9'000000100
  transition:      3'001 4'---0 ->      3'010 9'010000001
  transition:      3'001 4'---1 ->      3'000 9'000000001
  transition:      3'011 4'--00 ->      3'001 9'001001000
  transition:      3'011 4'--10 ->      3'100 9'100001000
  transition:      3'011 4'---1 ->      3'000 9'000001000

24.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\per_d.d_16.ctl_dv.state$1521' from module `\j1soc'.

24.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 14 unused cells and 14 unused wires.

24.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\per_d.d_16.ctl_dv.state$1521' from module `\j1soc'.
  Removing unused output signal $flatten\per_d.\d_16.\ctl_dv.$procmux$719_CMP.
  Removing unused output signal $flatten\per_d.\d_16.\ctl_dv.$0\state[2:0] [0].
  Removing unused output signal $flatten\per_d.\d_16.\ctl_dv.$0\state[2:0] [1].
  Removing unused output signal $flatten\per_d.\d_16.\ctl_dv.$0\state[2:0] [2].

24.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\per_d.d_16.ctl_dv.state$1521' from module `\j1soc' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ----1
  100 -> ---1-
  010 -> --1--
  001 -> -1---
  011 -> 1----

24.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\per_d.d_16.ctl_dv.state$1521' from module `j1soc':
-------------------------------------

  Information on FSM $fsm$\per_d.d_16.ctl_dv.state$1521 (\per_d.d_16.ctl_dv.state):

  Number of input signals:    4
  Number of output signals:   5
  Number of state bits:       5

  Input signals:
    0: \sys_rst_i
    1: \per_d.d_16.ctr_dv.z
    2: \per_d.d_16.ctl_dv.MSB
    3: \per_d.init

  Output signals:
    0: $flatten\per_d.\d_16.\ctl_dv.$auto$rtlil.cc:2267:ReduceOr$1414
    1: $flatten\per_d.\d_16.\ctl_dv.$procmux$664_CMP
    2: $flatten\per_d.\d_16.\ctl_dv.$procmux$657_CMP
    3: $flatten\per_d.\d_16.\ctl_dv.$procmux$638_CMP
    4: $flatten\per_d.\d_16.\ctl_dv.$procmux$634_CMP

  State encoding:
    0:    5'----1  <RESET STATE>
    1:    5'---1-
    2:    5'--1--
    3:    5'-1---
    4:    5'1----

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'0--0   ->     0 5'00000
      1:     0 4'---1   ->     0 5'00000
      2:     0 4'1--0   ->     3 5'00000
      3:     1 4'1--0   ->     0 5'10000
      4:     1 4'---1   ->     0 5'10000
      5:     1 4'0--0   ->     1 5'10000
      6:     2 4'---1   ->     0 5'00010
      7:     2 4'--10   ->     1 5'00010
      8:     2 4'-100   ->     3 5'00010
      9:     2 4'-000   ->     4 5'00010
     10:     3 4'---1   ->     0 5'00001
     11:     3 4'---0   ->     2 5'00001
     12:     4 4'---1   ->     0 5'00100
     13:     4 4'--10   ->     1 5'00100
     14:     4 4'--00   ->     3 5'00100

-------------------------------------

24.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\per_d.d_16.ctl_dv.state$1521' from module `\j1soc'.

24.14. Executing OPT pass (performing simple optimizations).

24.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 2 cells.

24.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \j1soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \j1soc.
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_mux$1515: \per_d.d_16.ctl_dv.state [4:1]
  Optimizing cells in module \j1soc.
Performed a total of 1 changes.

24.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 0 cells.

24.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\per_u.\uart0.$procdff$1456 ($dff) from module j1soc (D = $flatten\per_u.\uart0.$sub$uart_lm/uart.v:39$378_Y [15:0], Q = \per_u.uart0.enable16_counter, rval = 16'0000000000001100).
Adding EN signal on $flatten\per_u.\uart0.$procdff$1453 ($dff) from module j1soc (D = { \per_u.uart0.uart_rxd2 \per_u.uart0.rxd_reg [7:1] }, Q = \per_u.uart0.rxd_reg).
Adding SRST signal on $flatten\per_u.\uart0.$procdff$1452 ($dff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$889_Y, Q = \per_u.uart0.rx_bitcount, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$1588 ($sdff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$887_Y, Q = \per_u.uart0.rx_bitcount).
Adding SRST signal on $flatten\per_u.\uart0.$procdff$1451 ($dff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$899_Y, Q = \per_u.uart0.rx_count16, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$1596 ($sdff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$897_Y, Q = \per_u.uart0.rx_count16).
Adding SRST signal on $flatten\per_u.\uart0.$procdff$1450 ($dff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$919_Y, Q = \per_u.uart0.rx_busy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:682:run$1602 ($sdff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$917_Y, Q = \per_u.uart0.rx_busy).
Adding SRST signal on $flatten\per_u.\uart0.$procdff$1449 ($dff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$940_Y, Q = \per_u.uart0.rx_avail, rval = 1'0).
Adding SRST signal on $flatten\per_u.\uart0.$procdff$1448 ($dff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$961_Y, Q = \per_u.uart0.rx_error, rval = 1'0).
Adding EN signal on $flatten\per_u.\uart0.$procdff$1447 ($dff) from module j1soc (D = \per_u.uart0.rxd_reg, Q = \per_u.uart0.rx_data).
Adding EN signal on $flatten\per_u.\uart0.$procdff$1446 ($dff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$802_Y, Q = \per_u.uart0.txd_reg).
Adding SRST signal on $flatten\per_u.\uart0.$procdff$1445 ($dff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$809_Y, Q = \per_u.uart0.tx_count16, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:682:run$1614 ($sdff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$809_Y, Q = \per_u.uart0.tx_count16).
Adding EN signal on $flatten\per_u.\uart0.$procdff$1444 ($dff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$827_Y, Q = \per_u.uart0.tx_bitcount).
Adding SRST signal on $flatten\per_u.\uart0.$procdff$1443 ($dff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$843_Y, Q = \per_u.uart0.uart_txd, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:682:run$1619 ($sdff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$839_Y, Q = \per_u.uart0.uart_txd).
Adding SRST signal on $flatten\per_u.\uart0.$procdff$1442 ($dff) from module j1soc (D = $flatten\per_u.\uart0.$procmux$861_Y, Q = \per_u.uart0.tx_busy, rval = 1'0).
Adding EN signal on $flatten\per_u.$procdff$1493 ($dff) from module j1soc (D = { \cpu0.ram0.dat_a [7:3] \cpu0.ram0.dat_a [1:0] }, Q = { \per_u.uart_ctrl [7:3] \per_u.uart_ctrl [1:0] }).
Adding EN signal on $flatten\per_u.$procdff$1492 ($dff) from module j1soc (D = \cpu0.ram0.dat_a [7:0], Q = \per_u.d_in_uart).
Adding EN signal on $flatten\per_u.$procdff$1490 ($dff) from module j1soc (D = 8'00000000, Q = \per_u.d_out [15:8]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:744:run$1628 ($dffe) from module j1soc.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:744:run$1628 ($dffe) from module j1soc.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:744:run$1628 ($dffe) from module j1soc.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:744:run$1628 ($dffe) from module j1soc.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:744:run$1628 ($dffe) from module j1soc.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:744:run$1628 ($dffe) from module j1soc.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:744:run$1628 ($dffe) from module j1soc.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:744:run$1628 ($dffe) from module j1soc.
Adding EN signal on $flatten\per_m.\mt_32.\rsr0.$procdff$1425 ($dff) from module j1soc (D = $flatten\per_m.\mt_32.\rsr0.$0\s_B[15:0], Q = \per_m.mt_32.rsr0.s_B).
Adding SRST signal on $flatten\per_m.\mt_32.\lsr0.$procdff$1426 ($dff) from module j1soc (D = $flatten\per_m.\mt_32.\lsr0.$2\s_A[31:0] [31:16], Q = \per_m.mt_32.lsr0.s_A [31:16], rval = 16'0000000000000000).
Adding EN signal on $flatten\per_m.\mt_32.\lsr0.$procdff$1426 ($dff) from module j1soc (D = $flatten\per_m.\mt_32.\lsr0.$0\s_A[31:0] [15:0], Q = \per_m.mt_32.lsr0.s_A [15:0]).
Adding EN signal on $auto$opt_dff.cc:682:run$1632 ($sdff) from module j1soc (D = \per_m.mt_32.lsr0.s_A [30:15], Q = \per_m.mt_32.lsr0.s_A [31:16]).
Adding EN signal on $flatten\per_m.\mt_32.\control0.$procdff$1429 ($dff) from module j1soc (D = $flatten\per_m.\mt_32.\control0.$2\count[3:0], Q = \per_m.mt_32.control0.count).
Adding SRST signal on $flatten\per_m.\mt_32.\control0.$procdff$1428 ($dff) from module j1soc (D = $flatten\per_m.\mt_32.\control0.$2\state[2:0], Q = \per_m.mt_32.control0.state, rval = 3'000).
Adding SRST signal on $flatten\per_m.\mt_32.\acc0.$procdff$1427 ($dff) from module j1soc (D = $flatten\per_m.\mt_32.\acc0.$2\pp[31:0], Q = \per_m.mt_32.acc0.pp, rval = 0).
Adding EN signal on $auto$opt_dff.cc:682:run$1645 ($sdff) from module j1soc (D = $flatten\per_m.\mt_32.\acc0.$add$multiplier/mult_32/acc.v:15$446_Y, Q = \per_m.mt_32.acc0.pp).
Adding EN signal on $flatten\per_m.$procdff$1484 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \per_m.B).
Adding EN signal on $flatten\per_m.$procdff$1483 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \per_m.A).
Adding EN signal on $flatten\per_m.$procdff$1482 ($dff) from module j1soc (D = $flatten\per_m.$0\d_out[15:0] [15:1], Q = \per_m.d_out [15:1]).
Adding SRST signal on $flatten\per_d.\d_16.\sb.$procdff$1432 ($dff) from module j1soc (D = $flatten\per_d.\d_16.\sb.$2\Result[15:0], Q = \per_d.d_16.sb.Result, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$1652 ($sdff) from module j1soc (D = $flatten\per_d.\d_16.\sb.$add$divider/div_16/subtractor.v:19$431_Y [15:0], Q = \per_d.d_16.sb.Result).
Adding EN signal on $flatten\per_d.\d_16.\lsr_d.$procdff$1431 ($dff) from module j1soc (D = $flatten\per_d.\d_16.\lsr_d.$0\DV[15:0], Q = \per_d.d_16.lsr_d.DV).
Adding SRST signal on $flatten\per_d.\d_16.\lsr_d.$procdff$1430 ($dff) from module j1soc (D = $flatten\per_d.\d_16.\lsr_d.$2\A[15:0], Q = \per_d.d_16.lsr_d.A, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$1657 ($sdff) from module j1soc (D = $flatten\per_d.\d_16.\lsr_d.$2\A[15:0], Q = \per_d.d_16.lsr_d.A).
Adding SRST signal on $flatten\per_d.\d_16.\fr.$procdff$1436 ($dff) from module j1soc (D = $flatten\per_d.\d_16.\fr.$2\Result[15:0], Q = \per_d.d_16.fr.Result, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$1661 ($sdff) from module j1soc (D = $flatten\per_d.\d_16.\fr.$3\Result[15:0], Q = \per_d.d_16.fr.Result).
Adding EN signal on $flatten\per_d.$procdff$1488 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \per_d.B).
Adding EN signal on $flatten\per_d.$procdff$1487 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \per_d.A).
Adding EN signal on $flatten\per_d.$procdff$1486 ($dff) from module j1soc (D = $flatten\per_d.$0\d_out[15:0] [15:1], Q = \per_d.d_out [15:1]).
Adding EN signal on $flatten\dpRm.\dlptRAM.$procdff$1461 ($dff) from module j1soc (D = $flatten\dpRm.\dlptRAM.$memrd$\ram$dpRAM/dualport_RAM.v:28$359_DATA, Q = \dpRm.dlptRAM.d_out_1).
Adding EN signal on $flatten\dpRm.\dlptRAM.$procdff$1457 ($dff) from module j1soc (D = $flatten\dpRm.\dlptRAM.$memrd$\ram$dpRAM/dualport_RAM.v:42$370_DATA, Q = \dpRm.dlptRAM.d_out_2).
Adding EN signal on $flatten\dpRm.\c_p.$procdff$1470 ($dff) from module j1soc (D = \dpRm.dlptRAM.d_out_2, Q = \dpRm.c_p.F_6).
Adding EN signal on $flatten\dpRm.\c_p.$procdff$1469 ($dff) from module j1soc (D = \dpRm.dlptRAM.d_out_2, Q = \dpRm.c_p.F_5).
Adding EN signal on $flatten\dpRm.\c_p.$procdff$1468 ($dff) from module j1soc (D = \dpRm.dlptRAM.d_out_2, Q = \dpRm.c_p.F_4).
Adding EN signal on $flatten\dpRm.\c_p.$procdff$1467 ($dff) from module j1soc (D = \dpRm.dlptRAM.d_out_2, Q = \dpRm.c_p.F_3).
Adding EN signal on $flatten\dpRm.\c_p.$procdff$1466 ($dff) from module j1soc (D = \dpRm.dlptRAM.d_out_2, Q = \dpRm.c_p.F_2).
Adding EN signal on $flatten\dpRm.\c_p.$procdff$1465 ($dff) from module j1soc (D = \dpRm.dlptRAM.d_out_2, Q = \dpRm.c_p.F_1).
Adding EN signal on $flatten\cpu0.\ram0.$procdff$1437 ($dff) from module j1soc (D = $flatten\cpu0.\ram0.$memrd$\ram$dpram.v:44$412_DATA, Q = \cpu0.ram0.dat_a_out).
Adding SRST signal on $flatten\cpu0.$procdff$1475 ($dff) from module j1soc (D = \cpu0._rsp, Q = \cpu0.rsp, rval = 5'00000).
Adding SRST signal on $flatten\cpu0.$procdff$1474 ($dff) from module j1soc (D = \cpu0._pc, Q = \cpu0.pc, rval = 13'0000000000000).
Adding SRST signal on $flatten\cpu0.$procdff$1473 ($dff) from module j1soc (D = \cpu0._st0, Q = \cpu0.st0, rval = 16'0000000000000000).
Adding EN signal on $auto$opt_dff.cc:682:run$1695 ($sdff) from module j1soc (D = \cpu0._st0 [13:0], Q = \cpu0.st0 [13:0]).
Adding SRST signal on $flatten\cpu0.$procdff$1472 ($dff) from module j1soc (D = \cpu0._dsp, Q = \cpu0.dsp, rval = 5'00000).

24.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 72 unused cells and 88 unused wires.

24.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.14.9. Rerunning OPT passes. (Maybe there is more to do..)

24.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \j1soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \j1soc.
Performed a total of 0 changes.

24.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 6 cells.

24.14.13. Executing OPT_DFF pass (perform DFF optimizations).

24.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 2 unused cells and 9 unused wires.

24.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.14.16. Rerunning OPT passes. (Maybe there is more to do..)

24.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \j1soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \j1soc.
Performed a total of 0 changes.

24.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 0 cells.

24.14.20. Executing OPT_DFF pass (perform DFF optimizations).

24.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..

24.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.14.23. Finished OPT passes. (There is nothing left to do.)

24.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 19 address bits (of 32) from memory init port j1soc.$flatten\cpu0.\ram0.$meminit$\ram$dpram.v:0$413 (cpu0.ram0.ram).
Removed top 3 bits (of 4) from port B of cell j1soc.$procmux$1399_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell j1soc.$procmux$1400_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell j1soc.$procmux$1401_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell j1soc.$procmux$1405_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell j1soc.$procmux$1406_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell j1soc.$procmux$1407_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell j1soc.$procmux$1408_CMP0 ($eq).
Removed cell j1soc.$flatten\cpu0.\ram0.$procmux$762 ($mux).
Removed cell j1soc.$flatten\cpu0.\ram0.$procmux$768 ($mux).
Removed cell j1soc.$flatten\cpu0.\ram0.$procmux$776 ($mux).
Removed cell j1soc.$flatten\cpu0.\ram0.$procmux$779 ($mux).
Removed cell j1soc.$flatten\cpu0.$procmux$1348 ($mux).
Removed cell j1soc.$flatten\cpu0.$procmux$1345 ($mux).
Removed cell j1soc.$flatten\cpu0.$procmux$1339 ($mux).
Removed cell j1soc.$flatten\cpu0.$procmux$1336 ($mux).
Removed top 1 bits (of 2) from port B of cell j1soc.$flatten\cpu0.$procmux$1330_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell j1soc.$flatten\cpu0.$procmux$1319_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell j1soc.$flatten\cpu0.$procmux$1318_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell j1soc.$flatten\cpu0.$procmux$1317_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell j1soc.$flatten\cpu0.$procmux$1316_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell j1soc.$flatten\cpu0.$procmux$1315_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell j1soc.$flatten\cpu0.$procmux$1314_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell j1soc.$flatten\cpu0.$procmux$1313_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell j1soc.$flatten\cpu0.$add$j1.v:133$333 ($add).
Removed top 27 bits (of 32) from port Y of cell j1soc.$flatten\cpu0.$add$j1.v:133$333 ($add).
Removed top 1 bits (of 3) from port B of cell j1soc.$flatten\cpu0.$eq$j1.v:132$332 ($eq).
Removed top 31 bits (of 32) from port B of cell j1soc.$flatten\cpu0.$sub$j1.v:128$331 ($sub).
Removed top 27 bits (of 32) from port Y of cell j1soc.$flatten\cpu0.$sub$j1.v:128$331 ($sub).
Removed top 2 bits (of 3) from port B of cell j1soc.$flatten\cpu0.$eq$j1.v:127$330 ($eq).
Removed top 31 bits (of 32) from port B of cell j1soc.$flatten\cpu0.$add$j1.v:116$327 ($add).
Removed top 27 bits (of 32) from port Y of cell j1soc.$flatten\cpu0.$add$j1.v:116$327 ($add).
Removed top 1 bits (of 3) from port B of cell j1soc.$flatten\cpu0.$eq$j1.v:99$318 ($eq).
Removed top 31 bits (of 32) from port B of cell j1soc.$flatten\cpu0.$sub$j1.v:89$313 ($sub).
Removed top 16 bits (of 32) from port Y of cell j1soc.$flatten\cpu0.$sub$j1.v:89$313 ($sub).
Removed top 31 bits (of 32) from port B of cell j1soc.$flatten\cpu0.$add$j1.v:40$282 ($add).
Removed top 18 bits (of 32) from port Y of cell j1soc.$flatten\cpu0.$add$j1.v:40$282 ($add).
Removed top 31 bits (of 32) from port B of cell j1soc.$flatten\per_m.\mt_32.\control0.$add$multiplier/mult_32/control_mult.v:64$440 ($add).
Removed top 28 bits (of 32) from port Y of cell j1soc.$flatten\per_m.\mt_32.\control0.$add$multiplier/mult_32/control_mult.v:64$440 ($add).
Removed cell j1soc.$flatten\per_m.\mt_32.\rsr0.$procmux$480 ($mux).
Removed top 16 bits (of 32) from mux cell j1soc.$flatten\per_m.\mt_32.\lsr0.$procmux$495 ($mux).
Removed cell j1soc.$flatten\per_m.\mt_32.\lsr0.$procmux$489 ($mux).
Removed top 2 bits (of 3) from mux cell j1soc.$flatten\per_m.\mt_32.\control0.$procmux$554 ($mux).
Removed top 2 bits (of 3) from port B of cell j1soc.$flatten\per_m.\mt_32.\control0.$procmux$544_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell j1soc.$flatten\per_m.\mt_32.\control0.$procmux$541 ($mux).
Removed top 1 bits (of 3) from port B of cell j1soc.$flatten\per_m.\mt_32.\control0.$procmux$521_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell j1soc.$flatten\per_m.\mt_32.\control0.$procmux$509_CMP0 ($eq).
Removed top 28 bits (of 32) from port B of cell j1soc.$flatten\per_m.\mt_32.\control0.$gt$multiplier/mult_32/control_mult.v:65$441 ($gt).
Removed top 2 bits (of 3) from port B of cell j1soc.$flatten\per_m.$procmux$1354_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell j1soc.$flatten\per_m.$procmux$1353_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell j1soc.$flatten\per_m.$ternary$multiplier/peripheral_mult.v:36$270 ($mux).
Removed top 2 bits (of 6) from mux cell j1soc.$flatten\per_m.$ternary$multiplier/peripheral_mult.v:35$268 ($mux).
Removed top 3 bits (of 6) from mux cell j1soc.$flatten\per_m.$ternary$multiplier/peripheral_mult.v:33$266 ($mux).
Removed top 4 bits (of 6) from mux cell j1soc.$flatten\per_m.$ternary$multiplier/peripheral_mult.v:32$264 ($mux).
Removed top 5 bits (of 6) from mux cell j1soc.$flatten\per_m.$ternary$multiplier/peripheral_mult.v:31$262 ($mux).
Removed top 31 bits (of 32) from port B of cell j1soc.$flatten\per_d.\d_16.\ctr_dv.$sub$divider/div_16/counter_div.v:18$422 ($sub).
Removed top 27 bits (of 32) from port Y of cell j1soc.$flatten\per_d.\d_16.\ctr_dv.$sub$divider/div_16/counter_div.v:18$422 ($sub).
Removed cell j1soc.$flatten\per_d.\d_16.\lsr_d.$procmux$600 ($mux).
Removed cell j1soc.$flatten\per_d.\d_16.\lsr_d.$procmux$594 ($mux).
Removed top 31 bits (of 32) from mux cell j1soc.$flatten\per_d.\d_16.\ctr_dv.$ternary$divider/div_16/counter_div.v:22$424 ($mux).
Removed top 15 bits (of 16) from mux cell j1soc.$flatten\per_d.\d_16.\fr.$procmux$738 ($mux).
Removed top 2 bits (of 4) from port B of cell j1soc.$flatten\per_d.$procmux$1381_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell j1soc.$flatten\per_d.$procmux$1380_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell j1soc.$flatten\per_d.$procmux$1379_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell j1soc.$flatten\per_d.$procmux$1371_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell j1soc.$flatten\per_d.$procmux$1370_CMP0 ($eq).
Removed top 1 bits (of 6) from mux cell j1soc.$flatten\per_d.$ternary$divider/peripheral_div.v:36$252 ($mux).
Removed top 2 bits (of 6) from mux cell j1soc.$flatten\per_d.$ternary$divider/peripheral_div.v:35$250 ($mux).
Removed top 3 bits (of 6) from mux cell j1soc.$flatten\per_d.$ternary$divider/peripheral_div.v:33$248 ($mux).
Removed top 4 bits (of 6) from mux cell j1soc.$flatten\per_d.$ternary$divider/peripheral_div.v:32$246 ($mux).
Removed top 5 bits (of 6) from mux cell j1soc.$flatten\per_d.$ternary$divider/peripheral_div.v:31$244 ($mux).
Removed top 31 bits (of 32) from port B of cell j1soc.$flatten\per_u.\uart0.$sub$uart_lm/uart.v:39$378 ($sub).
Removed top 16 bits (of 32) from port Y of cell j1soc.$flatten\per_u.\uart0.$sub$uart_lm/uart.v:39$378 ($sub).
Removed top 31 bits (of 32) from port B of cell j1soc.$flatten\per_u.\uart0.$add$uart_lm/uart.v:88$384 ($add).
Removed top 28 bits (of 32) from port Y of cell j1soc.$flatten\per_u.\uart0.$add$uart_lm/uart.v:88$384 ($add).
Removed top 31 bits (of 32) from port B of cell j1soc.$flatten\per_u.\uart0.$add$uart_lm/uart.v:91$386 ($add).
Removed top 28 bits (of 32) from port Y of cell j1soc.$flatten\per_u.\uart0.$add$uart_lm/uart.v:91$386 ($add).
Removed top 31 bits (of 32) from port B of cell j1soc.$flatten\per_u.\uart0.$add$uart_lm/uart.v:137$392 ($add).
Removed top 28 bits (of 32) from port Y of cell j1soc.$flatten\per_u.\uart0.$add$uart_lm/uart.v:137$392 ($add).
Removed top 31 bits (of 32) from port B of cell j1soc.$flatten\per_u.\uart0.$add$uart_lm/uart.v:140$395 ($add).
Removed top 28 bits (of 32) from port Y of cell j1soc.$flatten\per_u.\uart0.$add$uart_lm/uart.v:140$395 ($add).
Removed cell j1soc.$flatten\per_u.\uart0.$procmux$807 ($mux).
Removed cell j1soc.$flatten\per_u.\uart0.$procmux$833 ($mux).
Removed cell j1soc.$flatten\per_u.\uart0.$procmux$882 ($mux).
Removed cell j1soc.$flatten\per_u.\uart0.$procmux$885 ($mux).
Removed cell j1soc.$flatten\per_u.\uart0.$procmux$895 ($mux).
Removed top 3 bits (of 4) from port B of cell j1soc.$flatten\per_u.$procmux$1386_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell j1soc.$flatten\per_u.$procmux$1385_CMP0 ($eq).
Removed top 5 bits (of 8) from mux cell j1soc.$flatten\per_u.$ternary$uart_lm/peripheral_uart.v:42$239 ($mux).
Removed top 1 bits (of 4) from mux cell j1soc.$flatten\per_u.$ternary$uart_lm/peripheral_uart.v:33$234 ($mux).
Removed top 2 bits (of 4) from mux cell j1soc.$flatten\per_u.$ternary$uart_lm/peripheral_uart.v:32$232 ($mux).
Removed top 3 bits (of 4) from mux cell j1soc.$flatten\per_u.$ternary$uart_lm/peripheral_uart.v:31$230 ($mux).
Removed top 1 bits (of 2) from port B of cell j1soc.$auto$opt_dff.cc:198:make_patterns_logic$1590 ($ne).
Removed top 1 bits (of 2) from port B of cell j1soc.$auto$opt_dff.cc:198:make_patterns_logic$1592 ($ne).
Removed top 1 bits (of 2) from port B of cell j1soc.$auto$opt_dff.cc:198:make_patterns_logic$1655 ($ne).
Removed top 1 bits (of 4) from port B of cell j1soc.$flatten\dpRm.\c_p.$procmux$1059_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell j1soc.$flatten\dpRm.\c_p.$procmux$1060_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell j1soc.$flatten\dpRm.\c_p.$procmux$1061_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell j1soc.$flatten\dpRm.\c_p.$procmux$1062_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell j1soc.$flatten\dpRm.\c_p.$procmux$1063_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell j1soc.$flatten\dpRm.\c_p.$procmux$1064_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell j1soc.$flatten\dpRm.\c_p.$procmux$1074_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell j1soc.$flatten\dpRm.\c_p.$procmux$1085 ($pmux).
Removed top 3 bits (of 4) from mux cell j1soc.$flatten\dpRm.\c_p.$procmux$1113 ($mux).
Removed top 4 bits (of 8) from port A of cell j1soc.$flatten\dpRm.\c_p.$procmux$1147_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell j1soc.$flatten\dpRm.\c_p.$procmux$1147_CMP0 ($eq).
Removed top 4 bits (of 8) from port A of cell j1soc.$flatten\dpRm.\c_p.$procmux$1154_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell j1soc.$flatten\dpRm.\c_p.$procmux$1154_CMP0 ($eq).
Removed top 4 bits (of 8) from port A of cell j1soc.$flatten\dpRm.\c_p.$procmux$1162_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell j1soc.$flatten\dpRm.\c_p.$procmux$1162_CMP0 ($eq).
Removed top 4 bits (of 8) from port A of cell j1soc.$flatten\dpRm.\c_p.$procmux$1171_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell j1soc.$flatten\dpRm.\c_p.$procmux$1171_CMP0 ($eq).
Removed top 4 bits (of 8) from port A of cell j1soc.$flatten\dpRm.\c_p.$procmux$1181_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell j1soc.$flatten\dpRm.\c_p.$procmux$1181_CMP0 ($eq).
Removed cell j1soc.$flatten\dpRm.\dlptRAM.$procmux$997 ($mux).
Removed cell j1soc.$flatten\dpRm.\dlptRAM.$procmux$1003 ($mux).
Removed cell j1soc.$flatten\dpRm.\dlptRAM.$procmux$1012 ($mux).
Removed cell j1soc.$flatten\dpRm.\dlptRAM.$procmux$1015 ($mux).
Removed cell j1soc.$flatten\dpRm.\dlptRAM.$procmux$1027 ($mux).
Removed cell j1soc.$flatten\dpRm.\dlptRAM.$procmux$1033 ($mux).
Removed cell j1soc.$flatten\dpRm.\dlptRAM.$procmux$1042 ($mux).
Removed cell j1soc.$flatten\dpRm.\dlptRAM.$procmux$1045 ($mux).
Removed top 12 bits (of 16) from port B of cell j1soc.$flatten\dpRm.\c_p.$eq$dpRAM/core_peripheric.v:50$347 ($eq).
Removed top 5 bits (of 7) from FF cell j1soc.$auto$opt_dff.cc:744:run$1626 ($dffe).
Removed top 27 bits (of 32) from wire j1soc.$flatten\cpu0.$add$j1.v:116$327_Y.
Removed top 27 bits (of 32) from wire j1soc.$flatten\cpu0.$add$j1.v:133$333_Y.
Removed top 18 bits (of 32) from wire j1soc.$flatten\cpu0.$add$j1.v:40$282_Y.
Removed top 31 bits (of 32) from wire j1soc.$flatten\cpu0.$reduce_or$j1.v:150$337_Y.
Removed top 3 bits (of 4) from wire j1soc.$flatten\dpRm.\c_p.$2\estado[3:0].
Removed top 4 bits (of 8) from wire j1soc.$flatten\dpRm.\dlptRAM.$0$memwr$\ram$dpRAM/dualport_RAM.v:45$351_ADDR[7:0]$364.
Removed top 4 bits (of 8) from wire j1soc.$flatten\dpRm.\dlptRAM.$2$memwr$\ram$dpRAM/dualport_RAM.v:45$351_ADDR[7:0]$371.
Removed top 5 bits (of 6) from wire j1soc.$flatten\per_d.$ternary$divider/peripheral_div.v:31$244_Y.
Removed top 4 bits (of 6) from wire j1soc.$flatten\per_d.$ternary$divider/peripheral_div.v:32$246_Y.
Removed top 3 bits (of 6) from wire j1soc.$flatten\per_d.$ternary$divider/peripheral_div.v:33$248_Y.
Removed top 2 bits (of 6) from wire j1soc.$flatten\per_d.$ternary$divider/peripheral_div.v:35$250_Y.
Removed top 1 bits (of 6) from wire j1soc.$flatten\per_d.$ternary$divider/peripheral_div.v:36$252_Y.
Removed top 27 bits (of 32) from wire j1soc.$flatten\per_d.\d_16.\ctr_dv.$sub$divider/div_16/counter_div.v:18$422_Y.
Removed top 5 bits (of 6) from wire j1soc.$flatten\per_m.$ternary$multiplier/peripheral_mult.v:31$262_Y.
Removed top 4 bits (of 6) from wire j1soc.$flatten\per_m.$ternary$multiplier/peripheral_mult.v:32$264_Y.
Removed top 3 bits (of 6) from wire j1soc.$flatten\per_m.$ternary$multiplier/peripheral_mult.v:33$266_Y.
Removed top 2 bits (of 6) from wire j1soc.$flatten\per_m.$ternary$multiplier/peripheral_mult.v:35$268_Y.
Removed top 1 bits (of 6) from wire j1soc.$flatten\per_m.$ternary$multiplier/peripheral_mult.v:36$270_Y.
Removed top 3 bits (of 6) from wire j1soc.$flatten\per_m.$ternary$multiplier/peripheral_mult.v:37$272_Y.
Removed top 2 bits (of 3) from wire j1soc.$flatten\per_m.\mt_32.\control0.$3\state[2:0].
Removed top 2 bits (of 3) from wire j1soc.$flatten\per_m.\mt_32.\control0.$4\state[2:0].
Removed top 28 bits (of 32) from wire j1soc.$flatten\per_m.\mt_32.\control0.$add$multiplier/mult_32/control_mult.v:64$440_Y.
Removed top 8 bits (of 16) from wire j1soc.$flatten\per_u.$0\d_out[15:0].
Removed top 5 bits (of 8) from wire j1soc.$flatten\per_u.$0\uart_ctrl[7:0].
Removed top 3 bits (of 4) from wire j1soc.$flatten\per_u.$ternary$uart_lm/peripheral_uart.v:31$230_Y.
Removed top 2 bits (of 4) from wire j1soc.$flatten\per_u.$ternary$uart_lm/peripheral_uart.v:32$232_Y.
Removed top 1 bits (of 4) from wire j1soc.$flatten\per_u.$ternary$uart_lm/peripheral_uart.v:33$234_Y.
Removed top 28 bits (of 32) from wire j1soc.$flatten\per_u.\uart0.$add$uart_lm/uart.v:137$392_Y.
Removed top 28 bits (of 32) from wire j1soc.$flatten\per_u.\uart0.$add$uart_lm/uart.v:140$395_Y.
Removed top 30 bits (of 32) from wire j1soc.$flatten\per_u.\uart0.$sub$uart_lm/uart.v:39$378_Y.
Removed top 8 bits (of 16) from wire j1soc.uart_dout.

24.16. Executing PEEPOPT pass (run peephole optimizers).

24.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 0 unused cells and 59 unused wires.

24.18. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module j1soc that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\cpu0.$shr$j1.v:88$312 ($shr):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu0.$procmux$1311_CMP \cpu0.ram0.dat_b [15] }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu0.$shl$j1.v:92$316 ($shl):
    Found 1 activation_patterns using ctrl signal { $flatten\cpu0.$procmux$1307_CMP \cpu0.ram0.dat_b [15] }.
    No candidates found.
  Analyzing resource sharing options for $flatten\cpu0.$memrd$\rstack$j1.v:59$302 ($memrd):
    Found 2 activation_patterns using ctrl signal { $flatten\cpu0.$or$j1.v:149$342_Y $flatten\cpu0.$and$j1.v:153$343_Y $flatten\cpu0.$procmux$1309_CMP \cpu0.ram0.dat_b [15] \sys_rst_i }.
    No candidates found.

24.19. Executing TECHMAP pass (map to technology primitives).

24.19.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

24.19.2. Continuing TECHMAP pass.
Using template $paramod$e4c92889d88a2565010b877d9939a0ac6b8fc9a2\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.

24.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 0 unused cells and 3 unused wires.

24.22. Executing TECHMAP pass (map to technology primitives).

24.22.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

24.22.2. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

24.22.3. Continuing TECHMAP pass.
No more expansions possible.

24.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module j1soc:
  creating $macc model for $flatten\cpu0.$add$j1.v:116$327 ($add).
  creating $macc model for $flatten\cpu0.$add$j1.v:121$328 ($add).
  creating $macc model for $flatten\cpu0.$add$j1.v:122$329 ($add).
  creating $macc model for $flatten\cpu0.$add$j1.v:133$333 ($add).
  creating $macc model for $flatten\cpu0.$add$j1.v:40$282 ($add).
  creating $macc model for $flatten\cpu0.$add$j1.v:81$305 ($add).
  creating $macc model for $flatten\cpu0.$sub$j1.v:128$331 ($sub).
  creating $macc model for $flatten\cpu0.$sub$j1.v:89$313 ($sub).
  creating $macc model for $flatten\per_d.\d_16.\ctr_dv.$sub$divider/div_16/counter_div.v:18$422 ($sub).
  creating $macc model for $flatten\per_m.\mt_32.\acc0.$add$multiplier/mult_32/acc.v:15$446 ($add).
  creating $macc model for $flatten\per_m.\mt_32.\control0.$add$multiplier/mult_32/control_mult.v:64$440 ($add).
  creating $macc model for $flatten\per_u.\uart0.$add$uart_lm/uart.v:137$392 ($add).
  creating $macc model for $flatten\per_u.\uart0.$add$uart_lm/uart.v:140$395 ($add).
  creating $macc model for $flatten\per_u.\uart0.$add$uart_lm/uart.v:88$384 ($add).
  creating $macc model for $flatten\per_u.\uart0.$add$uart_lm/uart.v:91$386 ($add).
  creating $macc model for $flatten\per_u.\uart0.$sub$uart_lm/uart.v:39$378 ($sub).
  creating $alu model for $macc $flatten\per_u.\uart0.$sub$uart_lm/uart.v:39$378.
  creating $alu model for $macc $flatten\per_u.\uart0.$add$uart_lm/uart.v:91$386.
  creating $alu model for $macc $flatten\per_u.\uart0.$add$uart_lm/uart.v:88$384.
  creating $alu model for $macc $flatten\per_u.\uart0.$add$uart_lm/uart.v:140$395.
  creating $alu model for $macc $flatten\per_u.\uart0.$add$uart_lm/uart.v:137$392.
  creating $alu model for $macc $flatten\per_m.\mt_32.\control0.$add$multiplier/mult_32/control_mult.v:64$440.
  creating $alu model for $macc $flatten\per_m.\mt_32.\acc0.$add$multiplier/mult_32/acc.v:15$446.
  creating $alu model for $macc $flatten\per_d.\d_16.\ctr_dv.$sub$divider/div_16/counter_div.v:18$422.
  creating $alu model for $macc $flatten\cpu0.$sub$j1.v:89$313.
  creating $alu model for $macc $flatten\cpu0.$sub$j1.v:128$331.
  creating $alu model for $macc $flatten\cpu0.$add$j1.v:81$305.
  creating $alu model for $macc $flatten\cpu0.$add$j1.v:40$282.
  creating $alu model for $macc $flatten\cpu0.$add$j1.v:133$333.
  creating $alu model for $macc $flatten\cpu0.$add$j1.v:122$329.
  creating $alu model for $macc $flatten\cpu0.$add$j1.v:121$328.
  creating $alu model for $macc $flatten\cpu0.$add$j1.v:116$327.
  creating $alu model for $flatten\cpu0.$lt$j1.v:87$311 ($lt): new $alu
  creating $alu model for $flatten\cpu0.$lt$j1.v:94$317 ($lt): new $alu
  creating $alu model for $flatten\per_d.\d_16.\sb.$lt$divider/div_16/subtractor.v:26$433 ($lt): new $alu
  creating $alu model for $flatten\cpu0.$eq$j1.v:86$310 ($eq): merged with $flatten\cpu0.$lt$j1.v:94$317.
  creating $alu cell for $flatten\per_d.\d_16.\sb.$lt$divider/div_16/subtractor.v:26$433: $auto$alumacc.cc:485:replace_alu$1737
  creating $alu cell for $flatten\cpu0.$add$j1.v:116$327: $auto$alumacc.cc:485:replace_alu$1748
  creating $alu cell for $flatten\cpu0.$add$j1.v:121$328: $auto$alumacc.cc:485:replace_alu$1751
  creating $alu cell for $flatten\cpu0.$add$j1.v:122$329: $auto$alumacc.cc:485:replace_alu$1754
  creating $alu cell for $flatten\cpu0.$add$j1.v:133$333: $auto$alumacc.cc:485:replace_alu$1757
  creating $alu cell for $flatten\cpu0.$add$j1.v:40$282: $auto$alumacc.cc:485:replace_alu$1760
  creating $alu cell for $flatten\cpu0.$lt$j1.v:94$317, $flatten\cpu0.$eq$j1.v:86$310: $auto$alumacc.cc:485:replace_alu$1763
  creating $alu cell for $flatten\cpu0.$lt$j1.v:87$311: $auto$alumacc.cc:485:replace_alu$1774
  creating $alu cell for $flatten\cpu0.$add$j1.v:81$305: $auto$alumacc.cc:485:replace_alu$1787
  creating $alu cell for $flatten\cpu0.$sub$j1.v:128$331: $auto$alumacc.cc:485:replace_alu$1790
  creating $alu cell for $flatten\cpu0.$sub$j1.v:89$313: $auto$alumacc.cc:485:replace_alu$1793
  creating $alu cell for $flatten\per_d.\d_16.\ctr_dv.$sub$divider/div_16/counter_div.v:18$422: $auto$alumacc.cc:485:replace_alu$1796
  creating $alu cell for $flatten\per_m.\mt_32.\acc0.$add$multiplier/mult_32/acc.v:15$446: $auto$alumacc.cc:485:replace_alu$1799
  creating $alu cell for $flatten\per_m.\mt_32.\control0.$add$multiplier/mult_32/control_mult.v:64$440: $auto$alumacc.cc:485:replace_alu$1802
  creating $alu cell for $flatten\per_u.\uart0.$add$uart_lm/uart.v:137$392: $auto$alumacc.cc:485:replace_alu$1805
  creating $alu cell for $flatten\per_u.\uart0.$add$uart_lm/uart.v:140$395: $auto$alumacc.cc:485:replace_alu$1808
  creating $alu cell for $flatten\per_u.\uart0.$add$uart_lm/uart.v:88$384: $auto$alumacc.cc:485:replace_alu$1811
  creating $alu cell for $flatten\per_u.\uart0.$add$uart_lm/uart.v:91$386: $auto$alumacc.cc:485:replace_alu$1814
  creating $alu cell for $flatten\per_u.\uart0.$sub$uart_lm/uart.v:39$378: $auto$alumacc.cc:485:replace_alu$1817
  created 19 $alu and 0 $macc cells.

24.24. Executing OPT pass (performing simple optimizations).

24.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 0 cells.

24.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \j1soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \j1soc.
Performed a total of 0 changes.

24.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 0 cells.

24.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:744:run$1656 ($dffe) from module j1soc (D = \per_d.A [0], Q = \per_d.d_16.lsr_d.DV [0], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:744:run$1635 ($dffe) from module j1soc (D = \per_m.A [0], Q = \per_m.mt_32.lsr0.s_A [0], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:744:run$1631 ($dffe) from module j1soc (D = \per_m.B [15], Q = \per_m.mt_32.rsr0.s_B [15], rval = 1'0).

24.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 1 unused cells and 5 unused wires.

24.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.24.9. Rerunning OPT passes. (Maybe there is more to do..)

24.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \j1soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \j1soc.
Performed a total of 0 changes.

24.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 0 cells.

24.24.13. Executing OPT_DFF pass (perform DFF optimizations).

24.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..

24.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.24.16. Finished OPT passes. (There is nothing left to do.)

24.25. Executing MEMORY pass.

24.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

24.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

24.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing j1soc.cpu0.dstack write port 0.
  Analyzing j1soc.cpu0.ram0.ram write port 0.
  Analyzing j1soc.cpu0.rstack write port 0.
  Analyzing j1soc.dpRm.dlptRAM.ram write port 0.
  Analyzing j1soc.dpRm.dlptRAM.ram write port 1.

24.25.4. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\cpu0.dstack'[0] in module `\j1soc': no output FF found.
Checking read port `\cpu0.ram0.ram'[0] in module `\j1soc': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\cpu0.ram0.ram'[1] in module `\j1soc': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\cpu0.rstack'[0] in module `\j1soc': no output FF found.
Checking read port `\dpRm.dlptRAM.ram'[0] in module `\j1soc': merging output FF to cell.
    Write port 0: don't care on collision.
    Write port 1: non-transparent.
Checking read port `\dpRm.dlptRAM.ram'[1] in module `\j1soc': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: don't care on collision.
Checking read port address `\cpu0.dstack'[0] in module `\j1soc': merged address FF to cell.
Checking read port address `\cpu0.rstack'[0] in module `\j1soc': merged address FF to cell.

24.25.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 4 unused cells and 68 unused wires.

24.25.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory j1soc.cpu0.ram0.ram by address:
Consolidating read ports of memory j1soc.dpRm.dlptRAM.ram by address:
Consolidating write ports of memory j1soc.dpRm.dlptRAM.ram by address:
Consolidating write ports of memory j1soc.dpRm.dlptRAM.ram using sat-based resource sharing:
  Checking group clocked with negedge \sys_clk_i, width 16: ports 0, 1.
  Common input cone for all EN signals: 34 cells.
  Size of unconstrained SAT problem: 294 variables, 806 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

24.25.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

24.25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..

24.25.9. Executing MEMORY_COLLECT pass (generating $mem cells).

24.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..

24.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing j1soc.cpu0.dstack:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=16 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=20 bwaste=17920 waste=17920 efficiency=2
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=20 bwaste=17920 waste=17920 efficiency=2
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=20 bwaste=17920 waste=17920 efficiency=2
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=2 bwaste=17920 waste=17920 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=2 bwaste=18208 waste=18208 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=2 bwaste=17920 waste=17920 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=2 bwaste=18208 waste=18208 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=2 bwaste=17920 waste=17920 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=2 bwaste=18208 waste=18208 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing j1soc.cpu0.ram0.ram:
  Properties: ports=3 bits=131072 rports=2 wports=1 dbits=16 abits=13 words=8192
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=20 bwaste=10240 waste=10240 efficiency=44
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 -1 -1
      Write port #0 is in clock domain \sys_clk_i.
        Mapped to bram port A1.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=20480 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=20 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=20 bwaste=10240 waste=10240 efficiency=44
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 -1 -1
      Write port #0 is in clock domain \sys_clk_i.
        Mapped to bram port A1.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=4096 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 -1 -1
      Write port #0 is in clock domain \sys_clk_i.
        Mapped to bram port A1.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=8192 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
      Write port #0 is in clock domain \sys_clk_i.
        Mapped to bram port A1.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=0 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
      Write port #0 is in clock domain \sys_clk_i.
        Mapped to bram port A1.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=0 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \sys_clk_i.
        Mapped to bram port A1.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Mapped to bram port B1.2.
      Updated properties: dups=2 waste=16384 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=2 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8192 dwaste=0 bwaste=8192 waste=8192 efficiency=50
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=25, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=2
    Efficiency for rule 4.2: efficiency=44, cells=16, acells=4
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=8
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=16
    Selected rule 4.4 with efficiency 50.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
      Write port #0 is in clock domain \sys_clk_i.
        Mapped to bram port A1.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.1.
      Read port #1 is in clock domain \sys_clk_i.
        Mapped to bram port B1.2.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: cpu0.ram0.ram.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <0 0 1>: cpu0.ram0.ram.0.0.1
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: cpu0.ram0.ram.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 1>: cpu0.ram0.ram.1.0.1
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: cpu0.ram0.ram.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 1>: cpu0.ram0.ram.2.0.1
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: cpu0.ram0.ram.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 1>: cpu0.ram0.ram.3.0.1
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: cpu0.ram0.ram.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 1>: cpu0.ram0.ram.4.0.1
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: cpu0.ram0.ram.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 1>: cpu0.ram0.ram.5.0.1
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: cpu0.ram0.ram.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 1>: cpu0.ram0.ram.6.0.1
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: cpu0.ram0.ram.7.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 1>: cpu0.ram0.ram.7.0.1
Processing j1soc.cpu0.rstack:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=16 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=20 bwaste=17920 waste=17920 efficiency=2
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=20 bwaste=17920 waste=17920 efficiency=2
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=20 bwaste=17920 waste=17920 efficiency=2
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=2 bwaste=17920 waste=17920 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=2 bwaste=18208 waste=18208 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=2 bwaste=17920 waste=17920 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=2 bwaste=18208 waste=18208 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=2 bwaste=17920 waste=17920 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=2 bwaste=18208 waste=18208 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing j1soc.dpRm.dlptRAM.ram:
  Properties: ports=4 bits=4096 rports=2 wports=2 dbits=16 abits=8 words=256
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=256 dwaste=20 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 -1 -1
      Write port #0 is in clock domain !\sys_clk_i.
        Mapped to bram port A1.
      Write port #1 is in clock domain !\sys_clk_i.
        Failed to map write port #1.
    Mapping to bram type $__ECP5_PDPW16KD failed.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=768 dwaste=2 bwaste=14336 waste=14336 efficiency=22
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 -1 -1
      Write port #0 is in clock domain !\sys_clk_i.
        Mapped to bram port A1.
      Write port #1 is in clock domain !\sys_clk_i.
        Failed to map write port #1.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1792 dwaste=2 bwaste=16640 waste=16640 efficiency=11
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 -1 -1
      Write port #0 is in clock domain !\sys_clk_i.
        Mapped to bram port A1.
      Write port #1 is in clock domain !\sys_clk_i.
        Failed to map write port #1.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3840 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15
      Write port #0 is in clock domain !\sys_clk_i.
        Mapped to bram port A1.
      Write port #1 is in clock domain !\sys_clk_i.
        Failed to map write port #1.
    Mapping to bram type $__ECP5_DP16KD failed.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7936 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16128 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.

24.28. Executing TECHMAP pass (map to technology primitives).

24.28.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

24.28.2. Continuing TECHMAP pass.
Using template $paramod$063e6c34326f3261a8dd2ab1f1198b496403b5aa\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f4a6106b3acf81f6f1dd1089cfd5b7b94058072f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0e8848b4a2c1ad2f4f8ab1a92b94365e8889b937\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$10912f26dbbb62d678261e3013b63b767bfa8118\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$47f7de436a1261a2497e3e45f6b19d0ca31897ed\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$75e7000cd53d760867db7055a769b2cc1fa8e86e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$87ba3a13313e2a068c6aa3a87d2c8b7bf8d5a6eb\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$efeaddf7b165b96f63c612105471f1bd4b3b9c13\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$521edbeceebe4e0fdfee070291d1d044cc5d393e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$1eda04b66acc837f002f0f5529c5d85f7e197681\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$824444330ce0012a9b06afd9a5308d65d98a9636\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f2f30056f473f48f9a7c0dda4489ff70552e4f4e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$18b8f8d9e8be59d073ef3bdab1bc67b6807a124b\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$98aa9d8a6f75aab17c3dcf19c90c5ab17d931783\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$48e23774bf0c58db22da37b2685026f2572ab8dc\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$8600302b6686f9d03b0a19d1d9b57c5dadbf6fcf\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.

24.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing j1soc.cpu0.dstack:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=16 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of j1soc.cpu0.dstack: $\cpu0.dstack$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: cpu0.dstack.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: cpu0.dstack.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: cpu0.dstack.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: cpu0.dstack.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: cpu0.dstack.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: cpu0.dstack.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: cpu0.dstack.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: cpu0.dstack.3.1.0
Processing j1soc.cpu0.rstack:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=16 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \sys_clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \sys_clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of j1soc.cpu0.rstack: $\cpu0.rstack$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: cpu0.rstack.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: cpu0.rstack.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: cpu0.rstack.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: cpu0.rstack.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: cpu0.rstack.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: cpu0.rstack.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: cpu0.rstack.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: cpu0.rstack.3.1.0
Processing j1soc.dpRm.dlptRAM.ram:
  Properties: ports=4 bits=4096 rports=2 wports=2 dbits=16 abits=8 words=256
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain !\sys_clk_i.
        Mapped to bram port B1.
      Write port #1 is in clock domain !\sys_clk_i.
        Failed to map write port #1.
    Mapping to bram type $__TRELLIS_DPR16X4 failed.
  No acceptable bram resources found.

24.30. Executing TECHMAP pass (map to technology primitives).

24.30.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

24.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.

24.31. Executing OPT pass (performing simple optimizations).

24.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 24 cells.

24.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\cpu0.dstack$rdreg[0] ($dff) from module j1soc (D = \cpu0._dsp, Q = $\cpu0.dstack$rdreg[0]$q, rval = 5'00000).
Adding SRST signal on $\cpu0.rstack$rdreg[0] ($dff) from module j1soc (D = \cpu0._rsp, Q = $\cpu0.rstack$rdreg[0]$q, rval = 5'00000).
Adding SRST signal on $auto$opt_dff.cc:744:run$1667 ($dffe) from module j1soc (D = \per_d.d_16.fr.Result [15:1], Q = \per_d.d_out [15:1], rval = 15'000000000000000).
Adding SRST signal on $auto$opt_dff.cc:744:run$1643 ($dffe) from module j1soc (D = $techmap1733$flatten\per_m.\mt_32.\control0.$gt$multiplier/mult_32/control_mult.v:65$441.A, Q = \per_m.mt_32.control0.count, rval = 4'0000).

24.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 9 unused cells and 329 unused wires.

24.31.5. Rerunning OPT passes. (Removed registers in this run.)

24.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 2 cells.

24.31.8. Executing OPT_DFF pass (perform DFF optimizations).

24.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 0 unused cells and 2 unused wires.

24.31.10. Finished fast OPT passes.

24.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \dpRm.dlptRAM.ram in module \j1soc:
  created 256 $dff cells and 0 static cells of width 16.
Extracted data FF from read port 0 of j1soc.dpRm.dlptRAM.ram: $\dpRm.dlptRAM.ram$rdreg[0]
Extracted data FF from read port 1 of j1soc.dpRm.dlptRAM.ram: $\dpRm.dlptRAM.ram$rdreg[1]
  read interface: 2 $dff and 510 $mux cells.
  write interface: 512 write mux blocks.

24.33. Executing OPT pass (performing simple optimizations).

24.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 0 cells.

24.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \j1soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][127]$3359.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][127]$3359.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][126]$3356.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][126]$3356.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][125]$3353.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][125]$3353.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][124]$3350.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][124]$3350.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][123]$3347.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][123]$3347.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][122]$3344.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][122]$3344.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][121]$3341.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][121]$3341.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][120]$3338.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][120]$3338.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][119]$3335.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][119]$3335.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][118]$3332.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][118]$3332.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][117]$3329.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][117]$3329.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][116]$3326.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][116]$3326.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][115]$3323.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][115]$3323.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][114]$3320.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][114]$3320.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][113]$3317.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][113]$3317.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][112]$3314.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][112]$3314.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][111]$3311.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][111]$3311.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][110]$3308.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][110]$3308.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][109]$3305.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][109]$3305.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][108]$3302.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][108]$3302.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][107]$3299.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][107]$3299.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][106]$3296.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][106]$3296.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][105]$3293.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][105]$3293.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][104]$3290.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][104]$3290.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][103]$3287.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][103]$3287.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][102]$3284.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][102]$3284.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][101]$3281.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][101]$3281.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][100]$3278.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][100]$3278.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][99]$3275.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][99]$3275.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][98]$3272.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][98]$3272.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][97]$3269.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][97]$3269.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][96]$3266.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][96]$3266.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][95]$3263.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][95]$3263.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][94]$3260.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][94]$3260.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][93]$3257.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][93]$3257.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][92]$3254.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][92]$3254.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][91]$3251.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][91]$3251.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][90]$3248.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][90]$3248.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][89]$3245.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][89]$3245.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][88]$3242.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][88]$3242.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][87]$3239.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][87]$3239.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][86]$3236.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][86]$3236.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][85]$3233.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][85]$3233.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][84]$3230.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][84]$3230.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][83]$3227.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][83]$3227.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][82]$3224.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][82]$3224.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][81]$3221.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][81]$3221.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][80]$3218.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][80]$3218.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][79]$3215.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][79]$3215.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][78]$3212.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][78]$3212.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][77]$3209.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][77]$3209.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][76]$3206.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][76]$3206.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][75]$3203.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][75]$3203.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][74]$3200.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][74]$3200.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][73]$3197.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][73]$3197.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][72]$3194.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][72]$3194.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][71]$3191.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][71]$3191.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][70]$3188.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][70]$3188.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][69]$3185.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][69]$3185.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][68]$3182.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][68]$3182.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][67]$3179.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][67]$3179.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][66]$3176.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][66]$3176.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][65]$3173.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][65]$3173.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][64]$3170.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][64]$3170.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][63]$3167.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][63]$3167.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][62]$3164.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][62]$3164.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][61]$3161.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][61]$3161.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][60]$3158.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][60]$3158.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][59]$3155.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][59]$3155.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][58]$3152.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][58]$3152.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][57]$3149.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][57]$3149.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][56]$3146.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][56]$3146.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][55]$3143.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][55]$3143.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][54]$3140.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][54]$3140.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][53]$3137.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][53]$3137.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][52]$3134.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][52]$3134.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][51]$3131.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][51]$3131.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][50]$3128.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][50]$3128.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][49]$3125.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][49]$3125.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][48]$3122.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][48]$3122.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][47]$3119.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][47]$3119.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][46]$3116.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][46]$3116.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][45]$3113.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][45]$3113.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][44]$3110.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][44]$3110.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][43]$3107.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][43]$3107.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][42]$3104.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][42]$3104.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][41]$3101.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][41]$3101.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][40]$3098.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][40]$3098.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][39]$3095.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][39]$3095.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][38]$3092.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][38]$3092.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][37]$3089.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][37]$3089.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][36]$3086.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][36]$3086.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][35]$3083.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][35]$3083.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][34]$3080.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][34]$3080.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][33]$3077.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][33]$3077.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][32]$3074.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][32]$3074.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][31]$3071.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][31]$3071.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][30]$3068.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][30]$3068.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][29]$3065.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][29]$3065.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][28]$3062.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][28]$3062.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][27]$3059.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][27]$3059.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][26]$3056.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][26]$3056.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][25]$3053.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][25]$3053.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][24]$3050.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][24]$3050.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][23]$3047.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][23]$3047.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][22]$3044.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][22]$3044.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][21]$3041.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][21]$3041.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][20]$3038.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][20]$3038.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][19]$3035.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][19]$3035.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][18]$3032.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][18]$3032.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][17]$3029.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][17]$3029.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][16]$3026.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][16]$3026.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][15]$3023.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][15]$3023.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][14]$3020.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][14]$3020.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][13]$3017.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][13]$3017.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][12]$3014.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][12]$3014.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][11]$3011.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][11]$3011.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][10]$3008.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][10]$3008.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][9]$3005.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][9]$3005.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][8]$3002.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][7][8]$3002.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][63]$2975.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][63]$2975.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][62]$2972.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][62]$2972.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][61]$2969.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][61]$2969.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][60]$2966.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][60]$2966.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][59]$2963.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][59]$2963.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][58]$2960.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][58]$2960.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][57]$2957.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][57]$2957.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][56]$2954.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][56]$2954.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][55]$2951.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][55]$2951.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][54]$2948.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][54]$2948.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][53]$2945.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][53]$2945.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][52]$2942.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][52]$2942.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][51]$2939.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][51]$2939.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][50]$2936.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][50]$2936.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][49]$2933.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][49]$2933.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][48]$2930.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][48]$2930.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][47]$2927.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][47]$2927.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][46]$2924.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][46]$2924.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][45]$2921.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][45]$2921.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][44]$2918.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][44]$2918.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][43]$2915.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][43]$2915.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][42]$2912.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][42]$2912.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][41]$2909.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][41]$2909.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][40]$2906.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][40]$2906.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][39]$2903.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][39]$2903.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][38]$2900.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][38]$2900.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][37]$2897.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][37]$2897.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][36]$2894.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][36]$2894.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][35]$2891.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][35]$2891.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][34]$2888.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][34]$2888.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][33]$2885.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][33]$2885.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][32]$2882.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][32]$2882.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][31]$2879.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][31]$2879.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][30]$2876.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][30]$2876.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][29]$2873.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][29]$2873.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][28]$2870.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][28]$2870.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][27]$2867.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][27]$2867.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][26]$2864.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][26]$2864.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][25]$2861.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][25]$2861.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][24]$2858.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][24]$2858.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][23]$2855.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][23]$2855.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][22]$2852.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][22]$2852.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][21]$2849.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][21]$2849.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][20]$2846.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][20]$2846.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][19]$2843.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][19]$2843.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][18]$2840.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][18]$2840.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][17]$2837.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][17]$2837.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][16]$2834.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][16]$2834.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][15]$2831.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][15]$2831.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][14]$2828.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][14]$2828.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][13]$2825.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][13]$2825.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][12]$2822.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][12]$2822.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][11]$2819.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][11]$2819.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][10]$2816.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][10]$2816.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][9]$2813.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][9]$2813.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][8]$2810.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][8]$2810.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][7]$2807.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][7]$2807.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][6]$2804.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][6]$2804.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][5]$2801.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][5]$2801.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][4]$2798.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][6][4]$2798.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][31]$2783.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][31]$2783.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][30]$2780.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][30]$2780.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][29]$2777.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][29]$2777.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][28]$2774.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][28]$2774.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][27]$2771.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][27]$2771.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][26]$2768.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][26]$2768.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][25]$2765.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][25]$2765.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][24]$2762.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][24]$2762.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][23]$2759.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][23]$2759.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][22]$2756.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][22]$2756.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][21]$2753.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][21]$2753.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][20]$2750.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][20]$2750.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][19]$2747.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][19]$2747.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][18]$2744.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][18]$2744.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][17]$2741.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][17]$2741.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][16]$2738.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][16]$2738.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][15]$2735.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][15]$2735.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][14]$2732.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][14]$2732.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][13]$2729.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][13]$2729.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][12]$2726.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][12]$2726.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][11]$2723.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][11]$2723.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][10]$2720.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][10]$2720.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][9]$2717.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][9]$2717.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][8]$2714.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][8]$2714.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][7]$2711.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][7]$2711.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][6]$2708.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][6]$2708.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][5]$2705.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][5]$2705.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][4]$2702.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][4]$2702.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][3]$2699.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][3]$2699.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][2]$2696.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][5][2]$2696.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][15]$2687.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][15]$2687.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][14]$2684.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][14]$2684.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][13]$2681.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][13]$2681.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][12]$2678.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][12]$2678.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][11]$2675.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][11]$2675.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][10]$2672.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][10]$2672.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][9]$2669.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][9]$2669.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][8]$2666.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][8]$2666.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][7]$2663.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][7]$2663.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][6]$2660.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][6]$2660.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][5]$2657.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][5]$2657.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][4]$2654.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][4]$2654.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][3]$2651.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][3]$2651.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][2]$2648.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][2]$2648.
    dead port 1/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][1]$2645.
    dead port 2/2 on $mux $memory\dpRm.dlptRAM.ram$rdmux[0][4][1]$2645.
Removed 450 multiplexer ports.

24.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \j1soc.
    Consolidated identical input bits for $mux cell $flatten\cpu0.$procmux$1233:
      Old ports: A={ 3'000 \cpu0._pc }, B={ 1'0 \cpu0.pc_plus_1 [13:0] 1'0 }, Y=$flatten\cpu0.$3\_rstkD[15:0]
      New ports: A={ 2'00 \cpu0._pc }, B={ \cpu0.pc_plus_1 [13:0] 1'0 }, Y=$flatten\cpu0.$3\_rstkD[15:0] [14:0]
      New connections: $flatten\cpu0.$3\_rstkD[15:0] [15] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\dpRm.\c_p.$procmux$1085:
      Old ports: A=4'0000, B=20'00100100011010001010, Y=\dpRm.c_p.addr [3:0]
      New ports: A=3'000, B=15'001010011100101, Y=\dpRm.c_p.addr [3:1]
      New connections: \dpRm.c_p.addr [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\per_d.$procmux$1377:
      Old ports: A=6'000000, B={ 5'00000 $auto$wreduce.cc:454:run$1707 [0] 4'0000 $auto$wreduce.cc:454:run$1708 [1:0] 3'000 $auto$wreduce.cc:454:run$1709 [2:0] 2'00 $auto$wreduce.cc:454:run$1710 [3:0] 1'0 $auto$wreduce.cc:454:run$1711 [4:0] }, Y=\per_d.s
      New ports: A=5'00000, B={ 4'0000 $auto$wreduce.cc:454:run$1707 [0] 3'000 $auto$wreduce.cc:454:run$1708 [1:0] 2'00 $auto$wreduce.cc:454:run$1709 [2:0] 1'0 $auto$wreduce.cc:454:run$1710 [3:0] $auto$wreduce.cc:454:run$1711 [4:0] }, Y=\per_d.s [4:0]
      New connections: \per_d.s [5] = 1'0
    Consolidated identical input bits for $mux cell $flatten\per_d.$ternary$divider/peripheral_div.v:32$246:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$1708 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$1708 [1]
      New connections: $auto$wreduce.cc:454:run$1708 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\per_d.$ternary$divider/peripheral_div.v:33$248:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$1709 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$1709 [2]
      New connections: $auto$wreduce.cc:454:run$1709 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\per_d.$ternary$divider/peripheral_div.v:35$250:
      Old ports: A=4'0000, B=4'1000, Y=$auto$wreduce.cc:454:run$1710 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$1710 [3]
      New connections: $auto$wreduce.cc:454:run$1710 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\per_d.$ternary$divider/peripheral_div.v:36$252:
      Old ports: A=5'00000, B=5'10000, Y=$auto$wreduce.cc:454:run$1711 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$1711 [4]
      New connections: $auto$wreduce.cc:454:run$1711 [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\per_m.$ternary$multiplier/peripheral_mult.v:32$264:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$1714 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$1714 [1]
      New connections: $auto$wreduce.cc:454:run$1714 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\per_m.$ternary$multiplier/peripheral_mult.v:33$266:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$1715 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$1715 [2]
      New connections: $auto$wreduce.cc:454:run$1715 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\per_m.$ternary$multiplier/peripheral_mult.v:35$268:
      Old ports: A=4'0000, B=4'1000, Y=$auto$wreduce.cc:454:run$1716 [3:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$1716 [3]
      New connections: $auto$wreduce.cc:454:run$1716 [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\per_m.$ternary$multiplier/peripheral_mult.v:36$270:
      Old ports: A=5'00000, B=5'10000, Y=$auto$wreduce.cc:454:run$1717 [4:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$1717 [4]
      New connections: $auto$wreduce.cc:454:run$1717 [3:0] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\per_m.$ternary$multiplier/peripheral_mult.v:37$272:
      Old ports: A=6'000000, B=6'100000, Y=$auto$wreduce.cc:454:run$1718
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$1718 [5]
      New connections: $auto$wreduce.cc:454:run$1718 [4:0] = 5'00000
    Consolidated identical input bits for $mux cell $flatten\per_m.\mt_32.\control0.$procmux$529:
      Old ports: A=3'001, B=3'100, Y=$flatten\per_m.\mt_32.\control0.$5\state[2:0]
      New ports: A=2'01, B=2'10, Y={ $flatten\per_m.\mt_32.\control0.$5\state[2:0] [2] $flatten\per_m.\mt_32.\control0.$5\state[2:0] [0] }
      New connections: $flatten\per_m.\mt_32.\control0.$5\state[2:0] [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\per_m.\mt_32.\control0.$ternary$multiplier/mult_32/control_mult.v:65$442:
      Old ports: A=3'100, B=3'000, Y=$flatten\per_m.\mt_32.\control0.$ternary$multiplier/mult_32/control_mult.v:65$442_Y
      New ports: A=1'1, B=1'0, Y=$flatten\per_m.\mt_32.\control0.$ternary$multiplier/mult_32/control_mult.v:65$442_Y [2]
      New connections: $flatten\per_m.\mt_32.\control0.$ternary$multiplier/mult_32/control_mult.v:65$442_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\per_u.$ternary$uart_lm/peripheral_uart.v:32$232:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:454:run$1725 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$1725 [1]
      New connections: $auto$wreduce.cc:454:run$1725 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\per_u.$ternary$uart_lm/peripheral_uart.v:33$234:
      Old ports: A=3'000, B=3'100, Y=$auto$wreduce.cc:454:run$1726 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$1726 [2]
      New connections: $auto$wreduce.cc:454:run$1726 [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\per_u.$ternary$uart_lm/peripheral_uart.v:34$236:
      Old ports: A=4'0000, B=4'1000, Y=$flatten\per_u.$ternary$uart_lm/peripheral_uart.v:34$236_Y
      New ports: A=1'0, B=1'1, Y=$flatten\per_u.$ternary$uart_lm/peripheral_uart.v:34$236_Y [3]
      New connections: $flatten\per_u.$ternary$uart_lm/peripheral_uart.v:34$236_Y [2:0] = 3'000
  Optimizing cells in module \j1soc.
Performed a total of 17 changes.

24.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 6 cells.

24.33.6. Executing OPT_DFF pass (perform DFF optimizations).

24.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 0 unused cells and 1784 unused wires.

24.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.33.9. Rerunning OPT passes. (Maybe there is more to do..)

24.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \j1soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \j1soc.
Performed a total of 0 changes.

24.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 0 cells.

24.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\dpRm.dlptRAM.ram[9]$2102 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[9][1][0]$y$4367, Q = \dpRm.dlptRAM.ram[9]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[99]$2282 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[99]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[98]$2280 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[98]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[97]$2278 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[97]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[96]$2276 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[96]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[95]$2274 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[95]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[94]$2272 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[94]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[93]$2270 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[93]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[92]$2268 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[92]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[91]$2266 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[91]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[90]$2264 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[90]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[8]$2100 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[8][1][0]$y$4351, Q = \dpRm.dlptRAM.ram[8]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[89]$2262 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[89]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[88]$2260 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[88]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[87]$2258 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[87]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[86]$2256 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[86]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[85]$2254 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[85]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[84]$2252 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[84]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[83]$2250 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[83]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[82]$2248 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[82]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[81]$2246 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[81]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[80]$2244 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[80]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[7]$2098 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[7][1][0]$y$4327, Q = \dpRm.dlptRAM.ram[7]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[79]$2242 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[79]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[78]$2240 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[78]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[77]$2238 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[77]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[76]$2236 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[76]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[75]$2234 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[75]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[74]$2232 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[74]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[73]$2230 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[73]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[72]$2228 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[72]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[71]$2226 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[71]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[70]$2224 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[70]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[6]$2096 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[6][1][0]$y$4311, Q = \dpRm.dlptRAM.ram[6]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[69]$2222 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[69]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[68]$2220 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[68]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[67]$2218 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[67]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[66]$2216 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[66]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[65]$2214 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[65]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[64]$2212 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[64]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[63]$2210 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[63]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[62]$2208 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[62]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[61]$2206 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[61]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[60]$2204 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[60]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[5]$2094 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[5][1][0]$y$4295, Q = \dpRm.dlptRAM.ram[5]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[59]$2202 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[59]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[58]$2200 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[58]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[57]$2198 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[57]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[56]$2196 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[56]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[55]$2194 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[55]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[54]$2192 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[54]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[53]$2190 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[53]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[52]$2188 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[52]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[51]$2186 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[51]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[50]$2184 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[50]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[4]$2092 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[4][1][0]$y$4279, Q = \dpRm.dlptRAM.ram[4]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[49]$2182 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[49]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[48]$2180 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[48]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[47]$2178 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[47]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[46]$2176 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[46]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[45]$2174 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[45]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[44]$2172 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[44]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[43]$2170 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[43]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[42]$2168 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[42]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[41]$2166 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[41]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[40]$2164 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[40]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[3]$2090 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[3][1][0]$y$4255, Q = \dpRm.dlptRAM.ram[3]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[39]$2162 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[39]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[38]$2160 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[38]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[37]$2158 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[37]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[36]$2156 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[36]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[35]$2154 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[35]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[34]$2152 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[34]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[33]$2150 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[33]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[32]$2148 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[32]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[31]$2146 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[31]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[30]$2144 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[30]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[2]$2088 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[2][1][0]$y$4235, Q = \dpRm.dlptRAM.ram[2]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[29]$2142 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[29]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[28]$2140 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[28]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[27]$2138 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[27]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[26]$2136 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[26]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[25]$2134 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[25]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[255]$2594 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[255]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[254]$2592 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[254]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[253]$2590 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[253]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[252]$2588 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[252]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[251]$2586 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[251]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[250]$2584 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[250]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[24]$2132 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[24]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[249]$2582 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[249]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[248]$2580 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[248]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[247]$2578 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[247]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[246]$2576 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[246]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[245]$2574 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[245]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[244]$2572 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[244]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[243]$2570 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[243]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[242]$2568 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[242]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[241]$2566 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[241]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[240]$2564 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[240]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[23]$2130 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[23]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[239]$2562 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[239]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[238]$2560 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[238]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[237]$2558 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[237]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[236]$2556 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[236]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[235]$2554 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[235]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[234]$2552 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[234]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[233]$2550 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[233]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[232]$2548 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[232]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[231]$2546 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[231]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[230]$2544 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[230]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[22]$2128 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[22]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[229]$2542 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[229]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[228]$2540 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[228]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[227]$2538 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[227]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[226]$2536 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[226]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[225]$2534 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[225]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[224]$2532 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[224]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[223]$2530 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[223]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[222]$2528 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[222]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[221]$2526 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[221]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[220]$2524 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[220]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[21]$2126 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[21]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[219]$2522 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[219]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[218]$2520 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[218]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[217]$2518 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[217]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[216]$2516 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[216]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[215]$2514 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[215]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[214]$2512 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[214]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[213]$2510 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[213]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[212]$2508 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[212]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[211]$2506 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[211]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[210]$2504 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[210]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[20]$2124 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[20]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[209]$2502 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[209]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[208]$2500 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[208]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[207]$2498 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[207]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[206]$2496 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[206]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[205]$2494 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[205]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[204]$2492 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[204]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[203]$2490 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[203]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[202]$2488 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[202]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[201]$2486 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[201]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[200]$2484 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[200]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[1]$2086 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[1][1][0]$y$4211, Q = \dpRm.dlptRAM.ram[1]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[19]$2122 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[19]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[199]$2482 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[199]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[198]$2480 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[198]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[197]$2478 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[197]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[196]$2476 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[196]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[195]$2474 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[195]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[194]$2472 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[194]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[193]$2470 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[193]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[192]$2468 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[192]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[191]$2466 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[191]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[190]$2464 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[190]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[18]$2120 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[18]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[189]$2462 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[189]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[188]$2460 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[188]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[187]$2458 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[187]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[186]$2456 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[186]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[185]$2454 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[185]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[184]$2452 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[184]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[183]$2450 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[183]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[182]$2448 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[182]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[181]$2446 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[181]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[180]$2444 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[180]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[17]$2118 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[17]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[179]$2442 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[179]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[178]$2440 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[178]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[177]$2438 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[177]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[176]$2436 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[176]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[175]$2434 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[175]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[174]$2432 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[174]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[173]$2430 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[173]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[172]$2428 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[172]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[171]$2426 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[171]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[170]$2424 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[170]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[16]$2116 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[16]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[169]$2422 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[169]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[168]$2420 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[168]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[167]$2418 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[167]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[166]$2416 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[166]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[165]$2414 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[165]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[164]$2412 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[164]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[163]$2410 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[163]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[162]$2408 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[162]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[161]$2406 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[161]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[160]$2404 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[160]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[15]$2114 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[15][1][0]$y$4467, Q = \dpRm.dlptRAM.ram[15]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[159]$2402 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[159]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[158]$2400 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[158]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[157]$2398 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[157]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[156]$2396 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[156]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[155]$2394 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[155]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[154]$2392 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[154]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[153]$2390 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[153]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[152]$2388 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[152]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[151]$2386 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[151]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[150]$2384 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[150]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[14]$2112 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[14][1][0]$y$4451, Q = \dpRm.dlptRAM.ram[14]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[149]$2382 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[149]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[148]$2380 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[148]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[147]$2378 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[147]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[146]$2376 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[146]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[145]$2374 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[145]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[144]$2372 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[144]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[143]$2370 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[143]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[142]$2368 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[142]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[141]$2366 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[141]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[140]$2364 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[140]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[13]$2110 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[13][1][0]$y$4435, Q = \dpRm.dlptRAM.ram[13]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[139]$2362 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[139]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[138]$2360 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[138]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[137]$2358 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[137]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[136]$2356 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[136]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[135]$2354 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[135]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[134]$2352 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[134]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[133]$2350 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[133]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[132]$2348 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[132]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[131]$2346 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[131]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[130]$2344 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[130]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[12]$2108 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[12][1][0]$y$4419, Q = \dpRm.dlptRAM.ram[12]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[129]$2342 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[129]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[128]$2340 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[128]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[127]$2338 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[127]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[126]$2336 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[126]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[125]$2334 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[125]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[124]$2332 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[124]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[123]$2330 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[123]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[122]$2328 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[122]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[121]$2326 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[121]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[120]$2324 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[120]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[11]$2106 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[11][1][0]$y$4399, Q = \dpRm.dlptRAM.ram[11]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[119]$2322 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[119]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[118]$2320 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[118]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[117]$2318 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[117]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[116]$2316 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[116]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[115]$2314 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[115]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[114]$2312 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[114]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[113]$2310 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[113]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[112]$2308 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[112]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[111]$2306 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[111]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[110]$2304 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[110]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[10]$2104 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[10][1][0]$y$4383, Q = \dpRm.dlptRAM.ram[10]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[109]$2302 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[109]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[108]$2300 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[108]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[107]$2298 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[107]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[106]$2296 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[106]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[105]$2294 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[105]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[104]$2292 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[104]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[103]$2290 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[103]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[102]$2288 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[102]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[101]$2286 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[101]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[100]$2284 ($dff) from module j1soc (D = \cpu0.ram0.dat_a, Q = \dpRm.dlptRAM.ram[100]).
Adding EN signal on $memory\dpRm.dlptRAM.ram[0]$2084 ($dff) from module j1soc (D = $memory\dpRm.dlptRAM.ram$wrmux[0][1][0]$y$4187, Q = \dpRm.dlptRAM.ram[0]).

24.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 240 unused cells and 277 unused wires.

24.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.33.16. Rerunning OPT passes. (Maybe there is more to do..)

24.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \j1soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \j1soc.
Performed a total of 0 changes.

24.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 0 cells.

24.33.20. Executing OPT_DFF pass (perform DFF optimizations).

24.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 0 unused cells and 8 unused wires.

24.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.33.23. Rerunning OPT passes. (Maybe there is more to do..)

24.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \j1soc..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

24.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \j1soc.
Performed a total of 0 changes.

24.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 0 cells.

24.33.27. Executing OPT_DFF pass (perform DFF optimizations).

24.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..

24.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.33.30. Finished OPT passes. (There is nothing left to do.)

24.34. Executing TECHMAP pass (map to technology primitives).

24.34.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

24.34.2. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

24.34.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$d6eefa73b09c260984bb3ab238c3c05801fa9e82\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:00a5b8c078faac2d9dcf7d1311e85cfd31359fcf$paramod$b1f8e9a58fee383a65180922397f7058048191fe\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:00a5b8c078faac2d9dcf7d1311e85cfd31359fcf$paramod$e31da3c1e7d1078ed1477dabeabe646dcd7d3c9b\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$e85bcdd999a9f7e1064fcb77207041270947b77a\_90_pmux for cells of type $pmux.
Using template $paramod$106402fc14ba87a4d8643cf9e9a3de5e7eff24e1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d4c0c20b0ee59f495e14575c4397dc0a6dd9e8e6\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$d843018565ef722782d28339c99ecf00b278e074\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$21a993a8c398891107be36c3a76332f0d1652884\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$fb2ccc7567b9f572f99303d62bd705e69acf8cd5\_90_pmux for cells of type $pmux.
Using template $paramod$9398518f3a66906c93ac7eaad9a961f31111e0c1\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.

24.35. Executing OPT pass (performing simple optimizations).

24.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\j1soc'.
Removed a total of 400 cells.

24.35.3. Executing OPT_DFF pass (perform DFF optimizations).

24.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 346 unused cells and 1790 unused wires.

24.35.5. Finished fast OPT passes.

24.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..

24.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

24.38. Executing TECHMAP pass (map to technology primitives).

24.38.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

24.38.2. Continuing TECHMAP pass.
Using template $paramod\$_DFFE_NP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_NP_.
Using template $paramod\$_DFFE_NP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_NP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_NP0N_ for cells of type $_SDFFE_NP0N_.
Using template $paramod\$_DFF_N_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_N_.
Using template $paramod\$_DFF_N_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_N_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFFE_NP0P_ for cells of type $_SDFFE_NP0P_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFF_N_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_N_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.

24.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module j1soc.

24.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

24.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in j1soc.

24.42. Executing ATTRMVCP pass (move or copy attributes).

24.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \j1soc..
Removed 0 unused cells and 23087 unused wires.

24.44. Executing TECHMAP pass (map to technology primitives).

24.44.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

24.44.2. Continuing TECHMAP pass.
No more expansions possible.

24.45. Executing ABC pass (technology mapping using ABC).

24.45.1. Extracting gate netlist of module `\j1soc' to `<abc-temp-dir>/input.blif'..
Extracted 7058 gates and 11785 wires to a netlist network with 4725 inputs and 750 outputs.

24.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    1262.
ABC: Participating nodes from both networks       =    2854.
ABC: Participating nodes from the first network   =    1344. (  34.60 % of nodes)
ABC: Participating nodes from the second network  =    1510. (  38.88 % of nodes)
ABC: Node pairs (any polarity)                    =    1344. (  34.60 % of names can be moved)
ABC: Node pairs (same polarity)                   =     580. (  14.93 % of names can be moved)
ABC: Total runtime =     0.31 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

24.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3883
ABC RESULTS:        internal signals:     6310
ABC RESULTS:           input signals:     4725
ABC RESULTS:          output signals:      750
Removing temp directory.
Removed 0 unused cells and 6475 unused wires.

24.46. Executing TECHMAP pass (map to technology primitives).

24.46.1. Executing Verilog-2005 frontend: /home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/carlos/miniconda3/envs/fpga/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

24.46.2. Continuing TECHMAP pass.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$0526758529e9d8b20c704fe5ef5a5bd5d36b90f5\$lut for cells of type $lut.
Using template $paramod$b62f1ed46414d00e6888c6c7e67fa920d3f65500\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$e5f53fb2cb3e702c9422ebddd3ba952e5a8f3401\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$ee19d45db61acb4c70d938b97483a4ed4b792645\$lut for cells of type $lut.
Using template $paramod$ebeb813097a0d73fcf652b0b87b686dea65f8424\$lut for cells of type $lut.
Using template $paramod$9415793d11da13e6e31bd5c3185d474de67116f9\$lut for cells of type $lut.
Using template $paramod$65fad8f067acfc4846c480dcf1490e6eba118496\$lut for cells of type $lut.
Using template $paramod$2bc4db8bd4fb8d056f72dd182e27de9a154d9eee\$lut for cells of type $lut.
Using template $paramod$b61db74289f77d63fb66d724ba669d99cf667ef4\$lut for cells of type $lut.
Using template $paramod$3a2526a6442bbada98bb0be1b78491aff5bc2923\$lut for cells of type $lut.
Using template $paramod$8b9c62446c1d572e9aabefd996c14668758774e2\$lut for cells of type $lut.
Using template $paramod$ec8f389d3b0c4ac15bc66a5f07b2ffe4e8f89d74\$lut for cells of type $lut.
Using template $paramod$eeed37ce45abdda29d3e180f2d1dfc0c4c376530\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$1f5ebe7f6a773bedca076f9b3557390942c56d64\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$ed9408d4bda02f896d4134eaaf7daf588af5dc11\$lut for cells of type $lut.
Using template $paramod$e89ac58f360f774aaa6ec82384df6d4f7265bb69\$lut for cells of type $lut.
Using template $paramod$c32f5db7bbe8d6fef94859e1b421271bc73e65b9\$lut for cells of type $lut.
Using template $paramod$f448937f25e5efd5283480d97feb2e62fc3c6780\$lut for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$4d4d3bbe4065b7fc301ea101ae5398df0bc58e40\$lut for cells of type $lut.
Using template $paramod$7d98dcdde05cc610396501dfc29ea85181427d96\$lut for cells of type $lut.
Using template $paramod$4b23d751b3e1d7cde9cd1766bf20ceee12e38a3d\$lut for cells of type $lut.
Using template $paramod$39a8d4bc05980f8e406bb12ee58a0917b740fcd8\$lut for cells of type $lut.
Using template $paramod$55f88b847646386482d3af3bc038e340d781086a\$lut for cells of type $lut.
Using template $paramod$02eefd9b74acf66558bff242fcbe62a514559f6a\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$9cf840465fcd21e518894e93898a2211ce4bfcec\$lut for cells of type $lut.
Using template $paramod$c7dfd2a6116460ca9b13ea276b60d48cc3bacd52\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$fe89c52e83c5b0456317806a3190c48a5e8494e5\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$246006d276d15b0766d6d890a33a28800bfa7295\$lut for cells of type $lut.
Using template $paramod$6069048ea7c45159713a0558424cdfb243a46dfe\$lut for cells of type $lut.
Using template $paramod$f3a6f0fecedb3db72ca84eef798434e1b7cc446b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$b637cf4714c2e93484bb499728e176a6ab69c910\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$29442795ef2e10dd90e3826e90a6d7a832893bba\$lut for cells of type $lut.
Using template $paramod$bf60f6ec407ee294958b6566514fc3125ec42258\$lut for cells of type $lut.
Using template $paramod$79a27c2df115de36dd035139658149f1a57cc950\$lut for cells of type $lut.
Using template $paramod$0defb1586b24785b85905f661056d6b3d902c0c8\$lut for cells of type $lut.
Using template $paramod$f91974ed76679978bb5ed737ed2baef1784b50ab\$lut for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$3acd3251d3bb2479bf34295bb2ac13c217481a2e\$lut for cells of type $lut.
Using template $paramod$b61592988ab1e135761653be3cf83c6aa216aa9a\$lut for cells of type $lut.
Using template $paramod$633ae299df262467973f925d88826d85d4a12fb4\$lut for cells of type $lut.
Using template $paramod$a56d70ffd309b1185b27bc1a5092003d8bf696be\$lut for cells of type $lut.
Using template $paramod$52b0f43ae6cb52b5e726dd3244952f6f33bb5f19\$lut for cells of type $lut.
Using template $paramod$77d128f8a7b591199310617358210673f74bd8a4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$403ccd6140c8876f284b9fb81f45625ed4566784\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$f5f1d19a89b5ca3bf9b2cb2e68d293525294c584\$lut for cells of type $lut.
Using template $paramod$9f2f146893d269900bb68ba0244b254b88c2c459\$lut for cells of type $lut.
Using template $paramod$bb0eb231041adabf2d96a8fbe92c513677ec69cd\$lut for cells of type $lut.
Using template $paramod$49050f977a361e1ae9857dd064f707363007464f\$lut for cells of type $lut.
Using template $paramod$632be8ebc9b47d0878e8cc6d31077a0670401317\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$7dd7a2a9844f5ceab591ae95c2af3b156b1370f1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$9a2a223399d2b073cac3b4fce3b9abd7b8c5ba3b\$lut for cells of type $lut.
Using template $paramod$cbb2dfe31d344d3326d567c2ed5a4b2a29f63219\$lut for cells of type $lut.
Using template $paramod$01eec2dcf4b7e997e4fe919fbdf3fa9de8ddffa1\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$1d407770e9a874080cc308d1e6d82fb355111954\$lut for cells of type $lut.
Using template $paramod$a7229c4512256de182854dc4c194c267387a31d7\$lut for cells of type $lut.
Using template $paramod$fd3ed3a223484aac184d1b7412ec4cfe4ca64c32\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$c7e6d8a2ac1dbc937fd1198c323fe944f064ab51\$lut for cells of type $lut.
Using template $paramod$2443c437b12911082e51af347dc5f25b4aa1296e\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$0b3a476817842b5e39d6d4614a3efaa663d5e88a\$lut for cells of type $lut.
Using template $paramod$58984eea88c92c4ce8b2bfa4db414ee76edbecd5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$ad9afe568e97c0bb73618642f5dd77addc807716\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$2c0001bb8124becc337daa71d1f46f20d5a016ab\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$6961918e3564ac9ead822ba7e0287e436372f86a\$lut for cells of type $lut.
Using template $paramod$5ca0a761b43d35f9af4fd138d09ce8f9eec7c5e1\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$e29d77caadfafd73aa5fe633bde045cc468a68f9\$lut for cells of type $lut.
Using template $paramod$bf9bca7807407971e14a515132d4f0d80e05fd4f\$lut for cells of type $lut.
Using template $paramod$b9cf85f68b27860b6f5e20bd28c0a4bdc265452f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$14f974524b5f147582c86c7d4800b3673d5b8bc5\$lut for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$e3d1f7a5be70c549b567cce08ebf28da10c48aca\$lut for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod$044e8b1893c94f717651c5cd428e71c892566f52\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod$49308c380d4434ff502cc9276068deff427c75f2\$lut for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$7caa042e1299faef928ef59a7e0d21fba4d94ea4\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$f9ade28f1669c608093cfc771d07571aec15660d\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod$388dbf93bee91918d385c696f1b8d4515b94b317\$lut for cells of type $lut.
Using template $paramod$57633d398096025f59e180bc0c6c5dc42ae710e9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$30caa5615ac52efdf43dfbf1b1a633232eb131b1\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod$c618362fa644a81397fe017358cff2d2560c9ffa\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$798c407062c363131877015db48aaebac206e220\$lut for cells of type $lut.
Using template $paramod$57f71a429a5de468266cb6ec0f5d054c9415f3b9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$d388caf9331d1c67a4a7fa86d33eb3b732255d14\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$f6718da5409ec8636fab31113c774a3123f56b0b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod$052ca015f1400ebf950f85d5f181f7a5865c336c\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$c1b1e295769db1b6655cd9fa7f1823a266fa6d67\$lut for cells of type $lut.
Using template $paramod$ef02ea28c4f9766a22068d6502e87f79cf2d9131\$lut for cells of type $lut.
Using template $paramod$be857dbbec01d2970152f94349f0b931fa481257\$lut for cells of type $lut.
Using template $paramod$1229feafa1c7bc0e4f523153b786a3f1e95868b9\$lut for cells of type $lut.
Using template $paramod$dcde03cc1c7f1d985d817f7697c86534c1fedbcd\$lut for cells of type $lut.
Using template $paramod$3bb0a97e27d44d04422f646f61bc036b1dd28994\$lut for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$8eadbc9139801602d3711d81605e04d50401f3ec\$lut for cells of type $lut.
Using template $paramod$03934238089b38363bbb8527e9252b3860a98d32\$lut for cells of type $lut.
Using template $paramod$35870fb64a9b8e4892a8fa6a7a25a91f6d4648fa\$lut for cells of type $lut.
Using template $paramod$6e3b22478ca21c5590744f2e30b92938c4d90996\$lut for cells of type $lut.
Using template $paramod$5eaab1a1f00cd4a2177bfd1a65449b3cc5f0a6fc\$lut for cells of type $lut.
Using template $paramod$f71f17475b2b747b45cc6fbcf0ac09a9bf876f20\$lut for cells of type $lut.
Using template $paramod$6b19ef33a9b6df3e03a9c5d844041543e975c425\$lut for cells of type $lut.
Using template $paramod$c0a4d9417755c1bd5ec9a311325000b8535d91ad\$lut for cells of type $lut.
Using template $paramod$b8bc93a50860defb026422e051b1b5c80f73638b\$lut for cells of type $lut.
Using template $paramod$2d45b21dcc3ebb9bd91b2bf3bb050eccc0f03a90\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$ea0d25133dbd878dba06f42703957a9f2d7dc918\$lut for cells of type $lut.
Using template $paramod$3ecf9ddef4604dcf386e9244fca9c73d93eaac60\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod$33d9f0f9d3903e4e6c4118a484eb8c0ef1263e93\$lut for cells of type $lut.
Using template $paramod$650299e13ba6045ba71471ce22f887fc10de8a84\$lut for cells of type $lut.
Using template $paramod$79e7cf60c5406fc1d03111fae9bde1471166818b\$lut for cells of type $lut.
Using template $paramod$ba82fb3eadd5cbe40f1451e04a124c85f0c6bc85\$lut for cells of type $lut.
Using template $paramod$f503ae6dd13af4ce255f26a38c5b2bb42d3444fc\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$d2845ee2da121e591069744d16cf238f53bde61d\$lut for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod$11bbb1f6d040b6fef853156bf96393db1ac26fc4\$lut for cells of type $lut.
Using template $paramod$8d0397049399671d6f7ee6dc93a074c1de44790c\$lut for cells of type $lut.
Using template $paramod$048d4aa2263b685fba6c6b0d38f6224df0dc3042\$lut for cells of type $lut.
Using template $paramod$38e6aa9546c40949f8135bb018f0d5ef863085b9\$lut for cells of type $lut.
Using template $paramod$94d86303a5ab6c2be14b18d403d3db684b8d85d1\$lut for cells of type $lut.
Using template $paramod$af67f015cfb4d109d8a3a22381b236e7fbee4927\$lut for cells of type $lut.
Using template $paramod$76ebe1cd006d3c10b3bc01174f6f7a392df3a8e0\$lut for cells of type $lut.
Using template $paramod$f936cf1f3ac2dfc4c0156fca74ede0b6752ba695\$lut for cells of type $lut.
Using template $paramod$74b5023762bd591dab00d45d22f1969185ba5620\$lut for cells of type $lut.
Using template $paramod$88e557ff47f35512152dcd123e39a7dd2f3f82eb\$lut for cells of type $lut.
Using template $paramod$9adb63670ed0c5ceae876448ba2256ff5c866396\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$7d3cbfc289ec00e0691f33de08826f2254fca668\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$ef8295b10a781b16be00577bb0b0751f78914e75\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod$30e1ac1183d91190b531bad571bf822d64fb1abf\$lut for cells of type $lut.
Using template $paramod$d1d3e5c429996c1776c029b181a703bafb0c2c7a\$lut for cells of type $lut.
Using template $paramod$ded94b1297a9e825c9250531085f1db513b73f27\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod$774861bf9b1885d60265e6ddea1c95a32f095489\$lut for cells of type $lut.
Using template $paramod$7e4e2428a2f9b92dcb758270149d84df2ec3a13e\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$88dc1cf4443537dd59052739b9e21a9b9d776b59\$lut for cells of type $lut.
Using template $paramod$789c78f196b745ac8416d4350180b8715831126b\$lut for cells of type $lut.
Using template $paramod$7a92a7e7cae7943621ffe492467cfe7bd590d972\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
No more expansions possible.

24.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in j1soc.
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31527.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31462.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31465.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31463.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31456.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31447.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31460.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31450.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31448.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31445.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31423.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31417.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31412.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31415.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31369.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31275.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31275.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31192.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30934.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30934.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30653.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30653.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30435.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30125.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30085.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29698.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29698.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29365.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29365.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29365.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29330.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29330.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29263.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29263.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29224.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29218.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29218.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28541.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31529.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31524.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31457.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31442.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31142.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30444.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30444.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30444.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30413.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30413.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30413.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30382.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30382.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30334.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30334.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30104.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30104.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29909.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29830.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29830.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29830.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29757.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29757.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29757.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29720.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29720.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29720.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29702.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29702.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29587.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29587.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29587.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29411.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29411.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29390.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29390.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29369.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29369.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29368.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29368.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29368.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29347.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29347.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29347.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29298.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29298.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29298.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29282.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29282.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29136.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29136.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29119.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29119.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29119.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28827.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28827.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28827.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28762.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28762.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28762.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28421.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28352.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28352.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28327.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28327.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28253.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28282.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28282.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28243.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28282.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28232.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28251.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28271.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28257.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28264.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28275.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28277.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28277.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28279.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28282.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28286.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28287.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28293.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28294.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28294.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28291.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28301.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28306.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28307.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28311.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28312.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28314.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28316.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28318.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28319.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28320.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28327.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28326.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28327.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28323.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28338.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28352.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28352.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28373.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28422.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28442.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28443.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28461.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28483.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28494.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28495.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28518.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28519.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28523.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28522.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28540.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28543.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28547.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28550.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28551.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28553.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28559.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28574.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28575.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28578.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28581.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28593.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28594.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28603.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28604.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28621.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28622.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28625.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28641.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28642.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28651.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28661.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28665.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28662.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28675.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28611.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28677.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28688.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28689.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28697.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28685.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28735.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28740.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28742.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28753.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28747.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28762.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28763.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28772.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28782.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28783.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28792.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28793.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28796.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28809.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28794.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28827.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28828.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28849.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28858.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28867.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28868.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28873.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28882.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28898.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28902.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28923.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28934.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28943.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28945.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28946.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28956.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28988.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28987.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28998.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29000.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29001.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29005.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29006.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29021.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29022.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29023.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29025.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29026.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29034.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29035.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29037.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29038.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29041.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29043.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29048.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29050.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29051.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29047.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29039.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29067.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29072.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$28920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29119.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29136.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29136.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29139.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29140.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29155.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29156.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29166.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29167.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29169.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29170.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29172.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29182.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29183.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29218.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29218.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29246.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29257.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29263.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29263.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29079.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29262.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29272.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29282.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29282.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29298.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29309.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29313.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29330.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29329.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29330.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29341.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29344.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29347.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29348.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29359.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29357.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29364.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29365.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29369.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29368.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29369.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29363.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29390.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29389.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29390.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29399.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29400.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29411.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29411.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29418.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29421.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29426.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29430.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29433.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29435.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29440.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29446.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29447.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29450.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29453.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29461.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29469.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29467.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29477.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29486.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29487.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29496.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29497.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29506.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29516.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29517.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29527.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29528.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29531.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29532.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29538.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29539.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29554.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29555.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29560.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29570.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29571.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29587.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29597.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29600.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29619.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29620.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29629.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29639.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29640.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29644.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29655.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29658.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29664.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29666.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29670.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29671.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29684.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29685.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29662.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29690.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29691.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29695.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29698.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29698.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29702.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29702.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29711.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29717.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29712.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29720.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29721.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29737.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29741.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29744.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29757.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29767.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29768.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29773.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29777.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29779.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29781.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29791.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29794.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29820.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29821.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29830.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29831.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29837.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29838.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29841.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29842.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29845.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29847.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29848.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29850.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29851.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29857.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29860.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29861.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29870.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29871.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29877.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29879.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29880.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29883.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29884.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29886.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29906.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29907.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29911.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29912.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29915.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29917.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29918.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29921.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29933.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29935.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29938.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29940.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29722.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29954.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29956.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29965.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29967.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29984.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29989.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29990.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29992.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29993.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29996.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29997.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30012.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30013.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30016.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29872.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30029.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$29556.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30032.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30034.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30037.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30039.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30042.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30050.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30052.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30055.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30061.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30062.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30070.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30071.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30073.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30074.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30059.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30083.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30084.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30088.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30089.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30104.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30103.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30104.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30108.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30123.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30124.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30134.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30137.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30138.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30144.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30153.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30154.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30158.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30157.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30173.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30174.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30178.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30180.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30181.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30177.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30192.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30193.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30196.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30197.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30199.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30200.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30203.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30204.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30227.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30236.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30237.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30239.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30240.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30248.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30249.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30252.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30253.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30234.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30268.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30269.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30273.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30274.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30283.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30284.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30299.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30304.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30314.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30322.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30324.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30334.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30333.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30334.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30336.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30337.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30338.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30340.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30343.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30355.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30372.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30382.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30382.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30392.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30402.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30403.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30413.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30414.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30423.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30427.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30444.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30448.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30463.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30464.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30473.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30484.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30485.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30488.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30489.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30491.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30492.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30501.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30502.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30507.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30508.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30510.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30511.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30514.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30515.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30524.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30525.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30536.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30535.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30545.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30546.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30561.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30562.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30566.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30565.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30576.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30577.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30579.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30580.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30582.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30585.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30586.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30583.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30596.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30599.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30600.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30595.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30616.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30617.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30626.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30627.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30643.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30646.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30653.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30652.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30653.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30662.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30665.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30669.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30671.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30673.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30676.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30677.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30686.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30687.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30696.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30697.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30706.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30709.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30710.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30714.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30715.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30503.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30730.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30734.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30749.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30750.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30761.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30770.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30771.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30774.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30775.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30785.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30786.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30795.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30796.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30810.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30811.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30814.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30815.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30817.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30818.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30824.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30823.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30833.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30844.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30843.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30853.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30865.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30892.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30893.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30897.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30899.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30900.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30904.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30919.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30922.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30924.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30925.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30861.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30934.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30933.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30934.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30936.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30937.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30940.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30941.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30951.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30952.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30967.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30968.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30977.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$30978.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31135.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31142.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31150.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31160.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31163.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31164.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31183.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31175.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31194.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31162.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31198.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31215.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31216.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31216.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31220.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31249.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31254.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31268.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31275.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31282.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31290.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31286.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31301.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31298.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31304.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31311.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31292.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31313.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31324.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31328.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31310.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31361.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31367.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31366.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31459.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31371.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31377.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31378.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31390.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31396.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31406.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31412.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31415.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31419.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31421.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31425.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31419.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31425.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31427.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31436.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31426.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31427.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31439.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31439.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31444.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31445.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31448.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31444.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31451.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31438.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31453.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31454.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31456.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31457.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31454.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31460.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31451.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31462.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31465.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31466.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31453.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31468.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31469.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31466.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31471.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31468.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31525.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31526.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31525.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31527.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31529.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31522.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31528.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31563.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$28202$auto$blifparse.cc:515:parse_blif$31608.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
Removed 0 unused cells and 9409 unused wires.

24.48. Executing AUTONAME pass.
Renamed 683639 objects in module j1soc (146 iterations).

24.49. Executing HIERARCHY pass (managing design hierarchy).

24.49.1. Analyzing design hierarchy..
Top module:  \j1soc

24.49.2. Analyzing design hierarchy..
Top module:  \j1soc
Removed 0 unused modules.

24.50. Printing statistics.

=== j1soc ===

   Number of wires:               6803
   Number of wire bits:          16590
   Number of public wires:        6803
   Number of public wire bits:   16590
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12910
     CCU2C                          89
     DP16KD                         16
     L6MUX21                       655
     LUT4                         5997
     PFUMX                        1543
     TRELLIS_DPR16X4                16
     TRELLIS_FF                   4594

24.51. Executing CHECK pass (checking for obvious problems).
Checking module j1soc...
Found and reported 0 problems.

25. Executing JSON backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: 86fa927cf4, CPU: user 14.31s system 0.38s, MEM: 1361.05 MB peak
Yosys 0.9+4288 (git sha1 b2e97174, x86_64-conda_cos6-linux-gnu-gcc 1.24.0.133_b0863d8_dirty -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/runner/work/conda-eda/conda-eda/workdir/conda-env/conda-bld/yosys_1630451134687/work=/usr/local/src/conda/yosys-0.9_5586_gb2e97174 -fdebug-prefix-map=/home/carlos/miniconda3/envs/fpga=/usr/local/src/conda-prefix -fPIC -Os -fno-merge-constants)
Time spent: 29% 8x techmap (5 sec), 19% 1x abc (3 sec), ...
