<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>IFSR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">IFSR, Instruction Fault Status Register</h1><p>The IFSR characteristics are:</p><h2>Purpose</h2>
        <p>Holds status information about the last instruction fault.</p>
      <h2>Configuration</h2><p>AArch32 System register IFSR bits [31:0]
            
                are architecturally mapped to
              AArch64 System register <a href="AArch64-ifsr32_el2.html">IFSR32_EL2[31:0]
            </a>.
          </p><p>This register is present only
    when AArch32 is supported at any Exception level.
      
    Otherwise, direct accesses to IFSR are <span class="arm-defined-word">UNKNOWN</span>.</p>
        <p>The current translation table format determines which format of the register is used.</p>
      <h2>Attributes</h2>
            <p>IFSR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The IFSR bit assignments are:</p><h3>When TTBCR.EAE == 0:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="15"><a href="#WhenTTBCR.EAE0_0_31">RES0</a></td><td class="lr" colspan="1"><a href="#WhenTTBCR.EAE0_FnV_16">FnV</a></td><td class="lr" colspan="3"><a href="#WhenTTBCR.EAE0_0_15">RES0</a></td><td class="lr" colspan="1"><a href="#WhenTTBCR.EAE0_ExT_12">ExT</a></td><td class="lr" colspan="1"><a href="#WhenTTBCR.EAE0_0_11">RES0</a></td><td class="lr" colspan="1"><a href="#WhenTTBCR.EAE0_FS4_10">FS[4]</a></td><td class="lr" colspan="1"><a href="#WhenTTBCR.EAE0_LPAE_9">LPAE</a></td><td class="lr" colspan="5"><a href="#WhenTTBCR.EAE0_0_8">RES0</a></td><td class="lr" colspan="4"><a href="#WhenTTBCR.EAE0_FS3:0_3">FS[3:0]</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenTTBCR.EAE0_0_31">
                Bits [31:17]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenTTBCR.EAE0_FnV_16">FnV, bit [16]
              </h4>
          
  <p>FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.</p>

          <table class="valuetable"><tr><th>FnV</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><a href="AArch32-ifar.html">IFAR</a> is valid.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p><a href="AArch32-ifar.html">IFAR</a> is not valid, and holds an <span class="arm-defined-word">UNKNOWN</span> value.</p>
</td></tr></table>
            
  <p>This field is only valid for a synchronous External abort other than a synchronous External abort on a translation table walk. It is <span class="arm-defined-word">RES0</span> for all other Prefetch Abort exceptions.</p>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenTTBCR.EAE0_0_15">
                Bits [15:13]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenTTBCR.EAE0_ExT_12">ExT, bit [12]
              </h4>
          
  <p>External abort type. This bit can be used to provide an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> classification of External aborts.</p>
<p>In an implementation that does not provide any classification of External aborts, this bit is <span class="arm-defined-word">RES0</span>.</p>
<p>For aborts other than External aborts this bit always returns 0.</p>

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenTTBCR.EAE0_0_11">
                Bit [11]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenTTBCR.EAE0_FS4_10">FS[4], bit [10]
              </h4>
          
  <p>This field is bit[4] of FS[4:0].</p>
<p>Fault Status bits. Bits [10] and [3:0] are interpreted together.</p>

          <table class="valuetable"><tr><th>FS</th><th>Meaning</th><th>Applies when</th></tr><tr><td class="bitfield">0b00001</td><td>
  <p>PC alignment fault.</p>
</td></tr><tr><td class="bitfield">0b00010</td><td>
  <p>Debug exception.</p>
</td></tr><tr><td class="bitfield">0b00011</td><td>
  <p>Access flag fault, level 1.</p>
</td></tr><tr><td class="bitfield">0b00101</td><td>
  <p>Translation fault, level 1.</p>
</td></tr><tr><td class="bitfield">0b00110</td><td>
  <p>Access flag fault, level 2.</p>
</td></tr><tr><td class="bitfield">0b00111</td><td>
  <p>Translation fault, level 2.</p>
</td></tr><tr><td class="bitfield">0b01000</td><td>
  <p>Synchronous External abort, not on translation table walk.</p>
</td></tr><tr><td class="bitfield">0b01001</td><td>
  <p>Domain fault, level 1.</p>
</td></tr><tr><td class="bitfield">0b01011</td><td>
  <p>Domain fault, level 2.</p>
</td></tr><tr><td class="bitfield">0b01100</td><td>
  <p>Synchronous External abort, on translation table walk, level 1.</p>
</td></tr><tr><td class="bitfield">0b01101</td><td>
  <p>Permission fault, level 1.</p>
</td></tr><tr><td class="bitfield">0b01110</td><td>
  <p>Synchronous External abort, on translation table walk, level 2.</p>
</td></tr><tr><td class="bitfield">0b01111</td><td>
  <p>Permission fault, level 2.</p>
</td></tr><tr><td class="bitfield">0b10000</td><td>
  <p>TLB conflict abort.</p>
</td></tr><tr><td class="bitfield">0b10100</td><td>
  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> fault (Lockdown fault).</p>
</td></tr><tr><td class="bitfield">0b11001</td><td>
  <p>Synchronous parity or ECC error on memory access, not on translation table walk.</p>
</td><td>When RAS is not implemented</td></tr><tr><td class="bitfield">0b11100</td><td>
  <p>Synchronous parity or ECC error on translation table walk, level 1.</p>
</td><td>When RAS is not implemented</td></tr><tr><td class="bitfield">0b11110</td><td>
  <p>Synchronous parity or ECC error on translation table walk, level 2.</p>
</td><td>When RAS is not implemented</td></tr></table>
            
  <p>All other values are reserved.</p>
<p>For more information about the lookup level associated with a fault, see <span class="xref">'The level associated with MMU faults on a Short-descriptor translation table lookup' in the ArmÂ® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p>
<p>The FS field is split as follows:</p>
<ul>
<li>FS[4] is IFSR[10].
</li><li>FS[3:0] is IFSR[3:0].
</li></ul>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenTTBCR.EAE0_LPAE_9">LPAE, bit [9]
              </h4>
          
  <p>On taking a Data Abort exception, this bit is set as follows:</p>

          <table class="valuetable"><tr><th>LPAE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Using the Short-descriptor translation table formats.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Using the Long-descriptor translation table formats.</p>
</td></tr></table>
            
  <p>Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.</p>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenTTBCR.EAE0_0_8">
                Bits [8:4]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenTTBCR.EAE0_FS3:0_3">FS[3:0], bits [3:0]
                  </h4>
          
  <p>This field is bits[3:0] of FS[4:0].</p>
<p>See FS[4] for the field description.</p>

          
            
  

          <div class="text_after_fields">
    
  

    </div><h3>When TTBCR.EAE == 1:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="15"><a href="#WhenTTBCR.EAE1_0_31">RES0</a></td><td class="lr" colspan="1"><a href="#WhenTTBCR.EAE1_FnV_16">FnV</a></td><td class="lr" colspan="3"><a href="#WhenTTBCR.EAE1_0_15">RES0</a></td><td class="lr" colspan="1"><a href="#WhenTTBCR.EAE1_ExT_12">ExT</a></td><td class="lr" colspan="2"><a href="#WhenTTBCR.EAE1_0_11">RES0</a></td><td class="lr" colspan="1"><a href="#WhenTTBCR.EAE1_LPAE_9">LPAE</a></td><td class="lr" colspan="3"><a href="#WhenTTBCR.EAE1_0_8">RES0</a></td><td class="lr" colspan="6"><a href="#WhenTTBCR.EAE1_STATUS_5">STATUS</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="WhenTTBCR.EAE1_0_31">
                Bits [31:17]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenTTBCR.EAE1_FnV_16">FnV, bit [16]
              </h4>
          
  <p>FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.</p>

          <table class="valuetable"><tr><th>FnV</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p><a href="AArch32-ifar.html">IFAR</a> is valid.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p><a href="AArch32-ifar.html">IFAR</a> is not valid, and holds an <span class="arm-defined-word">UNKNOWN</span> value.</p>
</td></tr></table>
            
  <p>This field is only valid for a synchronous External abort other than a synchronous External abort on a translation table walk. It is <span class="arm-defined-word">RES0</span> for all other Prefetch Abort exceptions.</p>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenTTBCR.EAE1_0_15">
                Bits [15:13]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenTTBCR.EAE1_ExT_12">ExT, bit [12]
              </h4>
          
  <p>External abort type. This bit can be used to provide an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> classification of External aborts.</p>
<p>In an implementation that does not provide any classification of External aborts, this bit is <span class="arm-defined-word">RES0</span>.</p>
<p>For aborts other than External aborts this bit always returns 0.</p>

          
            
  

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenTTBCR.EAE1_0_11">
                Bits [11:10]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenTTBCR.EAE1_LPAE_9">LPAE, bit [9]
              </h4>
          
  <p>On taking a Data Abort exception, this bit is set as follows:</p>

          <table class="valuetable"><tr><th>LPAE</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
  <p>Using the Short-descriptor translation table formats.</p>
</td></tr><tr><td class="bitfield">0b1</td><td>
  <p>Using the Long-descriptor translation table formats.</p>
</td></tr></table>
            
  <p>Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.</p>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><h4 id="WhenTTBCR.EAE1_0_8">
                Bits [8:6]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
          <h4 id="WhenTTBCR.EAE1_STATUS_5">STATUS, bits [5:0]
                  </h4>
          
  <p>Fault status bits. Possible values of this field are:</p>

          <table class="valuetable"><tr><th>STATUS</th><th>Meaning</th><th>Applies when</th></tr><tr><td class="bitfield">0b000000</td><td>
  <p>Address size fault in translation table base register.</p>
</td></tr><tr><td class="bitfield">0b000001</td><td>
  <p>Address size fault, level 1.</p>
</td></tr><tr><td class="bitfield">0b000010</td><td>
  <p>Address size fault, level 2.</p>
</td></tr><tr><td class="bitfield">0b000011</td><td>
  <p>Address size fault, level 3.</p>
</td></tr><tr><td class="bitfield">0b000101</td><td>
  <p>Translation fault, level 1.</p>
</td></tr><tr><td class="bitfield">0b000110</td><td>
  <p>Translation fault, level 2.</p>
</td></tr><tr><td class="bitfield">0b000111</td><td>
  <p>Translation fault, level 3.</p>
</td></tr><tr><td class="bitfield">0b001001</td><td>
  <p>Access flag fault, level 1.</p>
</td></tr><tr><td class="bitfield">0b001010</td><td>
  <p>Access flag fault, level 2.</p>
</td></tr><tr><td class="bitfield">0b001011</td><td>
  <p>Access flag fault, level 3.</p>
</td></tr><tr><td class="bitfield">0b001101</td><td>
  <p>Permission fault, level 1.</p>
</td></tr><tr><td class="bitfield">0b001110</td><td>
  <p>Permission fault, level 2.</p>
</td></tr><tr><td class="bitfield">0b001111</td><td>
  <p>Permission fault, level 3.</p>
</td></tr><tr><td class="bitfield">0b010000</td><td>
  <p>Synchronous External abort, not on translation table walk.</p>
</td></tr><tr><td class="bitfield">0b010101</td><td>
  <p>Synchronous External abort, on translation table walk, level 1.</p>
</td></tr><tr><td class="bitfield">0b010110</td><td>
  <p>Synchronous External abort, on translation table walk, level 2.</p>
</td></tr><tr><td class="bitfield">0b010111</td><td>
  <p>Synchronous External abort, on translation table walk, level 3.</p>
</td></tr><tr><td class="bitfield">0b011000</td><td>
  <p>Synchronous parity or ECC error on memory access, not on translation table walk.</p>
</td><td>When RAS is not implemented</td></tr><tr><td class="bitfield">0b011101</td><td>
  <p>Synchronous parity or ECC error on memory access on translation table walk, level 1.</p>
</td><td>When RAS is not implemented</td></tr><tr><td class="bitfield">0b011110</td><td>
  <p>Synchronous parity or ECC error on memory access on translation table walk, level 2.</p>
</td><td>When RAS is not implemented</td></tr><tr><td class="bitfield">0b011111</td><td>
  <p>Synchronous parity or ECC error on memory access on translation table walk, level 3.</p>
</td><td>When RAS is not implemented</td></tr><tr><td class="bitfield">0b100001</td><td>
  <p>PC alignment fault.</p>
</td></tr><tr><td class="bitfield">0b100010</td><td>
  <p>Debug exception.</p>
</td></tr><tr><td class="bitfield">0b110000</td><td>
  <p>TLB conflict abort.</p>
</td></tr></table>
            
  <p>All other values are reserved.</p>
<p>When the RAS Extension is implemented, <span class="binarynumber">0b011000</span>, <span class="binarynumber">0b011101</span>, <span class="binarynumber">0b011110</span>, and <span class="binarynumber">0b011111</span>, are reserved.</p>
<p>For more information about the lookup level associated with a fault, see <span class="xref">'The level associated with MMU faults on a Long-descriptor translation table lookup' in the ArmÂ® Architecture Reference Manual, Armv8, for Armv8-A architecture profile</span>.</p>

          <p>This field resets to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</p><div class="text_after_fields">
    
  

    </div><div class="access_mechanisms"><h2>Accessing the IFSR</h2><p>Accesses to this register use the following encodings:</p><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0101</td><td>0b0000</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T5 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T5 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TRVM == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TRVM == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) then
        return IFSR_NS;
    else
        return IFSR;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) then
        return IFSR_NS;
    else
        return IFSR;
elsif PSTATE.EL == EL3 then
    if SCR.NS == '0' then
        return IFSR_S;
    else
        return IFSR_NS;
              </p><h4 class="assembler">MCR{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0101</td><td>0b0000</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T5 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T5 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TVM == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TVM == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) then
        IFSR_NS = R[t];
    else
        IFSR = R[t];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) &amp;&amp; ELUsingAArch32(EL3) then
        IFSR_NS = R[t];
    else
        IFSR = R[t];
elsif PSTATE.EL == EL3 then
    if SCR.NS == '0' then
        IFSR_S = R[t];
    else
        IFSR_NS = R[t];
              </p></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">13/12/2019 15:13; 391b5248b29fb2f001ef74792eaacbd6fc72f211</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
