INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_05_07/2024_05_07.srcs/sources_1/new/0507.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJH/Github_clone/Haman3rd_PJH/Verilog/2024_05_07/2024_05_07.srcs/sim_1/new/bytetobcd_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_down_tb
