module tb_and_gate;
    reg a; 
    reg b;
    wire y;

    and_gate dut(.a(a), .b(b), .y(y));

    initial begin
        a = 0;
        b = 0;

        #10;
        $display("a = %b, b = %b, y = %b", a , b , y);

        a = 0;
        b = 1;

        #10;
        $display("a = %b, b = %b, y = %b", a , b , y);

        a = 1;
        b = 0;

        #10;
        $display("a = %b, b = %b, y = %b", a , b , y);

        a = 1;
        b = 1;

        #10;
        $display("a = %b, b = %b, y = %b", a , b , y);

    end
endmodule