
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//flex_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401730 <.init>:
  401730:	stp	x29, x30, [sp, #-16]!
  401734:	mov	x29, sp
  401738:	bl	401c50 <ferror@plt+0x60>
  40173c:	ldp	x29, x30, [sp], #16
  401740:	ret

Disassembly of section .plt:

0000000000401750 <memcpy@plt-0x20>:
  401750:	stp	x16, x30, [sp, #-16]!
  401754:	adrp	x16, 455000 <ferror@plt+0x53410>
  401758:	ldr	x17, [x16, #4088]
  40175c:	add	x16, x16, #0xff8
  401760:	br	x17
  401764:	nop
  401768:	nop
  40176c:	nop

0000000000401770 <memcpy@plt>:
  401770:	adrp	x16, 456000 <ferror@plt+0x54410>
  401774:	ldr	x17, [x16]
  401778:	add	x16, x16, #0x0
  40177c:	br	x17

0000000000401780 <strtoul@plt>:
  401780:	adrp	x16, 456000 <ferror@plt+0x54410>
  401784:	ldr	x17, [x16, #8]
  401788:	add	x16, x16, #0x8
  40178c:	br	x17

0000000000401790 <strlen@plt>:
  401790:	adrp	x16, 456000 <ferror@plt+0x54410>
  401794:	ldr	x17, [x16, #16]
  401798:	add	x16, x16, #0x10
  40179c:	br	x17

00000000004017a0 <fputs@plt>:
  4017a0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4017a4:	ldr	x17, [x16, #24]
  4017a8:	add	x16, x16, #0x18
  4017ac:	br	x17

00000000004017b0 <exit@plt>:
  4017b0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4017b4:	ldr	x17, [x16, #32]
  4017b8:	add	x16, x16, #0x20
  4017bc:	br	x17

00000000004017c0 <_setjmp@plt>:
  4017c0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4017c4:	ldr	x17, [x16, #40]
  4017c8:	add	x16, x16, #0x28
  4017cc:	br	x17

00000000004017d0 <fgetpos@plt>:
  4017d0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4017d4:	ldr	x17, [x16, #48]
  4017d8:	add	x16, x16, #0x30
  4017dc:	br	x17

00000000004017e0 <dup@plt>:
  4017e0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4017e4:	ldr	x17, [x16, #56]
  4017e8:	add	x16, x16, #0x38
  4017ec:	br	x17

00000000004017f0 <reallocarray@plt>:
  4017f0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4017f4:	ldr	x17, [x16, #64]
  4017f8:	add	x16, x16, #0x40
  4017fc:	br	x17

0000000000401800 <putc@plt>:
  401800:	adrp	x16, 456000 <ferror@plt+0x54410>
  401804:	ldr	x17, [x16, #72]
  401808:	add	x16, x16, #0x48
  40180c:	br	x17

0000000000401810 <pipe@plt>:
  401810:	adrp	x16, 456000 <ferror@plt+0x54410>
  401814:	ldr	x17, [x16, #80]
  401818:	add	x16, x16, #0x50
  40181c:	br	x17

0000000000401820 <fputc@plt>:
  401820:	adrp	x16, 456000 <ferror@plt+0x54410>
  401824:	ldr	x17, [x16, #88]
  401828:	add	x16, x16, #0x58
  40182c:	br	x17

0000000000401830 <qsort@plt>:
  401830:	adrp	x16, 456000 <ferror@plt+0x54410>
  401834:	ldr	x17, [x16, #96]
  401838:	add	x16, x16, #0x60
  40183c:	br	x17

0000000000401840 <fork@plt>:
  401840:	adrp	x16, 456000 <ferror@plt+0x54410>
  401844:	ldr	x17, [x16, #104]
  401848:	add	x16, x16, #0x68
  40184c:	br	x17

0000000000401850 <__ctype_tolower_loc@plt>:
  401850:	adrp	x16, 456000 <ferror@plt+0x54410>
  401854:	ldr	x17, [x16, #112]
  401858:	add	x16, x16, #0x70
  40185c:	br	x17

0000000000401860 <snprintf@plt>:
  401860:	adrp	x16, 456000 <ferror@plt+0x54410>
  401864:	ldr	x17, [x16, #120]
  401868:	add	x16, x16, #0x78
  40186c:	br	x17

0000000000401870 <log10@plt>:
  401870:	adrp	x16, 456000 <ferror@plt+0x54410>
  401874:	ldr	x17, [x16, #128]
  401878:	add	x16, x16, #0x80
  40187c:	br	x17

0000000000401880 <fileno@plt>:
  401880:	adrp	x16, 456000 <ferror@plt+0x54410>
  401884:	ldr	x17, [x16, #136]
  401888:	add	x16, x16, #0x88
  40188c:	br	x17

0000000000401890 <fclose@plt>:
  401890:	adrp	x16, 456000 <ferror@plt+0x54410>
  401894:	ldr	x17, [x16, #144]
  401898:	add	x16, x16, #0x90
  40189c:	br	x17

00000000004018a0 <fopen@plt>:
  4018a0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4018a4:	ldr	x17, [x16, #152]
  4018a8:	add	x16, x16, #0x98
  4018ac:	br	x17

00000000004018b0 <malloc@plt>:
  4018b0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4018b4:	ldr	x17, [x16, #160]
  4018b8:	add	x16, x16, #0xa0
  4018bc:	br	x17

00000000004018c0 <strncmp@plt>:
  4018c0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4018c4:	ldr	x17, [x16, #168]
  4018c8:	add	x16, x16, #0xa8
  4018cc:	br	x17

00000000004018d0 <bindtextdomain@plt>:
  4018d0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4018d4:	ldr	x17, [x16, #176]
  4018d8:	add	x16, x16, #0xb0
  4018dc:	br	x17

00000000004018e0 <__libc_start_main@plt>:
  4018e0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4018e4:	ldr	x17, [x16, #184]
  4018e8:	add	x16, x16, #0xb8
  4018ec:	br	x17

00000000004018f0 <fgetc@plt>:
  4018f0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4018f4:	ldr	x17, [x16, #192]
  4018f8:	add	x16, x16, #0xc0
  4018fc:	br	x17

0000000000401900 <memset@plt>:
  401900:	adrp	x16, 456000 <ferror@plt+0x54410>
  401904:	ldr	x17, [x16, #200]
  401908:	add	x16, x16, #0xc8
  40190c:	br	x17

0000000000401910 <fdopen@plt>:
  401910:	adrp	x16, 456000 <ferror@plt+0x54410>
  401914:	ldr	x17, [x16, #208]
  401918:	add	x16, x16, #0xd0
  40191c:	br	x17

0000000000401920 <calloc@plt>:
  401920:	adrp	x16, 456000 <ferror@plt+0x54410>
  401924:	ldr	x17, [x16, #216]
  401928:	add	x16, x16, #0xd8
  40192c:	br	x17

0000000000401930 <__xpg_basename@plt>:
  401930:	adrp	x16, 456000 <ferror@plt+0x54410>
  401934:	ldr	x17, [x16, #224]
  401938:	add	x16, x16, #0xe0
  40193c:	br	x17

0000000000401940 <strcasecmp@plt>:
  401940:	adrp	x16, 456000 <ferror@plt+0x54410>
  401944:	ldr	x17, [x16, #232]
  401948:	add	x16, x16, #0xe8
  40194c:	br	x17

0000000000401950 <realloc@plt>:
  401950:	adrp	x16, 456000 <ferror@plt+0x54410>
  401954:	ldr	x17, [x16, #240]
  401958:	add	x16, x16, #0xf0
  40195c:	br	x17

0000000000401960 <__ctype_toupper_loc@plt>:
  401960:	adrp	x16, 456000 <ferror@plt+0x54410>
  401964:	ldr	x17, [x16, #248]
  401968:	add	x16, x16, #0xf8
  40196c:	br	x17

0000000000401970 <getc@plt>:
  401970:	adrp	x16, 456000 <ferror@plt+0x54410>
  401974:	ldr	x17, [x16, #256]
  401978:	add	x16, x16, #0x100
  40197c:	br	x17

0000000000401980 <strdup@plt>:
  401980:	adrp	x16, 456000 <ferror@plt+0x54410>
  401984:	ldr	x17, [x16, #264]
  401988:	add	x16, x16, #0x108
  40198c:	br	x17

0000000000401990 <close@plt>:
  401990:	adrp	x16, 456000 <ferror@plt+0x54410>
  401994:	ldr	x17, [x16, #272]
  401998:	add	x16, x16, #0x110
  40199c:	br	x17

00000000004019a0 <__gmon_start__@plt>:
  4019a0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4019a4:	ldr	x17, [x16, #280]
  4019a8:	add	x16, x16, #0x118
  4019ac:	br	x17

00000000004019b0 <fseek@plt>:
  4019b0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4019b4:	ldr	x17, [x16, #288]
  4019b8:	add	x16, x16, #0x120
  4019bc:	br	x17

00000000004019c0 <abort@plt>:
  4019c0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4019c4:	ldr	x17, [x16, #296]
  4019c8:	add	x16, x16, #0x128
  4019cc:	br	x17

00000000004019d0 <textdomain@plt>:
  4019d0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4019d4:	ldr	x17, [x16, #304]
  4019d8:	add	x16, x16, #0x130
  4019dc:	br	x17

00000000004019e0 <execvp@plt>:
  4019e0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4019e4:	ldr	x17, [x16, #312]
  4019e8:	add	x16, x16, #0x138
  4019ec:	br	x17

00000000004019f0 <strcmp@plt>:
  4019f0:	adrp	x16, 456000 <ferror@plt+0x54410>
  4019f4:	ldr	x17, [x16, #320]
  4019f8:	add	x16, x16, #0x140
  4019fc:	br	x17

0000000000401a00 <__ctype_b_loc@plt>:
  401a00:	adrp	x16, 456000 <ferror@plt+0x54410>
  401a04:	ldr	x17, [x16, #328]
  401a08:	add	x16, x16, #0x148
  401a0c:	br	x17

0000000000401a10 <strtol@plt>:
  401a10:	adrp	x16, 456000 <ferror@plt+0x54410>
  401a14:	ldr	x17, [x16, #336]
  401a18:	add	x16, x16, #0x150
  401a1c:	br	x17

0000000000401a20 <fread@plt>:
  401a20:	adrp	x16, 456000 <ferror@plt+0x54410>
  401a24:	ldr	x17, [x16, #344]
  401a28:	add	x16, x16, #0x158
  401a2c:	br	x17

0000000000401a30 <free@plt>:
  401a30:	adrp	x16, 456000 <ferror@plt+0x54410>
  401a34:	ldr	x17, [x16, #352]
  401a38:	add	x16, x16, #0x160
  401a3c:	br	x17

0000000000401a40 <fsetpos@plt>:
  401a40:	adrp	x16, 456000 <ferror@plt+0x54410>
  401a44:	ldr	x17, [x16, #360]
  401a48:	add	x16, x16, #0x168
  401a4c:	br	x17

0000000000401a50 <ungetc@plt>:
  401a50:	adrp	x16, 456000 <ferror@plt+0x54410>
  401a54:	ldr	x17, [x16, #368]
  401a58:	add	x16, x16, #0x170
  401a5c:	br	x17

0000000000401a60 <freopen@plt>:
  401a60:	adrp	x16, 456000 <ferror@plt+0x54410>
  401a64:	ldr	x17, [x16, #376]
  401a68:	add	x16, x16, #0x178
  401a6c:	br	x17

0000000000401a70 <strchr@plt>:
  401a70:	adrp	x16, 456000 <ferror@plt+0x54410>
  401a74:	ldr	x17, [x16, #384]
  401a78:	add	x16, x16, #0x180
  401a7c:	br	x17

0000000000401a80 <fwrite@plt>:
  401a80:	adrp	x16, 456000 <ferror@plt+0x54410>
  401a84:	ldr	x17, [x16, #392]
  401a88:	add	x16, x16, #0x188
  401a8c:	br	x17

0000000000401a90 <wait@plt>:
  401a90:	adrp	x16, 456000 <ferror@plt+0x54410>
  401a94:	ldr	x17, [x16, #400]
  401a98:	add	x16, x16, #0x190
  401a9c:	br	x17

0000000000401aa0 <clearerr@plt>:
  401aa0:	adrp	x16, 456000 <ferror@plt+0x54410>
  401aa4:	ldr	x17, [x16, #408]
  401aa8:	add	x16, x16, #0x198
  401aac:	br	x17

0000000000401ab0 <fflush@plt>:
  401ab0:	adrp	x16, 456000 <ferror@plt+0x54410>
  401ab4:	ldr	x17, [x16, #416]
  401ab8:	add	x16, x16, #0x1a0
  401abc:	br	x17

0000000000401ac0 <strcpy@plt>:
  401ac0:	adrp	x16, 456000 <ferror@plt+0x54410>
  401ac4:	ldr	x17, [x16, #424]
  401ac8:	add	x16, x16, #0x1a8
  401acc:	br	x17

0000000000401ad0 <isatty@plt>:
  401ad0:	adrp	x16, 456000 <ferror@plt+0x54410>
  401ad4:	ldr	x17, [x16, #432]
  401ad8:	add	x16, x16, #0x1b0
  401adc:	br	x17

0000000000401ae0 <dcgettext@plt>:
  401ae0:	adrp	x16, 456000 <ferror@plt+0x54410>
  401ae4:	ldr	x17, [x16, #440]
  401ae8:	add	x16, x16, #0x1b8
  401aec:	br	x17

0000000000401af0 <__isoc99_sscanf@plt>:
  401af0:	adrp	x16, 456000 <ferror@plt+0x54410>
  401af4:	ldr	x17, [x16, #448]
  401af8:	add	x16, x16, #0x1c0
  401afc:	br	x17

0000000000401b00 <vsnprintf@plt>:
  401b00:	adrp	x16, 456000 <ferror@plt+0x54410>
  401b04:	ldr	x17, [x16, #456]
  401b08:	add	x16, x16, #0x1c8
  401b0c:	br	x17

0000000000401b10 <regexec@plt>:
  401b10:	adrp	x16, 456000 <ferror@plt+0x54410>
  401b14:	ldr	x17, [x16, #464]
  401b18:	add	x16, x16, #0x1d0
  401b1c:	br	x17

0000000000401b20 <longjmp@plt>:
  401b20:	adrp	x16, 456000 <ferror@plt+0x54410>
  401b24:	ldr	x17, [x16, #472]
  401b28:	add	x16, x16, #0x1d8
  401b2c:	br	x17

0000000000401b30 <dup2@plt>:
  401b30:	adrp	x16, 456000 <ferror@plt+0x54410>
  401b34:	ldr	x17, [x16, #480]
  401b38:	add	x16, x16, #0x1e0
  401b3c:	br	x17

0000000000401b40 <regcomp@plt>:
  401b40:	adrp	x16, 456000 <ferror@plt+0x54410>
  401b44:	ldr	x17, [x16, #488]
  401b48:	add	x16, x16, #0x1e8
  401b4c:	br	x17

0000000000401b50 <strncpy@plt>:
  401b50:	adrp	x16, 456000 <ferror@plt+0x54410>
  401b54:	ldr	x17, [x16, #496]
  401b58:	add	x16, x16, #0x1f0
  401b5c:	br	x17

0000000000401b60 <printf@plt>:
  401b60:	adrp	x16, 456000 <ferror@plt+0x54410>
  401b64:	ldr	x17, [x16, #504]
  401b68:	add	x16, x16, #0x1f8
  401b6c:	br	x17

0000000000401b70 <__errno_location@plt>:
  401b70:	adrp	x16, 456000 <ferror@plt+0x54410>
  401b74:	ldr	x17, [x16, #512]
  401b78:	add	x16, x16, #0x200
  401b7c:	br	x17

0000000000401b80 <regerror@plt>:
  401b80:	adrp	x16, 456000 <ferror@plt+0x54410>
  401b84:	ldr	x17, [x16, #520]
  401b88:	add	x16, x16, #0x208
  401b8c:	br	x17

0000000000401b90 <getenv@plt>:
  401b90:	adrp	x16, 456000 <ferror@plt+0x54410>
  401b94:	ldr	x17, [x16, #528]
  401b98:	add	x16, x16, #0x210
  401b9c:	br	x17

0000000000401ba0 <__xstat@plt>:
  401ba0:	adrp	x16, 456000 <ferror@plt+0x54410>
  401ba4:	ldr	x17, [x16, #536]
  401ba8:	add	x16, x16, #0x218
  401bac:	br	x17

0000000000401bb0 <unlink@plt>:
  401bb0:	adrp	x16, 456000 <ferror@plt+0x54410>
  401bb4:	ldr	x17, [x16, #544]
  401bb8:	add	x16, x16, #0x220
  401bbc:	br	x17

0000000000401bc0 <fprintf@plt>:
  401bc0:	adrp	x16, 456000 <ferror@plt+0x54410>
  401bc4:	ldr	x17, [x16, #552]
  401bc8:	add	x16, x16, #0x228
  401bcc:	br	x17

0000000000401bd0 <fgets@plt>:
  401bd0:	adrp	x16, 456000 <ferror@plt+0x54410>
  401bd4:	ldr	x17, [x16, #560]
  401bd8:	add	x16, x16, #0x230
  401bdc:	br	x17

0000000000401be0 <setlocale@plt>:
  401be0:	adrp	x16, 456000 <ferror@plt+0x54410>
  401be4:	ldr	x17, [x16, #568]
  401be8:	add	x16, x16, #0x238
  401bec:	br	x17

0000000000401bf0 <ferror@plt>:
  401bf0:	adrp	x16, 456000 <ferror@plt+0x54410>
  401bf4:	ldr	x17, [x16, #576]
  401bf8:	add	x16, x16, #0x240
  401bfc:	br	x17

Disassembly of section .text:

0000000000401c00 <.text>:
  401c00:	mov	x29, #0x0                   	// #0
  401c04:	mov	x30, #0x0                   	// #0
  401c08:	mov	x5, x0
  401c0c:	ldr	x1, [sp]
  401c10:	add	x2, sp, #0x8
  401c14:	mov	x6, sp
  401c18:	movz	x0, #0x0, lsl #48
  401c1c:	movk	x0, #0x0, lsl #32
  401c20:	movk	x0, #0x41, lsl #16
  401c24:	movk	x0, #0x664
  401c28:	movz	x3, #0x0, lsl #48
  401c2c:	movk	x3, #0x0, lsl #32
  401c30:	movk	x3, #0x42, lsl #16
  401c34:	movk	x3, #0x3588
  401c38:	movz	x4, #0x0, lsl #48
  401c3c:	movk	x4, #0x0, lsl #32
  401c40:	movk	x4, #0x42, lsl #16
  401c44:	movk	x4, #0x3608
  401c48:	bl	4018e0 <__libc_start_main@plt>
  401c4c:	bl	4019c0 <abort@plt>
  401c50:	adrp	x0, 455000 <ferror@plt+0x53410>
  401c54:	ldr	x0, [x0, #4064]
  401c58:	cbz	x0, 401c60 <ferror@plt+0x70>
  401c5c:	b	4019a0 <__gmon_start__@plt>
  401c60:	ret
  401c64:	nop
  401c68:	adrp	x0, 45e000 <ferror@plt+0x5c410>
  401c6c:	add	x0, x0, #0xcc0
  401c70:	adrp	x1, 45e000 <ferror@plt+0x5c410>
  401c74:	add	x1, x1, #0xcc0
  401c78:	cmp	x1, x0
  401c7c:	b.eq	401c94 <ferror@plt+0xa4>  // b.none
  401c80:	adrp	x1, 423000 <ferror@plt+0x21410>
  401c84:	ldr	x1, [x1, #1576]
  401c88:	cbz	x1, 401c94 <ferror@plt+0xa4>
  401c8c:	mov	x16, x1
  401c90:	br	x16
  401c94:	ret
  401c98:	adrp	x0, 45e000 <ferror@plt+0x5c410>
  401c9c:	add	x0, x0, #0xcc0
  401ca0:	adrp	x1, 45e000 <ferror@plt+0x5c410>
  401ca4:	add	x1, x1, #0xcc0
  401ca8:	sub	x1, x1, x0
  401cac:	lsr	x2, x1, #63
  401cb0:	add	x1, x2, x1, asr #3
  401cb4:	cmp	xzr, x1, asr #1
  401cb8:	asr	x1, x1, #1
  401cbc:	b.eq	401cd4 <ferror@plt+0xe4>  // b.none
  401cc0:	adrp	x2, 423000 <ferror@plt+0x21410>
  401cc4:	ldr	x2, [x2, #1584]
  401cc8:	cbz	x2, 401cd4 <ferror@plt+0xe4>
  401ccc:	mov	x16, x2
  401cd0:	br	x16
  401cd4:	ret
  401cd8:	stp	x29, x30, [sp, #-32]!
  401cdc:	mov	x29, sp
  401ce0:	str	x19, [sp, #16]
  401ce4:	adrp	x19, 45e000 <ferror@plt+0x5c410>
  401ce8:	ldrb	w0, [x19, #3288]
  401cec:	cbnz	w0, 401cfc <ferror@plt+0x10c>
  401cf0:	bl	401c68 <ferror@plt+0x78>
  401cf4:	mov	w0, #0x1                   	// #1
  401cf8:	strb	w0, [x19, #3288]
  401cfc:	ldr	x19, [sp, #16]
  401d00:	ldp	x29, x30, [sp], #32
  401d04:	ret
  401d08:	b	401c98 <ferror@plt+0xa8>
  401d0c:	stp	x29, x30, [sp, #-48]!
  401d10:	stp	x20, x19, [sp, #32]
  401d14:	mov	x19, x0
  401d18:	str	x21, [sp, #16]
  401d1c:	mov	x29, sp
  401d20:	cbz	x0, 401d68 <ferror@plt+0x178>
  401d24:	mov	x20, x1
  401d28:	cbz	x1, 401d68 <ferror@plt+0x178>
  401d2c:	ldr	w8, [x19, #8]
  401d30:	cmp	w8, #0x1
  401d34:	b.lt	401d68 <ferror@plt+0x178>  // b.tstop
  401d38:	mov	x21, xzr
  401d3c:	b	401d4c <ferror@plt+0x15c>
  401d40:	add	x21, x21, #0x1
  401d44:	cmp	x21, w8, sxtw
  401d48:	b.ge	401d68 <ferror@plt+0x178>  // b.tcont
  401d4c:	ldr	x9, [x19]
  401d50:	ldr	x0, [x9, x21, lsl #3]
  401d54:	cbz	x0, 401d40 <ferror@plt+0x150>
  401d58:	mov	x1, x20
  401d5c:	bl	4017a0 <fputs@plt>
  401d60:	ldr	w8, [x19, #8]
  401d64:	b	401d40 <ferror@plt+0x150>
  401d68:	mov	x0, x19
  401d6c:	ldp	x20, x19, [sp, #32]
  401d70:	ldr	x21, [sp, #16]
  401d74:	ldp	x29, x30, [sp], #48
  401d78:	ret
  401d7c:	stp	x29, x30, [sp, #-64]!
  401d80:	stp	x20, x19, [sp, #48]
  401d84:	mov	x19, x0
  401d88:	mov	x0, x1
  401d8c:	str	x23, [sp, #16]
  401d90:	stp	x22, x21, [sp, #32]
  401d94:	mov	x29, sp
  401d98:	mov	x20, x2
  401d9c:	mov	x21, x1
  401da0:	bl	401790 <strlen@plt>
  401da4:	mov	x22, x0
  401da8:	mov	x0, x20
  401dac:	bl	401790 <strlen@plt>
  401db0:	add	x8, x22, x0
  401db4:	add	x23, x8, #0x1
  401db8:	mov	x0, x23
  401dbc:	bl	4018b0 <malloc@plt>
  401dc0:	mov	x22, x0
  401dc4:	cbnz	x0, 401ddc <ferror@plt+0x1ec>
  401dc8:	adrp	x1, 423000 <ferror@plt+0x21410>
  401dcc:	add	x1, x1, #0x638
  401dd0:	mov	w2, #0x5                   	// #5
  401dd4:	bl	401ae0 <dcgettext@plt>
  401dd8:	bl	411868 <ferror@plt+0xfc78>
  401ddc:	mov	x0, x22
  401de0:	mov	x1, x23
  401de4:	mov	x2, x21
  401de8:	mov	x3, x20
  401dec:	bl	401860 <snprintf@plt>
  401df0:	mov	x0, x19
  401df4:	mov	x1, x22
  401df8:	bl	401e1c <ferror@plt+0x22c>
  401dfc:	mov	x0, x22
  401e00:	bl	401a30 <free@plt>
  401e04:	mov	x0, x19
  401e08:	ldp	x20, x19, [sp, #48]
  401e0c:	ldp	x22, x21, [sp, #32]
  401e10:	ldr	x23, [sp, #16]
  401e14:	ldp	x29, x30, [sp], #64
  401e18:	ret
  401e1c:	stp	x29, x30, [sp, #-48]!
  401e20:	stp	x20, x19, [sp, #32]
  401e24:	mov	x19, x0
  401e28:	mov	x0, x1
  401e2c:	stp	x22, x21, [sp, #16]
  401e30:	mov	x29, sp
  401e34:	mov	x20, x1
  401e38:	bl	401790 <strlen@plt>
  401e3c:	ldr	w8, [x19, #8]
  401e40:	adds	w22, w0, #0x1
  401e44:	cset	w9, cs  // cs = hs, nlast
  401e48:	cbz	x20, 401ee8 <ferror@plt+0x2f8>
  401e4c:	tbnz	w9, #0, 401ee8 <ferror@plt+0x2f8>
  401e50:	ldr	w9, [x19, #24]
  401e54:	add	w21, w22, w8
  401e58:	cmp	w21, w9
  401e5c:	b.le	401ea0 <ferror@plt+0x2b0>
  401e60:	ldr	x2, [x19, #16]
  401e64:	cmp	x2, #0x1ff
  401e68:	b.hi	401e8c <ferror@plt+0x29c>  // b.pmore
  401e6c:	mul	w8, w2, w21
  401e70:	and	x8, x8, #0x1ff
  401e74:	cbz	x8, 401e8c <ferror@plt+0x29c>
  401e78:	mov	w9, #0x200                 	// #512
  401e7c:	sub	w8, w9, w8
  401e80:	and	w9, w2, #0xffff
  401e84:	udiv	w8, w8, w9
  401e88:	add	w21, w21, w8
  401e8c:	ldr	x0, [x19]
  401e90:	cbz	x0, 401ea8 <ferror@plt+0x2b8>
  401e94:	mov	w1, w21
  401e98:	bl	411800 <ferror@plt+0xfc10>
  401e9c:	b	401eb4 <ferror@plt+0x2c4>
  401ea0:	ldr	x0, [x19]
  401ea4:	b	401ec0 <ferror@plt+0x2d0>
  401ea8:	mov	w0, w21
  401eac:	mov	x1, x2
  401eb0:	bl	411830 <ferror@plt+0xfc40>
  401eb4:	ldr	w8, [x19, #8]
  401eb8:	str	x0, [x19]
  401ebc:	str	w21, [x19, #24]
  401ec0:	ldr	x9, [x19, #16]
  401ec4:	sxtw	x8, w8
  401ec8:	sxtw	x10, w22
  401ecc:	mov	x1, x20
  401ed0:	madd	x0, x9, x8, x0
  401ed4:	mul	x2, x9, x10
  401ed8:	bl	401770 <memcpy@plt>
  401edc:	ldr	w8, [x19, #8]
  401ee0:	add	w8, w8, w22
  401ee4:	str	w8, [x19, #8]
  401ee8:	sub	w8, w8, #0x1
  401eec:	str	w8, [x19, #8]
  401ef0:	mov	x0, x19
  401ef4:	ldp	x20, x19, [sp, #32]
  401ef8:	ldp	x22, x21, [sp, #16]
  401efc:	ldp	x29, x30, [sp], #48
  401f00:	ret
  401f04:	stp	x29, x30, [sp, #-64]!
  401f08:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  401f0c:	ldr	w8, [x8, #3100]
  401f10:	stp	x20, x19, [sp, #48]
  401f14:	mov	x19, x0
  401f18:	str	x23, [sp, #16]
  401f1c:	stp	x22, x21, [sp, #32]
  401f20:	mov	x29, sp
  401f24:	cbnz	w8, 401fec <ferror@plt+0x3fc>
  401f28:	mov	x0, x1
  401f2c:	mov	w22, w2
  401f30:	mov	x20, x1
  401f34:	bl	401790 <strlen@plt>
  401f38:	cmp	w22, #0x0
  401f3c:	cneg	w8, w22, mi  // mi = first
  401f40:	scvtf	d0, w8
  401f44:	mov	x21, x0
  401f48:	bl	401870 <log10@plt>
  401f4c:	frintp	d0, d0
  401f50:	fmov	d1, #1.000000000000000000e+00
  401f54:	fadd	d0, d0, d1
  401f58:	fcvtzu	x8, d0
  401f5c:	add	x8, x8, x21, lsl #1
  401f60:	add	x23, x8, #0xa
  401f64:	mov	x0, x23
  401f68:	bl	4018b0 <malloc@plt>
  401f6c:	mov	x21, x0
  401f70:	cbnz	x0, 401f88 <ferror@plt+0x398>
  401f74:	adrp	x1, 423000 <ferror@plt+0x21410>
  401f78:	add	x1, x1, #0x664
  401f7c:	mov	w2, #0x5                   	// #5
  401f80:	bl	401ae0 <dcgettext@plt>
  401f84:	bl	411868 <ferror@plt+0xfc78>
  401f88:	adrp	x2, 423000 <ferror@plt+0x21410>
  401f8c:	add	x2, x2, #0x693
  401f90:	mov	x0, x21
  401f94:	mov	x1, x23
  401f98:	mov	w3, w22
  401f9c:	bl	401860 <snprintf@plt>
  401fa0:	add	x8, x21, w0, sxtw
  401fa4:	mov	w9, #0x5c                  	// #92
  401fa8:	b	401fbc <ferror@plt+0x3cc>
  401fac:	strb	w9, [x8], #1
  401fb0:	ldrb	w10, [x20]
  401fb4:	add	x20, x20, #0x1
  401fb8:	strb	w10, [x8], #1
  401fbc:	ldrb	w10, [x20]
  401fc0:	cmp	w10, #0x5c
  401fc4:	b.eq	401fac <ferror@plt+0x3bc>  // b.none
  401fc8:	cbnz	w10, 401fb4 <ferror@plt+0x3c4>
  401fcc:	mov	w9, #0xa22                 	// #2594
  401fd0:	mov	x0, x19
  401fd4:	mov	x1, x21
  401fd8:	strh	w9, [x8]
  401fdc:	strb	wzr, [x8, #2]
  401fe0:	bl	401e1c <ferror@plt+0x22c>
  401fe4:	mov	x0, x21
  401fe8:	bl	401a30 <free@plt>
  401fec:	mov	x0, x19
  401ff0:	ldp	x20, x19, [sp, #48]
  401ff4:	ldp	x22, x21, [sp, #32]
  401ff8:	ldr	x23, [sp, #16]
  401ffc:	ldp	x29, x30, [sp], #64
  402000:	ret
  402004:	stp	x29, x30, [sp, #-48]!
  402008:	stp	x22, x21, [sp, #16]
  40200c:	stp	x20, x19, [sp, #32]
  402010:	ldr	x20, [x1]
  402014:	mov	x19, x0
  402018:	mov	x29, sp
  40201c:	cbz	x20, 4020c4 <ferror@plt+0x4d4>
  402020:	ldr	w9, [x1, #8]
  402024:	cbz	w9, 4020c4 <ferror@plt+0x4d4>
  402028:	ldr	w8, [x19, #8]
  40202c:	ldr	w10, [x19, #24]
  402030:	sxtw	x22, w9
  402034:	add	w21, w8, w22
  402038:	cmp	w21, w10
  40203c:	b.le	402080 <ferror@plt+0x490>
  402040:	ldr	x2, [x19, #16]
  402044:	cmp	x2, #0x1ff
  402048:	b.hi	40206c <ferror@plt+0x47c>  // b.pmore
  40204c:	mul	w8, w2, w21
  402050:	and	x8, x8, #0x1ff
  402054:	cbz	x8, 40206c <ferror@plt+0x47c>
  402058:	mov	w9, #0x200                 	// #512
  40205c:	sub	w8, w9, w8
  402060:	and	w9, w2, #0xffff
  402064:	udiv	w8, w8, w9
  402068:	add	w21, w21, w8
  40206c:	ldr	x0, [x19]
  402070:	cbz	x0, 402088 <ferror@plt+0x498>
  402074:	mov	w1, w21
  402078:	bl	411800 <ferror@plt+0xfc10>
  40207c:	b	402094 <ferror@plt+0x4a4>
  402080:	ldr	x0, [x19]
  402084:	b	4020a0 <ferror@plt+0x4b0>
  402088:	mov	w0, w21
  40208c:	mov	x1, x2
  402090:	bl	411830 <ferror@plt+0xfc40>
  402094:	ldr	w8, [x19, #8]
  402098:	str	x0, [x19]
  40209c:	str	w21, [x19, #24]
  4020a0:	ldr	x9, [x19, #16]
  4020a4:	sxtw	x8, w8
  4020a8:	mov	x1, x20
  4020ac:	madd	x0, x9, x8, x0
  4020b0:	mul	x2, x9, x22
  4020b4:	bl	401770 <memcpy@plt>
  4020b8:	ldr	w8, [x19, #8]
  4020bc:	add	w8, w8, w22
  4020c0:	str	w8, [x19, #8]
  4020c4:	mov	x0, x19
  4020c8:	ldp	x20, x19, [sp, #32]
  4020cc:	ldp	x22, x21, [sp, #16]
  4020d0:	ldp	x29, x30, [sp], #48
  4020d4:	ret
  4020d8:	stp	x29, x30, [sp, #-48]!
  4020dc:	stp	x20, x19, [sp, #32]
  4020e0:	mov	x19, x0
  4020e4:	stp	x22, x21, [sp, #16]
  4020e8:	mov	x29, sp
  4020ec:	cbz	x1, 402198 <ferror@plt+0x5a8>
  4020f0:	mov	w20, w2
  4020f4:	cbz	w2, 402198 <ferror@plt+0x5a8>
  4020f8:	ldr	w8, [x19, #8]
  4020fc:	ldr	w9, [x19, #24]
  402100:	mov	x21, x1
  402104:	add	w22, w8, w20
  402108:	cmp	w22, w9
  40210c:	b.le	402150 <ferror@plt+0x560>
  402110:	ldr	x2, [x19, #16]
  402114:	cmp	x2, #0x1ff
  402118:	b.hi	40213c <ferror@plt+0x54c>  // b.pmore
  40211c:	mul	w8, w2, w22
  402120:	and	x8, x8, #0x1ff
  402124:	cbz	x8, 40213c <ferror@plt+0x54c>
  402128:	mov	w9, #0x200                 	// #512
  40212c:	sub	w8, w9, w8
  402130:	and	w9, w2, #0xffff
  402134:	udiv	w8, w8, w9
  402138:	add	w22, w22, w8
  40213c:	ldr	x0, [x19]
  402140:	cbz	x0, 402158 <ferror@plt+0x568>
  402144:	mov	w1, w22
  402148:	bl	411800 <ferror@plt+0xfc10>
  40214c:	b	402164 <ferror@plt+0x574>
  402150:	ldr	x0, [x19]
  402154:	b	402170 <ferror@plt+0x580>
  402158:	mov	w0, w22
  40215c:	mov	x1, x2
  402160:	bl	411830 <ferror@plt+0xfc40>
  402164:	ldr	w8, [x19, #8]
  402168:	str	x0, [x19]
  40216c:	str	w22, [x19, #24]
  402170:	ldr	x9, [x19, #16]
  402174:	sxtw	x8, w8
  402178:	sxtw	x10, w20
  40217c:	mov	x1, x21
  402180:	madd	x0, x9, x8, x0
  402184:	mul	x2, x9, x10
  402188:	bl	401770 <memcpy@plt>
  40218c:	ldr	w8, [x19, #8]
  402190:	add	w8, w8, w20
  402194:	str	w8, [x19, #8]
  402198:	mov	x0, x19
  40219c:	ldp	x20, x19, [sp, #32]
  4021a0:	ldp	x22, x21, [sp, #16]
  4021a4:	ldp	x29, x30, [sp], #48
  4021a8:	ret
  4021ac:	stp	x29, x30, [sp, #-48]!
  4021b0:	stp	x22, x21, [sp, #16]
  4021b4:	stp	x20, x19, [sp, #32]
  4021b8:	ldr	w8, [x0, #8]
  4021bc:	adds	w22, w2, #0x1
  4021c0:	mov	x19, x0
  4021c4:	cset	w9, cs  // cs = hs, nlast
  4021c8:	mov	x29, sp
  4021cc:	cbz	x1, 402270 <ferror@plt+0x680>
  4021d0:	tbnz	w9, #0, 402270 <ferror@plt+0x680>
  4021d4:	ldr	w9, [x19, #24]
  4021d8:	add	w21, w8, w22
  4021dc:	mov	x20, x1
  4021e0:	cmp	w21, w9
  4021e4:	b.le	402228 <ferror@plt+0x638>
  4021e8:	ldr	x2, [x19, #16]
  4021ec:	cmp	x2, #0x1ff
  4021f0:	b.hi	402214 <ferror@plt+0x624>  // b.pmore
  4021f4:	mul	w8, w2, w21
  4021f8:	and	x8, x8, #0x1ff
  4021fc:	cbz	x8, 402214 <ferror@plt+0x624>
  402200:	mov	w9, #0x200                 	// #512
  402204:	sub	w8, w9, w8
  402208:	and	w9, w2, #0xffff
  40220c:	udiv	w8, w8, w9
  402210:	add	w21, w21, w8
  402214:	ldr	x0, [x19]
  402218:	cbz	x0, 402230 <ferror@plt+0x640>
  40221c:	mov	w1, w21
  402220:	bl	411800 <ferror@plt+0xfc10>
  402224:	b	40223c <ferror@plt+0x64c>
  402228:	ldr	x0, [x19]
  40222c:	b	402248 <ferror@plt+0x658>
  402230:	mov	w0, w21
  402234:	mov	x1, x2
  402238:	bl	411830 <ferror@plt+0xfc40>
  40223c:	ldr	w8, [x19, #8]
  402240:	str	x0, [x19]
  402244:	str	w21, [x19, #24]
  402248:	ldr	x9, [x19, #16]
  40224c:	sxtw	x8, w8
  402250:	sxtw	x10, w22
  402254:	mov	x1, x20
  402258:	madd	x0, x9, x8, x0
  40225c:	mul	x2, x9, x10
  402260:	bl	401770 <memcpy@plt>
  402264:	ldr	w8, [x19, #8]
  402268:	add	w8, w8, w22
  40226c:	str	w8, [x19, #8]
  402270:	sub	w8, w8, #0x1
  402274:	str	w8, [x19, #8]
  402278:	mov	x0, x19
  40227c:	ldp	x20, x19, [sp, #32]
  402280:	ldp	x22, x21, [sp, #16]
  402284:	ldp	x29, x30, [sp], #48
  402288:	ret
  40228c:	stp	x29, x30, [sp, #-48]!
  402290:	stp	x20, x19, [sp, #32]
  402294:	mov	x20, x1
  402298:	adrp	x1, 423000 <ferror@plt+0x21410>
  40229c:	add	x1, x1, #0x69e
  4022a0:	str	x21, [sp, #16]
  4022a4:	mov	x29, sp
  4022a8:	mov	x19, x2
  4022ac:	bl	401e1c <ferror@plt+0x22c>
  4022b0:	adrp	x21, 426000 <ferror@plt+0x24410>
  4022b4:	add	x21, x21, #0xc7
  4022b8:	mov	x1, x21
  4022bc:	bl	401e1c <ferror@plt+0x22c>
  4022c0:	mov	x1, x20
  4022c4:	bl	401e1c <ferror@plt+0x22c>
  4022c8:	mov	x1, x21
  4022cc:	bl	401e1c <ferror@plt+0x22c>
  4022d0:	mov	x1, x19
  4022d4:	bl	401e1c <ferror@plt+0x22c>
  4022d8:	ldp	x20, x19, [sp, #32]
  4022dc:	ldr	x21, [sp, #16]
  4022e0:	adrp	x1, 423000 <ferror@plt+0x21410>
  4022e4:	add	x1, x1, #0xb33
  4022e8:	ldp	x29, x30, [sp], #48
  4022ec:	b	401e1c <ferror@plt+0x22c>
  4022f0:	stp	x29, x30, [sp, #-64]!
  4022f4:	adrp	x8, 43e000 <ferror@plt+0x3c410>
  4022f8:	stp	x20, x19, [sp, #48]
  4022fc:	mov	x19, x0
  402300:	add	x8, x8, #0x16b
  402304:	cmp	x2, #0x0
  402308:	mov	x0, x1
  40230c:	str	x23, [sp, #16]
  402310:	stp	x22, x21, [sp, #32]
  402314:	mov	x29, sp
  402318:	mov	x20, x1
  40231c:	csel	x21, x8, x2, eq  // eq = none
  402320:	bl	401790 <strlen@plt>
  402324:	mov	x22, x0
  402328:	mov	x0, x21
  40232c:	bl	401790 <strlen@plt>
  402330:	add	x8, x22, x0
  402334:	add	x22, x8, #0x27
  402338:	mov	x0, x22
  40233c:	bl	4018b0 <malloc@plt>
  402340:	mov	x23, x0
  402344:	str	x0, [x29, #24]
  402348:	cbnz	x0, 402360 <ferror@plt+0x770>
  40234c:	adrp	x1, 423000 <ferror@plt+0x21410>
  402350:	add	x1, x1, #0x6cd
  402354:	mov	w2, #0x5                   	// #5
  402358:	bl	401ae0 <dcgettext@plt>
  40235c:	bl	411868 <ferror@plt+0xfc78>
  402360:	adrp	x2, 423000 <ferror@plt+0x21410>
  402364:	add	x2, x2, #0x6a7
  402368:	mov	x0, x23
  40236c:	mov	x1, x22
  402370:	mov	x3, x20
  402374:	mov	x4, x21
  402378:	bl	401860 <snprintf@plt>
  40237c:	ldrsw	x8, [x19, #8]
  402380:	ldr	w9, [x19, #24]
  402384:	cmp	w8, w9
  402388:	b.ge	402394 <ferror@plt+0x7a4>  // b.tcont
  40238c:	ldr	x0, [x19]
  402390:	b	4023f0 <ferror@plt+0x800>
  402394:	ldr	x2, [x19, #16]
  402398:	add	x20, x8, #0x1
  40239c:	cmp	x2, #0x1ff
  4023a0:	b.hi	4023c4 <ferror@plt+0x7d4>  // b.pmore
  4023a4:	mul	w8, w2, w20
  4023a8:	and	x8, x8, #0x1ff
  4023ac:	cbz	x8, 4023c4 <ferror@plt+0x7d4>
  4023b0:	mov	w9, #0x200                 	// #512
  4023b4:	sub	w8, w9, w8
  4023b8:	and	w9, w2, #0xffff
  4023bc:	udiv	w8, w8, w9
  4023c0:	add	w20, w20, w8
  4023c4:	ldr	x0, [x19]
  4023c8:	cbz	x0, 4023d8 <ferror@plt+0x7e8>
  4023cc:	mov	w1, w20
  4023d0:	bl	411800 <ferror@plt+0xfc10>
  4023d4:	b	4023e4 <ferror@plt+0x7f4>
  4023d8:	mov	w0, w20
  4023dc:	mov	x1, x2
  4023e0:	bl	411830 <ferror@plt+0xfc40>
  4023e4:	ldr	w8, [x19, #8]
  4023e8:	str	x0, [x19]
  4023ec:	str	w20, [x19, #24]
  4023f0:	ldr	x2, [x19, #16]
  4023f4:	sxtw	x8, w8
  4023f8:	add	x1, x29, #0x18
  4023fc:	madd	x0, x2, x8, x0
  402400:	bl	401770 <memcpy@plt>
  402404:	ldr	w8, [x19, #8]
  402408:	mov	x0, x19
  40240c:	ldr	x23, [sp, #16]
  402410:	add	w8, w8, #0x1
  402414:	str	w8, [x19, #8]
  402418:	ldp	x20, x19, [sp, #48]
  40241c:	ldp	x22, x21, [sp, #32]
  402420:	ldp	x29, x30, [sp], #64
  402424:	ret
  402428:	sub	sp, sp, #0x40
  40242c:	stp	x20, x19, [sp, #48]
  402430:	mov	x19, x0
  402434:	mov	x0, x1
  402438:	stp	x29, x30, [sp, #16]
  40243c:	stp	x22, x21, [sp, #32]
  402440:	add	x29, sp, #0x10
  402444:	mov	x20, x1
  402448:	bl	401790 <strlen@plt>
  40244c:	add	x21, x0, #0x1d
  402450:	mov	x0, x21
  402454:	bl	4018b0 <malloc@plt>
  402458:	mov	x22, x0
  40245c:	str	x0, [sp, #8]
  402460:	cbnz	x0, 402478 <ferror@plt+0x888>
  402464:	adrp	x1, 423000 <ferror@plt+0x21410>
  402468:	add	x1, x1, #0x710
  40246c:	mov	w2, #0x5                   	// #5
  402470:	bl	401ae0 <dcgettext@plt>
  402474:	bl	411868 <ferror@plt+0xfc78>
  402478:	adrp	x2, 423000 <ferror@plt+0x21410>
  40247c:	add	x2, x2, #0x6f4
  402480:	mov	x0, x22
  402484:	mov	x1, x21
  402488:	mov	x3, x20
  40248c:	bl	401860 <snprintf@plt>
  402490:	ldrsw	x8, [x19, #8]
  402494:	ldr	w9, [x19, #24]
  402498:	cmp	w8, w9
  40249c:	b.ge	4024a8 <ferror@plt+0x8b8>  // b.tcont
  4024a0:	ldr	x0, [x19]
  4024a4:	b	402504 <ferror@plt+0x914>
  4024a8:	ldr	x2, [x19, #16]
  4024ac:	add	x20, x8, #0x1
  4024b0:	cmp	x2, #0x1ff
  4024b4:	b.hi	4024d8 <ferror@plt+0x8e8>  // b.pmore
  4024b8:	mul	w8, w2, w20
  4024bc:	and	x8, x8, #0x1ff
  4024c0:	cbz	x8, 4024d8 <ferror@plt+0x8e8>
  4024c4:	mov	w9, #0x200                 	// #512
  4024c8:	sub	w8, w9, w8
  4024cc:	and	w9, w2, #0xffff
  4024d0:	udiv	w8, w8, w9
  4024d4:	add	w20, w20, w8
  4024d8:	ldr	x0, [x19]
  4024dc:	cbz	x0, 4024ec <ferror@plt+0x8fc>
  4024e0:	mov	w1, w20
  4024e4:	bl	411800 <ferror@plt+0xfc10>
  4024e8:	b	4024f8 <ferror@plt+0x908>
  4024ec:	mov	w0, w20
  4024f0:	mov	x1, x2
  4024f4:	bl	411830 <ferror@plt+0xfc40>
  4024f8:	ldr	w8, [x19, #8]
  4024fc:	str	x0, [x19]
  402500:	str	w20, [x19, #24]
  402504:	ldr	x2, [x19, #16]
  402508:	sxtw	x8, w8
  40250c:	add	x1, sp, #0x8
  402510:	madd	x0, x2, x8, x0
  402514:	bl	401770 <memcpy@plt>
  402518:	ldr	w8, [x19, #8]
  40251c:	mov	x0, x19
  402520:	add	w8, w8, #0x1
  402524:	str	w8, [x19, #8]
  402528:	ldp	x20, x19, [sp, #48]
  40252c:	ldp	x22, x21, [sp, #32]
  402530:	ldp	x29, x30, [sp, #16]
  402534:	add	sp, sp, #0x40
  402538:	ret
  40253c:	str	xzr, [x0]
  402540:	str	wzr, [x0, #8]
  402544:	str	x1, [x0, #16]
  402548:	str	wzr, [x0, #24]
  40254c:	ret
  402550:	cbz	x0, 402578 <ferror@plt+0x988>
  402554:	stp	x29, x30, [sp, #-32]!
  402558:	str	x19, [sp, #16]
  40255c:	mov	x19, x0
  402560:	ldr	x0, [x0]
  402564:	mov	x29, sp
  402568:	bl	401a30 <free@plt>
  40256c:	str	xzr, [x19]
  402570:	ldr	x19, [sp, #16]
  402574:	ldp	x29, x30, [sp], #32
  402578:	ret
  40257c:	stp	x29, x30, [sp, #-64]!
  402580:	stp	x20, x19, [sp, #48]
  402584:	mov	w20, w0
  402588:	mov	w0, w1
  40258c:	stp	x24, x23, [sp, #16]
  402590:	stp	x22, x21, [sp, #32]
  402594:	mov	x29, sp
  402598:	mov	w19, w1
  40259c:	bl	411984 <ferror@plt+0xfd94>
  4025a0:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x5330>
  4025a4:	ldr	x8, [x22, #552]
  4025a8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  4025ac:	ldr	x9, [x9, #2416]
  4025b0:	sbfiz	x10, x20, #2, #32
  4025b4:	ldr	w21, [x8, x10]
  4025b8:	ldrsw	x9, [x9, x10]
  4025bc:	cmp	w21, #0x1
  4025c0:	b.lt	4025ec <ferror@plt+0x9fc>  // b.tstop
  4025c4:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  4025c8:	ldr	x10, [x10, #3016]
  4025cc:	mov	x11, x21
  4025d0:	add	x10, x10, x9
  4025d4:	ldrb	w12, [x10]
  4025d8:	cmp	w12, w19
  4025dc:	b.eq	40266c <ferror@plt+0xa7c>  // b.none
  4025e0:	subs	x11, x11, #0x1
  4025e4:	add	x10, x10, #0x1
  4025e8:	b.ne	4025d4 <ferror@plt+0x9e4>  // b.any
  4025ec:	adrp	x10, 456000 <ferror@plt+0x54410>
  4025f0:	ldr	w10, [x10, #600]
  4025f4:	sxtw	x20, w20
  4025f8:	cmp	w10, w19
  4025fc:	b.ne	402610 <ferror@plt+0xa20>  // b.any
  402600:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  402604:	ldr	x10, [x10, #576]
  402608:	mov	w11, #0x1                   	// #1
  40260c:	strb	w11, [x10, x20]
  402610:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  402614:	ldr	w11, [x10, #348]
  402618:	add	w23, w9, w21
  40261c:	cmp	w23, w11
  402620:	b.ge	402630 <ferror@plt+0xa40>  // b.tcont
  402624:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  402628:	ldr	x0, [x9, #3016]
  40262c:	b	402660 <ferror@plt+0xa70>
  402630:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  402634:	ldr	w9, [x8, #3920]
  402638:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  40263c:	ldr	x0, [x24, #3016]
  402640:	add	w1, w11, #0xfa
  402644:	add	w9, w9, #0x1
  402648:	mov	w2, #0x1                   	// #1
  40264c:	str	w1, [x10, #348]
  402650:	str	w9, [x8, #3920]
  402654:	bl	411800 <ferror@plt+0xfc10>
  402658:	ldr	x8, [x22, #552]
  40265c:	str	x0, [x24, #3016]
  402660:	add	w9, w21, #0x1
  402664:	str	w9, [x8, x20, lsl #2]
  402668:	strb	w19, [x0, w23, sxtw]
  40266c:	ldp	x20, x19, [sp, #48]
  402670:	ldp	x22, x21, [sp, #32]
  402674:	ldp	x24, x23, [sp, #16]
  402678:	ldp	x29, x30, [sp], #64
  40267c:	ret
  402680:	sub	sp, sp, #0x80
  402684:	stp	x29, x30, [sp, #32]
  402688:	stp	x28, x27, [sp, #48]
  40268c:	stp	x26, x25, [sp, #64]
  402690:	stp	x24, x23, [sp, #80]
  402694:	stp	x22, x21, [sp, #96]
  402698:	stp	x20, x19, [sp, #112]
  40269c:	add	x29, sp, #0x20
  4026a0:	mov	w21, w1
  4026a4:	mov	w22, w0
  4026a8:	bl	402894 <ferror@plt+0xca4>
  4026ac:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  4026b0:	ldr	w8, [x23, #3008]
  4026b4:	str	x0, [sp, #8]
  4026b8:	cmp	w8, #0x1
  4026bc:	b.lt	402870 <ferror@plt+0xc80>  // b.tstop
  4026c0:	ldr	x8, [sp, #8]
  4026c4:	mov	w20, wzr
  4026c8:	sxtw	x22, w22
  4026cc:	sxtw	x21, w21
  4026d0:	sxtw	x8, w8
  4026d4:	adrp	x25, 464000 <stdin@@GLIBC_2.17+0x5330>
  4026d8:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x1330>
  4026dc:	adrp	x27, 462000 <stdin@@GLIBC_2.17+0x3330>
  4026e0:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x3330>
  4026e4:	stur	x8, [x29, #-8]
  4026e8:	lsl	x8, x8, #2
  4026ec:	str	x8, [sp, #16]
  4026f0:	b	40270c <ferror@plt+0xb1c>
  4026f4:	ldr	w8, [x9, x21, lsl #2]
  4026f8:	cbz	w8, 4027a0 <ferror@plt+0xbb0>
  4026fc:	ldr	w8, [x23, #3008]
  402700:	add	w20, w20, #0x1
  402704:	cmp	w20, w8
  402708:	b.ge	402870 <ferror@plt+0xc80>  // b.tcont
  40270c:	ldr	x8, [x25, #552]
  402710:	ldr	w9, [x8, x22, lsl #2]
  402714:	cmp	w9, #0x1
  402718:	b.lt	402744 <ferror@plt+0xb54>  // b.tstop
  40271c:	ldr	x10, [x26, #2416]
  402720:	ldr	x11, [x27, #3016]
  402724:	ldrsw	x10, [x10, x22, lsl #2]
  402728:	add	x10, x11, x10
  40272c:	ldrb	w11, [x10]
  402730:	cmp	w20, w11
  402734:	b.eq	402754 <ferror@plt+0xb64>  // b.none
  402738:	subs	x9, x9, #0x1
  40273c:	add	x10, x10, #0x1
  402740:	b.ne	40272c <ferror@plt+0xb3c>  // b.any
  402744:	ldr	x9, [x19, #2640]
  402748:	ldr	w10, [x9, x22, lsl #2]
  40274c:	cbnz	w10, 402760 <ferror@plt+0xb70>
  402750:	b	4026fc <ferror@plt+0xb0c>
  402754:	ldr	x9, [x19, #2640]
  402758:	ldr	w10, [x9, x22, lsl #2]
  40275c:	cbnz	w10, 4026fc <ferror@plt+0xb0c>
  402760:	ldr	w8, [x8, x21, lsl #2]
  402764:	cmp	w8, #0x1
  402768:	b.lt	4026f4 <ferror@plt+0xb04>  // b.tstop
  40276c:	ldr	x10, [x26, #2416]
  402770:	ldr	x11, [x27, #3016]
  402774:	ldrsw	x10, [x10, x21, lsl #2]
  402778:	add	x10, x11, x10
  40277c:	ldrb	w11, [x10]
  402780:	cmp	w20, w11
  402784:	b.eq	402798 <ferror@plt+0xba8>  // b.none
  402788:	subs	x8, x8, #0x1
  40278c:	add	x10, x10, #0x1
  402790:	b.ne	40277c <ferror@plt+0xb8c>  // b.any
  402794:	b	4026f4 <ferror@plt+0xb04>
  402798:	ldr	w8, [x9, x21, lsl #2]
  40279c:	cbz	w8, 4026fc <ferror@plt+0xb0c>
  4027a0:	mov	w0, w20
  4027a4:	bl	411984 <ferror@plt+0xfd94>
  4027a8:	ldr	x8, [x25, #552]
  4027ac:	ldr	x10, [sp, #16]
  4027b0:	ldr	x9, [x26, #2416]
  4027b4:	ldr	w24, [x8, x10]
  4027b8:	ldrsw	x9, [x9, x10]
  4027bc:	cmp	w24, #0x1
  4027c0:	b.lt	4027e8 <ferror@plt+0xbf8>  // b.tstop
  4027c4:	ldr	x10, [x27, #3016]
  4027c8:	mov	x11, x24
  4027cc:	add	x10, x10, x9
  4027d0:	ldrb	w12, [x10]
  4027d4:	cmp	w20, w12
  4027d8:	b.eq	4026fc <ferror@plt+0xb0c>  // b.none
  4027dc:	subs	x11, x11, #0x1
  4027e0:	add	x10, x10, #0x1
  4027e4:	b.ne	4027d0 <ferror@plt+0xbe0>  // b.any
  4027e8:	adrp	x10, 456000 <ferror@plt+0x54410>
  4027ec:	ldr	w10, [x10, #600]
  4027f0:	mov	x28, x23
  4027f4:	cmp	w10, w20
  4027f8:	b.ne	402810 <ferror@plt+0xc20>  // b.any
  4027fc:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  402800:	ldr	x10, [x10, #576]
  402804:	ldur	x11, [x29, #-8]
  402808:	mov	w12, #0x1                   	// #1
  40280c:	strb	w12, [x10, x11]
  402810:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  402814:	ldr	w10, [x11, #348]
  402818:	add	w23, w9, w24
  40281c:	cmp	w23, w10
  402820:	b.ge	40282c <ferror@plt+0xc3c>  // b.tcont
  402824:	ldr	x0, [x27, #3016]
  402828:	b	402858 <ferror@plt+0xc68>
  40282c:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  402830:	ldr	w8, [x9, #3920]
  402834:	ldr	x0, [x27, #3016]
  402838:	add	w1, w10, #0xfa
  40283c:	mov	w2, #0x1                   	// #1
  402840:	add	w8, w8, #0x1
  402844:	str	w1, [x11, #348]
  402848:	str	w8, [x9, #3920]
  40284c:	bl	411800 <ferror@plt+0xfc10>
  402850:	ldr	x8, [x25, #552]
  402854:	str	x0, [x27, #3016]
  402858:	ldur	x10, [x29, #-8]
  40285c:	add	w9, w24, #0x1
  402860:	str	w9, [x8, x10, lsl #2]
  402864:	strb	w20, [x0, w23, sxtw]
  402868:	mov	x23, x28
  40286c:	b	4026fc <ferror@plt+0xb0c>
  402870:	ldp	x20, x19, [sp, #112]
  402874:	ldp	x22, x21, [sp, #96]
  402878:	ldp	x24, x23, [sp, #80]
  40287c:	ldp	x26, x25, [sp, #64]
  402880:	ldp	x28, x27, [sp, #48]
  402884:	ldp	x29, x30, [sp, #32]
  402888:	ldr	x0, [sp, #8]
  40288c:	add	sp, sp, #0x80
  402890:	ret
  402894:	stp	x29, x30, [sp, #-64]!
  402898:	stp	x20, x19, [sp, #48]
  40289c:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x3330>
  4028a0:	stp	x24, x23, [sp, #16]
  4028a4:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  4028a8:	ldr	w8, [x19, #3028]
  4028ac:	ldr	w9, [x24, #2488]
  4028b0:	stp	x22, x21, [sp, #32]
  4028b4:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  4028b8:	add	w8, w8, #0x1
  4028bc:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x5330>
  4028c0:	cmp	w8, w9
  4028c4:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  4028c8:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  4028cc:	mov	x29, sp
  4028d0:	str	w8, [x19, #3028]
  4028d4:	b.lt	40294c <ferror@plt+0xd5c>  // b.tstop
  4028d8:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4028dc:	ldr	w10, [x8, #3920]
  4028e0:	ldr	x0, [x23, #2416]
  4028e4:	add	w1, w9, #0x64
  4028e8:	mov	w2, #0x4                   	// #4
  4028ec:	add	w9, w10, #0x1
  4028f0:	str	w1, [x24, #2488]
  4028f4:	str	w9, [x8, #3920]
  4028f8:	bl	411800 <ferror@plt+0xfc10>
  4028fc:	ldr	x8, [x22, #552]
  402900:	ldr	w1, [x24, #2488]
  402904:	str	x0, [x23, #2416]
  402908:	mov	w2, #0x4                   	// #4
  40290c:	mov	x0, x8
  402910:	bl	411800 <ferror@plt+0xfc10>
  402914:	ldr	x8, [x21, #2640]
  402918:	ldr	w1, [x24, #2488]
  40291c:	str	x0, [x22, #552]
  402920:	mov	w2, #0x4                   	// #4
  402924:	mov	x0, x8
  402928:	bl	411800 <ferror@plt+0xfc10>
  40292c:	ldr	x8, [x20, #576]
  402930:	ldr	w1, [x24, #2488]
  402934:	str	x0, [x21, #2640]
  402938:	mov	w2, #0x1                   	// #1
  40293c:	mov	x0, x8
  402940:	bl	411800 <ferror@plt+0xfc10>
  402944:	ldr	w8, [x19, #3028]
  402948:	str	x0, [x20, #576]
  40294c:	ldr	x10, [x23, #2416]
  402950:	cmp	w8, #0x1
  402954:	b.ne	402968 <ferror@plt+0xd78>  // b.any
  402958:	str	wzr, [x10, #4]
  40295c:	ldr	x9, [x22, #552]
  402960:	mov	w8, #0x1                   	// #1
  402964:	b	402988 <ferror@plt+0xd98>
  402968:	ldr	x9, [x22, #552]
  40296c:	sbfiz	x8, x8, #2, #32
  402970:	sub	x11, x8, #0x4
  402974:	ldr	w12, [x10, x11]
  402978:	ldr	w11, [x9, x11]
  40297c:	add	w11, w11, w12
  402980:	str	w11, [x10, x8]
  402984:	ldrsw	x8, [x19, #3028]
  402988:	str	wzr, [x9, x8, lsl #2]
  40298c:	ldr	x8, [x21, #2640]
  402990:	ldrsw	x9, [x19, #3028]
  402994:	str	wzr, [x8, x9, lsl #2]
  402998:	ldr	x8, [x20, #576]
  40299c:	ldrsw	x0, [x19, #3028]
  4029a0:	strb	wzr, [x8, x0]
  4029a4:	ldp	x20, x19, [sp, #48]
  4029a8:	ldp	x22, x21, [sp, #32]
  4029ac:	ldp	x24, x23, [sp, #16]
  4029b0:	ldp	x29, x30, [sp], #64
  4029b4:	ret
  4029b8:	sub	sp, sp, #0x70
  4029bc:	stp	x29, x30, [sp, #16]
  4029c0:	stp	x28, x27, [sp, #32]
  4029c4:	stp	x26, x25, [sp, #48]
  4029c8:	stp	x24, x23, [sp, #64]
  4029cc:	stp	x22, x21, [sp, #80]
  4029d0:	stp	x20, x19, [sp, #96]
  4029d4:	add	x29, sp, #0x10
  4029d8:	str	x1, [sp]
  4029dc:	mov	w21, w0
  4029e0:	bl	402894 <ferror@plt+0xca4>
  4029e4:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x5330>
  4029e8:	ldr	x8, [x22, #552]
  4029ec:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  4029f0:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  4029f4:	str	x0, [sp, #8]
  4029f8:	ldr	w9, [x8, w21, sxtw #2]
  4029fc:	cmp	w9, #0x1
  402a00:	b.lt	402af8 <ferror@plt+0xf08>  // b.tstop
  402a04:	sxtw	x26, w0
  402a08:	mov	w19, wzr
  402a0c:	sxtw	x20, w21
  402a10:	lsl	x25, x26, #2
  402a14:	b	402a64 <ferror@plt+0xe74>
  402a18:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  402a1c:	ldr	w8, [x9, #3920]
  402a20:	ldr	x0, [x23, #3016]
  402a24:	add	w1, w10, #0xfa
  402a28:	mov	w2, #0x1                   	// #1
  402a2c:	add	w8, w8, #0x1
  402a30:	str	w1, [x11, #348]
  402a34:	str	w8, [x9, #3920]
  402a38:	bl	411800 <ferror@plt+0xfc10>
  402a3c:	ldr	x8, [x22, #552]
  402a40:	str	x0, [x23, #3016]
  402a44:	add	w9, w28, #0x1
  402a48:	str	w9, [x8, x26, lsl #2]
  402a4c:	strb	w21, [x0, w27, sxtw]
  402a50:	ldr	x8, [x22, #552]
  402a54:	ldr	w9, [x8, x20, lsl #2]
  402a58:	add	w19, w19, #0x1
  402a5c:	cmp	w19, w9
  402a60:	b.ge	402af8 <ferror@plt+0xf08>  // b.tcont
  402a64:	ldr	x8, [x24, #2416]
  402a68:	ldr	x9, [x23, #3016]
  402a6c:	ldrsw	x8, [x8, x20, lsl #2]
  402a70:	add	x8, x8, w19, sxtw
  402a74:	ldrb	w21, [x9, x8]
  402a78:	mov	w0, w21
  402a7c:	bl	411984 <ferror@plt+0xfd94>
  402a80:	ldr	x8, [x22, #552]
  402a84:	ldr	x9, [x24, #2416]
  402a88:	ldr	w28, [x8, x25]
  402a8c:	ldrsw	x9, [x9, x25]
  402a90:	cmp	w28, #0x1
  402a94:	b.lt	402abc <ferror@plt+0xecc>  // b.tstop
  402a98:	ldr	x10, [x23, #3016]
  402a9c:	mov	x11, x28
  402aa0:	add	x10, x10, x9
  402aa4:	ldrb	w12, [x10]
  402aa8:	cmp	w12, w21
  402aac:	b.eq	402a54 <ferror@plt+0xe64>  // b.none
  402ab0:	subs	x11, x11, #0x1
  402ab4:	add	x10, x10, #0x1
  402ab8:	b.ne	402aa4 <ferror@plt+0xeb4>  // b.any
  402abc:	adrp	x10, 456000 <ferror@plt+0x54410>
  402ac0:	ldr	w10, [x10, #600]
  402ac4:	cmp	w10, w21
  402ac8:	b.ne	402adc <ferror@plt+0xeec>  // b.any
  402acc:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  402ad0:	ldr	x10, [x10, #576]
  402ad4:	mov	w11, #0x1                   	// #1
  402ad8:	strb	w11, [x10, x26]
  402adc:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  402ae0:	ldr	w10, [x11, #348]
  402ae4:	add	w27, w9, w28
  402ae8:	cmp	w27, w10
  402aec:	b.ge	402a18 <ferror@plt+0xe28>  // b.tcont
  402af0:	ldr	x0, [x23, #3016]
  402af4:	b	402a44 <ferror@plt+0xe54>
  402af8:	ldr	x9, [sp]
  402afc:	ldr	w8, [x8, w9, sxtw #2]
  402b00:	cmp	w8, #0x1
  402b04:	b.lt	402c00 <ferror@plt+0x1010>  // b.tstop
  402b08:	ldr	x8, [sp, #8]
  402b0c:	mov	w19, wzr
  402b10:	sxtw	x21, w9
  402b14:	sxtw	x26, w8
  402b18:	lsl	x25, x26, #2
  402b1c:	b	402b6c <ferror@plt+0xf7c>
  402b20:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  402b24:	ldr	w8, [x9, #3920]
  402b28:	ldr	x0, [x23, #3016]
  402b2c:	add	w1, w10, #0xfa
  402b30:	mov	w2, #0x1                   	// #1
  402b34:	add	w8, w8, #0x1
  402b38:	str	w1, [x11, #348]
  402b3c:	str	w8, [x9, #3920]
  402b40:	bl	411800 <ferror@plt+0xfc10>
  402b44:	ldr	x8, [x22, #552]
  402b48:	str	x0, [x23, #3016]
  402b4c:	add	w9, w28, #0x1
  402b50:	str	w9, [x8, x26, lsl #2]
  402b54:	strb	w20, [x0, w27, sxtw]
  402b58:	ldr	x8, [x22, #552]
  402b5c:	ldr	w8, [x8, x21, lsl #2]
  402b60:	add	w19, w19, #0x1
  402b64:	cmp	w19, w8
  402b68:	b.ge	402c00 <ferror@plt+0x1010>  // b.tcont
  402b6c:	ldr	x8, [x24, #2416]
  402b70:	ldr	x9, [x23, #3016]
  402b74:	ldrsw	x8, [x8, x21, lsl #2]
  402b78:	add	x8, x8, w19, sxtw
  402b7c:	ldrb	w20, [x9, x8]
  402b80:	mov	w0, w20
  402b84:	bl	411984 <ferror@plt+0xfd94>
  402b88:	ldr	x8, [x22, #552]
  402b8c:	ldr	x9, [x24, #2416]
  402b90:	ldr	w28, [x8, x25]
  402b94:	ldrsw	x9, [x9, x25]
  402b98:	cmp	w28, #0x1
  402b9c:	b.lt	402bc4 <ferror@plt+0xfd4>  // b.tstop
  402ba0:	ldr	x10, [x23, #3016]
  402ba4:	mov	x11, x28
  402ba8:	add	x10, x10, x9
  402bac:	ldrb	w12, [x10]
  402bb0:	cmp	w12, w20
  402bb4:	b.eq	402b5c <ferror@plt+0xf6c>  // b.none
  402bb8:	subs	x11, x11, #0x1
  402bbc:	add	x10, x10, #0x1
  402bc0:	b.ne	402bac <ferror@plt+0xfbc>  // b.any
  402bc4:	adrp	x10, 456000 <ferror@plt+0x54410>
  402bc8:	ldr	w10, [x10, #600]
  402bcc:	cmp	w10, w20
  402bd0:	b.ne	402be4 <ferror@plt+0xff4>  // b.any
  402bd4:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  402bd8:	ldr	x10, [x10, #576]
  402bdc:	mov	w11, #0x1                   	// #1
  402be0:	strb	w11, [x10, x26]
  402be4:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  402be8:	ldr	w10, [x11, #348]
  402bec:	add	w27, w9, w28
  402bf0:	cmp	w27, w10
  402bf4:	b.ge	402b20 <ferror@plt+0xf30>  // b.tcont
  402bf8:	ldr	x0, [x23, #3016]
  402bfc:	b	402b4c <ferror@plt+0xf5c>
  402c00:	ldp	x20, x19, [sp, #96]
  402c04:	ldp	x22, x21, [sp, #80]
  402c08:	ldp	x24, x23, [sp, #64]
  402c0c:	ldp	x26, x25, [sp, #48]
  402c10:	ldp	x28, x27, [sp, #32]
  402c14:	ldp	x29, x30, [sp, #16]
  402c18:	ldr	x0, [sp, #8]
  402c1c:	add	sp, sp, #0x70
  402c20:	ret
  402c24:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  402c28:	ldr	x8, [x8, #2640]
  402c2c:	mov	w9, #0x1                   	// #1
  402c30:	str	w9, [x8, w0, sxtw #2]
  402c34:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  402c38:	ldr	x8, [x8, #576]
  402c3c:	sxtw	x9, w0
  402c40:	ldrb	w10, [x8, x9]
  402c44:	eor	w10, w10, #0x1
  402c48:	strb	w10, [x8, x9]
  402c4c:	ret
  402c50:	stp	x29, x30, [sp, #-64]!
  402c54:	stp	x20, x19, [sp, #48]
  402c58:	mov	x19, x0
  402c5c:	mov	x20, x1
  402c60:	mov	w0, #0x5b                  	// #91
  402c64:	mov	x1, x19
  402c68:	stp	x24, x23, [sp, #16]
  402c6c:	stp	x22, x21, [sp, #32]
  402c70:	mov	x29, sp
  402c74:	bl	401800 <putc@plt>
  402c78:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  402c7c:	ldr	w8, [x23, #3008]
  402c80:	cmp	w8, #0x1
  402c84:	b.lt	402d28 <ferror@plt+0x1138>  // b.tstop
  402c88:	adrp	x21, 423000 <ferror@plt+0x21410>
  402c8c:	mov	w22, wzr
  402c90:	add	x21, x21, #0x739
  402c94:	b	402cb4 <ferror@plt+0x10c4>
  402c98:	mov	w0, #0x20                  	// #32
  402c9c:	mov	x1, x19
  402ca0:	bl	401800 <putc@plt>
  402ca4:	ldr	w8, [x23, #3008]
  402ca8:	add	w22, w22, #0x1
  402cac:	cmp	w22, w8
  402cb0:	b.ge	402d28 <ferror@plt+0x1138>  // b.tcont
  402cb4:	ldr	w9, [x20, w22, sxtw #2]
  402cb8:	cbz	w9, 402ca8 <ferror@plt+0x10b8>
  402cbc:	mov	w0, #0x20                  	// #32
  402cc0:	mov	x1, x19
  402cc4:	sxtw	x24, w22
  402cc8:	bl	401800 <putc@plt>
  402ccc:	mov	w0, w22
  402cd0:	bl	411b8c <ferror@plt+0xff9c>
  402cd4:	mov	x1, x19
  402cd8:	bl	4017a0 <fputs@plt>
  402cdc:	ldrsw	x8, [x23, #3008]
  402ce0:	add	x9, x24, #0x1
  402ce4:	mov	w10, w22
  402ce8:	cmp	x9, x8
  402cec:	mov	w0, w10
  402cf0:	b.ge	402d04 <ferror@plt+0x1114>  // b.tcont
  402cf4:	ldr	w11, [x20, x9, lsl #2]
  402cf8:	add	w10, w0, #0x1
  402cfc:	add	x9, x9, #0x1
  402d00:	cbnz	w11, 402ce8 <ferror@plt+0x10f8>
  402d04:	cmp	w22, w0
  402d08:	add	w22, w0, #0x1
  402d0c:	b.ge	402c98 <ferror@plt+0x10a8>  // b.tcont
  402d10:	bl	411b8c <ferror@plt+0xff9c>
  402d14:	mov	x2, x0
  402d18:	mov	x0, x19
  402d1c:	mov	x1, x21
  402d20:	bl	401bc0 <fprintf@plt>
  402d24:	b	402c98 <ferror@plt+0x10a8>
  402d28:	mov	x1, x19
  402d2c:	ldp	x20, x19, [sp, #48]
  402d30:	ldp	x22, x21, [sp, #32]
  402d34:	ldp	x24, x23, [sp, #16]
  402d38:	mov	w0, #0x5d                  	// #93
  402d3c:	ldp	x29, x30, [sp], #64
  402d40:	b	401800 <putc@plt>
  402d44:	stp	x29, x30, [sp, #-64]!
  402d48:	cmp	w0, w1
  402d4c:	stp	x24, x23, [sp, #16]
  402d50:	stp	x22, x21, [sp, #32]
  402d54:	stp	x20, x19, [sp, #48]
  402d58:	mov	x29, sp
  402d5c:	b.le	402d78 <ferror@plt+0x1188>
  402d60:	mov	w0, #0x1                   	// #1
  402d64:	ldp	x20, x19, [sp, #48]
  402d68:	ldp	x22, x21, [sp, #32]
  402d6c:	ldp	x24, x23, [sp, #16]
  402d70:	ldp	x29, x30, [sp], #64
  402d74:	ret
  402d78:	mov	w19, w1
  402d7c:	mov	w20, w0
  402d80:	mov	w21, w0
  402d84:	bl	401a00 <__ctype_b_loc@plt>
  402d88:	ldr	x8, [x0]
  402d8c:	sxtw	x9, w20
  402d90:	mov	x22, xzr
  402d94:	sxtw	x23, w19
  402d98:	sub	x24, x9, #0x1
  402d9c:	add	x20, x8, w20, sxtw #1
  402da0:	b	402db4 <ferror@plt+0x11c4>
  402da4:	add	x22, x22, #0x1
  402da8:	add	x8, x24, x22
  402dac:	cmp	x8, x23
  402db0:	b.ge	402d60 <ferror@plt+0x1170>  // b.tcont
  402db4:	ldrh	w8, [x20, x22, lsl #1]
  402db8:	tst	w8, #0x300
  402dbc:	b.eq	402da4 <ferror@plt+0x11b4>  // b.none
  402dc0:	add	w0, w21, w22
  402dc4:	bl	402e14 <ferror@plt+0x1224>
  402dc8:	mov	w8, w0
  402dcc:	cmp	w0, w21
  402dd0:	mov	w0, wzr
  402dd4:	b.lt	402d64 <ferror@plt+0x1174>  // b.tstop
  402dd8:	cmp	w8, w19
  402ddc:	b.le	402da4 <ferror@plt+0x11b4>
  402de0:	b	402d64 <ferror@plt+0x1174>
  402de4:	stp	x29, x30, [sp, #-32]!
  402de8:	str	x19, [sp, #16]
  402dec:	mov	x29, sp
  402df0:	mov	w19, w0
  402df4:	bl	401a00 <__ctype_b_loc@plt>
  402df8:	ldr	x8, [x0]
  402dfc:	ldrh	w8, [x8, w19, sxtw #1]
  402e00:	ldr	x19, [sp, #16]
  402e04:	tst	w8, #0x300
  402e08:	cset	w0, ne  // ne = any
  402e0c:	ldp	x29, x30, [sp], #32
  402e10:	ret
  402e14:	stp	x29, x30, [sp, #-32]!
  402e18:	stp	x20, x19, [sp, #16]
  402e1c:	mov	x29, sp
  402e20:	mov	w19, w0
  402e24:	bl	401a00 <__ctype_b_loc@plt>
  402e28:	ldr	x8, [x0]
  402e2c:	sxtw	x20, w19
  402e30:	ldrh	w8, [x8, w19, sxtw #1]
  402e34:	tbnz	w8, #8, 402e50 <ferror@plt+0x1260>
  402e38:	tbz	w8, #9, 402e68 <ferror@plt+0x1278>
  402e3c:	add	w8, w19, #0x80
  402e40:	cmp	w8, #0x17f
  402e44:	b.hi	402e68 <ferror@plt+0x1278>  // b.pmore
  402e48:	bl	401960 <__ctype_toupper_loc@plt>
  402e4c:	b	402e60 <ferror@plt+0x1270>
  402e50:	add	w8, w19, #0x80
  402e54:	cmp	w8, #0x17f
  402e58:	b.hi	402e68 <ferror@plt+0x1278>  // b.pmore
  402e5c:	bl	401850 <__ctype_tolower_loc@plt>
  402e60:	ldr	x8, [x0]
  402e64:	ldr	w19, [x8, x20, lsl #2]
  402e68:	mov	w0, w19
  402e6c:	ldp	x20, x19, [sp, #16]
  402e70:	ldp	x29, x30, [sp], #32
  402e74:	ret
  402e78:	stp	x29, x30, [sp, #-48]!
  402e7c:	stp	x22, x21, [sp, #16]
  402e80:	stp	x20, x19, [sp, #32]
  402e84:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  402e88:	ldr	w10, [x8, #2752]
  402e8c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  402e90:	ldr	x8, [x8, #3320]
  402e94:	mov	w20, w0
  402e98:	mov	x19, x1
  402e9c:	sxtw	x9, w20
  402ea0:	mov	x29, sp
  402ea4:	cbz	w10, 402eb4 <ferror@plt+0x12c4>
  402ea8:	ldr	x8, [x8, x9, lsl #3]
  402eac:	cbnz	x8, 402f38 <ferror@plt+0x1348>
  402eb0:	b	402ec0 <ferror@plt+0x12d0>
  402eb4:	lsl	x9, x9, #3
  402eb8:	ldr	w8, [x8, x9]
  402ebc:	cbnz	w8, 402f38 <ferror@plt+0x1348>
  402ec0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  402ec4:	ldr	w9, [x8, #3092]
  402ec8:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  402ecc:	ldr	w10, [x10, #584]
  402ed0:	add	w9, w9, #0x1
  402ed4:	str	w9, [x8, #3092]
  402ed8:	cbz	w10, 402f38 <ferror@plt+0x1348>
  402edc:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  402ee0:	ldr	x21, [x22, #608]
  402ee4:	adrp	x1, 423000 <ferror@plt+0x21410>
  402ee8:	add	x1, x1, #0x73d
  402eec:	mov	w2, #0x5                   	// #5
  402ef0:	mov	x0, xzr
  402ef4:	bl	401ae0 <dcgettext@plt>
  402ef8:	mov	x1, x0
  402efc:	mov	x0, x21
  402f00:	mov	w2, w20
  402f04:	bl	401bc0 <fprintf@plt>
  402f08:	ldr	x0, [x22, #608]
  402f0c:	mov	w1, w20
  402f10:	bl	402f48 <ferror@plt+0x1358>
  402f14:	ldr	x0, [x22, #608]
  402f18:	mov	x1, x19
  402f1c:	bl	4030dc <ferror@plt+0x14ec>
  402f20:	ldr	x1, [x22, #608]
  402f24:	ldp	x20, x19, [sp, #32]
  402f28:	ldp	x22, x21, [sp, #16]
  402f2c:	mov	w0, #0xa                   	// #10
  402f30:	ldp	x29, x30, [sp], #48
  402f34:	b	401800 <putc@plt>
  402f38:	ldp	x20, x19, [sp, #32]
  402f3c:	ldp	x22, x21, [sp, #16]
  402f40:	ldp	x29, x30, [sp], #48
  402f44:	ret
  402f48:	sub	sp, sp, #0x1e0
  402f4c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  402f50:	ldr	x8, [x8, #2400]
  402f54:	stp	x29, x30, [sp, #416]
  402f58:	stp	x28, x23, [sp, #432]
  402f5c:	stp	x22, x21, [sp, #448]
  402f60:	stp	x20, x19, [sp, #464]
  402f64:	ldr	w11, [x8, w1, sxtw #2]
  402f68:	mov	x19, x0
  402f6c:	mov	w20, wzr
  402f70:	add	x29, sp, #0x1a0
  402f74:	cmp	w11, #0x1
  402f78:	b.lt	403028 <ferror@plt+0x1438>  // b.tstop
  402f7c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  402f80:	ldr	x10, [x8, #3904]
  402f84:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  402f88:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x4330>
  402f8c:	ldr	x8, [x9, #608]
  402f90:	ldr	x9, [x12, #1312]
  402f94:	ldr	x10, [x10, w1, sxtw #3]
  402f98:	add	x12, sp, #0xc
  402f9c:	add	x11, x11, #0x1
  402fa0:	add	x13, x12, #0x4
  402fa4:	mov	w14, #0x1                   	// #1
  402fa8:	b	402fb8 <ferror@plt+0x13c8>
  402fac:	add	x14, x14, #0x1
  402fb0:	cmp	x14, x11
  402fb4:	b.eq	403028 <ferror@plt+0x1438>  // b.none
  402fb8:	ldrsw	x15, [x10, x14, lsl #2]
  402fbc:	cmp	w20, #0x1
  402fc0:	ldrsw	x15, [x9, x15, lsl #2]
  402fc4:	ldr	w15, [x8, x15, lsl #2]
  402fc8:	b.lt	403008 <ferror@plt+0x1418>  // b.tstop
  402fcc:	add	w18, w20, #0x1
  402fd0:	mov	x16, xzr
  402fd4:	mov	w17, w20
  402fd8:	sub	x18, x18, #0x1
  402fdc:	ldr	w0, [x13, x16, lsl #2]
  402fe0:	cmp	w15, w0
  402fe4:	b.eq	402fac <ferror@plt+0x13bc>  // b.none
  402fe8:	add	x16, x16, #0x1
  402fec:	cmp	x18, x16
  402ff0:	b.ne	402fdc <ferror@plt+0x13ec>  // b.any
  402ff4:	cmp	x16, x17
  402ff8:	cset	w16, cs  // cs = hs, nlast
  402ffc:	cmp	w20, #0x63
  403000:	b.le	403014 <ferror@plt+0x1424>
  403004:	b	402fac <ferror@plt+0x13bc>
  403008:	mov	w16, #0x1                   	// #1
  40300c:	cmp	w20, #0x63
  403010:	b.gt	402fac <ferror@plt+0x13bc>
  403014:	cbz	w16, 402fac <ferror@plt+0x13bc>
  403018:	sxtw	x16, w20
  40301c:	add	x20, x16, #0x1
  403020:	str	w15, [x12, x20, lsl #2]
  403024:	b	402fac <ferror@plt+0x13bc>
  403028:	add	x21, sp, #0xc
  40302c:	adrp	x3, 411000 <ferror@plt+0xf410>
  403030:	add	x0, x21, #0x4
  403034:	sxtw	x1, w20
  403038:	add	x3, x3, #0x974
  40303c:	mov	w2, #0x4                   	// #4
  403040:	bl	401830 <qsort@plt>
  403044:	adrp	x1, 423000 <ferror@plt+0x21410>
  403048:	add	x1, x1, #0x776
  40304c:	mov	w2, #0x5                   	// #5
  403050:	mov	x0, xzr
  403054:	bl	401ae0 <dcgettext@plt>
  403058:	mov	x1, x0
  40305c:	mov	x0, x19
  403060:	bl	401bc0 <fprintf@plt>
  403064:	cmp	w20, #0x1
  403068:	b.lt	4030b8 <ferror@plt+0x14c8>  // b.tstop
  40306c:	add	w22, w20, #0x1
  403070:	adrp	x20, 423000 <ferror@plt+0x21410>
  403074:	mov	w23, #0x1                   	// #1
  403078:	add	x20, x20, #0x795
  40307c:	b	40309c <ferror@plt+0x14ac>
  403080:	ldr	w2, [x21, x23, lsl #2]
  403084:	mov	x0, x19
  403088:	mov	x1, x20
  40308c:	bl	401bc0 <fprintf@plt>
  403090:	add	x23, x23, #0x1
  403094:	cmp	x22, x23
  403098:	b.eq	4030b8 <ferror@plt+0x14c8>  // b.none
  40309c:	and	x8, x23, #0x7
  4030a0:	cmp	x8, #0x1
  4030a4:	b.ne	403080 <ferror@plt+0x1490>  // b.any
  4030a8:	mov	w0, #0xa                   	// #10
  4030ac:	mov	x1, x19
  4030b0:	bl	401800 <putc@plt>
  4030b4:	b	403080 <ferror@plt+0x1490>
  4030b8:	mov	w0, #0xa                   	// #10
  4030bc:	mov	x1, x19
  4030c0:	bl	401800 <putc@plt>
  4030c4:	ldp	x20, x19, [sp, #464]
  4030c8:	ldp	x22, x21, [sp, #448]
  4030cc:	ldp	x28, x23, [sp, #432]
  4030d0:	ldp	x29, x30, [sp, #416]
  4030d4:	add	sp, sp, #0x1e0
  4030d8:	ret
  4030dc:	stp	x29, x30, [sp, #-48]!
  4030e0:	str	x28, [sp, #16]
  4030e4:	stp	x20, x19, [sp, #32]
  4030e8:	mov	x29, sp
  4030ec:	sub	sp, sp, #0x400
  4030f0:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x3330>
  4030f4:	ldr	w8, [x20, #3008]
  4030f8:	mov	x19, x0
  4030fc:	cmp	w8, #0x1
  403100:	b.lt	403194 <ferror@plt+0x15a4>  // b.tstop
  403104:	cmp	w8, #0x1
  403108:	b.ne	403114 <ferror@plt+0x1524>  // b.any
  40310c:	mov	x9, xzr
  403110:	b	403164 <ferror@plt+0x1574>
  403114:	and	x9, x8, #0xfffffffe
  403118:	mov	x10, sp
  40311c:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  403120:	add	x10, x10, #0x4
  403124:	add	x11, x11, #0xa74
  403128:	mov	x12, x9
  40312c:	ldp	w13, w14, [x11, #-4]
  403130:	add	x11, x11, #0x8
  403134:	cmp	w13, #0x0
  403138:	cneg	w13, w13, mi  // mi = first
  40313c:	cmp	w14, #0x0
  403140:	cneg	w14, w14, mi  // mi = first
  403144:	ldr	w13, [x1, w13, uxtw #2]
  403148:	ldr	w14, [x1, w14, uxtw #2]
  40314c:	subs	x12, x12, #0x2
  403150:	stp	w13, w14, [x10, #-4]
  403154:	add	x10, x10, #0x8
  403158:	b.ne	40312c <ferror@plt+0x153c>  // b.any
  40315c:	cmp	x9, x8
  403160:	b.eq	403194 <ferror@plt+0x15a4>  // b.none
  403164:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  403168:	add	x10, x10, #0xa70
  40316c:	mov	x11, sp
  403170:	lsl	x12, x9, #2
  403174:	ldr	w13, [x10, x12]
  403178:	add	x9, x9, #0x1
  40317c:	cmp	w13, #0x0
  403180:	cneg	w13, w13, mi  // mi = first
  403184:	ldr	w13, [x1, w13, uxtw #2]
  403188:	cmp	x9, x8
  40318c:	str	w13, [x11, x12]
  403190:	b.cc	403170 <ferror@plt+0x1580>  // b.lo, b.ul, b.last
  403194:	adrp	x1, 423000 <ferror@plt+0x21410>
  403198:	add	x1, x1, #0x799
  40319c:	mov	w2, #0x5                   	// #5
  4031a0:	mov	x0, xzr
  4031a4:	bl	401ae0 <dcgettext@plt>
  4031a8:	mov	x1, x0
  4031ac:	mov	x0, x19
  4031b0:	bl	401bc0 <fprintf@plt>
  4031b4:	mov	x1, sp
  4031b8:	mov	x0, x19
  4031bc:	bl	402c50 <ferror@plt+0x1060>
  4031c0:	ldr	w8, [x20, #3008]
  4031c4:	cmp	w8, #0x1
  4031c8:	b.lt	403240 <ferror@plt+0x1650>  // b.tstop
  4031cc:	cmp	w8, #0x8
  4031d0:	b.cs	4031dc <ferror@plt+0x15ec>  // b.hs, b.nlast
  4031d4:	mov	x9, xzr
  4031d8:	b	40321c <ferror@plt+0x162c>
  4031dc:	and	x9, x8, #0xfffffff8
  4031e0:	mov	x10, sp
  4031e4:	add	x10, x10, #0x10
  4031e8:	movi	v0.4s, #0x1
  4031ec:	mov	x11, x9
  4031f0:	ldp	q1, q2, [x10, #-16]
  4031f4:	subs	x11, x11, #0x8
  4031f8:	cmeq	v1.4s, v1.4s, #0
  4031fc:	cmeq	v2.4s, v2.4s, #0
  403200:	and	v1.16b, v1.16b, v0.16b
  403204:	and	v2.16b, v2.16b, v0.16b
  403208:	stp	q1, q2, [x10, #-16]
  40320c:	add	x10, x10, #0x20
  403210:	b.ne	4031f0 <ferror@plt+0x1600>  // b.any
  403214:	cmp	x9, x8
  403218:	b.eq	403240 <ferror@plt+0x1650>  // b.none
  40321c:	mov	x10, sp
  403220:	lsl	x11, x9, #2
  403224:	ldr	w12, [x10, x11]
  403228:	add	x9, x9, #0x1
  40322c:	cmp	w12, #0x0
  403230:	cset	w12, eq  // eq = none
  403234:	cmp	x9, x8
  403238:	str	w12, [x10, x11]
  40323c:	b.cc	403220 <ferror@plt+0x1630>  // b.lo, b.ul, b.last
  403240:	adrp	x1, 423000 <ferror@plt+0x21410>
  403244:	add	x1, x1, #0x7ac
  403248:	mov	w2, #0x5                   	// #5
  40324c:	mov	x0, xzr
  403250:	bl	401ae0 <dcgettext@plt>
  403254:	mov	x1, x0
  403258:	mov	x0, x19
  40325c:	bl	401bc0 <fprintf@plt>
  403260:	mov	x1, sp
  403264:	mov	x0, x19
  403268:	bl	402c50 <ferror@plt+0x1060>
  40326c:	mov	w0, #0xa                   	// #10
  403270:	mov	x1, x19
  403274:	bl	401800 <putc@plt>
  403278:	add	sp, sp, #0x400
  40327c:	ldp	x20, x19, [sp, #32]
  403280:	ldr	x28, [sp, #16]
  403284:	ldp	x29, x30, [sp], #48
  403288:	ret
  40328c:	stp	x29, x30, [sp, #-32]!
  403290:	cmp	w1, #0x1
  403294:	str	x19, [sp, #16]
  403298:	mov	x29, sp
  40329c:	b.lt	40332c <ferror@plt+0x173c>  // b.tstop
  4032a0:	cmp	w3, #0x1
  4032a4:	b.lt	40332c <ferror@plt+0x173c>  // b.tstop
  4032a8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4032ac:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  4032b0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4032b4:	ldr	x8, [x8, #2464]
  4032b8:	ldr	x9, [x9, #1312]
  4032bc:	ldr	x10, [x10, #2760]
  4032c0:	add	w13, w3, #0x1
  4032c4:	add	w11, w1, #0x1
  4032c8:	add	x12, x2, #0x4
  4032cc:	sub	x13, x13, #0x1
  4032d0:	mov	w14, #0x1                   	// #1
  4032d4:	b	4032e4 <ferror@plt+0x16f4>
  4032d8:	add	x14, x14, #0x1
  4032dc:	cmp	x14, x11
  4032e0:	b.eq	40332c <ferror@plt+0x173c>  // b.none
  4032e4:	ldrsw	x15, [x0, x14, lsl #2]
  4032e8:	ldr	w16, [x8, x15, lsl #2]
  4032ec:	cmp	w16, #0x1
  4032f0:	b.eq	4032d8 <ferror@plt+0x16e8>  // b.none
  4032f4:	cmp	w16, #0x2
  4032f8:	b.ne	4032d8 <ferror@plt+0x16e8>  // b.any
  4032fc:	ldrsw	x19, [x9, x15, lsl #2]
  403300:	mov	x16, x12
  403304:	ldr	w15, [x10, x19, lsl #2]
  403308:	cmp	w15, #0x1
  40330c:	mov	x15, x13
  403310:	b.ne	4032d8 <ferror@plt+0x16e8>  // b.any
  403314:	ldrb	w17, [x16, #1]
  403318:	tbnz	w17, #6, 403338 <ferror@plt+0x1748>
  40331c:	subs	x15, x15, #0x1
  403320:	add	x16, x16, #0x4
  403324:	b.ne	403314 <ferror@plt+0x1724>  // b.any
  403328:	b	4032d8 <ferror@plt+0x16e8>
  40332c:	ldr	x19, [sp, #16]
  403330:	ldp	x29, x30, [sp], #32
  403334:	ret
  403338:	adrp	x1, 423000 <ferror@plt+0x21410>
  40333c:	add	x1, x1, #0x75b
  403340:	mov	w2, #0x5                   	// #5
  403344:	mov	x0, xzr
  403348:	bl	401ae0 <dcgettext@plt>
  40334c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  403350:	ldr	x8, [x8, #608]
  403354:	ldr	w1, [x8, x19, lsl #2]
  403358:	ldr	x19, [sp, #16]
  40335c:	ldp	x29, x30, [sp], #32
  403360:	b	417364 <ferror@plt+0x15774>
  403364:	sub	sp, sp, #0x90
  403368:	stp	x29, x30, [sp, #48]
  40336c:	stp	x28, x27, [sp, #64]
  403370:	stp	x26, x25, [sp, #80]
  403374:	stp	x24, x23, [sp, #96]
  403378:	stp	x22, x21, [sp, #112]
  40337c:	stp	x20, x19, [sp, #128]
  403380:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  403384:	ldrb	w8, [x8, #3296]
  403388:	ldr	w24, [x1]
  40338c:	add	x29, sp, #0x30
  403390:	mov	x19, x4
  403394:	mov	x21, x3
  403398:	mov	x23, x1
  40339c:	mov	x22, x0
  4033a0:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x3330>
  4033a4:	stur	x2, [x29, #-8]
  4033a8:	tbnz	w8, #0, 4033cc <ferror@plt+0x17dc>
  4033ac:	ldr	w0, [x20, #3096]
  4033b0:	mov	w1, #0x4                   	// #4
  4033b4:	bl	411830 <ferror@plt+0xfc40>
  4033b8:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4033bc:	add	x8, x8, #0xce0
  4033c0:	mov	w9, #0x1                   	// #1
  4033c4:	str	x0, [x8, #8]
  4033c8:	strb	w9, [x8]
  4033cc:	cmp	w24, #0x1
  4033d0:	b.lt	4037f8 <ferror@plt+0x1c08>  // b.tstop
  4033d4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4033d8:	ldr	x8, [x8, #3056]
  4033dc:	stp	x23, x19, [sp, #8]
  4033e0:	str	x21, [sp, #24]
  4033e4:	mov	w21, wzr
  4033e8:	mov	w25, wzr
  4033ec:	mov	w26, wzr
  4033f0:	add	x23, x24, #0x1
  4033f4:	mov	w27, #0x1                   	// #1
  4033f8:	adrp	x28, 45e000 <ferror@plt+0x5c410>
  4033fc:	stur	x24, [x29, #-16]
  403400:	b	403414 <ferror@plt+0x1824>
  403404:	add	w25, w19, w25
  403408:	add	x27, x27, #0x1
  40340c:	cmp	x23, x27
  403410:	b.eq	4034c4 <ferror@plt+0x18d4>  // b.none
  403414:	ldr	w19, [x22, x27, lsl #2]
  403418:	ldr	w9, [x8, w19, sxtw #2]
  40341c:	tbnz	w9, #31, 403408 <ferror@plt+0x1818>
  403420:	ldr	w9, [x20, #3096]
  403424:	add	w21, w21, #0x1
  403428:	sxtw	x24, w19
  40342c:	cmp	w21, w9
  403430:	b.ge	40343c <ferror@plt+0x184c>  // b.tcont
  403434:	ldr	x0, [x28, #3304]
  403438:	b	403484 <ferror@plt+0x1894>
  40343c:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  403440:	ldr	w8, [x10, #3920]
  403444:	add	w1, w9, #0x2ee
  403448:	mov	w2, #0x4                   	// #4
  40344c:	mov	x0, x22
  403450:	add	w8, w8, #0x1
  403454:	str	w1, [x20, #3096]
  403458:	str	w8, [x10, #3920]
  40345c:	bl	411800 <ferror@plt+0xfc10>
  403460:	ldr	x8, [x28, #3304]
  403464:	ldr	w1, [x20, #3096]
  403468:	mov	x22, x0
  40346c:	mov	w2, #0x4                   	// #4
  403470:	mov	x0, x8
  403474:	bl	411800 <ferror@plt+0xfc10>
  403478:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40347c:	ldr	x8, [x8, #3056]
  403480:	str	x0, [x28, #3304]
  403484:	str	w19, [x0, w21, sxtw #2]
  403488:	lsl	x9, x24, #2
  40348c:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  403490:	ldr	w10, [x8, x9]
  403494:	ldr	w11, [x11, #3328]
  403498:	sub	w10, w10, w11
  40349c:	sub	w10, w10, #0x2
  4034a0:	str	w10, [x8, x9]
  4034a4:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  4034a8:	ldr	x10, [x10, #560]
  4034ac:	ldr	w9, [x10, x9]
  4034b0:	cbz	w9, 403404 <ferror@plt+0x1814>
  4034b4:	ldur	x10, [x29, #-8]
  4034b8:	add	w26, w26, #0x1
  4034bc:	str	w9, [x10, w26, sxtw #2]
  4034c0:	b	403404 <ferror@plt+0x1814>
  4034c4:	cmp	w21, #0x1
  4034c8:	b.lt	403804 <ferror@plt+0x1c14>  // b.tstop
  4034cc:	ldr	x0, [x28, #3304]
  4034d0:	mov	x23, xzr
  4034d4:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  4034d8:	b	4034f4 <ferror@plt+0x1904>
  4034dc:	add	w25, w19, w25
  4034e0:	stur	x24, [x29, #-16]
  4034e4:	str	w19, [x22, w24, sxtw #2]
  4034e8:	add	x23, x23, #0x1
  4034ec:	cmp	x23, w21, sxtw
  4034f0:	b.ge	403778 <ferror@plt+0x1b88>  // b.tcont
  4034f4:	add	x8, x0, x23, lsl #2
  4034f8:	ldrsw	x27, [x8, #4]
  4034fc:	ldr	x8, [x12, #600]
  403500:	ldr	w8, [x8, x27, lsl #2]
  403504:	cmp	w8, #0x101
  403508:	b.ne	4034e8 <ferror@plt+0x18f8>  // b.any
  40350c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  403510:	ldr	x8, [x8, #3056]
  403514:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  403518:	ldr	w10, [x10, #3328]
  40351c:	ldr	w9, [x8, x27, lsl #2]
  403520:	add	w9, w9, w10
  403524:	adds	w19, w9, #0x2
  403528:	b.eq	4034e8 <ferror@plt+0x18f8>  // b.none
  40352c:	ldr	w9, [x8, w19, sxtw #2]
  403530:	tbnz	w9, #31, 40364c <ferror@plt+0x1a5c>
  403534:	ldr	w9, [x20, #3096]
  403538:	add	w21, w21, #0x1
  40353c:	sxtw	x24, w19
  403540:	cmp	w21, w9
  403544:	b.lt	403594 <ferror@plt+0x19a4>  // b.tstop
  403548:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  40354c:	ldr	w8, [x10, #3920]
  403550:	add	w1, w9, #0x2ee
  403554:	mov	w2, #0x4                   	// #4
  403558:	mov	x0, x22
  40355c:	add	w8, w8, #0x1
  403560:	str	w1, [x20, #3096]
  403564:	str	w8, [x10, #3920]
  403568:	bl	411800 <ferror@plt+0xfc10>
  40356c:	ldr	x8, [x28, #3304]
  403570:	ldr	w1, [x20, #3096]
  403574:	mov	x22, x0
  403578:	mov	w2, #0x4                   	// #4
  40357c:	mov	x0, x8
  403580:	bl	411800 <ferror@plt+0xfc10>
  403584:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  403588:	ldr	x8, [x8, #3056]
  40358c:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  403590:	str	x0, [x28, #3304]
  403594:	str	w19, [x0, w21, sxtw #2]
  403598:	lsl	x9, x24, #2
  40359c:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  4035a0:	ldr	w10, [x8, x9]
  4035a4:	ldr	w11, [x11, #3328]
  4035a8:	sub	w10, w10, w11
  4035ac:	sub	w10, w10, #0x2
  4035b0:	str	w10, [x8, x9]
  4035b4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4035b8:	ldr	x8, [x8, #560]
  4035bc:	ldr	w8, [x8, x9]
  4035c0:	cbz	w8, 4035d4 <ferror@plt+0x19e4>
  4035c4:	ldur	x9, [x29, #-8]
  4035c8:	add	w26, w26, #0x1
  4035cc:	str	w8, [x9, w26, sxtw #2]
  4035d0:	b	4035e4 <ferror@plt+0x19f4>
  4035d4:	ldr	x8, [x12, #600]
  4035d8:	ldr	w8, [x8, x24, lsl #2]
  4035dc:	cmp	w8, #0x101
  4035e0:	b.eq	40364c <ferror@plt+0x1a5c>  // b.none
  4035e4:	ldur	x9, [x29, #-16]
  4035e8:	ldr	w8, [x20, #3096]
  4035ec:	add	w9, w9, #0x1
  4035f0:	cmp	w9, w8
  4035f4:	stur	x9, [x29, #-16]
  4035f8:	b.lt	403640 <ferror@plt+0x1a50>  // b.tstop
  4035fc:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  403600:	ldr	w9, [x10, #3920]
  403604:	add	w1, w8, #0x2ee
  403608:	mov	w2, #0x4                   	// #4
  40360c:	mov	x0, x22
  403610:	add	w8, w9, #0x1
  403614:	str	w1, [x20, #3096]
  403618:	str	w8, [x10, #3920]
  40361c:	bl	411800 <ferror@plt+0xfc10>
  403620:	ldr	x8, [x28, #3304]
  403624:	ldr	w1, [x20, #3096]
  403628:	mov	x22, x0
  40362c:	mov	w2, #0x4                   	// #4
  403630:	mov	x0, x8
  403634:	bl	411800 <ferror@plt+0xfc10>
  403638:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  40363c:	str	x0, [x28, #3304]
  403640:	ldur	x8, [x29, #-16]
  403644:	add	w25, w19, w25
  403648:	str	w19, [x22, w8, sxtw #2]
  40364c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  403650:	ldr	x8, [x8, #336]
  403654:	ldr	w19, [x8, x27, lsl #2]
  403658:	cbz	w19, 4034e8 <ferror@plt+0x18f8>
  40365c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  403660:	ldr	x8, [x8, #3056]
  403664:	sxtw	x27, w19
  403668:	ldr	w9, [x8, x27, lsl #2]
  40366c:	tbnz	w9, #31, 4034e8 <ferror@plt+0x18f8>
  403670:	ldr	w9, [x20, #3096]
  403674:	add	w21, w21, #0x1
  403678:	cmp	w21, w9
  40367c:	b.lt	4036cc <ferror@plt+0x1adc>  // b.tstop
  403680:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  403684:	ldr	w8, [x10, #3920]
  403688:	add	w1, w9, #0x2ee
  40368c:	mov	w2, #0x4                   	// #4
  403690:	mov	x0, x22
  403694:	add	w8, w8, #0x1
  403698:	str	w1, [x20, #3096]
  40369c:	str	w8, [x10, #3920]
  4036a0:	bl	411800 <ferror@plt+0xfc10>
  4036a4:	ldr	x8, [x28, #3304]
  4036a8:	ldr	w1, [x20, #3096]
  4036ac:	mov	x22, x0
  4036b0:	mov	w2, #0x4                   	// #4
  4036b4:	mov	x0, x8
  4036b8:	bl	411800 <ferror@plt+0xfc10>
  4036bc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4036c0:	ldr	x8, [x8, #3056]
  4036c4:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  4036c8:	str	x0, [x28, #3304]
  4036cc:	str	w19, [x0, w21, sxtw #2]
  4036d0:	lsl	x9, x27, #2
  4036d4:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  4036d8:	ldr	w10, [x8, x9]
  4036dc:	ldr	w11, [x11, #3328]
  4036e0:	sub	w10, w10, w11
  4036e4:	sub	w10, w10, #0x2
  4036e8:	str	w10, [x8, x9]
  4036ec:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4036f0:	ldr	x8, [x8, #560]
  4036f4:	ldr	w8, [x8, x9]
  4036f8:	cbz	w8, 40370c <ferror@plt+0x1b1c>
  4036fc:	ldur	x9, [x29, #-8]
  403700:	add	w26, w26, #0x1
  403704:	str	w8, [x9, w26, sxtw #2]
  403708:	b	40371c <ferror@plt+0x1b2c>
  40370c:	ldr	x8, [x12, #600]
  403710:	ldr	w8, [x8, x27, lsl #2]
  403714:	cmp	w8, #0x101
  403718:	b.eq	4034e8 <ferror@plt+0x18f8>  // b.none
  40371c:	ldur	x24, [x29, #-16]
  403720:	ldr	w8, [x20, #3096]
  403724:	add	w24, w24, #0x1
  403728:	cmp	w24, w8
  40372c:	b.lt	4034dc <ferror@plt+0x18ec>  // b.tstop
  403730:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  403734:	ldr	w9, [x10, #3920]
  403738:	add	w1, w8, #0x2ee
  40373c:	mov	w2, #0x4                   	// #4
  403740:	mov	x0, x22
  403744:	add	w8, w9, #0x1
  403748:	str	w1, [x20, #3096]
  40374c:	str	w8, [x10, #3920]
  403750:	bl	411800 <ferror@plt+0xfc10>
  403754:	ldr	x8, [x28, #3304]
  403758:	ldr	w1, [x20, #3096]
  40375c:	mov	x22, x0
  403760:	mov	w2, #0x4                   	// #4
  403764:	mov	x0, x8
  403768:	bl	411800 <ferror@plt+0xfc10>
  40376c:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  403770:	str	x0, [x28, #3304]
  403774:	b	4034dc <ferror@plt+0x18ec>
  403778:	ldur	x24, [x29, #-16]
  40377c:	cmp	w21, #0x1
  403780:	b.lt	403814 <ferror@plt+0x1c24>  // b.tstop
  403784:	add	w19, w21, #0x1
  403788:	ldr	x21, [sp, #24]
  40378c:	adrp	x23, 423000 <ferror@plt+0x21410>
  403790:	mov	w20, #0x1                   	// #1
  403794:	add	x23, x23, #0x7c4
  403798:	b	4037bc <ferror@plt+0x1bcc>
  40379c:	mov	w2, #0x5                   	// #5
  4037a0:	mov	x0, xzr
  4037a4:	mov	x1, x23
  4037a8:	bl	401ae0 <dcgettext@plt>
  4037ac:	bl	411868 <ferror@plt+0xfc78>
  4037b0:	add	x20, x20, #0x1
  4037b4:	cmp	x19, x20
  4037b8:	b.eq	403818 <ferror@plt+0x1c28>  // b.none
  4037bc:	ldr	x9, [x28, #3304]
  4037c0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4037c4:	ldr	x8, [x8, #3056]
  4037c8:	ldrsw	x9, [x9, x20, lsl #2]
  4037cc:	ldr	w10, [x8, x9, lsl #2]
  4037d0:	tbz	w10, #31, 40379c <ferror@plt+0x1bac>
  4037d4:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  4037d8:	ldr	w11, [x11, #3328]
  4037dc:	add	w10, w10, w11
  4037e0:	add	w10, w10, #0x2
  4037e4:	str	w10, [x8, x9, lsl #2]
  4037e8:	add	x20, x20, #0x1
  4037ec:	cmp	x19, x20
  4037f0:	b.ne	4037bc <ferror@plt+0x1bcc>  // b.any
  4037f4:	b	403818 <ferror@plt+0x1c28>
  4037f8:	mov	w25, wzr
  4037fc:	mov	w26, wzr
  403800:	b	40381c <ferror@plt+0x1c2c>
  403804:	ldp	x19, x21, [sp, #16]
  403808:	ldr	x23, [sp, #8]
  40380c:	ldur	x24, [x29, #-16]
  403810:	b	40381c <ferror@plt+0x1c2c>
  403814:	ldr	x21, [sp, #24]
  403818:	ldp	x23, x19, [sp, #8]
  40381c:	str	w24, [x23]
  403820:	str	w25, [x19]
  403824:	str	w26, [x21]
  403828:	mov	x0, x22
  40382c:	ldp	x20, x19, [sp, #128]
  403830:	ldp	x22, x21, [sp, #112]
  403834:	ldp	x24, x23, [sp, #96]
  403838:	ldp	x26, x25, [sp, #80]
  40383c:	ldp	x28, x27, [sp, #64]
  403840:	ldp	x29, x30, [sp, #48]
  403844:	add	sp, sp, #0x90
  403848:	ret
  40384c:	stp	x29, x30, [sp, #-48]!
  403850:	stp	x20, x19, [sp, #32]
  403854:	adrp	x19, 464000 <stdin@@GLIBC_2.17+0x5330>
  403858:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40385c:	ldr	w9, [x19, #2640]
  403860:	ldr	w10, [x8, #3920]
  403864:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  403868:	ldr	x0, [x20, #352]
  40386c:	add	w1, w9, #0x3e8
  403870:	add	w9, w10, #0x1
  403874:	mov	w2, #0x4                   	// #4
  403878:	stp	x22, x21, [sp, #16]
  40387c:	mov	x29, sp
  403880:	str	w1, [x19, #2640]
  403884:	str	w9, [x8, #3920]
  403888:	bl	411800 <ferror@plt+0xfc10>
  40388c:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x5330>
  403890:	ldr	x8, [x21, #592]
  403894:	ldr	w1, [x19, #2640]
  403898:	str	x0, [x20, #352]
  40389c:	mov	w2, #0x4                   	// #4
  4038a0:	mov	x0, x8
  4038a4:	bl	411800 <ferror@plt+0xfc10>
  4038a8:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  4038ac:	ldr	x8, [x20, #2400]
  4038b0:	ldr	w1, [x19, #2640]
  4038b4:	str	x0, [x21, #592]
  4038b8:	mov	w2, #0x4                   	// #4
  4038bc:	mov	x0, x8
  4038c0:	bl	411800 <ferror@plt+0xfc10>
  4038c4:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  4038c8:	ldr	x8, [x21, #2664]
  4038cc:	ldr	w1, [x19, #2640]
  4038d0:	str	x0, [x20, #2400]
  4038d4:	mov	w2, #0x4                   	// #4
  4038d8:	mov	x0, x8
  4038dc:	bl	411800 <ferror@plt+0xfc10>
  4038e0:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x3330>
  4038e4:	ldr	x8, [x20, #2592]
  4038e8:	ldr	w1, [x19, #2640]
  4038ec:	str	x0, [x21, #2664]
  4038f0:	mov	w2, #0x4                   	// #4
  4038f4:	mov	x0, x8
  4038f8:	bl	411800 <ferror@plt+0xfc10>
  4038fc:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  403900:	ldr	x8, [x21, #3904]
  403904:	ldr	w1, [x19, #2640]
  403908:	str	x0, [x20, #2592]
  40390c:	mov	w2, #0x8                   	// #8
  403910:	mov	x0, x8
  403914:	bl	411800 <ferror@plt+0xfc10>
  403918:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x3330>
  40391c:	ldr	x8, [x22, #3320]
  403920:	ldr	w1, [x19, #2640]
  403924:	str	x0, [x21, #3904]
  403928:	mov	w2, #0x8                   	// #8
  40392c:	mov	x0, x8
  403930:	bl	411800 <ferror@plt+0xfc10>
  403934:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  403938:	ldr	x8, [x20, #2504]
  40393c:	str	x0, [x22, #3320]
  403940:	cbz	x8, 403958 <ferror@plt+0x1d68>
  403944:	ldr	w1, [x19, #2640]
  403948:	mov	w2, #0x4                   	// #4
  40394c:	mov	x0, x8
  403950:	bl	411800 <ferror@plt+0xfc10>
  403954:	str	x0, [x20, #2504]
  403958:	ldp	x20, x19, [sp, #32]
  40395c:	ldp	x22, x21, [sp, #16]
  403960:	ldp	x29, x30, [sp], #48
  403964:	ret
  403968:	stp	x29, x30, [sp, #-96]!
  40396c:	stp	x28, x27, [sp, #16]
  403970:	stp	x26, x25, [sp, #32]
  403974:	stp	x24, x23, [sp, #48]
  403978:	stp	x22, x21, [sp, #64]
  40397c:	stp	x20, x19, [sp, #80]
  403980:	mov	x29, sp
  403984:	sub	sp, sp, #0x1, lsl #12
  403988:	sub	sp, sp, #0x4a0
  40398c:	add	x0, sp, #0x474
  403990:	mov	w2, #0x404                 	// #1028
  403994:	mov	w1, wzr
  403998:	bl	401900 <memset@plt>
  40399c:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  4039a0:	ldr	w8, [x22, #568]
  4039a4:	mov	w1, #0x4                   	// #4
  4039a8:	lsl	w8, w8, #1
  4039ac:	add	w0, w8, #0x2
  4039b0:	bl	411830 <ferror@plt+0xfc40>
  4039b4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4039b8:	ldr	w8, [x8, #3096]
  4039bc:	mov	x23, x0
  4039c0:	mov	w1, #0x4                   	// #4
  4039c4:	mov	w0, w8
  4039c8:	bl	411830 <ferror@plt+0xfc40>
  4039cc:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x3330>
  4039d0:	ldr	w8, [x19, #3008]
  4039d4:	mov	x20, x0
  4039d8:	tbnz	w8, #31, 403a08 <ferror@plt+0x1e18>
  4039dc:	lsl	x8, x8, #2
  4039e0:	add	x21, x8, #0x4
  4039e4:	add	x0, sp, #0xc7c
  4039e8:	mov	w1, wzr
  4039ec:	mov	x2, x21
  4039f0:	bl	401900 <memset@plt>
  4039f4:	add	x0, sp, #0x1, lsl #12
  4039f8:	add	x0, x0, #0x80
  4039fc:	mov	w1, wzr
  403a00:	mov	x2, x21
  403a04:	bl	401900 <memset@plt>
  403a08:	ldr	w8, [x22, #568]
  403a0c:	tbnz	w8, #31, 403a28 <ferror@plt+0x1e38>
  403a10:	mov	x8, xzr
  403a14:	str	wzr, [x23, x8, lsl #2]
  403a18:	ldrsw	x9, [x22, #568]
  403a1c:	cmp	x8, x9
  403a20:	add	x8, x8, #0x1
  403a24:	b.lt	403a14 <ferror@plt+0x1e24>  // b.tstop
  403a28:	adrp	x25, 464000 <stdin@@GLIBC_2.17+0x5330>
  403a2c:	ldr	w8, [x25, #616]
  403a30:	cbnz	w8, 404564 <ferror@plt+0x2974>
  403a34:	bl	41bcb8 <ferror@plt+0x1a0c8>
  403a38:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  403a3c:	ldr	w8, [x8, #2628]
  403a40:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  403a44:	str	x23, [sp, #96]
  403a48:	cbz	w8, 403c68 <ferror@plt+0x2078>
  403a4c:	ldr	w8, [x22, #2432]
  403a50:	tbnz	w8, #31, 403a68 <ferror@plt+0x1e78>
  403a54:	lsl	x8, x8, #2
  403a58:	add	x2, x8, #0x4
  403a5c:	add	x0, sp, #0x878
  403a60:	mov	w1, wzr
  403a64:	bl	401900 <memset@plt>
  403a68:	add	x0, sp, #0x878
  403a6c:	mov	w1, wzr
  403a70:	mov	w2, wzr
  403a74:	bl	41c1a0 <ferror@plt+0x1a5b0>
  403a78:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  403a7c:	ldr	x8, [x8, #3320]
  403a80:	stp	xzr, xzr, [sp, #24]
  403a84:	mov	x26, xzr
  403a88:	mov	w23, wzr
  403a8c:	str	wzr, [x8]
  403a90:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  403a94:	ldr	w8, [x8, #1340]
  403a98:	str	x26, [sp, #48]
  403a9c:	lsl	w9, w8, #1
  403aa0:	cmp	w8, #0x1
  403aa4:	str	w9, [sp, #68]
  403aa8:	b.lt	403cb4 <ferror@plt+0x20c4>  // b.tstop
  403aac:	ldr	x8, [sp, #96]
  403ab0:	mov	w26, wzr
  403ab4:	mov	w21, #0x1                   	// #1
  403ab8:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x1330>
  403abc:	add	x19, x8, #0x4
  403ac0:	mov	w28, #0x1                   	// #1
  403ac4:	b	403ae0 <ferror@plt+0x1ef0>
  403ac8:	adrp	x25, 464000 <stdin@@GLIBC_2.17+0x5330>
  403acc:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  403ad0:	ldr	w8, [sp, #68]
  403ad4:	cmp	w28, w8
  403ad8:	add	w28, w28, #0x1
  403adc:	b.ge	403c50 <ferror@plt+0x2060>  // b.tcont
  403ae0:	lsr	w8, w28, #1
  403ae4:	stur	w21, [x29, #-28]
  403ae8:	tbnz	w28, #0, 403b0c <ferror@plt+0x1f1c>
  403aec:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  403af0:	ldr	x9, [x9, #2744]
  403af4:	ldr	x10, [x27, #2520]
  403af8:	lsl	x8, x8, #2
  403afc:	ldr	w0, [x9, x8]
  403b00:	ldr	w1, [x10, x8]
  403b04:	bl	413c30 <ferror@plt+0x12040>
  403b08:	b	403b18 <ferror@plt+0x1f28>
  403b0c:	ldr	x9, [x27, #2520]
  403b10:	add	w8, w8, #0x1
  403b14:	ldr	w0, [x9, w8, uxtw #2]
  403b18:	ldr	x22, [sp, #96]
  403b1c:	str	w0, [x20, #4]
  403b20:	sub	x1, x29, #0x1c
  403b24:	sub	x3, x29, #0x10
  403b28:	sub	x4, x29, #0x18
  403b2c:	mov	x0, x20
  403b30:	mov	x2, x22
  403b34:	bl	403364 <ferror@plt+0x1774>
  403b38:	ldp	w25, w4, [x29, #-28]
  403b3c:	ldur	w24, [x29, #-16]
  403b40:	sub	x5, x29, #0xc
  403b44:	mov	x2, x22
  403b48:	mov	w1, w25
  403b4c:	mov	w3, w24
  403b50:	mov	x20, x0
  403b54:	bl	404598 <ferror@plt+0x29a8>
  403b58:	cbz	w0, 403ac8 <ferror@plt+0x1ed8>
  403b5c:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  403b60:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  403b64:	ldr	w8, [x11, #3068]
  403b68:	ldr	w9, [x10, #2576]
  403b6c:	cmp	w25, #0x1
  403b70:	add	w26, w26, #0x1
  403b74:	add	w8, w8, w24
  403b78:	add	w9, w9, w25
  403b7c:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  403b80:	str	w8, [x11, #3068]
  403b84:	str	w9, [x10, #2576]
  403b88:	b.lt	403c3c <ferror@plt+0x204c>  // b.tstop
  403b8c:	cmp	w24, #0x1
  403b90:	b.lt	403c3c <ferror@plt+0x204c>  // b.tstop
  403b94:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  403b98:	ldr	w8, [x8, #2372]
  403b9c:	cbz	w8, 403c3c <ferror@plt+0x204c>
  403ba0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  403ba4:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  403ba8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  403bac:	ldr	x8, [x8, #2464]
  403bb0:	ldr	x9, [x9, #1312]
  403bb4:	ldr	x10, [x10, #2760]
  403bb8:	add	x11, x25, #0x1
  403bbc:	mov	w12, #0x1                   	// #1
  403bc0:	b	403bd0 <ferror@plt+0x1fe0>
  403bc4:	add	x12, x12, #0x1
  403bc8:	cmp	x12, x11
  403bcc:	b.eq	403c3c <ferror@plt+0x204c>  // b.none
  403bd0:	ldrsw	x13, [x20, x12, lsl #2]
  403bd4:	ldr	w14, [x8, x13, lsl #2]
  403bd8:	cmp	w14, #0x1
  403bdc:	b.eq	403bc4 <ferror@plt+0x1fd4>  // b.none
  403be0:	cmp	w14, #0x2
  403be4:	b.ne	403bc4 <ferror@plt+0x1fd4>  // b.any
  403be8:	ldrsw	x25, [x9, x13, lsl #2]
  403bec:	mov	x14, x24
  403bf0:	ldr	w13, [x10, x25, lsl #2]
  403bf4:	cmp	w13, #0x1
  403bf8:	mov	x13, x19
  403bfc:	b.ne	403bc4 <ferror@plt+0x1fd4>  // b.any
  403c00:	ldrb	w15, [x13, #1]
  403c04:	tbnz	w15, #6, 403c18 <ferror@plt+0x2028>
  403c08:	subs	x14, x14, #0x1
  403c0c:	add	x13, x13, #0x4
  403c10:	b.ne	403c00 <ferror@plt+0x2010>  // b.any
  403c14:	b	403bc4 <ferror@plt+0x1fd4>
  403c18:	adrp	x1, 423000 <ferror@plt+0x21410>
  403c1c:	mov	w2, #0x5                   	// #5
  403c20:	mov	x0, xzr
  403c24:	add	x1, x1, #0x75b
  403c28:	bl	401ae0 <dcgettext@plt>
  403c2c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  403c30:	ldr	x8, [x8, #608]
  403c34:	ldr	w1, [x8, x25, lsl #2]
  403c38:	bl	417364 <ferror@plt+0x15774>
  403c3c:	adrp	x25, 464000 <stdin@@GLIBC_2.17+0x5330>
  403c40:	ldr	w8, [sp, #68]
  403c44:	cmp	w28, w8
  403c48:	add	w28, w28, #0x1
  403c4c:	b.lt	403ae0 <ferror@plt+0x1ef0>  // b.tstop
  403c50:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  403c54:	ldr	w8, [x8, #2628]
  403c58:	cbz	w8, 403cc4 <ferror@plt+0x20d4>
  403c5c:	cmp	w26, #0x1
  403c60:	b.ge	403d28 <ferror@plt+0x2138>  // b.tcont
  403c64:	b	4042b0 <ferror@plt+0x26c0>
  403c68:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  403c6c:	ldr	w8, [x8, #2672]
  403c70:	ldr	w9, [x22, #2432]
  403c74:	cmp	w8, w9
  403c78:	b.ne	4043f0 <ferror@plt+0x2800>  // b.any
  403c7c:	ldr	w9, [x19, #3008]
  403c80:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  403c84:	ldr	w10, [x10, #2428]
  403c88:	cmp	w8, w9
  403c8c:	b.eq	4043c4 <ferror@plt+0x27d4>  // b.none
  403c90:	cbz	w10, 4043c4 <ferror@plt+0x27d4>
  403c94:	sub	w10, w8, #0x1
  403c98:	tst	w8, w10
  403c9c:	b.ne	4043f0 <ferror@plt+0x2800>  // b.any
  403ca0:	cmp	w8, #0x1
  403ca4:	b.lt	4043f0 <ferror@plt+0x2800>  // b.tstop
  403ca8:	cmp	w8, w9
  403cac:	b.le	4043cc <ferror@plt+0x27dc>
  403cb0:	b	4043f0 <ferror@plt+0x2800>
  403cb4:	mov	w26, wzr
  403cb8:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  403cbc:	ldr	w8, [x8, #2628]
  403cc0:	cbnz	w8, 403c5c <ferror@plt+0x206c>
  403cc4:	ldr	x2, [sp, #96]
  403cc8:	adrp	x5, 462000 <stdin@@GLIBC_2.17+0x3330>
  403ccc:	add	x5, x5, #0xa48
  403cd0:	mov	x0, x20
  403cd4:	mov	w1, wzr
  403cd8:	mov	w3, wzr
  403cdc:	mov	w4, wzr
  403ce0:	bl	404598 <ferror@plt+0x29a8>
  403ce4:	cbnz	w0, 403d00 <ferror@plt+0x2110>
  403ce8:	adrp	x1, 423000 <ferror@plt+0x21410>
  403cec:	add	x1, x1, #0x8bd
  403cf0:	mov	w2, #0x5                   	// #5
  403cf4:	mov	x0, xzr
  403cf8:	bl	401ae0 <dcgettext@plt>
  403cfc:	bl	411868 <ferror@plt+0xfc78>
  403d00:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  403d04:	ldr	w8, [x9, #3068]
  403d08:	ldr	w10, [sp, #68]
  403d0c:	add	w26, w26, #0x1
  403d10:	add	w8, w8, #0x1
  403d14:	orr	w10, w10, #0x1
  403d18:	str	w10, [sp, #68]
  403d1c:	str	w8, [x9, #3068]
  403d20:	cmp	w26, #0x1
  403d24:	b.lt	4042b0 <ferror@plt+0x26c0>  // b.tstop
  403d28:	ldr	x8, [sp, #24]
  403d2c:	ldr	x9, [sp, #96]
  403d30:	add	x10, sp, #0x878
  403d34:	add	x11, sp, #0x70
  403d38:	mov	w8, w8
  403d3c:	add	x9, x9, #0x4
  403d40:	str	x9, [sp, #72]
  403d44:	add	x9, sp, #0x474
  403d48:	add	x24, sp, #0x1, lsl #12
  403d4c:	sub	x8, x8, #0x1
  403d50:	mov	x28, xzr
  403d54:	add	x24, x24, #0x80
  403d58:	add	x10, x10, #0x4
  403d5c:	add	x19, x11, #0x4
  403d60:	str	x8, [sp, #16]
  403d64:	add	x8, x9, #0x4
  403d68:	str	x10, [sp, #40]
  403d6c:	str	x8, [sp, #8]
  403d70:	b	403d88 <ferror@plt+0x2198>
  403d74:	adrp	x25, 464000 <stdin@@GLIBC_2.17+0x5330>
  403d78:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  403d7c:	ldr	w26, [sp, #108]
  403d80:	cmp	x28, w26, sxtw
  403d84:	b.ge	4042b0 <ferror@plt+0x26c0>  // b.tcont
  403d88:	ldr	w8, [x22, #2432]
  403d8c:	cmp	w8, #0x1
  403d90:	b.lt	403da4 <ferror@plt+0x21b4>  // b.tstop
  403d94:	ldr	x0, [sp, #40]
  403d98:	lsl	x2, x8, #2
  403d9c:	mov	w1, wzr
  403da0:	bl	401900 <memset@plt>
  403da4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  403da8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  403dac:	ldr	x8, [x8, #3904]
  403db0:	ldr	x9, [x9, #2400]
  403db4:	add	x28, x28, #0x1
  403db8:	stur	w28, [x29, #-12]
  403dbc:	ldr	w10, [x25, #616]
  403dc0:	ldr	x27, [x8, x28, lsl #3]
  403dc4:	ldr	w1, [x9, x28, lsl #2]
  403dc8:	str	w1, [sp, #92]
  403dcc:	cbnz	w10, 404260 <ferror@plt+0x2670>
  403dd0:	add	x2, sp, #0x1, lsl #12
  403dd4:	add	x2, x2, #0x80
  403dd8:	add	x3, sp, #0xc7c
  403ddc:	mov	x0, x27
  403de0:	str	x28, [sp, #56]
  403de4:	str	w26, [sp, #108]
  403de8:	bl	404a64 <ferror@plt+0x2e74>
  403dec:	ldr	w8, [x22, #2432]
  403df0:	cmp	w8, #0x1
  403df4:	b.lt	404080 <ferror@plt+0x2490>  // b.tstop
  403df8:	str	x27, [sp, #80]
  403dfc:	mov	w26, wzr
  403e00:	mov	w27, wzr
  403e04:	mov	w28, #0x1                   	// #1
  403e08:	add	x11, sp, #0xc7c
  403e0c:	b	403e7c <ferror@plt+0x228c>
  403e10:	adrp	x25, 464000 <stdin@@GLIBC_2.17+0x5330>
  403e14:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  403e18:	add	x11, sp, #0xc7c
  403e1c:	ldur	w21, [x29, #-20]
  403e20:	ldr	w8, [x25, #616]
  403e24:	add	x9, sp, #0x878
  403e28:	str	w21, [x9, x28, lsl #2]
  403e2c:	cbnz	w8, 40405c <ferror@plt+0x246c>
  403e30:	sxtw	x8, w27
  403e34:	add	x27, x8, #0x1
  403e38:	lsl	x8, x27, #2
  403e3c:	add	x9, sp, #0x474
  403e40:	mov	w10, #0x1                   	// #1
  403e44:	str	w10, [x9, x8]
  403e48:	add	x9, sp, #0x70
  403e4c:	str	w21, [x9, x8]
  403e50:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  403e54:	add	x9, x9, #0x98c
  403e58:	ldr	w10, [x9]
  403e5c:	ldr	w8, [x22, #2432]
  403e60:	add	w26, w26, #0x1
  403e64:	str	wzr, [x11, x28, lsl #2]
  403e68:	add	w10, w10, #0x1
  403e6c:	str	w10, [x9]
  403e70:	cmp	x28, w8, sxtw
  403e74:	add	x28, x28, #0x1
  403e78:	b.ge	404088 <ferror@plt+0x2498>  // b.tcont
  403e7c:	ldr	w9, [x24, x28, lsl #2]
  403e80:	cbz	w9, 403e70 <ferror@plt+0x2280>
  403e84:	lsl	x9, x28, #2
  403e88:	ldrsw	x8, [x11, x9]
  403e8c:	str	wzr, [x24, x9]
  403e90:	cbz	w8, 403ee4 <ferror@plt+0x22f4>
  403e94:	add	x9, sp, #0x878
  403e98:	ldr	w21, [x9, x8, lsl #2]
  403e9c:	ldr	w8, [x25, #616]
  403ea0:	str	w21, [x9, x28, lsl #2]
  403ea4:	cbnz	w8, 404038 <ferror@plt+0x2448>
  403ea8:	mov	x8, xzr
  403eac:	ldr	w10, [x19, x8, lsl #2]
  403eb0:	add	x9, x8, #0x1
  403eb4:	mov	x8, x9
  403eb8:	cmp	w10, w21
  403ebc:	b.ne	403eac <ferror@plt+0x22bc>  // b.any
  403ec0:	and	x8, x9, #0xffffffff
  403ec4:	lsl	x8, x8, #2
  403ec8:	add	x10, sp, #0x474
  403ecc:	ldr	w9, [x10, x8]
  403ed0:	add	w9, w9, #0x1
  403ed4:	str	w9, [x10, x8]
  403ed8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  403edc:	add	x9, x9, #0x978
  403ee0:	b	403e58 <ferror@plt+0x2268>
  403ee4:	ldr	x0, [sp, #80]
  403ee8:	ldr	w1, [sp, #92]
  403eec:	mov	w2, w28
  403ef0:	mov	x3, x20
  403ef4:	bl	404d34 <ferror@plt+0x3144>
  403ef8:	ldr	x22, [sp, #96]
  403efc:	stur	w0, [x29, #-28]
  403f00:	sub	x1, x29, #0x1c
  403f04:	sub	x3, x29, #0x10
  403f08:	sub	x4, x29, #0x18
  403f0c:	mov	x0, x20
  403f10:	mov	x2, x22
  403f14:	bl	403364 <ferror@plt+0x1774>
  403f18:	ldp	w21, w4, [x29, #-28]
  403f1c:	ldur	w25, [x29, #-16]
  403f20:	sub	x5, x29, #0x14
  403f24:	mov	x2, x22
  403f28:	mov	w1, w21
  403f2c:	mov	w3, w25
  403f30:	mov	x20, x0
  403f34:	bl	404598 <ferror@plt+0x29a8>
  403f38:	cbz	w0, 403e10 <ferror@plt+0x2220>
  403f3c:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  403f40:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  403f44:	ldr	w8, [x10, #2576]
  403f48:	ldr	w9, [x11, #3068]
  403f4c:	ldr	w12, [sp, #108]
  403f50:	cmp	w21, #0x1
  403f54:	add	w8, w8, w21
  403f58:	add	w9, w9, w25
  403f5c:	add	w12, w12, #0x1
  403f60:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  403f64:	str	w12, [sp, #108]
  403f68:	str	w8, [x10, #2576]
  403f6c:	str	w9, [x11, #3068]
  403f70:	b.lt	404028 <ferror@plt+0x2438>  // b.tstop
  403f74:	cmp	w25, #0x1
  403f78:	add	x11, sp, #0xc7c
  403f7c:	b.lt	404030 <ferror@plt+0x2440>  // b.tstop
  403f80:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  403f84:	ldr	w8, [x8, #2372]
  403f88:	cbz	w8, 404030 <ferror@plt+0x2440>
  403f8c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  403f90:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  403f94:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  403f98:	ldr	x8, [x8, #2464]
  403f9c:	ldr	x9, [x9, #1312]
  403fa0:	ldr	x10, [x10, #2760]
  403fa4:	add	x11, x21, #0x1
  403fa8:	mov	w12, #0x1                   	// #1
  403fac:	b	403fbc <ferror@plt+0x23cc>
  403fb0:	add	x12, x12, #0x1
  403fb4:	cmp	x12, x11
  403fb8:	b.eq	404028 <ferror@plt+0x2438>  // b.none
  403fbc:	ldrsw	x13, [x20, x12, lsl #2]
  403fc0:	ldr	w14, [x8, x13, lsl #2]
  403fc4:	cmp	w14, #0x1
  403fc8:	b.eq	403fb0 <ferror@plt+0x23c0>  // b.none
  403fcc:	cmp	w14, #0x2
  403fd0:	b.ne	403fb0 <ferror@plt+0x23c0>  // b.any
  403fd4:	ldrsw	x21, [x9, x13, lsl #2]
  403fd8:	mov	x14, x25
  403fdc:	ldr	w13, [x10, x21, lsl #2]
  403fe0:	cmp	w13, #0x1
  403fe4:	ldr	x13, [sp, #72]
  403fe8:	b.ne	403fb0 <ferror@plt+0x23c0>  // b.any
  403fec:	ldrb	w15, [x13, #1]
  403ff0:	tbnz	w15, #6, 404004 <ferror@plt+0x2414>
  403ff4:	subs	x14, x14, #0x1
  403ff8:	add	x13, x13, #0x4
  403ffc:	b.ne	403fec <ferror@plt+0x23fc>  // b.any
  404000:	b	403fb0 <ferror@plt+0x23c0>
  404004:	adrp	x1, 423000 <ferror@plt+0x21410>
  404008:	mov	w2, #0x5                   	// #5
  40400c:	mov	x0, xzr
  404010:	add	x1, x1, #0x75b
  404014:	bl	401ae0 <dcgettext@plt>
  404018:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40401c:	ldr	x8, [x8, #608]
  404020:	ldr	w1, [x8, x21, lsl #2]
  404024:	bl	417364 <ferror@plt+0x15774>
  404028:	adrp	x25, 464000 <stdin@@GLIBC_2.17+0x5330>
  40402c:	b	403e18 <ferror@plt+0x2228>
  404030:	adrp	x25, 464000 <stdin@@GLIBC_2.17+0x5330>
  404034:	b	403e1c <ferror@plt+0x222c>
  404038:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40403c:	ldr	x0, [x8, #3264]
  404040:	adrp	x1, 423000 <ferror@plt+0x21410>
  404044:	add	x1, x1, #0x8f6
  404048:	mov	w2, w28
  40404c:	mov	w3, w21
  404050:	bl	401bc0 <fprintf@plt>
  404054:	add	x11, sp, #0xc7c
  404058:	b	403ea8 <ferror@plt+0x22b8>
  40405c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  404060:	ldr	x0, [x8, #3264]
  404064:	adrp	x1, 423000 <ferror@plt+0x21410>
  404068:	add	x1, x1, #0x8f6
  40406c:	mov	w2, w28
  404070:	mov	w3, w21
  404074:	bl	401bc0 <fprintf@plt>
  404078:	add	x11, sp, #0xc7c
  40407c:	b	403e30 <ferror@plt+0x2240>
  404080:	mov	w27, wzr
  404084:	mov	w26, wzr
  404088:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x5330>
  40408c:	ldr	w8, [x10, #624]
  404090:	ldr	w9, [sp, #68]
  404094:	ldr	x28, [sp, #56]
  404098:	add	w8, w8, w26
  40409c:	str	w8, [x10, #624]
  4040a0:	cmp	w9, w28
  4040a4:	b.ge	4040b4 <ferror@plt+0x24c4>  // b.tcont
  4040a8:	add	x1, sp, #0x878
  4040ac:	mov	w0, w28
  4040b0:	bl	402e78 <ferror@plt+0x1288>
  4040b4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4040b8:	ldr	x8, [x8, #2504]
  4040bc:	cbz	x8, 4040e0 <ferror@plt+0x24f0>
  4040c0:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  4040c4:	ldrsw	x9, [x12, #3024]
  4040c8:	add	x11, sp, #0x878
  4040cc:	sbfiz	x10, x28, #2, #32
  4040d0:	ldr	w9, [x11, x9, lsl #2]
  4040d4:	str	w9, [x8, x10]
  4040d8:	ldrsw	x8, [x12, #3024]
  4040dc:	str	wzr, [x11, x8, lsl #2]
  4040e0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4040e4:	ldr	w8, [x8, #2428]
  4040e8:	cbz	w8, 404150 <ferror@plt+0x2560>
  4040ec:	ldr	x21, [sp, #32]
  4040f0:	ldr	x0, [sp, #48]
  4040f4:	ldp	w8, w9, [x21, #4]
  4040f8:	add	w8, w8, #0x1
  4040fc:	str	w8, [x21, #4]
  404100:	mul	w8, w9, w8
  404104:	lsl	x1, x8, #2
  404108:	bl	401950 <realloc@plt>
  40410c:	str	x0, [x21, #16]
  404110:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  404114:	ldrb	w8, [x8, #2440]
  404118:	mov	x22, x0
  40411c:	cbz	w8, 40412c <ferror@plt+0x253c>
  404120:	adrp	x0, 43b000 <ferror@plt+0x39410>
  404124:	add	x0, x0, #0x845
  404128:	bl	411dd4 <ferror@plt+0x101e4>
  40412c:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  404130:	ldr	w0, [x21, #2632]
  404134:	cmp	w0, w28
  404138:	b.ne	404170 <ferror@plt+0x2580>  // b.any
  40413c:	neg	w0, w28
  404140:	bl	412024 <ferror@plt+0x10434>
  404144:	ldr	w8, [x21, #2632]
  404148:	neg	w8, w8
  40414c:	b	404178 <ferror@plt+0x2588>
  404150:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  404154:	ldr	w8, [x8, #2628]
  404158:	cbz	w8, 4041ec <ferror@plt+0x25fc>
  40415c:	add	x0, sp, #0x878
  404160:	mov	w1, w28
  404164:	mov	w2, w26
  404168:	bl	41c1a0 <ferror@plt+0x1a5b0>
  40416c:	b	403d7c <ferror@plt+0x218c>
  404170:	bl	412024 <ferror@plt+0x10434>
  404174:	ldr	w8, [x21, #2632]
  404178:	str	w8, [x22, w23, sxtw #2]
  40417c:	ldr	x8, [sp, #24]
  404180:	add	w23, w23, #0x1
  404184:	str	x22, [sp, #48]
  404188:	cmp	w8, #0x2
  40418c:	b.lt	4041cc <ferror@plt+0x25dc>  // b.tstop
  404190:	ldr	x25, [sp, #16]
  404194:	ldr	x26, [sp, #40]
  404198:	neg	w21, w28
  40419c:	add	x22, x22, w23, sxtw #2
  4041a0:	ldr	w8, [x26]
  4041a4:	cmp	w8, #0x0
  4041a8:	csel	w0, w21, w8, eq  // eq = none
  4041ac:	bl	412024 <ferror@plt+0x10434>
  4041b0:	ldr	w8, [x26], #4
  4041b4:	add	w23, w23, #0x1
  4041b8:	cmp	w8, #0x0
  4041bc:	csel	w8, w21, w8, eq  // eq = none
  4041c0:	subs	x25, x25, #0x1
  4041c4:	str	w8, [x22], #4
  4041c8:	b.ne	4041a0 <ferror@plt+0x25b0>  // b.any
  4041cc:	bl	411d70 <ferror@plt+0x10180>
  4041d0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4041d4:	ldrb	w8, [x8, #2440]
  4041d8:	cbz	w8, 403d74 <ferror@plt+0x2184>
  4041dc:	adrp	x0, 423000 <ferror@plt+0x21410>
  4041e0:	add	x0, x0, #0x8b5
  4041e4:	bl	411dd4 <ferror@plt+0x101e4>
  4041e8:	b	403d74 <ferror@plt+0x2184>
  4041ec:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4041f0:	ldr	w8, [x8, #2632]
  4041f4:	cmp	w8, w28
  4041f8:	b.ne	404214 <ferror@plt+0x2624>  // b.any
  4041fc:	mov	w3, #0xffff8002            	// #-32766
  404200:	mov	w0, w28
  404204:	mov	w1, wzr
  404208:	mov	w2, wzr
  40420c:	bl	41bf90 <ferror@plt+0x1a3a0>
  404210:	b	403d7c <ferror@plt+0x218c>
  404214:	cmp	w27, #0x1
  404218:	b.lt	404294 <ferror@plt+0x26a4>  // b.tstop
  40421c:	ldr	x9, [sp, #8]
  404220:	add	w8, w27, #0x1
  404224:	mov	w4, wzr
  404228:	mov	w3, wzr
  40422c:	sub	x8, x8, #0x1
  404230:	mov	x10, x19
  404234:	b	404248 <ferror@plt+0x2658>
  404238:	add	x10, x10, #0x4
  40423c:	subs	x8, x8, #0x1
  404240:	add	x9, x9, #0x4
  404244:	b.eq	40429c <ferror@plt+0x26ac>  // b.none
  404248:	ldr	w11, [x9]
  40424c:	cmp	w11, w4
  404250:	b.le	404238 <ferror@plt+0x2648>
  404254:	ldr	w3, [x10]
  404258:	mov	w4, w11
  40425c:	b	404238 <ferror@plt+0x2648>
  404260:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  404264:	ldr	x21, [x8, #3264]
  404268:	adrp	x1, 423000 <ferror@plt+0x21410>
  40426c:	mov	w2, #0x5                   	// #5
  404270:	mov	x0, xzr
  404274:	add	x1, x1, #0x8e9
  404278:	bl	401ae0 <dcgettext@plt>
  40427c:	mov	x1, x0
  404280:	mov	x0, x21
  404284:	mov	w2, w28
  404288:	bl	401bc0 <fprintf@plt>
  40428c:	ldr	w1, [sp, #92]
  404290:	b	403dd0 <ferror@plt+0x21e0>
  404294:	mov	w3, wzr
  404298:	mov	w4, wzr
  40429c:	add	x0, sp, #0x878
  4042a0:	mov	w1, w28
  4042a4:	mov	w2, w26
  4042a8:	bl	419ed8 <ferror@plt+0x182e8>
  4042ac:	b	403d7c <ferror@plt+0x218c>
  4042b0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4042b4:	ldr	w8, [x8, #2428]
  4042b8:	cbz	w8, 404318 <ferror@plt+0x2728>
  4042bc:	bl	411ccc <ferror@plt+0x100dc>
  4042c0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4042c4:	ldrb	w8, [x8, #3052]
  4042c8:	ldr	x19, [sp, #96]
  4042cc:	ldr	x21, [sp, #32]
  4042d0:	cbz	w8, 404308 <ferror@plt+0x2718>
  4042d4:	mov	x0, x21
  4042d8:	bl	419c24 <ferror@plt+0x18034>
  4042dc:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  4042e0:	add	x0, x0, #0x170
  4042e4:	mov	x1, x21
  4042e8:	bl	41957c <ferror@plt+0x1798c>
  4042ec:	tbz	w0, #31, 404308 <ferror@plt+0x2718>
  4042f0:	adrp	x1, 423000 <ferror@plt+0x21410>
  4042f4:	add	x1, x1, #0x8fe
  4042f8:	mov	w2, #0x5                   	// #5
  4042fc:	mov	x0, xzr
  404300:	bl	401ae0 <dcgettext@plt>
  404304:	bl	411e0c <ferror@plt+0x1021c>
  404308:	cbz	x21, 404390 <ferror@plt+0x27a0>
  40430c:	mov	x0, x21
  404310:	bl	418f84 <ferror@plt+0x17394>
  404314:	b	404390 <ferror@plt+0x27a0>
  404318:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40431c:	ldr	w8, [x8, #2628]
  404320:	ldr	x19, [sp, #96]
  404324:	cbnz	w8, 404390 <ferror@plt+0x27a0>
  404328:	bl	41b4ac <ferror@plt+0x198bc>
  40432c:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x4330>
  404330:	ldr	w8, [x19, #2376]
  404334:	cmp	w8, #0x1
  404338:	b.lt	404388 <ferror@plt+0x2798>  // b.tstop
  40433c:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x5330>
  404340:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  404344:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  404348:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x5330>
  40434c:	add	x21, x21, #0xa60
  404350:	add	x22, x22, #0x190
  404354:	add	x23, x23, #0x268
  404358:	add	x24, x24, #0x278
  40435c:	mov	w8, w8
  404360:	lsl	x8, x8, #2
  404364:	ldr	w0, [x21, x8]
  404368:	ldr	w1, [x22, x8]
  40436c:	ldr	w2, [x23, x8]
  404370:	ldr	w3, [x24, x8]
  404374:	bl	41bfe4 <ferror@plt+0x1a3f4>
  404378:	ldr	w8, [x19, #2376]
  40437c:	subs	w8, w8, #0x1
  404380:	str	w8, [x19, #2376]
  404384:	b.gt	40435c <ferror@plt+0x276c>
  404388:	bl	41be08 <ferror@plt+0x1a218>
  40438c:	ldr	x19, [sp, #96]
  404390:	mov	x0, x19
  404394:	bl	401a30 <free@plt>
  404398:	mov	x0, x20
  40439c:	bl	401a30 <free@plt>
  4043a0:	add	sp, sp, #0x1, lsl #12
  4043a4:	add	sp, sp, #0x4a0
  4043a8:	ldp	x20, x19, [sp, #80]
  4043ac:	ldp	x22, x21, [sp, #64]
  4043b0:	ldp	x24, x23, [sp, #48]
  4043b4:	ldp	x26, x25, [sp, #32]
  4043b8:	ldp	x28, x27, [sp, #16]
  4043bc:	ldp	x29, x30, [sp], #96
  4043c0:	ret
  4043c4:	cmp	w8, w9
  4043c8:	b.ne	4043f8 <ferror@plt+0x2808>  // b.any
  4043cc:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  4043d0:	ldr	w0, [x8, #2640]
  4043d4:	mov	w1, #0x4                   	// #4
  4043d8:	bl	411830 <ferror@plt+0xfc40>
  4043dc:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4043e0:	ldr	w8, [x8, #2628]
  4043e4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  4043e8:	str	x0, [x9, #2504]
  4043ec:	cbnz	w8, 403a4c <ferror@plt+0x1e5c>
  4043f0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4043f4:	ldr	w10, [x8, #2428]
  4043f8:	cbz	w10, 4044fc <ferror@plt+0x290c>
  4043fc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  404400:	ldr	x8, [x8, #2504]
  404404:	ldr	w9, [x22, #2432]
  404408:	mov	w0, #0x1                   	// #1
  40440c:	mov	w1, #0x18                  	// #24
  404410:	cmp	x8, #0x0
  404414:	cinc	w24, w9, eq  // eq = none
  404418:	mov	w19, #0x1                   	// #1
  40441c:	bl	401920 <calloc@plt>
  404420:	mov	w1, #0x8                   	// #8
  404424:	mov	x21, x0
  404428:	bl	418f68 <ferror@plt+0x17378>
  40442c:	mov	w1, #0x4                   	// #4
  404430:	mov	x0, x24
  404434:	stp	w19, w24, [x21, #4]
  404438:	bl	401920 <calloc@plt>
  40443c:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  404440:	ldr	w8, [x23, #2628]
  404444:	str	x21, [sp, #32]
  404448:	str	x0, [x21, #16]
  40444c:	adrp	x21, 423000 <ferror@plt+0x21410>
  404450:	adrp	x22, 423000 <ferror@plt+0x21410>
  404454:	mov	x26, x0
  404458:	add	x21, x21, #0x829
  40445c:	add	x22, x22, #0x836
  404460:	cmp	w8, #0x0
  404464:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  404468:	adrp	x1, 423000 <ferror@plt+0x21410>
  40446c:	csel	x2, x22, x21, eq  // eq = none
  404470:	add	x0, x0, #0x108
  404474:	add	x1, x1, #0x7fb
  404478:	bl	401d7c <ferror@plt+0x18c>
  40447c:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  404480:	ldrb	w8, [x19, #2440]
  404484:	cbz	w8, 40450c <ferror@plt+0x291c>
  404488:	ldr	w8, [x23, #2628]
  40448c:	adrp	x0, 423000 <ferror@plt+0x21410>
  404490:	add	x0, x0, #0x843
  404494:	mov	w2, w24
  404498:	cmp	w8, #0x0
  40449c:	csel	x1, x22, x21, eq  // eq = none
  4044a0:	bl	41240c <ferror@plt+0x1081c>
  4044a4:	ldrb	w8, [x19, #2440]
  4044a8:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  4044ac:	cbz	w8, 4044bc <ferror@plt+0x28cc>
  4044b0:	adrp	x0, 43b000 <ferror@plt+0x39410>
  4044b4:	add	x0, x0, #0x845
  4044b8:	bl	411dd4 <ferror@plt+0x101e4>
  4044bc:	cmp	w24, #0x1
  4044c0:	str	x24, [sp, #24]
  4044c4:	b.lt	404544 <ferror@plt+0x2954>  // b.tstop
  4044c8:	mov	x21, x24
  4044cc:	mov	x22, x26
  4044d0:	mov	w0, wzr
  4044d4:	bl	412024 <ferror@plt+0x10434>
  4044d8:	subs	x21, x21, #0x1
  4044dc:	str	wzr, [x22], #4
  4044e0:	b.ne	4044d0 <ferror@plt+0x28e0>  // b.any
  4044e4:	mov	w23, w24
  4044e8:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  4044ec:	bl	411d70 <ferror@plt+0x10180>
  4044f0:	ldrb	w8, [x19, #2440]
  4044f4:	cbnz	w8, 404554 <ferror@plt+0x2964>
  4044f8:	b	403a90 <ferror@plt+0x1ea0>
  4044fc:	stp	xzr, xzr, [sp, #24]
  404500:	mov	x26, xzr
  404504:	mov	w23, wzr
  404508:	b	403a90 <ferror@plt+0x1ea0>
  40450c:	adrp	x0, 423000 <ferror@plt+0x21410>
  404510:	add	x0, x0, #0x869
  404514:	mov	w1, w24
  404518:	bl	412120 <ferror@plt+0x10530>
  40451c:	ldr	w8, [x23, #2628]
  404520:	adrp	x0, 423000 <ferror@plt+0x21410>
  404524:	add	x0, x0, #0x898
  404528:	cmp	w8, #0x0
  40452c:	csel	x1, x22, x21, eq  // eq = none
  404530:	bl	4123d4 <ferror@plt+0x107e4>
  404534:	ldrb	w8, [x19, #2440]
  404538:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  40453c:	cbnz	w8, 4044b0 <ferror@plt+0x28c0>
  404540:	b	4044bc <ferror@plt+0x28cc>
  404544:	mov	w23, wzr
  404548:	bl	411d70 <ferror@plt+0x10180>
  40454c:	ldrb	w8, [x19, #2440]
  404550:	cbz	w8, 403a90 <ferror@plt+0x1ea0>
  404554:	adrp	x0, 423000 <ferror@plt+0x21410>
  404558:	add	x0, x0, #0x8b5
  40455c:	bl	411dd4 <ferror@plt+0x101e4>
  404560:	b	403a90 <ferror@plt+0x1ea0>
  404564:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  404568:	ldr	x8, [x8, #2520]
  40456c:	ldr	w0, [x8, #4]
  404570:	bl	41371c <ferror@plt+0x11b2c>
  404574:	adrp	x1, 423000 <ferror@plt+0x21410>
  404578:	add	x1, x1, #0x7ed
  40457c:	mov	w2, #0x5                   	// #5
  404580:	mov	x0, xzr
  404584:	bl	401ae0 <dcgettext@plt>
  404588:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40458c:	ldr	x1, [x8, #3264]
  404590:	bl	4017a0 <fputs@plt>
  404594:	b	403a34 <ferror@plt+0x1e44>
  404598:	sub	sp, sp, #0x90
  40459c:	stp	x22, x21, [sp, #112]
  4045a0:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  4045a4:	ldr	w8, [x21, #2492]
  4045a8:	stp	x29, x30, [sp, #48]
  4045ac:	stp	x28, x27, [sp, #64]
  4045b0:	stp	x24, x23, [sp, #96]
  4045b4:	stp	x20, x19, [sp, #128]
  4045b8:	add	x29, sp, #0x30
  4045bc:	mov	x27, x5
  4045c0:	mov	w22, w4
  4045c4:	mov	w24, w3
  4045c8:	mov	x20, x2
  4045cc:	mov	w23, w1
  4045d0:	cmp	w8, #0x1
  4045d4:	stp	x26, x25, [sp, #80]
  4045d8:	stur	x0, [x29, #-8]
  4045dc:	b.lt	404780 <ferror@plt+0x2b90>  // b.tstop
  4045e0:	add	x15, x0, #0x4
  4045e4:	cmp	w23, #0x1
  4045e8:	sxtw	x1, w23
  4045ec:	b.lt	404704 <ferror@plt+0x2b14>  // b.tstop
  4045f0:	add	w9, w23, #0x1
  4045f4:	adrp	x14, 411000 <ferror@plt+0xf410>
  4045f8:	stp	x1, x24, [sp, #16]
  4045fc:	mov	w19, wzr
  404600:	mov	w28, #0x1                   	// #1
  404604:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  404608:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x1330>
  40460c:	adrp	x17, 465000 <stdin@@GLIBC_2.17+0x6330>
  404610:	add	x14, x14, #0x974
  404614:	adrp	x18, 463000 <stdin@@GLIBC_2.17+0x4330>
  404618:	sub	x0, x9, #0x1
  40461c:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x5330>
  404620:	stur	x27, [x29, #-16]
  404624:	b	404640 <ferror@plt+0x2a50>
  404628:	ldr	w9, [x1, #2636]
  40462c:	add	w9, w9, #0x1
  404630:	str	w9, [x1, #2636]
  404634:	cmp	x28, w8, sxtw
  404638:	add	x28, x28, #0x1
  40463c:	b.ge	404784 <ferror@plt+0x2b94>  // b.tcont
  404640:	ldr	x9, [x25, #2592]
  404644:	ldr	w9, [x9, x28, lsl #2]
  404648:	cmp	w9, w22
  40464c:	b.ne	404634 <ferror@plt+0x2a44>  // b.any
  404650:	ldr	x9, [x26, #2400]
  404654:	ldr	w9, [x9, x28, lsl #2]
  404658:	cmp	w9, w23
  40465c:	b.ne	404628 <ferror@plt+0x2a38>  // b.any
  404660:	ldr	x8, [x17, #3904]
  404664:	ldr	x27, [x8, x28, lsl #3]
  404668:	cbnz	w19, 4046b0 <ferror@plt+0x2ac0>
  40466c:	ldr	x1, [sp, #16]
  404670:	mov	w2, #0x4                   	// #4
  404674:	str	x0, [sp, #8]
  404678:	mov	x0, x15
  40467c:	mov	x3, x14
  404680:	mov	x19, x14
  404684:	mov	x21, x15
  404688:	mov	x24, x18
  40468c:	bl	401830 <qsort@plt>
  404690:	ldr	x0, [sp, #8]
  404694:	adrp	x1, 464000 <stdin@@GLIBC_2.17+0x5330>
  404698:	mov	x18, x24
  40469c:	mov	x14, x19
  4046a0:	adrp	x17, 465000 <stdin@@GLIBC_2.17+0x6330>
  4046a4:	mov	x15, x21
  4046a8:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  4046ac:	mov	w19, #0x1                   	// #1
  4046b0:	add	x8, x27, #0x4
  4046b4:	mov	x9, x0
  4046b8:	mov	x10, x15
  4046bc:	ldr	w11, [x10]
  4046c0:	ldr	w12, [x8]
  4046c4:	cmp	w11, w12
  4046c8:	b.ne	4046e0 <ferror@plt+0x2af0>  // b.any
  4046cc:	add	x8, x8, #0x4
  4046d0:	subs	x9, x9, #0x1
  4046d4:	add	x10, x10, #0x4
  4046d8:	b.ne	4046bc <ferror@plt+0x2acc>  // b.any
  4046dc:	b	4046fc <ferror@plt+0x2b0c>
  4046e0:	ldr	w9, [x18, #264]
  4046e4:	ldr	w8, [x21, #2492]
  4046e8:	ldur	x27, [x29, #-16]
  4046ec:	ldr	x24, [sp, #24]
  4046f0:	add	w9, w9, #0x1
  4046f4:	str	w9, [x18, #264]
  4046f8:	b	404634 <ferror@plt+0x2a44>
  4046fc:	ldur	x27, [x29, #-16]
  404700:	b	404768 <ferror@plt+0x2b78>
  404704:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  404708:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  40470c:	ldr	x9, [x9, #2592]
  404710:	ldr	x10, [x10, #2400]
  404714:	sxtw	x11, w8
  404718:	mov	w28, #0x1                   	// #1
  40471c:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x5330>
  404720:	b	40473c <ferror@plt+0x2b4c>
  404724:	ldr	w13, [x12, #2636]
  404728:	add	w13, w13, #0x1
  40472c:	str	w13, [x12, #2636]
  404730:	cmp	x28, x11
  404734:	add	x28, x28, #0x1
  404738:	b.ge	404780 <ferror@plt+0x2b90>  // b.tcont
  40473c:	ldr	w13, [x9, x28, lsl #2]
  404740:	cmp	w13, w22
  404744:	b.ne	404730 <ferror@plt+0x2b40>  // b.any
  404748:	ldr	w13, [x10, x28, lsl #2]
  40474c:	cmp	w13, w23
  404750:	b.ne	404724 <ferror@plt+0x2b34>  // b.any
  404754:	adrp	x3, 411000 <ferror@plt+0xf410>
  404758:	add	x3, x3, #0x974
  40475c:	mov	w2, #0x4                   	// #4
  404760:	mov	x0, x15
  404764:	bl	401830 <qsort@plt>
  404768:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40476c:	ldr	w9, [x8, #2456]
  404770:	mov	w0, wzr
  404774:	add	w9, w9, #0x1
  404778:	str	w9, [x8, #2456]
  40477c:	b	404a40 <ferror@plt+0x2e50>
  404780:	mov	w19, wzr
  404784:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  404788:	ldr	w9, [x9, #2640]
  40478c:	add	w28, w8, #0x1
  404790:	str	w28, [x21, #2492]
  404794:	cmp	w28, w9
  404798:	b.lt	4047a4 <ferror@plt+0x2bb4>  // b.tstop
  40479c:	bl	40384c <ferror@plt+0x1c5c>
  4047a0:	ldr	w28, [x21, #2492]
  4047a4:	add	w25, w23, #0x1
  4047a8:	mov	w1, #0x4                   	// #4
  4047ac:	mov	w0, w25
  4047b0:	bl	411830 <ferror@plt+0xfc40>
  4047b4:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  4047b8:	ldr	x8, [x21, #3904]
  4047bc:	sxtw	x26, w28
  4047c0:	str	x0, [x8, w28, sxtw #3]
  4047c4:	cbnz	w19, 4047e4 <ferror@plt+0x2bf4>
  4047c8:	ldur	x8, [x29, #-8]
  4047cc:	adrp	x3, 411000 <ferror@plt+0xf410>
  4047d0:	sxtw	x1, w23
  4047d4:	add	x3, x3, #0x974
  4047d8:	add	x0, x8, #0x4
  4047dc:	mov	w2, #0x4                   	// #4
  4047e0:	bl	401830 <qsort@plt>
  4047e4:	ldur	x16, [x29, #-8]
  4047e8:	cmp	w23, #0x1
  4047ec:	b.lt	404850 <ferror@plt+0x2c60>  // b.tstop
  4047f0:	ldr	x8, [x21, #3904]
  4047f4:	ldr	x9, [x8, x26, lsl #3]
  4047f8:	mov	w8, w25
  4047fc:	sub	x10, x8, #0x1
  404800:	cmp	x10, #0x8
  404804:	b.cc	40482c <ferror@plt+0x2c3c>  // b.lo, b.ul, b.last
  404808:	lsl	x11, x8, #2
  40480c:	add	x12, x9, #0x4
  404810:	add	x13, x16, x11
  404814:	cmp	x12, x13
  404818:	b.cs	404964 <ferror@plt+0x2d74>  // b.hs, b.nlast
  40481c:	add	x11, x9, x11
  404820:	add	x12, x16, #0x4
  404824:	cmp	x12, x11
  404828:	b.cs	404964 <ferror@plt+0x2d74>  // b.hs, b.nlast
  40482c:	mov	w11, #0x1                   	// #1
  404830:	lsl	x10, x11, #2
  404834:	add	x9, x9, x10
  404838:	add	x10, x16, x10
  40483c:	sub	x8, x8, x11
  404840:	ldr	w11, [x10], #4
  404844:	subs	x8, x8, #0x1
  404848:	str	w11, [x9], #4
  40484c:	b.ne	404840 <ferror@plt+0x2c50>  // b.any
  404850:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  404854:	ldr	x8, [x8, #2400]
  404858:	lsl	x9, x26, #2
  40485c:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  404860:	str	w23, [x8, x9]
  404864:	ldr	x8, [x10, #2592]
  404868:	str	w22, [x8, x9]
  40486c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  404870:	ldr	w8, [x8, #2752]
  404874:	cbz	w24, 404920 <ferror@plt+0x2d30>
  404878:	cbz	w8, 404938 <ferror@plt+0x2d48>
  40487c:	adrp	x3, 411000 <ferror@plt+0xf410>
  404880:	add	x0, x20, #0x4
  404884:	sxtw	x1, w24
  404888:	add	x3, x3, #0x974
  40488c:	mov	w2, #0x4                   	// #4
  404890:	bl	401830 <qsort@plt>
  404894:	add	w22, w24, #0x1
  404898:	mov	w1, #0x4                   	// #4
  40489c:	mov	w0, w22
  4048a0:	bl	411830 <ferror@plt+0xfc40>
  4048a4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4048a8:	ldr	x9, [x8, #3320]
  4048ac:	cmp	w24, #0x1
  4048b0:	str	x0, [x9, x26, lsl #3]
  4048b4:	b.lt	40490c <ferror@plt+0x2d1c>  // b.tstop
  4048b8:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  4048bc:	ldr	x8, [x8, #3320]
  4048c0:	ldr	x9, [x9, #3072]
  4048c4:	mov	w10, w22
  4048c8:	mov	w11, #0x1                   	// #1
  4048cc:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  4048d0:	mov	w13, #0x1                   	// #1
  4048d4:	b	4048e4 <ferror@plt+0x2cf4>
  4048d8:	add	x13, x13, #0x1
  4048dc:	cmp	x10, x13
  4048e0:	b.eq	40490c <ferror@plt+0x2d1c>  // b.none
  4048e4:	lsl	x14, x13, #2
  4048e8:	ldr	x15, [x8, x26, lsl #3]
  4048ec:	ldr	w16, [x20, x14]
  4048f0:	str	w16, [x15, x14]
  4048f4:	ldrsw	x14, [x20, x14]
  4048f8:	ldr	w15, [x12, #568]
  4048fc:	cmp	w14, w15
  404900:	b.gt	4048d8 <ferror@plt+0x2ce8>
  404904:	str	w11, [x9, x14, lsl #2]
  404908:	b	4048d8 <ferror@plt+0x2ce8>
  40490c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  404910:	ldr	x8, [x8, #2664]
  404914:	mov	w0, #0x1                   	// #1
  404918:	str	w24, [x8, x26, lsl #2]
  40491c:	b	404a40 <ferror@plt+0x2e50>
  404920:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  404924:	ldr	x9, [x9, #3320]
  404928:	add	x9, x9, x26, lsl #3
  40492c:	cbz	w8, 40499c <ferror@plt+0x2dac>
  404930:	str	xzr, [x9]
  404934:	b	4049a0 <ferror@plt+0x2db0>
  404938:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40493c:	ldr	w9, [x8, #568]
  404940:	cmp	w24, #0x1
  404944:	add	w9, w9, #0x1
  404948:	b.lt	404a14 <ferror@plt+0x2e24>  // b.tstop
  40494c:	add	w10, w24, #0x1
  404950:	sub	x12, x10, #0x1
  404954:	cmp	x12, #0x8
  404958:	b.cs	4049b4 <ferror@plt+0x2dc4>  // b.hs, b.nlast
  40495c:	mov	w11, #0x1                   	// #1
  404960:	b	4049f8 <ferror@plt+0x2e08>
  404964:	and	x12, x10, #0xfffffffffffffff8
  404968:	add	x13, x16, #0x14
  40496c:	orr	x11, x12, #0x1
  404970:	add	x14, x9, #0x14
  404974:	mov	x15, x12
  404978:	ldp	q0, q1, [x13, #-16]
  40497c:	add	x13, x13, #0x20
  404980:	subs	x15, x15, #0x8
  404984:	stp	q0, q1, [x14, #-16]
  404988:	add	x14, x14, #0x20
  40498c:	b.ne	404978 <ferror@plt+0x2d88>  // b.any
  404990:	cmp	x10, x12
  404994:	b.eq	404850 <ferror@plt+0x2c60>  // b.none
  404998:	b	404830 <ferror@plt+0x2c40>
  40499c:	str	wzr, [x9]
  4049a0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4049a4:	ldr	x8, [x8, #2664]
  4049a8:	mov	w0, #0x1                   	// #1
  4049ac:	str	wzr, [x8, x26, lsl #2]
  4049b0:	b	404a40 <ferror@plt+0x2e50>
  4049b4:	and	x13, x12, #0xfffffffffffffff8
  4049b8:	dup	v0.4s, w9
  4049bc:	orr	x11, x13, #0x1
  4049c0:	add	x9, x20, #0x14
  4049c4:	mov	x14, x13
  4049c8:	mov	v1.16b, v0.16b
  4049cc:	ldp	q2, q3, [x9, #-16]
  4049d0:	subs	x14, x14, #0x8
  4049d4:	add	x9, x9, #0x20
  4049d8:	smin	v0.4s, v2.4s, v0.4s
  4049dc:	smin	v1.4s, v3.4s, v1.4s
  4049e0:	b.ne	4049cc <ferror@plt+0x2ddc>  // b.any
  4049e4:	smin	v0.4s, v0.4s, v1.4s
  4049e8:	sminv	s0, v0.4s
  4049ec:	cmp	x12, x13
  4049f0:	fmov	w9, s0
  4049f4:	b.eq	404a14 <ferror@plt+0x2e24>  // b.none
  4049f8:	add	x12, x20, x11, lsl #2
  4049fc:	sub	x10, x10, x11
  404a00:	ldr	w11, [x12], #4
  404a04:	cmp	w11, w9
  404a08:	csel	w9, w11, w9, lt  // lt = tstop
  404a0c:	subs	x10, x10, #0x1
  404a10:	b.ne	404a00 <ferror@plt+0x2e10>  // b.any
  404a14:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  404a18:	ldr	x10, [x10, #3320]
  404a1c:	lsl	x11, x26, #3
  404a20:	mov	w0, #0x1                   	// #1
  404a24:	str	w9, [x10, x11]
  404a28:	ldr	w8, [x8, #568]
  404a2c:	cmp	w9, w8
  404a30:	b.gt	404a40 <ferror@plt+0x2e50>
  404a34:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  404a38:	ldr	x8, [x8, #3072]
  404a3c:	str	w0, [x8, w9, sxtw #2]
  404a40:	str	w28, [x27]
  404a44:	ldp	x20, x19, [sp, #128]
  404a48:	ldp	x22, x21, [sp, #112]
  404a4c:	ldp	x24, x23, [sp, #96]
  404a50:	ldp	x26, x25, [sp, #80]
  404a54:	ldp	x28, x27, [sp, #64]
  404a58:	ldp	x29, x30, [sp, #48]
  404a5c:	add	sp, sp, #0x90
  404a60:	ret
  404a64:	stp	x29, x30, [sp, #-96]!
  404a68:	stp	x28, x27, [sp, #16]
  404a6c:	stp	x26, x25, [sp, #32]
  404a70:	stp	x24, x23, [sp, #48]
  404a74:	stp	x22, x21, [sp, #64]
  404a78:	stp	x20, x19, [sp, #80]
  404a7c:	mov	x29, sp
  404a80:	sub	sp, sp, #0x430
  404a84:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  404a88:	ldr	w9, [x24, #2432]
  404a8c:	mov	x20, x2
  404a90:	mov	x21, x0
  404a94:	cmp	w9, #0x1
  404a98:	b.lt	404acc <ferror@plt+0x2edc>  // b.tstop
  404a9c:	add	x9, sp, #0x24
  404aa0:	mov	x8, xzr
  404aa4:	add	x10, x9, #0x4
  404aa8:	add	x11, x3, #0x4
  404aac:	lsl	x12, x8, #2
  404ab0:	str	w8, [x11, x12]
  404ab4:	ldrsw	x9, [x24, #2432]
  404ab8:	add	w13, w8, #0x2
  404abc:	add	x8, x8, #0x1
  404ac0:	str	w13, [x10, x12]
  404ac4:	cmp	x8, x9
  404ac8:	b.lt	404aac <ferror@plt+0x2ebc>  // b.tstop
  404acc:	add	x8, sp, #0x24
  404ad0:	cmp	w1, #0x1
  404ad4:	str	x3, [sp, #16]
  404ad8:	str	wzr, [x3, #4]
  404adc:	str	wzr, [x8, w9, sxtw #2]
  404ae0:	b.lt	404d14 <ferror@plt+0x3124>  // b.tstop
  404ae4:	add	w12, w1, #0x1
  404ae8:	add	x8, x20, #0x10
  404aec:	add	x25, x20, #0x4
  404af0:	mov	w28, #0x1                   	// #1
  404af4:	adrp	x27, 465000 <stdin@@GLIBC_2.17+0x6330>
  404af8:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x3330>
  404afc:	mov	w19, #0x1                   	// #1
  404b00:	str	x8, [sp, #24]
  404b04:	stp	x21, x12, [sp]
  404b08:	b	404b3c <ferror@plt+0x2f4c>
  404b0c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  404b10:	add	x8, x8, #0xa70
  404b14:	ldrsw	x23, [x8, x23, lsl #2]
  404b18:	ldr	x2, [sp, #16]
  404b1c:	add	x1, sp, #0x24
  404b20:	mov	w0, w23
  404b24:	bl	40513c <ferror@plt+0x354c>
  404b28:	ldr	x12, [sp, #8]
  404b2c:	str	w28, [x20, x23, lsl #2]
  404b30:	add	x19, x19, #0x1
  404b34:	cmp	x19, x12
  404b38:	b.eq	404d14 <ferror@plt+0x3124>  // b.none
  404b3c:	ldrsw	x8, [x21, x19, lsl #2]
  404b40:	ldr	x9, [x27, #600]
  404b44:	ldr	w23, [x9, x8, lsl #2]
  404b48:	cmp	w23, #0x101
  404b4c:	b.eq	404b30 <ferror@plt+0x2f40>  // b.none
  404b50:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  404b54:	ldr	w8, [x8, #3028]
  404b58:	neg	w8, w8
  404b5c:	cmp	w23, w8
  404b60:	b.lt	404b7c <ferror@plt+0x2f8c>  // b.tstop
  404b64:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  404b68:	ldr	w8, [x8, #3008]
  404b6c:	cmp	w23, w8
  404b70:	b.ge	404b7c <ferror@plt+0x2f8c>  // b.tcont
  404b74:	tbz	w23, #31, 404b0c <ferror@plt+0x2f1c>
  404b78:	b	404b98 <ferror@plt+0x2fa8>
  404b7c:	adrp	x1, 423000 <ferror@plt+0x21410>
  404b80:	mov	w2, #0x5                   	// #5
  404b84:	mov	x0, xzr
  404b88:	add	x1, x1, #0x91c
  404b8c:	bl	401ae0 <dcgettext@plt>
  404b90:	bl	411868 <ferror@plt+0xfc78>
  404b94:	tbz	w23, #31, 404b0c <ferror@plt+0x2f1c>
  404b98:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  404b9c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  404ba0:	ldr	x9, [x9, #552]
  404ba4:	ldr	x10, [x10, #2416]
  404ba8:	neg	w8, w23
  404bac:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  404bb0:	sbfiz	x21, x8, #2, #32
  404bb4:	ldr	x11, [x11, #3016]
  404bb8:	ldr	w23, [x9, x21]
  404bbc:	ldrsw	x26, [x10, x21]
  404bc0:	ldr	x3, [sp, #16]
  404bc4:	ldr	w4, [x24, #2432]
  404bc8:	ldr	w5, [x22, #3024]
  404bcc:	add	x0, x11, x26
  404bd0:	add	x2, sp, #0x24
  404bd4:	mov	w1, w23
  404bd8:	bl	404f84 <ferror@plt+0x3394>
  404bdc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  404be0:	ldr	x8, [x8, #2640]
  404be4:	ldr	w8, [x8, x21]
  404be8:	cbz	w8, 404ca0 <ferror@plt+0x30b0>
  404bec:	cmp	w23, #0x1
  404bf0:	b.lt	404cdc <ferror@plt+0x30ec>  // b.tstop
  404bf4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  404bf8:	ldr	x9, [x9, #3016]
  404bfc:	ldr	x21, [sp]
  404c00:	mov	x8, xzr
  404c04:	mov	w11, wzr
  404c08:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  404c0c:	movi	v0.4s, #0x1
  404c10:	b	404c24 <ferror@plt+0x3034>
  404c14:	mov	w11, w10
  404c18:	add	x8, x8, #0x1
  404c1c:	cmp	x8, x23
  404c20:	b.eq	404ce8 <ferror@plt+0x30f8>  // b.none
  404c24:	add	x10, x8, x26
  404c28:	ldrb	w10, [x9, x10]
  404c2c:	ldr	w12, [x22, #3024]
  404c30:	add	w11, w11, #0x1
  404c34:	cmp	w10, #0x0
  404c38:	csel	w10, w12, w10, eq  // eq = none
  404c3c:	cmp	w11, w10
  404c40:	b.ge	404c18 <ferror@plt+0x3028>  // b.tcont
  404c44:	sxtw	x15, w11
  404c48:	sxtw	x11, w10
  404c4c:	sub	x13, x11, x15
  404c50:	cmp	x13, #0x8
  404c54:	mov	x12, x15
  404c58:	b.cc	404c88 <ferror@plt+0x3098>  // b.lo, b.ul, b.last
  404c5c:	ldr	x16, [sp, #24]
  404c60:	and	x14, x13, #0xfffffffffffffff8
  404c64:	add	x12, x14, x15
  404c68:	add	x15, x16, x15, lsl #2
  404c6c:	mov	x16, x14
  404c70:	stp	q0, q0, [x15, #-16]
  404c74:	subs	x16, x16, #0x8
  404c78:	add	x15, x15, #0x20
  404c7c:	b.ne	404c70 <ferror@plt+0x3080>  // b.any
  404c80:	cmp	x13, x14
  404c84:	b.eq	404c14 <ferror@plt+0x3024>  // b.none
  404c88:	add	x13, x20, x12, lsl #2
  404c8c:	sub	x11, x11, x12
  404c90:	subs	x11, x11, #0x1
  404c94:	str	w28, [x13], #4
  404c98:	b.ne	404c90 <ferror@plt+0x30a0>  // b.any
  404c9c:	b	404c14 <ferror@plt+0x3024>
  404ca0:	ldp	x21, x12, [sp]
  404ca4:	cmp	w23, #0x1
  404ca8:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  404cac:	b.lt	404b30 <ferror@plt+0x2f40>  // b.tstop
  404cb0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  404cb4:	ldr	x8, [x8, #3016]
  404cb8:	add	x8, x8, x26
  404cbc:	ldrb	w9, [x8], #1
  404cc0:	ldr	w10, [x22, #3024]
  404cc4:	cmp	w9, #0x0
  404cc8:	csel	w9, w10, w9, eq  // eq = none
  404ccc:	subs	x23, x23, #0x1
  404cd0:	str	w28, [x20, w9, sxtw #2]
  404cd4:	b.ne	404cbc <ferror@plt+0x30cc>  // b.any
  404cd8:	b	404b30 <ferror@plt+0x2f40>
  404cdc:	ldr	x21, [sp]
  404ce0:	mov	w11, wzr
  404ce4:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  404ce8:	ldr	w8, [x24, #2432]
  404cec:	ldr	x12, [sp, #8]
  404cf0:	cmp	w11, w8
  404cf4:	b.ge	404b30 <ferror@plt+0x2f40>  // b.tcont
  404cf8:	sxtw	x8, w11
  404cfc:	str	w28, [x25, x8, lsl #2]
  404d00:	ldrsw	x9, [x24, #2432]
  404d04:	add	x8, x8, #0x1
  404d08:	cmp	x8, x9
  404d0c:	b.lt	404cfc <ferror@plt+0x310c>  // b.tstop
  404d10:	b	404b30 <ferror@plt+0x2f40>
  404d14:	add	sp, sp, #0x430
  404d18:	ldp	x20, x19, [sp, #80]
  404d1c:	ldp	x22, x21, [sp, #64]
  404d20:	ldp	x24, x23, [sp, #48]
  404d24:	ldp	x26, x25, [sp, #32]
  404d28:	ldp	x28, x27, [sp, #16]
  404d2c:	ldp	x29, x30, [sp], #96
  404d30:	ret
  404d34:	cmp	w1, #0x1
  404d38:	b.lt	404e60 <ferror@plt+0x3270>  // b.tstop
  404d3c:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  404d40:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  404d44:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  404d48:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x5330>
  404d4c:	adrp	x13, 462000 <stdin@@GLIBC_2.17+0x3330>
  404d50:	adrp	x14, 462000 <stdin@@GLIBC_2.17+0x3330>
  404d54:	ldr	x9, [x9, #600]
  404d58:	ldr	x10, [x10, #3056]
  404d5c:	ldr	x11, [x11, #2416]
  404d60:	ldr	x12, [x12, #552]
  404d64:	ldr	x13, [x13, #2640]
  404d68:	ldr	x14, [x14, #3016]
  404d6c:	adrp	x18, 465000 <stdin@@GLIBC_2.17+0x6330>
  404d70:	mov	w8, wzr
  404d74:	add	w15, w1, #0x1
  404d78:	mov	w16, #0x1                   	// #1
  404d7c:	adrp	x17, 462000 <stdin@@GLIBC_2.17+0x3330>
  404d80:	add	x18, x18, #0xa70
  404d84:	b	404da0 <ferror@plt+0x31b0>
  404d88:	sxtw	x8, w8
  404d8c:	add	x8, x8, #0x1
  404d90:	str	w1, [x3, x8, lsl #2]
  404d94:	add	x16, x16, #0x1
  404d98:	cmp	x16, x15
  404d9c:	b.eq	404e58 <ferror@plt+0x3268>  // b.none
  404da0:	ldrsw	x1, [x0, x16, lsl #2]
  404da4:	lsl	x1, x1, #2
  404da8:	ldr	w4, [x9, x1]
  404dac:	ldr	w1, [x10, x1]
  404db0:	tbnz	w4, #31, 404dd4 <ferror@plt+0x31e4>
  404db4:	cmp	w4, #0x101
  404db8:	b.eq	404d94 <ferror@plt+0x31a4>  // b.none
  404dbc:	ldr	w4, [x18, x4, lsl #2]
  404dc0:	cmp	w4, #0x0
  404dc4:	cneg	w4, w4, mi  // mi = first
  404dc8:	cmp	w4, w2
  404dcc:	b.eq	404d88 <ferror@plt+0x3198>  // b.none
  404dd0:	b	404d94 <ferror@plt+0x31a4>
  404dd4:	neg	w4, w4
  404dd8:	sbfiz	x4, x4, #2, #32
  404ddc:	ldrsw	x6, [x11, x4]
  404de0:	ldr	w5, [x13, x4]
  404de4:	ldr	w4, [x12, x4]
  404de8:	cmp	w4, #0x1
  404dec:	cbz	w5, 404e24 <ferror@plt+0x3234>
  404df0:	b.lt	404d88 <ferror@plt+0x3198>  // b.tstop
  404df4:	ldr	w5, [x17, #3024]
  404df8:	add	x6, x14, x6
  404dfc:	ldrb	w7, [x6]
  404e00:	cmp	w7, #0x0
  404e04:	csel	w7, w5, w7, eq  // eq = none
  404e08:	cmp	w7, w2
  404e0c:	b.gt	404d88 <ferror@plt+0x3198>
  404e10:	b.eq	404d94 <ferror@plt+0x31a4>  // b.none
  404e14:	subs	x4, x4, #0x1
  404e18:	add	x6, x6, #0x1
  404e1c:	b.ne	404dfc <ferror@plt+0x320c>  // b.any
  404e20:	b	404d88 <ferror@plt+0x3198>
  404e24:	b.lt	404d94 <ferror@plt+0x31a4>  // b.tstop
  404e28:	ldr	w5, [x17, #3024]
  404e2c:	add	x6, x14, x6
  404e30:	ldrb	w7, [x6]
  404e34:	cmp	w7, #0x0
  404e38:	csel	w7, w5, w7, eq  // eq = none
  404e3c:	cmp	w7, w2
  404e40:	b.gt	404d94 <ferror@plt+0x31a4>
  404e44:	b.eq	404d88 <ferror@plt+0x3198>  // b.none
  404e48:	subs	x4, x4, #0x1
  404e4c:	add	x6, x6, #0x1
  404e50:	b.ne	404e30 <ferror@plt+0x3240>  // b.any
  404e54:	b	404d94 <ferror@plt+0x31a4>
  404e58:	mov	w0, w8
  404e5c:	ret
  404e60:	mov	w8, wzr
  404e64:	mov	w0, w8
  404e68:	ret
  404e6c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  404e70:	ldr	w9, [x8, #3028]
  404e74:	cmp	w9, #0x1
  404e78:	b.lt	404f14 <ferror@plt+0x3324>  // b.tstop
  404e7c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  404e80:	ldr	x14, [x9, #552]
  404e84:	adrp	x13, 465000 <stdin@@GLIBC_2.17+0x6330>
  404e88:	mov	w10, #0x1                   	// #1
  404e8c:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  404e90:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  404e94:	add	x13, x13, #0xa70
  404e98:	b	404eb4 <ferror@plt+0x32c4>
  404e9c:	mov	w15, wzr
  404ea0:	str	w15, [x14, x10, lsl #2]
  404ea4:	ldrsw	x15, [x8, #3028]
  404ea8:	cmp	x10, x15
  404eac:	add	x10, x10, #0x1
  404eb0:	b.ge	404f14 <ferror@plt+0x3324>  // b.tcont
  404eb4:	lsl	x15, x10, #2
  404eb8:	ldr	w16, [x14, x15]
  404ebc:	cmp	w16, #0x1
  404ec0:	b.lt	404e9c <ferror@plt+0x32ac>  // b.tstop
  404ec4:	ldr	x17, [x11, #2416]
  404ec8:	mov	x16, xzr
  404ecc:	ldrsw	x17, [x17, x15]
  404ed0:	mov	w15, wzr
  404ed4:	b	404ee8 <ferror@plt+0x32f8>
  404ed8:	ldrsw	x18, [x14, x10, lsl #2]
  404edc:	add	x16, x16, #0x1
  404ee0:	cmp	x16, x18
  404ee4:	b.ge	404ea0 <ferror@plt+0x32b0>  // b.tcont
  404ee8:	ldr	x18, [x12, #3016]
  404eec:	add	x0, x18, x17
  404ef0:	ldrb	w0, [x0, x16]
  404ef4:	ldr	w0, [x13, x0, lsl #2]
  404ef8:	cmp	w0, #0x1
  404efc:	b.lt	404ed8 <ferror@plt+0x32e8>  // b.tstop
  404f00:	add	w14, w15, w17
  404f04:	strb	w0, [x18, w14, sxtw]
  404f08:	ldr	x14, [x9, #552]
  404f0c:	add	w15, w15, #0x1
  404f10:	b	404ed8 <ferror@plt+0x32e8>
  404f14:	ret
  404f18:	cmp	w2, #0x1
  404f1c:	b.lt	404f7c <ferror@plt+0x338c>  // b.tstop
  404f20:	mov	w8, wzr
  404f24:	add	w9, w2, #0x1
  404f28:	mov	w10, #0x1                   	// #1
  404f2c:	b	404f40 <ferror@plt+0x3350>
  404f30:	mov	w8, w11
  404f34:	add	x10, x10, #0x1
  404f38:	cmp	x10, x9
  404f3c:	b.eq	404f74 <ferror@plt+0x3384>  // b.none
  404f40:	ldr	w11, [x1, x10, lsl #2]
  404f44:	cbnz	w11, 404f34 <ferror@plt+0x3344>
  404f48:	add	w11, w8, #0x1
  404f4c:	lsl	x12, x10, #2
  404f50:	str	w11, [x1, x12]
  404f54:	ldr	w12, [x0, x12]
  404f58:	cbz	w12, 404f30 <ferror@plt+0x3340>
  404f5c:	mvn	w8, w8
  404f60:	sbfiz	x12, x12, #2, #32
  404f64:	str	w8, [x1, x12]
  404f68:	ldr	w12, [x0, x12]
  404f6c:	cbnz	w12, 404f60 <ferror@plt+0x3370>
  404f70:	b	404f30 <ferror@plt+0x3340>
  404f74:	mov	w0, w8
  404f78:	ret
  404f7c:	mov	w0, wzr
  404f80:	ret
  404f84:	cmp	w1, #0x1
  404f88:	b.lt	405138 <ferror@plt+0x3548>  // b.tstop
  404f8c:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  404f90:	mov	w11, wzr
  404f94:	mov	w8, w1
  404f98:	add	x9, x9, #0xcf0
  404f9c:	mov	w10, #0x1                   	// #1
  404fa0:	b	404fb0 <ferror@plt+0x33c0>
  404fa4:	cmp	w12, w1
  404fa8:	mov	w11, w12
  404fac:	b.ge	405138 <ferror@plt+0x3548>  // b.tcont
  404fb0:	sxtw	x12, w11
  404fb4:	ldrb	w18, [x0, x12]
  404fb8:	add	x12, x12, #0x1
  404fbc:	cmp	w18, #0x0
  404fc0:	ccmp	w5, #0x0, #0x4, eq  // eq = none
  404fc4:	csel	w13, w5, w18, ne  // ne = any
  404fc8:	sbfiz	x14, x13, #2, #32
  404fcc:	ldr	w16, [x2, x14]
  404fd0:	ldr	w15, [x3, x14]
  404fd4:	sxtw	x14, w13
  404fd8:	cmp	w16, w4
  404fdc:	b.gt	4050f0 <ferror@plt+0x3500>
  404fe0:	cbz	w16, 4050f0 <ferror@plt+0x3500>
  404fe4:	mov	w17, w12
  404fe8:	cbz	w5, 405078 <ferror@plt+0x3488>
  404fec:	cmp	w17, w1
  404ff0:	b.ge	405050 <ferror@plt+0x3460>  // b.tcont
  404ff4:	sxtw	x17, w17
  404ff8:	b	405008 <ferror@plt+0x3418>
  404ffc:	add	x17, x17, #0x1
  405000:	cmp	x8, x17
  405004:	b.eq	40504c <ferror@plt+0x345c>  // b.none
  405008:	ldrb	w18, [x0, x17]
  40500c:	cmp	w18, #0x0
  405010:	csel	w18, w5, w18, eq  // eq = none
  405014:	cmp	w18, w16
  405018:	b.gt	405050 <ferror@plt+0x3460>
  40501c:	b.ne	404ffc <ferror@plt+0x340c>  // b.any
  405020:	ldrb	w18, [x9, x17]
  405024:	cbnz	w18, 404ffc <ferror@plt+0x340c>
  405028:	sxtw	x18, w16
  40502c:	str	w13, [x3, w16, sxtw #2]
  405030:	str	w16, [x2, w13, sxtw #2]
  405034:	strb	w10, [x9, x17]
  405038:	mov	w13, w16
  40503c:	ldr	w16, [x2, x18, lsl #2]
  405040:	cmp	w16, w4
  405044:	b.le	405070 <ferror@plt+0x3480>
  405048:	b	4050f0 <ferror@plt+0x3500>
  40504c:	mov	w17, w8
  405050:	sxtw	x18, w16
  405054:	str	w15, [x3, w16, sxtw #2]
  405058:	cbz	w15, 405060 <ferror@plt+0x3470>
  40505c:	str	w16, [x2, w15, sxtw #2]
  405060:	mov	w15, w16
  405064:	ldr	w16, [x2, x18, lsl #2]
  405068:	cmp	w16, w4
  40506c:	b.gt	4050f0 <ferror@plt+0x3500>
  405070:	cbnz	w16, 404fec <ferror@plt+0x33fc>
  405074:	b	4050f0 <ferror@plt+0x3500>
  405078:	mov	w13, w18
  40507c:	cmp	w17, w1
  405080:	b.ge	4050cc <ferror@plt+0x34dc>  // b.tcont
  405084:	sxtw	x17, w17
  405088:	b	405098 <ferror@plt+0x34a8>
  40508c:	add	x17, x17, #0x1
  405090:	cmp	x8, x17
  405094:	b.eq	4050c8 <ferror@plt+0x34d8>  // b.none
  405098:	ldrb	w18, [x0, x17]
  40509c:	cmp	w16, w18
  4050a0:	b.lt	4050cc <ferror@plt+0x34dc>  // b.tstop
  4050a4:	b.ne	40508c <ferror@plt+0x349c>  // b.any
  4050a8:	ldrb	w18, [x9, x17]
  4050ac:	cbnz	w18, 40508c <ferror@plt+0x349c>
  4050b0:	sxtw	x18, w16
  4050b4:	str	w13, [x3, w16, sxtw #2]
  4050b8:	str	w16, [x2, w13, sxtw #2]
  4050bc:	strb	w10, [x9, x17]
  4050c0:	mov	w13, w16
  4050c4:	b	4050e0 <ferror@plt+0x34f0>
  4050c8:	mov	w17, w8
  4050cc:	sxtw	x18, w16
  4050d0:	str	w15, [x3, w16, sxtw #2]
  4050d4:	cbz	w15, 4050dc <ferror@plt+0x34ec>
  4050d8:	str	w16, [x2, w15, sxtw #2]
  4050dc:	mov	w15, w16
  4050e0:	ldr	w16, [x2, x18, lsl #2]
  4050e4:	cmp	w16, w4
  4050e8:	b.gt	4050f0 <ferror@plt+0x3500>
  4050ec:	cbnz	w16, 40507c <ferror@plt+0x348c>
  4050f0:	ldr	w16, [x3, x14, lsl #2]
  4050f4:	orr	w16, w16, w15
  4050f8:	cbz	w16, 405104 <ferror@plt+0x3514>
  4050fc:	str	wzr, [x3, x14, lsl #2]
  405100:	str	wzr, [x2, w15, sxtw #2]
  405104:	cmp	w12, w1
  405108:	str	wzr, [x2, w13, sxtw #2]
  40510c:	b.ge	404fa4 <ferror@plt+0x33b4>  // b.tcont
  405110:	add	w14, w11, #0x1
  405114:	add	x13, x9, x12
  405118:	sub	x11, x8, x12
  40511c:	mov	w12, w14
  405120:	ldrb	w14, [x13]
  405124:	cbz	w14, 404fa4 <ferror@plt+0x33b4>
  405128:	strb	wzr, [x13], #1
  40512c:	subs	x11, x11, #0x1
  405130:	add	w12, w12, #0x1
  405134:	b.ne	405120 <ferror@plt+0x3530>  // b.any
  405138:	ret
  40513c:	ldrsw	x9, [x1, w0, sxtw #2]
  405140:	sxtw	x8, w0
  405144:	cbz	w9, 405150 <ferror@plt+0x3560>
  405148:	ldr	w10, [x2, x8, lsl #2]
  40514c:	str	w10, [x2, x9, lsl #2]
  405150:	ldrsw	x9, [x2, x8, lsl #2]
  405154:	cbz	w9, 405160 <ferror@plt+0x3570>
  405158:	ldr	w10, [x1, x8, lsl #2]
  40515c:	str	w10, [x1, x9, lsl #2]
  405160:	lsl	x8, x8, #2
  405164:	str	wzr, [x1, x8]
  405168:	str	wzr, [x2, x8]
  40516c:	ret
  405170:	sub	sp, sp, #0x100
  405174:	stp	x29, x30, [sp, #208]
  405178:	str	x21, [sp, #224]
  40517c:	add	x29, sp, #0xd0
  405180:	mov	x21, x0
  405184:	mov	w0, #0x28                  	// #40
  405188:	stp	x20, x19, [sp, #240]
  40518c:	mov	x20, x1
  405190:	stp	x2, x3, [x29, #-80]
  405194:	stp	x4, x5, [x29, #-64]
  405198:	stp	x6, x7, [x29, #-48]
  40519c:	stp	q1, q2, [sp, #16]
  4051a0:	stp	q3, q4, [sp, #48]
  4051a4:	str	q0, [sp]
  4051a8:	stp	q5, q6, [sp, #80]
  4051ac:	str	q7, [sp, #112]
  4051b0:	bl	4018b0 <malloc@plt>
  4051b4:	mov	x19, x0
  4051b8:	cbz	x0, 4051e4 <ferror@plt+0x35f4>
  4051bc:	movi	v0.2d, #0x0
  4051c0:	str	xzr, [x19, #32]
  4051c4:	stp	q0, q0, [x19]
  4051c8:	cbnz	x21, 405208 <ferror@plt+0x3618>
  4051cc:	mov	w0, #0x48                  	// #72
  4051d0:	bl	4018b0 <malloc@plt>
  4051d4:	str	x0, [x19, #24]
  4051d8:	cbz	x0, 405228 <ferror@plt+0x3638>
  4051dc:	mov	w8, wzr
  4051e0:	b	405244 <ferror@plt+0x3654>
  4051e4:	adrp	x1, 423000 <ferror@plt+0x21410>
  4051e8:	add	x1, x1, #0x950
  4051ec:	mov	w2, #0x5                   	// #5
  4051f0:	bl	401ae0 <dcgettext@plt>
  4051f4:	bl	411e0c <ferror@plt+0x1021c>
  4051f8:	movi	v0.2d, #0x0
  4051fc:	str	xzr, [x19, #32]
  405200:	stp	q0, q0, [x19]
  405204:	cbz	x21, 4051cc <ferror@plt+0x35dc>
  405208:	mov	x8, x21
  40520c:	ldr	x21, [x21, #32]
  405210:	cbnz	x21, 405208 <ferror@plt+0x3618>
  405214:	str	x19, [x8, #32]
  405218:	mov	w0, #0x48                  	// #72
  40521c:	bl	4018b0 <malloc@plt>
  405220:	str	x0, [x19, #24]
  405224:	cbnz	x0, 4051dc <ferror@plt+0x35ec>
  405228:	adrp	x1, 423000 <ferror@plt+0x21410>
  40522c:	add	x1, x1, #0x977
  405230:	mov	w2, #0x5                   	// #5
  405234:	bl	401ae0 <dcgettext@plt>
  405238:	bl	411e0c <ferror@plt+0x1021c>
  40523c:	ldr	x0, [x19, #24]
  405240:	ldr	w8, [x19, #16]
  405244:	add	w9, w8, #0x1
  405248:	mov	x10, #0xffffffffffffffd0    	// #-48
  40524c:	mov	x11, sp
  405250:	movk	x10, #0xff80, lsl #32
  405254:	sub	x12, x29, #0x50
  405258:	str	w9, [x19, #16]
  40525c:	str	x20, [x0, w8, sxtw #3]
  405260:	add	x8, x11, #0x80
  405264:	add	x13, x29, #0x30
  405268:	add	x9, x12, #0x30
  40526c:	stp	x8, x10, [x29, #-16]
  405270:	mov	w8, #0x8                   	// #8
  405274:	stp	x13, x9, [x29, #-32]
  405278:	b	4052a8 <ferror@plt+0x36b8>
  40527c:	ldr	x0, [x19, #24]
  405280:	add	w21, w8, #0x8
  405284:	add	w8, w8, #0x9
  405288:	sbfiz	x1, x8, #3, #32
  40528c:	bl	401950 <realloc@plt>
  405290:	ldr	w9, [x19, #16]
  405294:	mov	w8, w21
  405298:	str	x0, [x19, #24]
  40529c:	add	w10, w9, #0x1
  4052a0:	str	w10, [x19, #16]
  4052a4:	str	x20, [x0, w9, sxtw #3]
  4052a8:	ldursw	x9, [x29, #-8]
  4052ac:	tbz	w9, #31, 4052d4 <ferror@plt+0x36e4>
  4052b0:	add	w10, w9, #0x8
  4052b4:	cmn	w9, #0x8
  4052b8:	stur	w10, [x29, #-8]
  4052bc:	b.gt	4052d4 <ferror@plt+0x36e4>
  4052c0:	ldur	x10, [x29, #-24]
  4052c4:	add	x9, x10, x9
  4052c8:	ldr	x20, [x9]
  4052cc:	cbnz	x20, 4052e8 <ferror@plt+0x36f8>
  4052d0:	b	4052fc <ferror@plt+0x370c>
  4052d4:	ldur	x9, [x29, #-32]
  4052d8:	add	x10, x9, #0x8
  4052dc:	stur	x10, [x29, #-32]
  4052e0:	ldr	x20, [x9]
  4052e4:	cbz	x20, 4052fc <ferror@plt+0x370c>
  4052e8:	ldr	w9, [x19, #16]
  4052ec:	cmp	w9, w8
  4052f0:	b.ge	40527c <ferror@plt+0x368c>  // b.tcont
  4052f4:	ldr	x0, [x19, #24]
  4052f8:	b	40529c <ferror@plt+0x36ac>
  4052fc:	ldr	x8, [x19, #24]
  405300:	ldrsw	x9, [x19, #16]
  405304:	mov	x0, x19
  405308:	ldr	x21, [sp, #224]
  40530c:	str	xzr, [x8, x9, lsl #3]
  405310:	ldp	x20, x19, [sp, #240]
  405314:	ldp	x29, x30, [sp, #208]
  405318:	add	sp, sp, #0x100
  40531c:	ret
  405320:	stp	x29, x30, [sp, #-48]!
  405324:	stp	x20, x19, [sp, #32]
  405328:	mov	x19, x0
  40532c:	mov	w0, #0x28                  	// #40
  405330:	stp	x22, x21, [sp, #16]
  405334:	mov	x29, sp
  405338:	mov	x21, x2
  40533c:	mov	x22, x1
  405340:	bl	4018b0 <malloc@plt>
  405344:	mov	x20, x0
  405348:	cbz	x0, 405360 <ferror@plt+0x3770>
  40534c:	stp	xzr, xzr, [x20, #16]
  405350:	str	xzr, [x20, #32]
  405354:	stp	x22, x21, [x20]
  405358:	cbnz	x19, 405384 <ferror@plt+0x3794>
  40535c:	b	405394 <ferror@plt+0x37a4>
  405360:	adrp	x1, 423000 <ferror@plt+0x21410>
  405364:	add	x1, x1, #0x9a4
  405368:	mov	w2, #0x5                   	// #5
  40536c:	bl	401ae0 <dcgettext@plt>
  405370:	bl	411e0c <ferror@plt+0x1021c>
  405374:	stp	xzr, xzr, [x20, #16]
  405378:	str	xzr, [x20, #32]
  40537c:	stp	x22, x21, [x20]
  405380:	cbz	x19, 405394 <ferror@plt+0x37a4>
  405384:	mov	x8, x19
  405388:	ldr	x19, [x19, #32]
  40538c:	cbnz	x19, 405384 <ferror@plt+0x3794>
  405390:	str	x20, [x8, #32]
  405394:	mov	x0, x20
  405398:	ldp	x20, x19, [sp, #32]
  40539c:	ldp	x22, x21, [sp, #16]
  4053a0:	ldp	x29, x30, [sp], #48
  4053a4:	ret
  4053a8:	stp	x29, x30, [sp, #-48]!
  4053ac:	str	x21, [sp, #16]
  4053b0:	stp	x20, x19, [sp, #32]
  4053b4:	mov	x29, sp
  4053b8:	cbz	x0, 405550 <ferror@plt+0x3960>
  4053bc:	mov	x19, x0
  4053c0:	ldr	x0, [x0, #32]
  4053c4:	bl	4053a8 <ferror@plt+0x37b8>
  4053c8:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  4053cc:	ldr	x0, [x20, #3272]
  4053d0:	bl	401ab0 <fflush@plt>
  4053d4:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4053d8:	ldr	x0, [x8, #3264]
  4053dc:	bl	401ab0 <fflush@plt>
  4053e0:	add	x0, x29, #0x18
  4053e4:	bl	401810 <pipe@plt>
  4053e8:	cmn	w0, #0x1
  4053ec:	b.eq	4054bc <ferror@plt+0x38cc>  // b.none
  4053f0:	bl	401840 <fork@plt>
  4053f4:	cmn	w0, #0x1
  4053f8:	b.eq	4054e0 <ferror@plt+0x38f0>  // b.none
  4053fc:	cbnz	w0, 4054f8 <ferror@plt+0x3908>
  405400:	ldr	w0, [x29, #28]
  405404:	bl	401990 <close@plt>
  405408:	adrp	x21, 45e000 <ferror@plt+0x5c410>
  40540c:	ldr	x0, [x21, #3280]
  405410:	bl	401aa0 <clearerr@plt>
  405414:	ldr	x0, [x21, #3280]
  405418:	ldr	w20, [x29, #24]
  40541c:	bl	401880 <fileno@plt>
  405420:	mov	w1, w0
  405424:	mov	w0, w20
  405428:	bl	401b30 <dup2@plt>
  40542c:	cmn	w0, #0x1
  405430:	b.ne	40544c <ferror@plt+0x385c>  // b.any
  405434:	adrp	x1, 423000 <ferror@plt+0x21410>
  405438:	add	x1, x1, #0x9df
  40543c:	mov	w2, #0x5                   	// #5
  405440:	mov	x0, xzr
  405444:	bl	401ae0 <dcgettext@plt>
  405448:	bl	411868 <ferror@plt+0xfc78>
  40544c:	ldr	w0, [x29, #24]
  405450:	bl	401990 <close@plt>
  405454:	ldr	x0, [x21, #3280]
  405458:	mov	w2, #0x1                   	// #1
  40545c:	mov	x1, xzr
  405460:	bl	4019b0 <fseek@plt>
  405464:	ldr	x1, [x21, #3280]
  405468:	mov	w0, #0x20                  	// #32
  40546c:	bl	401a50 <ungetc@plt>
  405470:	ldr	x0, [x21, #3280]
  405474:	bl	4018f0 <fgetc@plt>
  405478:	ldr	x8, [x19]
  40547c:	cbnz	x8, 405564 <ferror@plt+0x3974>
  405480:	ldr	x1, [x19, #24]
  405484:	ldr	x0, [x1]
  405488:	bl	4019e0 <execvp@plt>
  40548c:	adrp	x1, 423000 <ferror@plt+0x21410>
  405490:	add	x1, x1, #0xa03
  405494:	mov	w2, #0x5                   	// #5
  405498:	mov	x0, xzr
  40549c:	bl	401ae0 <dcgettext@plt>
  4054a0:	ldr	x8, [x19, #24]
  4054a4:	ldr	x1, [x8]
  4054a8:	bl	411e44 <ferror@plt+0x10254>
  4054ac:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  4054b0:	add	x0, x0, #0xa88
  4054b4:	mov	w1, #0x2                   	// #2
  4054b8:	bl	401b20 <longjmp@plt>
  4054bc:	adrp	x1, 423000 <ferror@plt+0x21410>
  4054c0:	add	x1, x1, #0x9c7
  4054c4:	mov	w2, #0x5                   	// #5
  4054c8:	mov	x0, xzr
  4054cc:	bl	401ae0 <dcgettext@plt>
  4054d0:	bl	411e0c <ferror@plt+0x1021c>
  4054d4:	bl	401840 <fork@plt>
  4054d8:	cmn	w0, #0x1
  4054dc:	b.ne	4053fc <ferror@plt+0x380c>  // b.any
  4054e0:	adrp	x1, 423000 <ferror@plt+0x21410>
  4054e4:	add	x1, x1, #0x9d3
  4054e8:	mov	w2, #0x5                   	// #5
  4054ec:	mov	x0, xzr
  4054f0:	bl	401ae0 <dcgettext@plt>
  4054f4:	bl	411e0c <ferror@plt+0x1021c>
  4054f8:	ldr	w0, [x29, #24]
  4054fc:	bl	401990 <close@plt>
  405500:	ldr	x0, [x20, #3272]
  405504:	ldr	w19, [x29, #28]
  405508:	bl	401880 <fileno@plt>
  40550c:	mov	w1, w0
  405510:	mov	w0, w19
  405514:	bl	401b30 <dup2@plt>
  405518:	cmn	w0, #0x1
  40551c:	b.ne	405538 <ferror@plt+0x3948>  // b.any
  405520:	adrp	x1, 423000 <ferror@plt+0x21410>
  405524:	add	x1, x1, #0xa15
  405528:	mov	w2, #0x5                   	// #5
  40552c:	mov	x0, xzr
  405530:	bl	401ae0 <dcgettext@plt>
  405534:	bl	411868 <ferror@plt+0xfc78>
  405538:	ldr	w0, [x29, #28]
  40553c:	bl	401990 <close@plt>
  405540:	ldr	x0, [x20, #3272]
  405544:	mov	w2, #0x1                   	// #1
  405548:	mov	x1, xzr
  40554c:	bl	4019b0 <fseek@plt>
  405550:	ldp	x20, x19, [sp, #32]
  405554:	ldr	x21, [sp, #16]
  405558:	mov	w0, #0x1                   	// #1
  40555c:	ldp	x29, x30, [sp], #48
  405560:	ret
  405564:	mov	x0, x19
  405568:	blr	x8
  40556c:	cmn	w0, #0x1
  405570:	b.ne	40558c <ferror@plt+0x399c>  // b.any
  405574:	adrp	x1, 423000 <ferror@plt+0x21410>
  405578:	add	x1, x1, #0x9f0
  40557c:	mov	w2, #0x5                   	// #5
  405580:	mov	x0, xzr
  405584:	bl	401ae0 <dcgettext@plt>
  405588:	bl	411868 <ferror@plt+0xfc78>
  40558c:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  405590:	add	x0, x0, #0xa88
  405594:	mov	w1, #0x1                   	// #1
  405598:	bl	401b20 <longjmp@plt>
  40559c:	cbz	x0, 4055c4 <ferror@plt+0x39d4>
  4055a0:	mov	x8, x0
  4055a4:	mov	w0, wzr
  4055a8:	add	w0, w0, #0x1
  4055ac:	cmp	w0, w1
  4055b0:	mov	x9, x8
  4055b4:	b.ge	4055c0 <ferror@plt+0x39d0>  // b.tcont
  4055b8:	ldr	x8, [x9, #32]
  4055bc:	cbnz	x8, 4055a8 <ferror@plt+0x39b8>
  4055c0:	str	xzr, [x9, #32]
  4055c4:	ret
  4055c8:	stp	x29, x30, [sp, #-80]!
  4055cc:	stp	x26, x25, [sp, #16]
  4055d0:	stp	x24, x23, [sp, #32]
  4055d4:	stp	x22, x21, [sp, #48]
  4055d8:	stp	x20, x19, [sp, #64]
  4055dc:	ldr	x24, [x0, #8]
  4055e0:	mov	x19, x0
  4055e4:	mov	w0, #0x1                   	// #1
  4055e8:	mov	x29, sp
  4055ec:	bl	4017e0 <dup@plt>
  4055f0:	mov	w20, w0
  4055f4:	cmn	w0, #0x1
  4055f8:	b.ne	405614 <ferror@plt+0x3a24>  // b.any
  4055fc:	adrp	x1, 423000 <ferror@plt+0x21410>
  405600:	add	x1, x1, #0xa26
  405604:	mov	w2, #0x5                   	// #5
  405608:	mov	x0, xzr
  40560c:	bl	401ae0 <dcgettext@plt>
  405610:	bl	411868 <ferror@plt+0xfc78>
  405614:	adrp	x1, 428000 <ferror@plt+0x26410>
  405618:	add	x1, x1, #0x835
  40561c:	mov	w0, w20
  405620:	bl	401910 <fdopen@plt>
  405624:	adrp	x23, 423000 <ferror@plt+0x21410>
  405628:	mov	x20, x0
  40562c:	add	x23, x23, #0xb66
  405630:	cbz	x24, 405764 <ferror@plt+0x3b74>
  405634:	adrp	x21, 45e000 <ferror@plt+0x5c410>
  405638:	ldr	x0, [x19, #8]
  40563c:	ldr	x2, [x21, #3272]
  405640:	adrp	x1, 428000 <ferror@plt+0x26410>
  405644:	add	x1, x1, #0x835
  405648:	bl	401a60 <freopen@plt>
  40564c:	cbnz	x0, 405664 <ferror@plt+0x3a74>
  405650:	adrp	x1, 423000 <ferror@plt+0x21410>
  405654:	add	x1, x1, #0xa34
  405658:	mov	w2, #0x5                   	// #5
  40565c:	bl	401ae0 <dcgettext@plt>
  405660:	bl	411868 <ferror@plt+0xfc78>
  405664:	ldr	x0, [x19, #32]
  405668:	bl	4053a8 <ferror@plt+0x37b8>
  40566c:	ldr	x21, [x21, #3272]
  405670:	adrp	x0, 423000 <ferror@plt+0x21410>
  405674:	add	x0, x0, #0xc77
  405678:	mov	w1, #0x88                  	// #136
  40567c:	mov	w2, #0x1                   	// #1
  405680:	mov	x3, x21
  405684:	bl	401a80 <fwrite@plt>
  405688:	adrp	x0, 423000 <ferror@plt+0x21410>
  40568c:	add	x0, x0, #0xa53
  405690:	mov	w1, #0x15                  	// #21
  405694:	mov	w2, #0x1                   	// #1
  405698:	mov	x3, x21
  40569c:	bl	401a80 <fwrite@plt>
  4056a0:	adrp	x0, 423000 <ferror@plt+0x21410>
  4056a4:	add	x0, x0, #0xa69
  4056a8:	mov	w1, #0x17                  	// #23
  4056ac:	mov	w2, #0x1                   	// #1
  4056b0:	mov	x3, x21
  4056b4:	bl	401a80 <fwrite@plt>
  4056b8:	adrp	x0, 423000 <ferror@plt+0x21410>
  4056bc:	add	x0, x0, #0xa81
  4056c0:	mov	w1, #0x20                  	// #32
  4056c4:	mov	w2, #0x1                   	// #1
  4056c8:	mov	x3, x21
  4056cc:	bl	401a80 <fwrite@plt>
  4056d0:	adrp	x0, 423000 <ferror@plt+0x21410>
  4056d4:	add	x0, x0, #0xaa2
  4056d8:	mov	w1, #0x24                  	// #36
  4056dc:	mov	w2, #0x1                   	// #1
  4056e0:	mov	x3, x21
  4056e4:	bl	401a80 <fwrite@plt>
  4056e8:	adrp	x0, 423000 <ferror@plt+0x21410>
  4056ec:	add	x0, x0, #0xac7
  4056f0:	mov	w1, #0x2b                  	// #43
  4056f4:	mov	w2, #0x1                   	// #1
  4056f8:	mov	x3, x21
  4056fc:	bl	401a80 <fwrite@plt>
  405700:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x5330>
  405704:	ldr	x2, [x22, #536]
  405708:	adrp	x1, 423000 <ferror@plt+0x21410>
  40570c:	add	x1, x1, #0xaf3
  405710:	mov	x0, x21
  405714:	bl	401bc0 <fprintf@plt>
  405718:	ldr	x2, [x22, #536]
  40571c:	adrp	x1, 423000 <ferror@plt+0x21410>
  405720:	add	x1, x1, #0xb07
  405724:	mov	x0, x21
  405728:	bl	401bc0 <fprintf@plt>
  40572c:	ldr	x2, [x22, #536]
  405730:	adrp	x1, 423000 <ferror@plt+0x21410>
  405734:	add	x1, x1, #0xb1d
  405738:	mov	x0, x21
  40573c:	bl	401bc0 <fprintf@plt>
  405740:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  405744:	ldr	x8, [x8, #3624]
  405748:	adrp	x1, 423000 <ferror@plt+0x21410>
  40574c:	add	x1, x1, #0xb35
  405750:	mov	x0, x21
  405754:	cmp	x8, #0x0
  405758:	csel	x2, x23, x8, eq  // eq = none
  40575c:	bl	401bc0 <fprintf@plt>
  405760:	b	405768 <ferror@plt+0x3b78>
  405764:	mov	x21, xzr
  405768:	adrp	x0, 423000 <ferror@plt+0x21410>
  40576c:	add	x0, x0, #0xc77
  405770:	mov	w1, #0x88                  	// #136
  405774:	mov	w2, #0x1                   	// #1
  405778:	mov	x3, x20
  40577c:	bl	401a80 <fwrite@plt>
  405780:	adrp	x0, 423000 <ferror@plt+0x21410>
  405784:	add	x0, x0, #0xa53
  405788:	mov	w1, #0x15                  	// #21
  40578c:	mov	w2, #0x1                   	// #1
  405790:	mov	x3, x20
  405794:	bl	401a80 <fwrite@plt>
  405798:	adrp	x0, 423000 <ferror@plt+0x21410>
  40579c:	add	x0, x0, #0xa69
  4057a0:	mov	w1, #0x17                  	// #23
  4057a4:	mov	w2, #0x1                   	// #1
  4057a8:	mov	x3, x20
  4057ac:	bl	401a80 <fwrite@plt>
  4057b0:	adrp	x0, 423000 <ferror@plt+0x21410>
  4057b4:	add	x0, x0, #0xa81
  4057b8:	mov	w1, #0x20                  	// #32
  4057bc:	mov	w2, #0x1                   	// #1
  4057c0:	mov	x3, x20
  4057c4:	bl	401a80 <fwrite@plt>
  4057c8:	adrp	x0, 423000 <ferror@plt+0x21410>
  4057cc:	add	x0, x0, #0xaa2
  4057d0:	mov	w1, #0x24                  	// #36
  4057d4:	mov	w2, #0x1                   	// #1
  4057d8:	mov	x3, x20
  4057dc:	bl	401a80 <fwrite@plt>
  4057e0:	adrp	x25, 45e000 <ferror@plt+0x5c410>
  4057e4:	ldr	x8, [x25, #3616]
  4057e8:	adrp	x1, 423000 <ferror@plt+0x21410>
  4057ec:	add	x1, x1, #0xb35
  4057f0:	mov	x0, x20
  4057f4:	cmp	x8, #0x0
  4057f8:	csel	x2, x23, x8, eq  // eq = none
  4057fc:	bl	401bc0 <fprintf@plt>
  405800:	mov	w0, #0x200                 	// #512
  405804:	bl	4018b0 <malloc@plt>
  405808:	mov	x22, x0
  40580c:	cbnz	x0, 405824 <ferror@plt+0x3c34>
  405810:	adrp	x1, 423000 <ferror@plt+0x21410>
  405814:	add	x1, x1, #0xb6f
  405818:	mov	w2, #0x5                   	// #5
  40581c:	bl	401ae0 <dcgettext@plt>
  405820:	bl	411e0c <ferror@plt+0x1021c>
  405824:	adrp	x26, 45e000 <ferror@plt+0x5c410>
  405828:	ldr	x2, [x26, #3280]
  40582c:	mov	w1, #0x200                 	// #512
  405830:	mov	x0, x22
  405834:	bl	401bd0 <fgets@plt>
  405838:	cbz	x0, 405890 <ferror@plt+0x3ca0>
  40583c:	cbz	x24, 405870 <ferror@plt+0x3c80>
  405840:	mov	x0, x22
  405844:	mov	x1, x20
  405848:	bl	4017a0 <fputs@plt>
  40584c:	mov	x0, x22
  405850:	mov	x1, x21
  405854:	bl	4017a0 <fputs@plt>
  405858:	ldr	x2, [x26, #3280]
  40585c:	mov	w1, #0x200                 	// #512
  405860:	mov	x0, x22
  405864:	bl	401bd0 <fgets@plt>
  405868:	cbnz	x0, 405840 <ferror@plt+0x3c50>
  40586c:	b	405890 <ferror@plt+0x3ca0>
  405870:	mov	x0, x22
  405874:	mov	x1, x20
  405878:	bl	4017a0 <fputs@plt>
  40587c:	ldr	x2, [x26, #3280]
  405880:	mov	w1, #0x200                 	// #512
  405884:	mov	x0, x22
  405888:	bl	401bd0 <fgets@plt>
  40588c:	cbnz	x0, 405870 <ferror@plt+0x3c80>
  405890:	cbz	x24, 405950 <ferror@plt+0x3d60>
  405894:	mov	w0, #0xa                   	// #10
  405898:	mov	x1, x21
  40589c:	bl	401820 <fputc@plt>
  4058a0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4058a4:	ldr	w8, [x8, #3100]
  4058a8:	cbz	w8, 4058c4 <ferror@plt+0x3cd4>
  4058ac:	adrp	x0, 423000 <ferror@plt+0x21410>
  4058b0:	add	x0, x0, #0xb92
  4058b4:	mov	w1, #0x20                  	// #32
  4058b8:	mov	w2, #0x1                   	// #1
  4058bc:	mov	x3, x21
  4058c0:	bl	401a80 <fwrite@plt>
  4058c4:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x5330>
  4058c8:	ldr	x2, [x22, #536]
  4058cc:	adrp	x1, 423000 <ferror@plt+0x21410>
  4058d0:	add	x1, x1, #0xbb3
  4058d4:	mov	x0, x21
  4058d8:	bl	401bc0 <fprintf@plt>
  4058dc:	ldr	x2, [x22, #536]
  4058e0:	adrp	x1, 423000 <ferror@plt+0x21410>
  4058e4:	add	x1, x1, #0xbc7
  4058e8:	mov	x0, x21
  4058ec:	bl	401bc0 <fprintf@plt>
  4058f0:	adrp	x0, 423000 <ferror@plt+0x21410>
  4058f4:	add	x0, x0, #0xbe0
  4058f8:	mov	w1, #0x28                  	// #40
  4058fc:	mov	w2, #0x1                   	// #1
  405900:	mov	x3, x21
  405904:	bl	401a80 <fwrite@plt>
  405908:	mov	x0, x21
  40590c:	bl	401ab0 <fflush@plt>
  405910:	mov	x0, x21
  405914:	bl	401bf0 <ferror@plt>
  405918:	cbnz	w0, 405934 <ferror@plt+0x3d44>
  40591c:	mov	x0, x21
  405920:	bl	401890 <fclose@plt>
  405924:	cbz	w0, 405950 <ferror@plt+0x3d60>
  405928:	adrp	x1, 423000 <ferror@plt+0x21410>
  40592c:	add	x1, x1, #0xc26
  405930:	b	40593c <ferror@plt+0x3d4c>
  405934:	adrp	x1, 423000 <ferror@plt+0x21410>
  405938:	add	x1, x1, #0xc09
  40593c:	mov	w2, #0x5                   	// #5
  405940:	mov	x0, xzr
  405944:	bl	401ae0 <dcgettext@plt>
  405948:	ldr	x1, [x19, #8]
  40594c:	bl	411ae0 <ferror@plt+0xfef0>
  405950:	mov	x0, x20
  405954:	bl	401ab0 <fflush@plt>
  405958:	mov	x0, x20
  40595c:	bl	401bf0 <ferror@plt>
  405960:	cbnz	w0, 40597c <ferror@plt+0x3d8c>
  405964:	mov	x0, x20
  405968:	bl	401890 <fclose@plt>
  40596c:	cbz	w0, 4059a0 <ferror@plt+0x3db0>
  405970:	adrp	x1, 423000 <ferror@plt+0x21410>
  405974:	add	x1, x1, #0xc26
  405978:	b	405984 <ferror@plt+0x3d94>
  40597c:	adrp	x1, 423000 <ferror@plt+0x21410>
  405980:	add	x1, x1, #0xc09
  405984:	mov	w2, #0x5                   	// #5
  405988:	mov	x0, xzr
  40598c:	bl	401ae0 <dcgettext@plt>
  405990:	ldr	x8, [x25, #3616]
  405994:	cmp	x8, #0x0
  405998:	csel	x1, x23, x8, eq  // eq = none
  40599c:	bl	411ae0 <ferror@plt+0xfef0>
  4059a0:	mov	x0, xzr
  4059a4:	bl	401a90 <wait@plt>
  4059a8:	cmp	w0, #0x0
  4059ac:	b.gt	4059a0 <ferror@plt+0x3db0>
  4059b0:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  4059b4:	add	x0, x0, #0xa88
  4059b8:	mov	w1, #0x1                   	// #1
  4059bc:	bl	401b20 <longjmp@plt>
  4059c0:	stp	x29, x30, [sp, #-96]!
  4059c4:	stp	x28, x27, [sp, #16]
  4059c8:	stp	x26, x25, [sp, #32]
  4059cc:	stp	x24, x23, [sp, #48]
  4059d0:	stp	x22, x21, [sp, #64]
  4059d4:	stp	x20, x19, [sp, #80]
  4059d8:	mov	x29, sp
  4059dc:	sub	sp, sp, #0x860
  4059e0:	cbz	x0, 405c20 <ferror@plt+0x4030>
  4059e4:	mov	w0, #0x200                 	// #512
  4059e8:	bl	4018b0 <malloc@plt>
  4059ec:	mov	x19, x0
  4059f0:	cbnz	x0, 405a08 <ferror@plt+0x3e18>
  4059f4:	adrp	x1, 423000 <ferror@plt+0x21410>
  4059f8:	add	x1, x1, #0xc43
  4059fc:	mov	w2, #0x5                   	// #5
  405a00:	bl	401ae0 <dcgettext@plt>
  405a04:	bl	411e0c <ferror@plt+0x1021c>
  405a08:	adrp	x28, 45e000 <ferror@plt+0x5c410>
  405a0c:	ldr	x2, [x28, #3280]
  405a10:	mov	w1, #0x200                 	// #512
  405a14:	mov	x0, x19
  405a18:	bl	401bd0 <fgets@plt>
  405a1c:	adrp	x21, 45e000 <ferror@plt+0x5c410>
  405a20:	cbz	x0, 405bc0 <ferror@plt+0x3fd0>
  405a24:	sub	x8, x29, #0x58
  405a28:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  405a2c:	mov	w22, wzr
  405a30:	mov	w23, #0x1                   	// #1
  405a34:	add	x20, x20, #0xfb8
  405a38:	mov	w27, #0x5c                  	// #92
  405a3c:	add	x26, sp, #0x8
  405a40:	add	x8, x8, #0x10
  405a44:	mov	w24, #0x1                   	// #1
  405a48:	str	x8, [sp]
  405a4c:	b	405a80 <ferror@plt+0x3e90>
  405a50:	mov	w23, wzr
  405a54:	mov	w25, wzr
  405a58:	ldr	x1, [x21, #3272]
  405a5c:	mov	x0, x19
  405a60:	bl	4017a0 <fputs@plt>
  405a64:	add	w24, w24, #0x1
  405a68:	mov	w22, w25
  405a6c:	ldr	x2, [x28, #3280]
  405a70:	mov	w1, #0x200                 	// #512
  405a74:	mov	x0, x19
  405a78:	bl	401bd0 <fgets@plt>
  405a7c:	cbz	x0, 405bc0 <ferror@plt+0x3fd0>
  405a80:	ldrb	w8, [x19]
  405a84:	cmp	w8, #0x23
  405a88:	b.ne	405aa8 <ferror@plt+0x3eb8>  // b.any
  405a8c:	sub	x3, x29, #0x58
  405a90:	mov	w2, #0x3                   	// #3
  405a94:	mov	x0, x20
  405a98:	mov	x1, x19
  405a9c:	mov	w4, wzr
  405aa0:	bl	401b10 <regexec@plt>
  405aa4:	cbz	w0, 405ae4 <ferror@plt+0x3ef4>
  405aa8:	tbz	w23, #0, 405a50 <ferror@plt+0x3e60>
  405aac:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x6330>
  405ab0:	add	x0, x0, #0xff8
  405ab4:	mov	x1, x19
  405ab8:	mov	x2, xzr
  405abc:	mov	x3, xzr
  405ac0:	mov	w4, wzr
  405ac4:	bl	401b10 <regexec@plt>
  405ac8:	cmp	w0, #0x0
  405acc:	cset	w25, eq  // eq = none
  405ad0:	mov	w23, #0x1                   	// #1
  405ad4:	cbnz	w0, 405a58 <ferror@plt+0x3e68>
  405ad8:	eor	w8, w22, #0x1
  405adc:	tbz	w8, #0, 405a6c <ferror@plt+0x3e7c>
  405ae0:	b	405a58 <ferror@plt+0x3e68>
  405ae4:	ldr	x0, [sp]
  405ae8:	mov	x1, x19
  405aec:	bl	417504 <ferror@plt+0x15914>
  405af0:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  405af4:	ldr	x8, [x8, #3616]
  405af8:	adrp	x22, 423000 <ferror@plt+0x21410>
  405afc:	add	x22, x22, #0xb66
  405b00:	mov	x25, x0
  405b04:	cmp	x8, #0x0
  405b08:	csel	x1, x22, x8, eq  // eq = none
  405b0c:	bl	4019f0 <strcmp@plt>
  405b10:	cbz	w0, 405b38 <ferror@plt+0x3f48>
  405b14:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  405b18:	ldr	x8, [x8, #3624]
  405b1c:	mov	x0, x25
  405b20:	cmp	x8, #0x0
  405b24:	csel	x1, x22, x8, eq  // eq = none
  405b28:	bl	4019f0 <strcmp@plt>
  405b2c:	cbz	w0, 405b38 <ferror@plt+0x3f48>
  405b30:	mov	w23, wzr
  405b34:	b	405bb4 <ferror@plt+0x3fc4>
  405b38:	add	x8, sp, #0x8
  405b3c:	mov	x9, x25
  405b40:	b	405b58 <ferror@plt+0x3f68>
  405b44:	strb	w10, [x8], #1
  405b48:	sub	x10, x8, x26
  405b4c:	cmp	x10, #0x7ff
  405b50:	add	x9, x9, #0x1
  405b54:	b.ge	405b90 <ferror@plt+0x3fa0>  // b.tcont
  405b58:	ldrb	w10, [x9]
  405b5c:	cmp	w10, #0x5c
  405b60:	b.eq	405b74 <ferror@plt+0x3f84>  // b.none
  405b64:	cbz	w10, 405b90 <ferror@plt+0x3fa0>
  405b68:	cmp	w10, #0x22
  405b6c:	b.ne	405b44 <ferror@plt+0x3f54>  // b.any
  405b70:	b	405b84 <ferror@plt+0x3f94>
  405b74:	strb	w27, [x8], #1
  405b78:	ldrb	w10, [x9]
  405b7c:	cmp	w10, #0x22
  405b80:	b.ne	405b44 <ferror@plt+0x3f54>  // b.any
  405b84:	strb	w27, [x8], #1
  405b88:	ldrb	w10, [x9]
  405b8c:	b	405b44 <ferror@plt+0x3f54>
  405b90:	adrp	x2, 423000 <ferror@plt+0x21410>
  405b94:	add	x4, sp, #0x8
  405b98:	mov	w1, #0x200                 	// #512
  405b9c:	mov	x0, x19
  405ba0:	add	x2, x2, #0xc68
  405ba4:	mov	w3, w24
  405ba8:	strb	wzr, [x8]
  405bac:	bl	401860 <snprintf@plt>
  405bb0:	mov	w23, #0x1                   	// #1
  405bb4:	mov	x0, x25
  405bb8:	bl	401a30 <free@plt>
  405bbc:	b	405a54 <ferror@plt+0x3e64>
  405bc0:	ldr	x0, [x21, #3272]
  405bc4:	bl	401ab0 <fflush@plt>
  405bc8:	ldr	x19, [x21, #3272]
  405bcc:	mov	x0, x19
  405bd0:	bl	401bf0 <ferror@plt>
  405bd4:	cbz	w0, 405be4 <ferror@plt+0x3ff4>
  405bd8:	adrp	x1, 423000 <ferror@plt+0x21410>
  405bdc:	add	x1, x1, #0xc09
  405be0:	b	405bf8 <ferror@plt+0x4008>
  405be4:	mov	x0, x19
  405be8:	bl	401890 <fclose@plt>
  405bec:	cbz	w0, 405c20 <ferror@plt+0x4030>
  405bf0:	adrp	x1, 423000 <ferror@plt+0x21410>
  405bf4:	add	x1, x1, #0xc26
  405bf8:	mov	w2, #0x5                   	// #5
  405bfc:	mov	x0, xzr
  405c00:	bl	401ae0 <dcgettext@plt>
  405c04:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  405c08:	ldr	x8, [x8, #3616]
  405c0c:	adrp	x9, 423000 <ferror@plt+0x21410>
  405c10:	add	x9, x9, #0xb66
  405c14:	cmp	x8, #0x0
  405c18:	csel	x1, x9, x8, eq  // eq = none
  405c1c:	bl	411ae0 <ferror@plt+0xfef0>
  405c20:	mov	w0, wzr
  405c24:	add	sp, sp, #0x860
  405c28:	ldp	x20, x19, [sp, #80]
  405c2c:	ldp	x22, x21, [sp, #64]
  405c30:	ldp	x24, x23, [sp, #48]
  405c34:	ldp	x26, x25, [sp, #32]
  405c38:	ldp	x28, x27, [sp, #16]
  405c3c:	ldp	x29, x30, [sp], #96
  405c40:	ret
  405c44:	stp	x29, x30, [sp, #-32]!
  405c48:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  405c4c:	ldr	w8, [x8, #3576]
  405c50:	str	x19, [sp, #16]
  405c54:	mov	x29, sp
  405c58:	cmp	w8, #0x1
  405c5c:	lsl	w19, w8, #3
  405c60:	b.lt	405c88 <ferror@plt+0x4098>  // b.tstop
  405c64:	mov	w0, #0x9                   	// #9
  405c68:	bl	411e00 <ferror@plt+0x10210>
  405c6c:	sub	w8, w19, #0x8
  405c70:	cmp	w19, #0xf
  405c74:	mov	w19, w8
  405c78:	b.gt	405c64 <ferror@plt+0x4074>
  405c7c:	cmp	w8, #0x1
  405c80:	b.ge	405c94 <ferror@plt+0x40a4>  // b.tcont
  405c84:	b	405cac <ferror@plt+0x40bc>
  405c88:	mov	w8, w19
  405c8c:	cmp	w8, #0x1
  405c90:	b.lt	405cac <ferror@plt+0x40bc>  // b.tstop
  405c94:	add	w19, w8, #0x1
  405c98:	mov	w0, #0x20                  	// #32
  405c9c:	bl	411e00 <ferror@plt+0x10210>
  405ca0:	sub	w19, w19, #0x1
  405ca4:	cmp	w19, #0x1
  405ca8:	b.gt	405c98 <ferror@plt+0x40a8>
  405cac:	ldr	x19, [sp, #16]
  405cb0:	ldp	x29, x30, [sp], #32
  405cb4:	ret
  405cb8:	stp	x29, x30, [sp, #-48]!
  405cbc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  405cc0:	ldr	w8, [x8, #2752]
  405cc4:	str	x21, [sp, #16]
  405cc8:	stp	x20, x19, [sp, #32]
  405ccc:	mov	x29, sp
  405cd0:	cbnz	w8, 405f64 <ferror@plt+0x4374>
  405cd4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  405cd8:	ldr	w8, [x8, #3092]
  405cdc:	cbz	w8, 405f64 <ferror@plt+0x4374>
  405ce0:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  405ce4:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  405ce8:	ldr	w9, [x8, #2628]
  405cec:	ldr	w8, [x20, #3576]
  405cf0:	lsl	w19, w8, #3
  405cf4:	cmp	w8, #0x1
  405cf8:	cbz	w9, 405d44 <ferror@plt+0x4154>
  405cfc:	b.lt	405d8c <ferror@plt+0x419c>  // b.tstop
  405d00:	mov	w0, #0x9                   	// #9
  405d04:	bl	411e00 <ferror@plt+0x10210>
  405d08:	sub	w8, w19, #0x8
  405d0c:	cmp	w19, #0xf
  405d10:	mov	w19, w8
  405d14:	b.gt	405d00 <ferror@plt+0x4110>
  405d18:	cmp	w8, #0x1
  405d1c:	b.lt	405d98 <ferror@plt+0x41a8>  // b.tstop
  405d20:	adrp	x19, 423000 <ferror@plt+0x21410>
  405d24:	add	w21, w8, #0x1
  405d28:	add	x19, x19, #0xd00
  405d2c:	mov	w0, #0x20                  	// #32
  405d30:	bl	411e00 <ferror@plt+0x10210>
  405d34:	sub	w21, w21, #0x1
  405d38:	cmp	w21, #0x1
  405d3c:	b.gt	405d2c <ferror@plt+0x413c>
  405d40:	b	405db8 <ferror@plt+0x41c8>
  405d44:	b.lt	405da4 <ferror@plt+0x41b4>  // b.tstop
  405d48:	mov	w0, #0x9                   	// #9
  405d4c:	bl	411e00 <ferror@plt+0x10210>
  405d50:	sub	w8, w19, #0x8
  405d54:	cmp	w19, #0xf
  405d58:	mov	w19, w8
  405d5c:	b.gt	405d48 <ferror@plt+0x4158>
  405d60:	cmp	w8, #0x1
  405d64:	b.lt	405db0 <ferror@plt+0x41c0>  // b.tstop
  405d68:	adrp	x19, 423000 <ferror@plt+0x21410>
  405d6c:	add	w21, w8, #0x1
  405d70:	add	x19, x19, #0xd23
  405d74:	mov	w0, #0x20                  	// #32
  405d78:	bl	411e00 <ferror@plt+0x10210>
  405d7c:	sub	w21, w21, #0x1
  405d80:	cmp	w21, #0x1
  405d84:	b.gt	405d74 <ferror@plt+0x4184>
  405d88:	b	405db8 <ferror@plt+0x41c8>
  405d8c:	mov	w8, w19
  405d90:	cmp	w8, #0x1
  405d94:	b.ge	405d20 <ferror@plt+0x4130>  // b.tcont
  405d98:	adrp	x19, 423000 <ferror@plt+0x21410>
  405d9c:	add	x19, x19, #0xd00
  405da0:	b	405db8 <ferror@plt+0x41c8>
  405da4:	mov	w8, w19
  405da8:	cmp	w8, #0x1
  405dac:	b.ge	405d68 <ferror@plt+0x4178>  // b.tcont
  405db0:	adrp	x19, 423000 <ferror@plt+0x21410>
  405db4:	add	x19, x19, #0xd23
  405db8:	mov	x0, x19
  405dbc:	bl	411dd4 <ferror@plt+0x101e4>
  405dc0:	ldr	w8, [x20, #3576]
  405dc4:	add	w9, w8, #0x1
  405dc8:	str	w9, [x20, #3576]
  405dcc:	tbnz	w8, #31, 405dfc <ferror@plt+0x420c>
  405dd0:	lsl	w8, w8, #3
  405dd4:	add	w19, w8, #0x10
  405dd8:	mov	w0, #0x9                   	// #9
  405ddc:	bl	411e00 <ferror@plt+0x10210>
  405de0:	sub	w19, w19, #0x8
  405de4:	cmp	w19, #0xf
  405de8:	b.gt	405dd8 <ferror@plt+0x41e8>
  405dec:	sub	w8, w19, #0x8
  405df0:	cmp	w8, #0x1
  405df4:	b.ge	405e08 <ferror@plt+0x4218>  // b.tcont
  405df8:	b	405e20 <ferror@plt+0x4230>
  405dfc:	lsl	w8, w9, #3
  405e00:	cmp	w8, #0x1
  405e04:	b.lt	405e20 <ferror@plt+0x4230>  // b.tstop
  405e08:	add	w19, w8, #0x1
  405e0c:	mov	w0, #0x20                  	// #32
  405e10:	bl	411e00 <ferror@plt+0x10210>
  405e14:	sub	w19, w19, #0x1
  405e18:	cmp	w19, #0x1
  405e1c:	b.gt	405e0c <ferror@plt+0x421c>
  405e20:	adrp	x0, 432000 <ferror@plt+0x30410>
  405e24:	add	x0, x0, #0xcd4
  405e28:	bl	411dd4 <ferror@plt+0x101e4>
  405e2c:	ldr	w8, [x20, #3576]
  405e30:	cmp	w8, #0x1
  405e34:	lsl	w19, w8, #3
  405e38:	b.lt	405e60 <ferror@plt+0x4270>  // b.tstop
  405e3c:	mov	w0, #0x9                   	// #9
  405e40:	bl	411e00 <ferror@plt+0x10210>
  405e44:	sub	w8, w19, #0x8
  405e48:	cmp	w19, #0xf
  405e4c:	mov	w19, w8
  405e50:	b.gt	405e3c <ferror@plt+0x424c>
  405e54:	cmp	w8, #0x1
  405e58:	b.ge	405e6c <ferror@plt+0x427c>  // b.tcont
  405e5c:	b	405e84 <ferror@plt+0x4294>
  405e60:	mov	w8, w19
  405e64:	cmp	w8, #0x1
  405e68:	b.lt	405e84 <ferror@plt+0x4294>  // b.tstop
  405e6c:	add	w19, w8, #0x1
  405e70:	mov	w0, #0x20                  	// #32
  405e74:	bl	411e00 <ferror@plt+0x10210>
  405e78:	sub	w19, w19, #0x1
  405e7c:	cmp	w19, #0x1
  405e80:	b.gt	405e70 <ferror@plt+0x4280>
  405e84:	adrp	x0, 423000 <ferror@plt+0x21410>
  405e88:	add	x0, x0, #0xd46
  405e8c:	bl	411dd4 <ferror@plt+0x101e4>
  405e90:	ldr	w8, [x20, #3576]
  405e94:	cmp	w8, #0x1
  405e98:	lsl	w19, w8, #3
  405e9c:	b.lt	405ec4 <ferror@plt+0x42d4>  // b.tstop
  405ea0:	mov	w0, #0x9                   	// #9
  405ea4:	bl	411e00 <ferror@plt+0x10210>
  405ea8:	sub	w8, w19, #0x8
  405eac:	cmp	w19, #0xf
  405eb0:	mov	w19, w8
  405eb4:	b.gt	405ea0 <ferror@plt+0x42b0>
  405eb8:	cmp	w8, #0x1
  405ebc:	b.ge	405ed0 <ferror@plt+0x42e0>  // b.tcont
  405ec0:	b	405ee8 <ferror@plt+0x42f8>
  405ec4:	mov	w8, w19
  405ec8:	cmp	w8, #0x1
  405ecc:	b.lt	405ee8 <ferror@plt+0x42f8>  // b.tstop
  405ed0:	add	w19, w8, #0x1
  405ed4:	mov	w0, #0x20                  	// #32
  405ed8:	bl	411e00 <ferror@plt+0x10210>
  405edc:	sub	w19, w19, #0x1
  405ee0:	cmp	w19, #0x1
  405ee4:	b.gt	405ed4 <ferror@plt+0x42e4>
  405ee8:	adrp	x0, 423000 <ferror@plt+0x21410>
  405eec:	add	x0, x0, #0xd78
  405ef0:	bl	411dd4 <ferror@plt+0x101e4>
  405ef4:	ldr	w8, [x20, #3576]
  405ef8:	cmp	w8, #0x1
  405efc:	lsl	w19, w8, #3
  405f00:	b.lt	405f28 <ferror@plt+0x4338>  // b.tstop
  405f04:	mov	w0, #0x9                   	// #9
  405f08:	bl	411e00 <ferror@plt+0x10210>
  405f0c:	sub	w8, w19, #0x8
  405f10:	cmp	w19, #0xf
  405f14:	mov	w19, w8
  405f18:	b.gt	405f04 <ferror@plt+0x4314>
  405f1c:	cmp	w8, #0x1
  405f20:	b.ge	405f34 <ferror@plt+0x4344>  // b.tcont
  405f24:	b	405f4c <ferror@plt+0x435c>
  405f28:	mov	w8, w19
  405f2c:	cmp	w8, #0x1
  405f30:	b.lt	405f4c <ferror@plt+0x435c>  // b.tstop
  405f34:	add	w19, w8, #0x1
  405f38:	mov	w0, #0x20                  	// #32
  405f3c:	bl	411e00 <ferror@plt+0x10210>
  405f40:	sub	w19, w19, #0x1
  405f44:	cmp	w19, #0x1
  405f48:	b.gt	405f38 <ferror@plt+0x4348>
  405f4c:	adrp	x0, 432000 <ferror@plt+0x30410>
  405f50:	add	x0, x0, #0xe9e
  405f54:	bl	411dd4 <ferror@plt+0x101e4>
  405f58:	ldr	w8, [x20, #3576]
  405f5c:	sub	w8, w8, #0x1
  405f60:	str	w8, [x20, #3576]
  405f64:	ldp	x20, x19, [sp, #32]
  405f68:	ldr	x21, [sp, #16]
  405f6c:	ldp	x29, x30, [sp], #48
  405f70:	ret
  405f74:	stp	x29, x30, [sp, #-32]!
  405f78:	stp	x20, x19, [sp, #16]
  405f7c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  405f80:	ldr	w8, [x8, #3576]
  405f84:	mov	x19, x0
  405f88:	mov	x29, sp
  405f8c:	cmp	w8, #0x1
  405f90:	lsl	w20, w8, #3
  405f94:	b.lt	405fbc <ferror@plt+0x43cc>  // b.tstop
  405f98:	mov	w0, #0x9                   	// #9
  405f9c:	bl	411e00 <ferror@plt+0x10210>
  405fa0:	sub	w8, w20, #0x8
  405fa4:	cmp	w20, #0xf
  405fa8:	mov	w20, w8
  405fac:	b.gt	405f98 <ferror@plt+0x43a8>
  405fb0:	cmp	w8, #0x1
  405fb4:	b.ge	405fc8 <ferror@plt+0x43d8>  // b.tcont
  405fb8:	b	405fe0 <ferror@plt+0x43f0>
  405fbc:	mov	w8, w20
  405fc0:	cmp	w8, #0x1
  405fc4:	b.lt	405fe0 <ferror@plt+0x43f0>  // b.tstop
  405fc8:	add	w20, w8, #0x1
  405fcc:	mov	w0, #0x20                  	// #32
  405fd0:	bl	411e00 <ferror@plt+0x10210>
  405fd4:	sub	w20, w20, #0x1
  405fd8:	cmp	w20, #0x1
  405fdc:	b.gt	405fcc <ferror@plt+0x43dc>
  405fe0:	mov	x0, x19
  405fe4:	ldp	x20, x19, [sp, #16]
  405fe8:	ldp	x29, x30, [sp], #32
  405fec:	b	411dd4 <ferror@plt+0x101e4>
  405ff0:	stp	x29, x30, [sp, #-48]!
  405ff4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  405ff8:	ldr	w8, [x8, #2752]
  405ffc:	str	x21, [sp, #16]
  406000:	stp	x20, x19, [sp, #32]
  406004:	mov	x29, sp
  406008:	cbnz	w8, 4062cc <ferror@plt+0x46dc>
  40600c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  406010:	ldr	w8, [x8, #3092]
  406014:	cbz	w8, 4062cc <ferror@plt+0x46dc>
  406018:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  40601c:	mov	w8, #0x3                   	// #3
  406020:	mov	w0, #0x9                   	// #9
  406024:	str	w8, [x20, #3576]
  406028:	bl	411e00 <ferror@plt+0x10210>
  40602c:	mov	w0, #0x9                   	// #9
  406030:	bl	411e00 <ferror@plt+0x10210>
  406034:	mov	w0, #0x9                   	// #9
  406038:	bl	411e00 <ferror@plt+0x10210>
  40603c:	adrp	x0, 423000 <ferror@plt+0x21410>
  406040:	add	x0, x0, #0xd9e
  406044:	bl	411dd4 <ferror@plt+0x101e4>
  406048:	ldr	w8, [x20, #3576]
  40604c:	cmp	w8, #0x1
  406050:	lsl	w19, w8, #3
  406054:	b.lt	40607c <ferror@plt+0x448c>  // b.tstop
  406058:	mov	w0, #0x9                   	// #9
  40605c:	bl	411e00 <ferror@plt+0x10210>
  406060:	sub	w8, w19, #0x8
  406064:	cmp	w19, #0xf
  406068:	mov	w19, w8
  40606c:	b.gt	406058 <ferror@plt+0x4468>
  406070:	cmp	w8, #0x1
  406074:	b.ge	406088 <ferror@plt+0x4498>  // b.tcont
  406078:	b	4060a0 <ferror@plt+0x44b0>
  40607c:	mov	w8, w19
  406080:	cmp	w8, #0x1
  406084:	b.lt	4060a0 <ferror@plt+0x44b0>  // b.tstop
  406088:	add	w19, w8, #0x1
  40608c:	mov	w0, #0x20                  	// #32
  406090:	bl	411e00 <ferror@plt+0x10210>
  406094:	sub	w19, w19, #0x1
  406098:	cmp	w19, #0x1
  40609c:	b.gt	40608c <ferror@plt+0x449c>
  4060a0:	adrp	x0, 423000 <ferror@plt+0x21410>
  4060a4:	add	x0, x0, #0xdb9
  4060a8:	bl	411dd4 <ferror@plt+0x101e4>
  4060ac:	ldr	w8, [x20, #3576]
  4060b0:	cmp	w8, #0x1
  4060b4:	lsl	w19, w8, #3
  4060b8:	b.lt	4060e0 <ferror@plt+0x44f0>  // b.tstop
  4060bc:	mov	w0, #0x9                   	// #9
  4060c0:	bl	411e00 <ferror@plt+0x10210>
  4060c4:	sub	w8, w19, #0x8
  4060c8:	cmp	w19, #0xf
  4060cc:	mov	w19, w8
  4060d0:	b.gt	4060bc <ferror@plt+0x44cc>
  4060d4:	cmp	w8, #0x1
  4060d8:	b.ge	4060ec <ferror@plt+0x44fc>  // b.tcont
  4060dc:	b	406104 <ferror@plt+0x4514>
  4060e0:	mov	w8, w19
  4060e4:	cmp	w8, #0x1
  4060e8:	b.lt	406104 <ferror@plt+0x4514>  // b.tstop
  4060ec:	add	w19, w8, #0x1
  4060f0:	mov	w0, #0x20                  	// #32
  4060f4:	bl	411e00 <ferror@plt+0x10210>
  4060f8:	sub	w19, w19, #0x1
  4060fc:	cmp	w19, #0x1
  406100:	b.gt	4060f0 <ferror@plt+0x4500>
  406104:	adrp	x0, 432000 <ferror@plt+0x30410>
  406108:	add	x0, x0, #0x22d
  40610c:	bl	411dd4 <ferror@plt+0x101e4>
  406110:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  406114:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  406118:	ldr	w10, [x8, #2628]
  40611c:	ldr	w9, [x9, #2428]
  406120:	ldr	w8, [x20, #3576]
  406124:	orr	w9, w9, w10
  406128:	lsl	w19, w8, #3
  40612c:	cmp	w8, #0x1
  406130:	cbz	w9, 40617c <ferror@plt+0x458c>
  406134:	b.lt	4061c4 <ferror@plt+0x45d4>  // b.tstop
  406138:	mov	w0, #0x9                   	// #9
  40613c:	bl	411e00 <ferror@plt+0x10210>
  406140:	sub	w8, w19, #0x8
  406144:	cmp	w19, #0xf
  406148:	mov	w19, w8
  40614c:	b.gt	406138 <ferror@plt+0x4548>
  406150:	cmp	w8, #0x1
  406154:	b.lt	4061d0 <ferror@plt+0x45e0>  // b.tstop
  406158:	adrp	x19, 423000 <ferror@plt+0x21410>
  40615c:	add	w21, w8, #0x1
  406160:	add	x19, x19, #0xde7
  406164:	mov	w0, #0x20                  	// #32
  406168:	bl	411e00 <ferror@plt+0x10210>
  40616c:	sub	w21, w21, #0x1
  406170:	cmp	w21, #0x1
  406174:	b.gt	406164 <ferror@plt+0x4574>
  406178:	b	4061f0 <ferror@plt+0x4600>
  40617c:	b.lt	4061dc <ferror@plt+0x45ec>  // b.tstop
  406180:	mov	w0, #0x9                   	// #9
  406184:	bl	411e00 <ferror@plt+0x10210>
  406188:	sub	w8, w19, #0x8
  40618c:	cmp	w19, #0xf
  406190:	mov	w19, w8
  406194:	b.gt	406180 <ferror@plt+0x4590>
  406198:	cmp	w8, #0x1
  40619c:	b.lt	4061e8 <ferror@plt+0x45f8>  // b.tstop
  4061a0:	adrp	x19, 423000 <ferror@plt+0x21410>
  4061a4:	add	w21, w8, #0x1
  4061a8:	add	x19, x19, #0xe11
  4061ac:	mov	w0, #0x20                  	// #32
  4061b0:	bl	411e00 <ferror@plt+0x10210>
  4061b4:	sub	w21, w21, #0x1
  4061b8:	cmp	w21, #0x1
  4061bc:	b.gt	4061ac <ferror@plt+0x45bc>
  4061c0:	b	4061f0 <ferror@plt+0x4600>
  4061c4:	mov	w8, w19
  4061c8:	cmp	w8, #0x1
  4061cc:	b.ge	406158 <ferror@plt+0x4568>  // b.tcont
  4061d0:	adrp	x19, 423000 <ferror@plt+0x21410>
  4061d4:	add	x19, x19, #0xde7
  4061d8:	b	4061f0 <ferror@plt+0x4600>
  4061dc:	mov	w8, w19
  4061e0:	cmp	w8, #0x1
  4061e4:	b.ge	4061a0 <ferror@plt+0x45b0>  // b.tcont
  4061e8:	adrp	x19, 423000 <ferror@plt+0x21410>
  4061ec:	add	x19, x19, #0xe11
  4061f0:	mov	x0, x19
  4061f4:	bl	411dd4 <ferror@plt+0x101e4>
  4061f8:	ldr	w8, [x20, #3576]
  4061fc:	cmp	w8, #0x1
  406200:	lsl	w19, w8, #3
  406204:	b.lt	40622c <ferror@plt+0x463c>  // b.tstop
  406208:	mov	w0, #0x9                   	// #9
  40620c:	bl	411e00 <ferror@plt+0x10210>
  406210:	sub	w8, w19, #0x8
  406214:	cmp	w19, #0xf
  406218:	mov	w19, w8
  40621c:	b.gt	406208 <ferror@plt+0x4618>
  406220:	cmp	w8, #0x1
  406224:	b.ge	406238 <ferror@plt+0x4648>  // b.tcont
  406228:	b	406250 <ferror@plt+0x4660>
  40622c:	mov	w8, w19
  406230:	cmp	w8, #0x1
  406234:	b.lt	406250 <ferror@plt+0x4660>  // b.tstop
  406238:	add	w19, w8, #0x1
  40623c:	mov	w0, #0x20                  	// #32
  406240:	bl	411e00 <ferror@plt+0x10210>
  406244:	sub	w19, w19, #0x1
  406248:	cmp	w19, #0x1
  40624c:	b.gt	40623c <ferror@plt+0x464c>
  406250:	adrp	x0, 423000 <ferror@plt+0x21410>
  406254:	add	x0, x0, #0xe37
  406258:	bl	411dd4 <ferror@plt+0x101e4>
  40625c:	ldr	w8, [x20, #3576]
  406260:	cmp	w8, #0x1
  406264:	lsl	w19, w8, #3
  406268:	b.lt	406290 <ferror@plt+0x46a0>  // b.tstop
  40626c:	mov	w0, #0x9                   	// #9
  406270:	bl	411e00 <ferror@plt+0x10210>
  406274:	sub	w8, w19, #0x8
  406278:	cmp	w19, #0xf
  40627c:	mov	w19, w8
  406280:	b.gt	40626c <ferror@plt+0x467c>
  406284:	cmp	w8, #0x1
  406288:	b.ge	40629c <ferror@plt+0x46ac>  // b.tcont
  40628c:	b	4062b4 <ferror@plt+0x46c4>
  406290:	mov	w8, w19
  406294:	cmp	w8, #0x1
  406298:	b.lt	4062b4 <ferror@plt+0x46c4>  // b.tstop
  40629c:	add	w19, w8, #0x1
  4062a0:	mov	w0, #0x20                  	// #32
  4062a4:	bl	411e00 <ferror@plt+0x10210>
  4062a8:	sub	w19, w19, #0x1
  4062ac:	cmp	w19, #0x1
  4062b0:	b.gt	4062a0 <ferror@plt+0x46b0>
  4062b4:	adrp	x0, 432000 <ferror@plt+0x30410>
  4062b8:	add	x0, x0, #0xc53
  4062bc:	bl	411dd4 <ferror@plt+0x101e4>
  4062c0:	mov	w0, #0xa                   	// #10
  4062c4:	bl	411e00 <ferror@plt+0x10210>
  4062c8:	str	wzr, [x20, #3576]
  4062cc:	ldp	x20, x19, [sp, #32]
  4062d0:	ldr	x21, [sp, #16]
  4062d4:	ldp	x29, x30, [sp], #48
  4062d8:	ret
  4062dc:	stp	x29, x30, [sp, #-96]!
  4062e0:	stp	x26, x25, [sp, #32]
  4062e4:	stp	x24, x23, [sp, #48]
  4062e8:	stp	x22, x21, [sp, #64]
  4062ec:	stp	x20, x19, [sp, #80]
  4062f0:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4062f4:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  4062f8:	ldrb	w9, [x19, #2440]
  4062fc:	ldr	w21, [x8, #568]
  406300:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x3330>
  406304:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  406308:	str	x27, [sp, #16]
  40630c:	mov	x29, sp
  406310:	cbz	w9, 406334 <ferror@plt+0x4744>
  406314:	ldr	w8, [x20, #3012]
  406318:	ldr	w9, [x22, #2432]
  40631c:	adrp	x0, 423000 <ferror@plt+0x21410>
  406320:	add	x0, x0, #0xe69
  406324:	add	w8, w8, w9
  406328:	add	w1, w8, #0x1
  40632c:	bl	412120 <ferror@plt+0x10530>
  406330:	b	406340 <ferror@plt+0x4750>
  406334:	adrp	x0, 423000 <ferror@plt+0x21410>
  406338:	add	x0, x0, #0xea6
  40633c:	bl	411dd4 <ferror@plt+0x101e4>
  406340:	ldr	w8, [x20, #3012]
  406344:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  406348:	ldr	w9, [x23, #588]
  40634c:	add	w26, w21, #0x1
  406350:	add	w10, w8, #0x2
  406354:	cmp	w10, w9
  406358:	b.lt	406374 <ferror@plt+0x4784>  // b.tstop
  40635c:	bl	41b8a8 <ferror@plt+0x19cb8>
  406360:	ldr	w8, [x20, #3012]
  406364:	ldr	w9, [x23, #588]
  406368:	add	w10, w8, #0x2
  40636c:	cmp	w10, w9
  406370:	b.ge	40635c <ferror@plt+0x476c>  // b.tcont
  406374:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  406378:	ldr	w9, [x23, #2492]
  40637c:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x5330>
  406380:	ldr	w10, [x21, #2640]
  406384:	add	w9, w9, #0x1
  406388:	cmp	w9, w10
  40638c:	b.lt	4063ac <ferror@plt+0x47bc>  // b.tstop
  406390:	bl	40384c <ferror@plt+0x1c5c>
  406394:	ldr	w8, [x23, #2492]
  406398:	ldr	w10, [x21, #2640]
  40639c:	add	w9, w8, #0x1
  4063a0:	cmp	w9, w10
  4063a4:	b.ge	406390 <ferror@plt+0x47a0>  // b.tcont
  4063a8:	ldr	w8, [x20, #3012]
  4063ac:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  4063b0:	ldr	x10, [x21, #352]
  4063b4:	add	w8, w8, #0x2
  4063b8:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  4063bc:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x1330>
  4063c0:	str	w8, [x10, w9, sxtw #2]
  4063c4:	ldr	x9, [x24, #3912]
  4063c8:	ldrsw	x8, [x20, #3012]
  4063cc:	add	x8, x9, x8, lsl #2
  4063d0:	str	w26, [x8, #4]
  4063d4:	ldr	w11, [x22, #2432]
  4063d8:	ldr	x8, [x25, #2448]
  4063dc:	ldrsw	x12, [x20, #3012]
  4063e0:	add	w11, w11, #0x1
  4063e4:	add	x12, x8, x12, lsl #2
  4063e8:	str	w11, [x12, #4]
  4063ec:	ldrsw	x11, [x20, #3012]
  4063f0:	mov	w12, #0x1                   	// #1
  4063f4:	add	x11, x8, x11, lsl #2
  4063f8:	str	w12, [x11, #8]
  4063fc:	ldrsw	x11, [x20, #3012]
  406400:	add	x11, x9, x11, lsl #2
  406404:	str	wzr, [x11, #8]
  406408:	ldr	w11, [x23, #2492]
  40640c:	tbnz	w11, #31, 406448 <ferror@plt+0x4858>
  406410:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  406414:	ldr	x12, [x12, #3320]
  406418:	mov	x11, xzr
  40641c:	mov	x13, #0xfffffffffffffffe    	// #-2
  406420:	ldr	w14, [x12], #8
  406424:	ldrsw	x15, [x10, x11, lsl #2]
  406428:	lsl	x15, x15, #2
  40642c:	sub	x15, x15, #0x4
  406430:	str	x13, [x8, x15]
  406434:	str	w14, [x9, x15]
  406438:	ldrsw	x14, [x23, #2492]
  40643c:	cmp	x11, x14
  406440:	add	x11, x11, #0x1
  406444:	b.lt	406420 <ferror@plt+0x4830>  // b.tstop
  406448:	ldr	w10, [x20, #3012]
  40644c:	tbnz	w10, #31, 4064f0 <ferror@plt+0x4900>
  406450:	mov	w26, wzr
  406454:	mov	x27, xzr
  406458:	b	406484 <ferror@plt+0x4894>
  40645c:	ldr	x8, [x24, #3912]
  406460:	mov	w0, wzr
  406464:	ldr	w1, [x8, x27, lsl #2]
  406468:	bl	412dd4 <ferror@plt+0x111e4>
  40646c:	ldrsw	x10, [x20, #3012]
  406470:	ldr	x8, [x25, #2448]
  406474:	sub	w26, w26, #0x1
  406478:	cmp	x27, x10
  40647c:	add	x27, x27, #0x1
  406480:	b.ge	4064ec <ferror@plt+0x48fc>  // b.tcont
  406484:	ldr	w0, [x8, x27, lsl #2]
  406488:	cmn	w0, #0x2
  40648c:	b.eq	40645c <ferror@plt+0x486c>  // b.none
  406490:	cmn	w0, #0x1
  406494:	b.ne	4064b4 <ferror@plt+0x48c4>  // b.any
  406498:	ldr	x8, [x21, #352]
  40649c:	ldrsw	x9, [x23, #2492]
  4064a0:	mov	w0, wzr
  4064a4:	add	x8, x8, x9, lsl #2
  4064a8:	ldr	w8, [x8, #4]
  4064ac:	add	w1, w26, w8
  4064b0:	b	406468 <ferror@plt+0x4878>
  4064b4:	cbz	w0, 4064e0 <ferror@plt+0x48f0>
  4064b8:	ldr	w8, [x22, #2432]
  4064bc:	cmp	w0, w8
  4064c0:	b.gt	4064e0 <ferror@plt+0x48f0>
  4064c4:	ldr	x8, [x24, #3912]
  4064c8:	ldr	x9, [x21, #352]
  4064cc:	ldrsw	x8, [x8, x27, lsl #2]
  4064d0:	ldr	w8, [x9, x8, lsl #2]
  4064d4:	add	w8, w0, w8
  4064d8:	add	w1, w26, w8
  4064dc:	b	406468 <ferror@plt+0x4878>
  4064e0:	mov	w0, wzr
  4064e4:	mov	w1, wzr
  4064e8:	b	406468 <ferror@plt+0x4878>
  4064ec:	ldr	x9, [x24, #3912]
  4064f0:	add	w10, w10, #0x1
  4064f4:	sbfiz	x10, x10, #2, #32
  4064f8:	ldr	w0, [x8, x10]
  4064fc:	ldr	w1, [x9, x10]
  406500:	bl	412dd4 <ferror@plt+0x111e4>
  406504:	ldrsw	x8, [x20, #3012]
  406508:	ldr	x9, [x25, #2448]
  40650c:	ldr	x10, [x24, #3912]
  406510:	lsl	x8, x8, #2
  406514:	add	x8, x8, #0x8
  406518:	ldr	w0, [x9, x8]
  40651c:	ldr	w1, [x10, x8]
  406520:	bl	412dd4 <ferror@plt+0x111e4>
  406524:	ldrb	w8, [x19, #2440]
  406528:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x4330>
  40652c:	cbz	w8, 40658c <ferror@plt+0x499c>
  406530:	adrp	x0, 423000 <ferror@plt+0x21410>
  406534:	add	x0, x0, #0xedc
  406538:	bl	411dd4 <ferror@plt+0x101e4>
  40653c:	ldrb	w8, [x19, #2440]
  406540:	cbz	w8, 40658c <ferror@plt+0x499c>
  406544:	ldr	w8, [x20, #1340]
  406548:	mov	w1, #0x1                   	// #1
  40654c:	adrp	x0, 423000 <ferror@plt+0x21410>
  406550:	add	x0, x0, #0xee4
  406554:	bfi	w1, w8, #1, #31
  406558:	bl	412120 <ferror@plt+0x10530>
  40655c:	ldrb	w8, [x19, #2440]
  406560:	cbnz	w8, 4065a0 <ferror@plt+0x49b0>
  406564:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  406568:	ldr	w8, [x8, #588]
  40656c:	cbz	w8, 4065f0 <ferror@plt+0x4a00>
  406570:	ldp	x20, x19, [sp, #80]
  406574:	ldp	x22, x21, [sp, #64]
  406578:	ldp	x24, x23, [sp, #48]
  40657c:	ldp	x26, x25, [sp, #32]
  406580:	ldr	x27, [sp, #16]
  406584:	ldp	x29, x30, [sp], #96
  406588:	b	40660c <ferror@plt+0x4a1c>
  40658c:	adrp	x0, 423000 <ferror@plt+0x21410>
  406590:	add	x0, x0, #0xf22
  406594:	bl	411dd4 <ferror@plt+0x101e4>
  406598:	ldrb	w8, [x19, #2440]
  40659c:	cbz	w8, 406564 <ferror@plt+0x4974>
  4065a0:	adrp	x0, 43b000 <ferror@plt+0x39410>
  4065a4:	add	x0, x0, #0x845
  4065a8:	bl	411dd4 <ferror@plt+0x101e4>
  4065ac:	ldr	w8, [x20, #1340]
  4065b0:	tbnz	w8, #31, 4065e0 <ferror@plt+0x49f0>
  4065b4:	adrp	x19, 423000 <ferror@plt+0x21410>
  4065b8:	mov	x22, xzr
  4065bc:	add	x19, x19, #0xf5e
  4065c0:	ldr	x8, [x21, #352]
  4065c4:	mov	x0, x19
  4065c8:	ldr	w1, [x8, x22, lsl #2]
  4065cc:	bl	412120 <ferror@plt+0x10530>
  4065d0:	ldrsw	x8, [x20, #1340]
  4065d4:	cmp	x22, x8, lsl #1
  4065d8:	add	x22, x22, #0x1
  4065dc:	b.lt	4065c0 <ferror@plt+0x49d0>  // b.tstop
  4065e0:	bl	411ccc <ferror@plt+0x100dc>
  4065e4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  4065e8:	ldr	w8, [x8, #588]
  4065ec:	cbnz	w8, 406570 <ferror@plt+0x4980>
  4065f0:	ldp	x20, x19, [sp, #80]
  4065f4:	ldp	x22, x21, [sp, #64]
  4065f8:	ldp	x24, x23, [sp, #48]
  4065fc:	ldp	x26, x25, [sp, #32]
  406600:	ldr	x27, [sp, #16]
  406604:	ldp	x29, x30, [sp], #96
  406608:	ret
  40660c:	stp	x29, x30, [sp, #-96]!
  406610:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  406614:	ldrb	w8, [x8, #2440]
  406618:	stp	x22, x21, [sp, #64]
  40661c:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x3330>
  406620:	ldr	w2, [x22, #3008]
  406624:	adrp	x9, 425000 <ferror@plt+0x23410>
  406628:	adrp	x10, 425000 <ferror@plt+0x23410>
  40662c:	add	x9, x9, #0xecf
  406630:	add	x10, x10, #0xef9
  406634:	cmp	w8, #0x0
  406638:	adrp	x1, 423000 <ferror@plt+0x21410>
  40663c:	csel	x0, x10, x9, eq  // eq = none
  406640:	add	x1, x1, #0xf77
  406644:	str	x27, [sp, #16]
  406648:	stp	x26, x25, [sp, #32]
  40664c:	stp	x24, x23, [sp, #48]
  406650:	stp	x20, x19, [sp, #80]
  406654:	mov	x29, sp
  406658:	bl	41240c <ferror@plt+0x1081c>
  40665c:	ldr	w8, [x22, #3008]
  406660:	cmp	w8, #0x2
  406664:	b.lt	40669c <ferror@plt+0x4aac>  // b.tstop
  406668:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  40666c:	mov	w19, #0x1                   	// #1
  406670:	add	x20, x20, #0xa70
  406674:	lsl	x8, x19, #2
  406678:	ldr	w9, [x20, x8]
  40667c:	cmp	w9, #0x0
  406680:	cneg	w0, w9, mi  // mi = first
  406684:	str	w0, [x20, x8]
  406688:	bl	412138 <ferror@plt+0x10548>
  40668c:	ldrsw	x8, [x22, #3008]
  406690:	add	x19, x19, #0x1
  406694:	cmp	x19, x8
  406698:	b.lt	406674 <ferror@plt+0x4a84>  // b.tstop
  40669c:	bl	411ccc <ferror@plt+0x100dc>
  4066a0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  4066a4:	ldr	w8, [x8, #616]
  4066a8:	cbnz	w8, 4066c8 <ferror@plt+0x4ad8>
  4066ac:	ldp	x20, x19, [sp, #80]
  4066b0:	ldp	x22, x21, [sp, #64]
  4066b4:	ldp	x24, x23, [sp, #48]
  4066b8:	ldp	x26, x25, [sp, #32]
  4066bc:	ldr	x27, [sp, #16]
  4066c0:	ldp	x29, x30, [sp], #96
  4066c4:	ret
  4066c8:	adrp	x1, 423000 <ferror@plt+0x21410>
  4066cc:	add	x1, x1, #0xf7d
  4066d0:	mov	w2, #0x5                   	// #5
  4066d4:	mov	x0, xzr
  4066d8:	bl	401ae0 <dcgettext@plt>
  4066dc:	adrp	x23, 45e000 <ferror@plt+0x5c410>
  4066e0:	ldr	x1, [x23, #3264]
  4066e4:	bl	4017a0 <fputs@plt>
  4066e8:	ldr	w8, [x22, #3008]
  4066ec:	add	w9, w8, #0x7
  4066f0:	cmp	w8, #0x0
  4066f4:	csel	w9, w9, w8, lt  // lt = tstop
  4066f8:	cmp	w8, #0x8
  4066fc:	b.lt	4066ac <ferror@plt+0x4abc>  // b.tstop
  406700:	asr	w25, w9, #3
  406704:	adrp	x26, 465000 <stdin@@GLIBC_2.17+0x6330>
  406708:	adrp	x19, 423000 <ferror@plt+0x21410>
  40670c:	mov	x24, xzr
  406710:	add	x26, x26, #0xa70
  406714:	sxtw	x27, w25
  406718:	add	x19, x19, #0xf96
  40671c:	ldr	x21, [x23, #3264]
  406720:	cmp	w24, w8
  406724:	b.lt	406750 <ferror@plt+0x4b60>  // b.tstop
  406728:	mov	w0, #0xa                   	// #10
  40672c:	mov	x1, x21
  406730:	bl	401800 <putc@plt>
  406734:	add	x24, x24, #0x1
  406738:	cmp	x24, x25
  40673c:	b.eq	4066ac <ferror@plt+0x4abc>  // b.none
  406740:	ldr	w8, [x22, #3008]
  406744:	ldr	x21, [x23, #3264]
  406748:	cmp	w24, w8
  40674c:	b.ge	406728 <ferror@plt+0x4b38>  // b.tcont
  406750:	mov	x20, x24
  406754:	mov	w0, w20
  406758:	bl	411b8c <ferror@plt+0xff9c>
  40675c:	ldr	w3, [x26, x20, lsl #2]
  406760:	mov	x2, x0
  406764:	mov	x0, x21
  406768:	mov	x1, x19
  40676c:	bl	401bc0 <fprintf@plt>
  406770:	ldr	x1, [x23, #3264]
  406774:	mov	w0, #0x20                  	// #32
  406778:	bl	401800 <putc@plt>
  40677c:	ldrsw	x8, [x22, #3008]
  406780:	ldr	x21, [x23, #3264]
  406784:	add	x20, x20, x27
  406788:	cmp	x20, x8
  40678c:	b.ge	406728 <ferror@plt+0x4b38>  // b.tcont
  406790:	b	406754 <ferror@plt+0x4b64>
  406794:	stp	x29, x30, [sp, #-48]!
  406798:	stp	x20, x19, [sp, #32]
  40679c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4067a0:	ldr	w8, [x8, #2628]
  4067a4:	str	x21, [sp, #16]
  4067a8:	mov	x29, sp
  4067ac:	cbz	w8, 4067e8 <ferror@plt+0x4bf8>
  4067b0:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4067b4:	ldr	w8, [x8, #3576]
  4067b8:	cmp	w8, #0x1
  4067bc:	lsl	w19, w8, #3
  4067c0:	b.lt	40682c <ferror@plt+0x4c3c>  // b.tstop
  4067c4:	mov	w0, #0x9                   	// #9
  4067c8:	bl	411e00 <ferror@plt+0x10210>
  4067cc:	sub	w8, w19, #0x8
  4067d0:	cmp	w19, #0xf
  4067d4:	mov	w19, w8
  4067d8:	b.gt	4067c4 <ferror@plt+0x4bd4>
  4067dc:	cmp	w8, #0x1
  4067e0:	b.ge	406838 <ferror@plt+0x4c48>  // b.tcont
  4067e4:	b	406850 <ferror@plt+0x4c60>
  4067e8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4067ec:	ldr	w8, [x8, #2428]
  4067f0:	cbz	w8, 406868 <ferror@plt+0x4c78>
  4067f4:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4067f8:	ldr	w8, [x8, #3576]
  4067fc:	cmp	w8, #0x1
  406800:	lsl	w19, w8, #3
  406804:	b.lt	4068ac <ferror@plt+0x4cbc>  // b.tstop
  406808:	mov	w0, #0x9                   	// #9
  40680c:	bl	411e00 <ferror@plt+0x10210>
  406810:	sub	w8, w19, #0x8
  406814:	cmp	w19, #0xf
  406818:	mov	w19, w8
  40681c:	b.gt	406808 <ferror@plt+0x4c18>
  406820:	cmp	w8, #0x1
  406824:	b.ge	4068b8 <ferror@plt+0x4cc8>  // b.tcont
  406828:	b	4068d0 <ferror@plt+0x4ce0>
  40682c:	mov	w8, w19
  406830:	cmp	w8, #0x1
  406834:	b.lt	406850 <ferror@plt+0x4c60>  // b.tstop
  406838:	add	w19, w8, #0x1
  40683c:	mov	w0, #0x20                  	// #32
  406840:	bl	411e00 <ferror@plt+0x10210>
  406844:	sub	w19, w19, #0x1
  406848:	cmp	w19, #0x1
  40684c:	b.gt	40683c <ferror@plt+0x4c4c>
  406850:	adrp	x0, 423000 <ferror@plt+0x21410>
  406854:	add	x0, x0, #0xfa1
  406858:	ldp	x20, x19, [sp, #32]
  40685c:	ldr	x21, [sp, #16]
  406860:	ldp	x29, x30, [sp], #48
  406864:	b	411dd4 <ferror@plt+0x101e4>
  406868:	adrp	x19, 45e000 <ferror@plt+0x5c410>
  40686c:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  406870:	ldr	w8, [x19, #3576]
  406874:	ldr	w9, [x20, #2752]
  406878:	lsl	w21, w8, #3
  40687c:	cmp	w8, #0x1
  406880:	cbz	w9, 4068e8 <ferror@plt+0x4cf8>
  406884:	b.lt	406908 <ferror@plt+0x4d18>  // b.tstop
  406888:	mov	w0, #0x9                   	// #9
  40688c:	bl	411e00 <ferror@plt+0x10210>
  406890:	sub	w8, w21, #0x8
  406894:	cmp	w21, #0xf
  406898:	mov	w21, w8
  40689c:	b.gt	406888 <ferror@plt+0x4c98>
  4068a0:	cmp	w8, #0x1
  4068a4:	b.ge	406914 <ferror@plt+0x4d24>  // b.tcont
  4068a8:	b	40692c <ferror@plt+0x4d3c>
  4068ac:	mov	w8, w19
  4068b0:	cmp	w8, #0x1
  4068b4:	b.lt	4068d0 <ferror@plt+0x4ce0>  // b.tstop
  4068b8:	add	w19, w8, #0x1
  4068bc:	mov	w0, #0x20                  	// #32
  4068c0:	bl	411e00 <ferror@plt+0x10210>
  4068c4:	sub	w19, w19, #0x1
  4068c8:	cmp	w19, #0x1
  4068cc:	b.gt	4068bc <ferror@plt+0x4ccc>
  4068d0:	adrp	x0, 423000 <ferror@plt+0x21410>
  4068d4:	add	x0, x0, #0xfc7
  4068d8:	ldp	x20, x19, [sp, #32]
  4068dc:	ldr	x21, [sp, #16]
  4068e0:	ldp	x29, x30, [sp], #48
  4068e4:	b	411dd4 <ferror@plt+0x101e4>
  4068e8:	b.lt	406c50 <ferror@plt+0x5060>  // b.tstop
  4068ec:	mov	w0, #0x9                   	// #9
  4068f0:	bl	411e00 <ferror@plt+0x10210>
  4068f4:	sub	w8, w21, #0x8
  4068f8:	cmp	w21, #0xf
  4068fc:	mov	w21, w8
  406900:	b.gt	4068ec <ferror@plt+0x4cfc>
  406904:	b	406c54 <ferror@plt+0x5064>
  406908:	mov	w8, w21
  40690c:	cmp	w8, #0x1
  406910:	b.lt	40692c <ferror@plt+0x4d3c>  // b.tstop
  406914:	add	w20, w8, #0x1
  406918:	mov	w0, #0x20                  	// #32
  40691c:	bl	411e00 <ferror@plt+0x10210>
  406920:	sub	w20, w20, #0x1
  406924:	cmp	w20, #0x1
  406928:	b.gt	406918 <ferror@plt+0x4d28>
  40692c:	adrp	x0, 423000 <ferror@plt+0x21410>
  406930:	add	x0, x0, #0xfed
  406934:	bl	411dd4 <ferror@plt+0x101e4>
  406938:	ldr	w8, [x19, #3576]
  40693c:	cmp	w8, #0x1
  406940:	lsl	w20, w8, #3
  406944:	b.lt	40696c <ferror@plt+0x4d7c>  // b.tstop
  406948:	mov	w0, #0x9                   	// #9
  40694c:	bl	411e00 <ferror@plt+0x10210>
  406950:	sub	w8, w20, #0x8
  406954:	cmp	w20, #0xf
  406958:	mov	w20, w8
  40695c:	b.gt	406948 <ferror@plt+0x4d58>
  406960:	cmp	w8, #0x1
  406964:	b.ge	406978 <ferror@plt+0x4d88>  // b.tcont
  406968:	b	406990 <ferror@plt+0x4da0>
  40696c:	mov	w8, w20
  406970:	cmp	w8, #0x1
  406974:	b.lt	406990 <ferror@plt+0x4da0>  // b.tstop
  406978:	add	w20, w8, #0x1
  40697c:	mov	w0, #0x20                  	// #32
  406980:	bl	411e00 <ferror@plt+0x10210>
  406984:	sub	w20, w20, #0x1
  406988:	cmp	w20, #0x1
  40698c:	b.gt	40697c <ferror@plt+0x4d8c>
  406990:	adrp	x0, 424000 <ferror@plt+0x22410>
  406994:	add	x0, x0, #0x17
  406998:	bl	411dd4 <ferror@plt+0x101e4>
  40699c:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x4330>
  4069a0:	ldr	w8, [x20, #2372]
  4069a4:	cbnz	w8, 4069b4 <ferror@plt+0x4dc4>
  4069a8:	adrp	x0, 424000 <ferror@plt+0x22410>
  4069ac:	add	x0, x0, #0x42
  4069b0:	bl	411dd4 <ferror@plt+0x101e4>
  4069b4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4069b8:	ldr	w8, [x8, #592]
  4069bc:	cbz	w8, 4069cc <ferror@plt+0x4ddc>
  4069c0:	adrp	x0, 424000 <ferror@plt+0x22410>
  4069c4:	add	x0, x0, #0x66
  4069c8:	bl	411dd4 <ferror@plt+0x101e4>
  4069cc:	ldr	w8, [x20, #2372]
  4069d0:	cbnz	w8, 4069e0 <ferror@plt+0x4df0>
  4069d4:	adrp	x0, 426000 <ferror@plt+0x24410>
  4069d8:	add	x0, x0, #0xbb7
  4069dc:	bl	411dd4 <ferror@plt+0x101e4>
  4069e0:	ldr	w8, [x19, #3576]
  4069e4:	cmp	w8, #0x1
  4069e8:	lsl	w21, w8, #3
  4069ec:	b.lt	406a14 <ferror@plt+0x4e24>  // b.tstop
  4069f0:	mov	w0, #0x9                   	// #9
  4069f4:	bl	411e00 <ferror@plt+0x10210>
  4069f8:	sub	w8, w21, #0x8
  4069fc:	cmp	w21, #0xf
  406a00:	mov	w21, w8
  406a04:	b.gt	4069f0 <ferror@plt+0x4e00>
  406a08:	cmp	w8, #0x1
  406a0c:	b.ge	406a20 <ferror@plt+0x4e30>  // b.tcont
  406a10:	b	406a38 <ferror@plt+0x4e48>
  406a14:	mov	w8, w21
  406a18:	cmp	w8, #0x1
  406a1c:	b.lt	406a38 <ferror@plt+0x4e48>  // b.tstop
  406a20:	add	w21, w8, #0x1
  406a24:	mov	w0, #0x20                  	// #32
  406a28:	bl	411e00 <ferror@plt+0x10210>
  406a2c:	sub	w21, w21, #0x1
  406a30:	cmp	w21, #0x1
  406a34:	b.gt	406a24 <ferror@plt+0x4e34>
  406a38:	adrp	x0, 424000 <ferror@plt+0x22410>
  406a3c:	add	x0, x0, #0x9f
  406a40:	bl	411dd4 <ferror@plt+0x101e4>
  406a44:	ldr	w8, [x19, #3576]
  406a48:	add	w9, w8, #0x1
  406a4c:	str	w9, [x19, #3576]
  406a50:	tbnz	w8, #31, 406a80 <ferror@plt+0x4e90>
  406a54:	lsl	w8, w8, #3
  406a58:	add	w21, w8, #0x10
  406a5c:	mov	w0, #0x9                   	// #9
  406a60:	bl	411e00 <ferror@plt+0x10210>
  406a64:	sub	w21, w21, #0x8
  406a68:	cmp	w21, #0xf
  406a6c:	b.gt	406a5c <ferror@plt+0x4e6c>
  406a70:	sub	w8, w21, #0x8
  406a74:	cmp	w8, #0x1
  406a78:	b.ge	406a8c <ferror@plt+0x4e9c>  // b.tcont
  406a7c:	b	406aa4 <ferror@plt+0x4eb4>
  406a80:	lsl	w8, w9, #3
  406a84:	cmp	w8, #0x1
  406a88:	b.lt	406aa4 <ferror@plt+0x4eb4>  // b.tstop
  406a8c:	add	w21, w8, #0x1
  406a90:	mov	w0, #0x20                  	// #32
  406a94:	bl	411e00 <ferror@plt+0x10210>
  406a98:	sub	w21, w21, #0x1
  406a9c:	cmp	w21, #0x1
  406aa0:	b.gt	406a90 <ferror@plt+0x4ea0>
  406aa4:	adrp	x0, 432000 <ferror@plt+0x30410>
  406aa8:	add	x0, x0, #0xcd4
  406aac:	bl	411dd4 <ferror@plt+0x101e4>
  406ab0:	ldr	w8, [x19, #3576]
  406ab4:	cmp	w8, #0x1
  406ab8:	lsl	w21, w8, #3
  406abc:	b.lt	406ae4 <ferror@plt+0x4ef4>  // b.tstop
  406ac0:	mov	w0, #0x9                   	// #9
  406ac4:	bl	411e00 <ferror@plt+0x10210>
  406ac8:	sub	w8, w21, #0x8
  406acc:	cmp	w21, #0xf
  406ad0:	mov	w21, w8
  406ad4:	b.gt	406ac0 <ferror@plt+0x4ed0>
  406ad8:	cmp	w8, #0x1
  406adc:	b.ge	406af0 <ferror@plt+0x4f00>  // b.tcont
  406ae0:	b	406b08 <ferror@plt+0x4f18>
  406ae4:	mov	w8, w21
  406ae8:	cmp	w8, #0x1
  406aec:	b.lt	406b08 <ferror@plt+0x4f18>  // b.tstop
  406af0:	add	w21, w8, #0x1
  406af4:	mov	w0, #0x20                  	// #32
  406af8:	bl	411e00 <ferror@plt+0x10210>
  406afc:	sub	w21, w21, #0x1
  406b00:	cmp	w21, #0x1
  406b04:	b.gt	406af4 <ferror@plt+0x4f04>
  406b08:	adrp	x0, 424000 <ferror@plt+0x22410>
  406b0c:	add	x0, x0, #0xd4
  406b10:	bl	411dd4 <ferror@plt+0x101e4>
  406b14:	ldr	w8, [x19, #3576]
  406b18:	add	w9, w8, #0x1
  406b1c:	str	w9, [x19, #3576]
  406b20:	tbnz	w8, #31, 406b50 <ferror@plt+0x4f60>
  406b24:	lsl	w8, w8, #3
  406b28:	add	w21, w8, #0x10
  406b2c:	mov	w0, #0x9                   	// #9
  406b30:	bl	411e00 <ferror@plt+0x10210>
  406b34:	sub	w21, w21, #0x8
  406b38:	cmp	w21, #0xf
  406b3c:	b.gt	406b2c <ferror@plt+0x4f3c>
  406b40:	sub	w8, w21, #0x8
  406b44:	cmp	w8, #0x1
  406b48:	b.ge	406b5c <ferror@plt+0x4f6c>  // b.tcont
  406b4c:	b	406b74 <ferror@plt+0x4f84>
  406b50:	lsl	w8, w9, #3
  406b54:	cmp	w8, #0x1
  406b58:	b.lt	406b74 <ferror@plt+0x4f84>  // b.tstop
  406b5c:	add	w21, w8, #0x1
  406b60:	mov	w0, #0x20                  	// #32
  406b64:	bl	411e00 <ferror@plt+0x10210>
  406b68:	sub	w21, w21, #0x1
  406b6c:	cmp	w21, #0x1
  406b70:	b.gt	406b60 <ferror@plt+0x4f70>
  406b74:	adrp	x0, 432000 <ferror@plt+0x30410>
  406b78:	add	x0, x0, #0xcd4
  406b7c:	bl	411dd4 <ferror@plt+0x101e4>
  406b80:	ldr	w8, [x19, #3576]
  406b84:	cmp	w8, #0x1
  406b88:	lsl	w21, w8, #3
  406b8c:	b.lt	406bb4 <ferror@plt+0x4fc4>  // b.tstop
  406b90:	mov	w0, #0x9                   	// #9
  406b94:	bl	411e00 <ferror@plt+0x10210>
  406b98:	sub	w8, w21, #0x8
  406b9c:	cmp	w21, #0xf
  406ba0:	mov	w21, w8
  406ba4:	b.gt	406b90 <ferror@plt+0x4fa0>
  406ba8:	cmp	w8, #0x1
  406bac:	b.ge	406bc0 <ferror@plt+0x4fd0>  // b.tcont
  406bb0:	b	406bd8 <ferror@plt+0x4fe8>
  406bb4:	mov	w8, w21
  406bb8:	cmp	w8, #0x1
  406bbc:	b.lt	406bd8 <ferror@plt+0x4fe8>  // b.tstop
  406bc0:	add	w21, w8, #0x1
  406bc4:	mov	w0, #0x20                  	// #32
  406bc8:	bl	411e00 <ferror@plt+0x10210>
  406bcc:	sub	w21, w21, #0x1
  406bd0:	cmp	w21, #0x1
  406bd4:	b.gt	406bc4 <ferror@plt+0x4fd4>
  406bd8:	adrp	x0, 424000 <ferror@plt+0x22410>
  406bdc:	add	x0, x0, #0x118
  406be0:	bl	411dd4 <ferror@plt+0x101e4>
  406be4:	ldr	w9, [x20, #2372]
  406be8:	ldr	w8, [x19, #3576]
  406bec:	cbz	w9, 406c20 <ferror@plt+0x5030>
  406bf0:	cmp	w8, #0x1
  406bf4:	lsl	w20, w8, #3
  406bf8:	b.lt	406cc0 <ferror@plt+0x50d0>  // b.tstop
  406bfc:	mov	w0, #0x9                   	// #9
  406c00:	bl	411e00 <ferror@plt+0x10210>
  406c04:	sub	w8, w20, #0x8
  406c08:	cmp	w20, #0xf
  406c0c:	mov	w20, w8
  406c10:	b.gt	406bfc <ferror@plt+0x500c>
  406c14:	cmp	w8, #0x1
  406c18:	b.ge	406ccc <ferror@plt+0x50dc>  // b.tcont
  406c1c:	b	406ce4 <ferror@plt+0x50f4>
  406c20:	add	w9, w8, #0x1
  406c24:	str	w9, [x19, #3576]
  406c28:	tbnz	w8, #31, 40724c <ferror@plt+0x565c>
  406c2c:	lsl	w8, w8, #3
  406c30:	add	w20, w8, #0x10
  406c34:	mov	w0, #0x9                   	// #9
  406c38:	bl	411e00 <ferror@plt+0x10210>
  406c3c:	sub	w20, w20, #0x8
  406c40:	cmp	w20, #0xf
  406c44:	b.gt	406c34 <ferror@plt+0x5044>
  406c48:	sub	w8, w20, #0x8
  406c4c:	b	407250 <ferror@plt+0x5660>
  406c50:	mov	w8, w21
  406c54:	cmp	w8, #0x1
  406c58:	b.lt	406c74 <ferror@plt+0x5084>  // b.tstop
  406c5c:	add	w21, w8, #0x1
  406c60:	mov	w0, #0x20                  	// #32
  406c64:	bl	411e00 <ferror@plt+0x10210>
  406c68:	sub	w21, w21, #0x1
  406c6c:	cmp	w21, #0x1
  406c70:	b.gt	406c60 <ferror@plt+0x5070>
  406c74:	adrp	x0, 423000 <ferror@plt+0x21410>
  406c78:	add	x0, x0, #0xfc7
  406c7c:	bl	411dd4 <ferror@plt+0x101e4>
  406c80:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  406c84:	ldr	w8, [x8, #1328]
  406c88:	cbz	w8, 407c74 <ferror@plt+0x6084>
  406c8c:	ldr	w8, [x20, #2752]
  406c90:	cbnz	w8, 407c74 <ferror@plt+0x6084>
  406c94:	ldr	w8, [x19, #3576]
  406c98:	cmp	w8, #0x1
  406c9c:	lsl	w20, w8, #3
  406ca0:	b.lt	407a64 <ferror@plt+0x5e74>  // b.tstop
  406ca4:	mov	w0, #0x9                   	// #9
  406ca8:	bl	411e00 <ferror@plt+0x10210>
  406cac:	sub	w8, w20, #0x8
  406cb0:	cmp	w20, #0xf
  406cb4:	mov	w20, w8
  406cb8:	b.gt	406ca4 <ferror@plt+0x50b4>
  406cbc:	b	407a68 <ferror@plt+0x5e78>
  406cc0:	mov	w8, w20
  406cc4:	cmp	w8, #0x1
  406cc8:	b.lt	406ce4 <ferror@plt+0x50f4>  // b.tstop
  406ccc:	add	w20, w8, #0x1
  406cd0:	mov	w0, #0x20                  	// #32
  406cd4:	bl	411e00 <ferror@plt+0x10210>
  406cd8:	sub	w20, w20, #0x1
  406cdc:	cmp	w20, #0x1
  406ce0:	b.gt	406cd0 <ferror@plt+0x50e0>
  406ce4:	adrp	x0, 424000 <ferror@plt+0x22410>
  406ce8:	add	x0, x0, #0x13a
  406cec:	bl	411dd4 <ferror@plt+0x101e4>
  406cf0:	ldr	w8, [x19, #3576]
  406cf4:	cmp	w8, #0x1
  406cf8:	lsl	w20, w8, #3
  406cfc:	b.lt	406d24 <ferror@plt+0x5134>  // b.tstop
  406d00:	mov	w0, #0x9                   	// #9
  406d04:	bl	411e00 <ferror@plt+0x10210>
  406d08:	sub	w8, w20, #0x8
  406d0c:	cmp	w20, #0xf
  406d10:	mov	w20, w8
  406d14:	b.gt	406d00 <ferror@plt+0x5110>
  406d18:	cmp	w8, #0x1
  406d1c:	b.ge	406d30 <ferror@plt+0x5140>  // b.tcont
  406d20:	b	406d48 <ferror@plt+0x5158>
  406d24:	mov	w8, w20
  406d28:	cmp	w8, #0x1
  406d2c:	b.lt	406d48 <ferror@plt+0x5158>  // b.tstop
  406d30:	add	w20, w8, #0x1
  406d34:	mov	w0, #0x20                  	// #32
  406d38:	bl	411e00 <ferror@plt+0x10210>
  406d3c:	sub	w20, w20, #0x1
  406d40:	cmp	w20, #0x1
  406d44:	b.gt	406d34 <ferror@plt+0x5144>
  406d48:	adrp	x0, 424000 <ferror@plt+0x22410>
  406d4c:	add	x0, x0, #0x161
  406d50:	bl	411dd4 <ferror@plt+0x101e4>
  406d54:	ldr	w8, [x19, #3576]
  406d58:	add	w9, w8, #0x1
  406d5c:	str	w9, [x19, #3576]
  406d60:	tbnz	w8, #31, 406d90 <ferror@plt+0x51a0>
  406d64:	lsl	w8, w8, #3
  406d68:	add	w20, w8, #0x10
  406d6c:	mov	w0, #0x9                   	// #9
  406d70:	bl	411e00 <ferror@plt+0x10210>
  406d74:	sub	w20, w20, #0x8
  406d78:	cmp	w20, #0xf
  406d7c:	b.gt	406d6c <ferror@plt+0x517c>
  406d80:	sub	w8, w20, #0x8
  406d84:	cmp	w8, #0x1
  406d88:	b.ge	406d9c <ferror@plt+0x51ac>  // b.tcont
  406d8c:	b	406db4 <ferror@plt+0x51c4>
  406d90:	lsl	w8, w9, #3
  406d94:	cmp	w8, #0x1
  406d98:	b.lt	406db4 <ferror@plt+0x51c4>  // b.tstop
  406d9c:	add	w20, w8, #0x1
  406da0:	mov	w0, #0x20                  	// #32
  406da4:	bl	411e00 <ferror@plt+0x10210>
  406da8:	sub	w20, w20, #0x1
  406dac:	cmp	w20, #0x1
  406db0:	b.gt	406da0 <ferror@plt+0x51b0>
  406db4:	adrp	x0, 432000 <ferror@plt+0x30410>
  406db8:	add	x0, x0, #0xcd4
  406dbc:	bl	411dd4 <ferror@plt+0x101e4>
  406dc0:	ldr	w8, [x19, #3576]
  406dc4:	cmp	w8, #0x1
  406dc8:	lsl	w20, w8, #3
  406dcc:	b.lt	406df4 <ferror@plt+0x5204>  // b.tstop
  406dd0:	mov	w0, #0x9                   	// #9
  406dd4:	bl	411e00 <ferror@plt+0x10210>
  406dd8:	sub	w8, w20, #0x8
  406ddc:	cmp	w20, #0xf
  406de0:	mov	w20, w8
  406de4:	b.gt	406dd0 <ferror@plt+0x51e0>
  406de8:	cmp	w8, #0x1
  406dec:	b.ge	406e00 <ferror@plt+0x5210>  // b.tcont
  406df0:	b	406e18 <ferror@plt+0x5228>
  406df4:	mov	w8, w20
  406df8:	cmp	w8, #0x1
  406dfc:	b.lt	406e18 <ferror@plt+0x5228>  // b.tstop
  406e00:	add	w20, w8, #0x1
  406e04:	mov	w0, #0x20                  	// #32
  406e08:	bl	411e00 <ferror@plt+0x10210>
  406e0c:	sub	w20, w20, #0x1
  406e10:	cmp	w20, #0x1
  406e14:	b.gt	406e04 <ferror@plt+0x5214>
  406e18:	adrp	x0, 424000 <ferror@plt+0x22410>
  406e1c:	add	x0, x0, #0x189
  406e20:	bl	411dd4 <ferror@plt+0x101e4>
  406e24:	ldr	w8, [x19, #3576]
  406e28:	add	w9, w8, #0x1
  406e2c:	str	w9, [x19, #3576]
  406e30:	tbnz	w8, #31, 406e60 <ferror@plt+0x5270>
  406e34:	lsl	w8, w8, #3
  406e38:	add	w20, w8, #0x10
  406e3c:	mov	w0, #0x9                   	// #9
  406e40:	bl	411e00 <ferror@plt+0x10210>
  406e44:	sub	w20, w20, #0x8
  406e48:	cmp	w20, #0xf
  406e4c:	b.gt	406e3c <ferror@plt+0x524c>
  406e50:	sub	w8, w20, #0x8
  406e54:	cmp	w8, #0x1
  406e58:	b.ge	406e6c <ferror@plt+0x527c>  // b.tcont
  406e5c:	b	406e84 <ferror@plt+0x5294>
  406e60:	lsl	w8, w9, #3
  406e64:	cmp	w8, #0x1
  406e68:	b.lt	406e84 <ferror@plt+0x5294>  // b.tstop
  406e6c:	add	w20, w8, #0x1
  406e70:	mov	w0, #0x20                  	// #32
  406e74:	bl	411e00 <ferror@plt+0x10210>
  406e78:	sub	w20, w20, #0x1
  406e7c:	cmp	w20, #0x1
  406e80:	b.gt	406e70 <ferror@plt+0x5280>
  406e84:	adrp	x0, 432000 <ferror@plt+0x30410>
  406e88:	add	x0, x0, #0xcd4
  406e8c:	bl	411dd4 <ferror@plt+0x101e4>
  406e90:	ldr	w8, [x19, #3576]
  406e94:	cmp	w8, #0x1
  406e98:	lsl	w20, w8, #3
  406e9c:	b.lt	406ec4 <ferror@plt+0x52d4>  // b.tstop
  406ea0:	mov	w0, #0x9                   	// #9
  406ea4:	bl	411e00 <ferror@plt+0x10210>
  406ea8:	sub	w8, w20, #0x8
  406eac:	cmp	w20, #0xf
  406eb0:	mov	w20, w8
  406eb4:	b.gt	406ea0 <ferror@plt+0x52b0>
  406eb8:	cmp	w8, #0x1
  406ebc:	b.ge	406ed0 <ferror@plt+0x52e0>  // b.tcont
  406ec0:	b	406ee8 <ferror@plt+0x52f8>
  406ec4:	mov	w8, w20
  406ec8:	cmp	w8, #0x1
  406ecc:	b.lt	406ee8 <ferror@plt+0x52f8>  // b.tstop
  406ed0:	add	w20, w8, #0x1
  406ed4:	mov	w0, #0x20                  	// #32
  406ed8:	bl	411e00 <ferror@plt+0x10210>
  406edc:	sub	w20, w20, #0x1
  406ee0:	cmp	w20, #0x1
  406ee4:	b.gt	406ed4 <ferror@plt+0x52e4>
  406ee8:	adrp	x0, 424000 <ferror@plt+0x22410>
  406eec:	add	x0, x0, #0x1bb
  406ef0:	bl	411dd4 <ferror@plt+0x101e4>
  406ef4:	ldr	w8, [x19, #3576]
  406ef8:	cmp	w8, #0x1
  406efc:	lsl	w20, w8, #3
  406f00:	b.lt	406f28 <ferror@plt+0x5338>  // b.tstop
  406f04:	mov	w0, #0x9                   	// #9
  406f08:	bl	411e00 <ferror@plt+0x10210>
  406f0c:	sub	w8, w20, #0x8
  406f10:	cmp	w20, #0xf
  406f14:	mov	w20, w8
  406f18:	b.gt	406f04 <ferror@plt+0x5314>
  406f1c:	cmp	w8, #0x1
  406f20:	b.ge	406f34 <ferror@plt+0x5344>  // b.tcont
  406f24:	b	406f4c <ferror@plt+0x535c>
  406f28:	mov	w8, w20
  406f2c:	cmp	w8, #0x1
  406f30:	b.lt	406f4c <ferror@plt+0x535c>  // b.tstop
  406f34:	add	w20, w8, #0x1
  406f38:	mov	w0, #0x20                  	// #32
  406f3c:	bl	411e00 <ferror@plt+0x10210>
  406f40:	sub	w20, w20, #0x1
  406f44:	cmp	w20, #0x1
  406f48:	b.gt	406f38 <ferror@plt+0x5348>
  406f4c:	adrp	x0, 424000 <ferror@plt+0x22410>
  406f50:	add	x0, x0, #0x1e1
  406f54:	bl	411dd4 <ferror@plt+0x101e4>
  406f58:	ldr	w8, [x19, #3576]
  406f5c:	cmp	w8, #0x1
  406f60:	lsl	w20, w8, #3
  406f64:	b.lt	406f8c <ferror@plt+0x539c>  // b.tstop
  406f68:	mov	w0, #0x9                   	// #9
  406f6c:	bl	411e00 <ferror@plt+0x10210>
  406f70:	sub	w8, w20, #0x8
  406f74:	cmp	w20, #0xf
  406f78:	mov	w20, w8
  406f7c:	b.gt	406f68 <ferror@plt+0x5378>
  406f80:	cmp	w8, #0x1
  406f84:	b.ge	406f98 <ferror@plt+0x53a8>  // b.tcont
  406f88:	b	406fb0 <ferror@plt+0x53c0>
  406f8c:	mov	w8, w20
  406f90:	cmp	w8, #0x1
  406f94:	b.lt	406fb0 <ferror@plt+0x53c0>  // b.tstop
  406f98:	add	w20, w8, #0x1
  406f9c:	mov	w0, #0x20                  	// #32
  406fa0:	bl	411e00 <ferror@plt+0x10210>
  406fa4:	sub	w20, w20, #0x1
  406fa8:	cmp	w20, #0x1
  406fac:	b.gt	406f9c <ferror@plt+0x53ac>
  406fb0:	adrp	x0, 435000 <ferror@plt+0x33410>
  406fb4:	add	x0, x0, #0x530
  406fb8:	bl	411dd4 <ferror@plt+0x101e4>
  406fbc:	ldr	w8, [x19, #3576]
  406fc0:	cmp	w8, #0x1
  406fc4:	lsl	w20, w8, #3
  406fc8:	b.lt	406ff0 <ferror@plt+0x5400>  // b.tstop
  406fcc:	mov	w0, #0x9                   	// #9
  406fd0:	bl	411e00 <ferror@plt+0x10210>
  406fd4:	sub	w8, w20, #0x8
  406fd8:	cmp	w20, #0xf
  406fdc:	mov	w20, w8
  406fe0:	b.gt	406fcc <ferror@plt+0x53dc>
  406fe4:	cmp	w8, #0x1
  406fe8:	b.ge	406ffc <ferror@plt+0x540c>  // b.tcont
  406fec:	b	407014 <ferror@plt+0x5424>
  406ff0:	mov	w8, w20
  406ff4:	cmp	w8, #0x1
  406ff8:	b.lt	407014 <ferror@plt+0x5424>  // b.tstop
  406ffc:	add	w20, w8, #0x1
  407000:	mov	w0, #0x20                  	// #32
  407004:	bl	411e00 <ferror@plt+0x10210>
  407008:	sub	w20, w20, #0x1
  40700c:	cmp	w20, #0x1
  407010:	b.gt	407000 <ferror@plt+0x5410>
  407014:	adrp	x0, 432000 <ferror@plt+0x30410>
  407018:	add	x0, x0, #0xe9e
  40701c:	bl	411dd4 <ferror@plt+0x101e4>
  407020:	ldr	w8, [x19, #3576]
  407024:	subs	w9, w8, #0x1
  407028:	str	w9, [x19, #3576]
  40702c:	b.le	407050 <ferror@plt+0x5460>
  407030:	lsl	w20, w8, #3
  407034:	mov	w0, #0x9                   	// #9
  407038:	bl	411e00 <ferror@plt+0x10210>
  40703c:	sub	w20, w20, #0x8
  407040:	cmp	w20, #0xf
  407044:	b.gt	407034 <ferror@plt+0x5444>
  407048:	sub	w8, w20, #0x8
  40704c:	b	407054 <ferror@plt+0x5464>
  407050:	lsl	w8, w9, #3
  407054:	cmp	w8, #0x1
  407058:	b.lt	407074 <ferror@plt+0x5484>  // b.tstop
  40705c:	add	w20, w8, #0x1
  407060:	mov	w0, #0x20                  	// #32
  407064:	bl	411e00 <ferror@plt+0x10210>
  407068:	sub	w20, w20, #0x1
  40706c:	cmp	w20, #0x1
  407070:	b.gt	407060 <ferror@plt+0x5470>
  407074:	adrp	x0, 432000 <ferror@plt+0x30410>
  407078:	add	x0, x0, #0xe9e
  40707c:	bl	411dd4 <ferror@plt+0x101e4>
  407080:	ldr	w8, [x19, #3576]
  407084:	subs	w9, w8, #0x1
  407088:	str	w9, [x19, #3576]
  40708c:	b.le	4070b0 <ferror@plt+0x54c0>
  407090:	lsl	w20, w8, #3
  407094:	mov	w0, #0x9                   	// #9
  407098:	bl	411e00 <ferror@plt+0x10210>
  40709c:	sub	w20, w20, #0x8
  4070a0:	cmp	w20, #0xf
  4070a4:	b.gt	407094 <ferror@plt+0x54a4>
  4070a8:	sub	w8, w20, #0x8
  4070ac:	b	4070b4 <ferror@plt+0x54c4>
  4070b0:	lsl	w8, w9, #3
  4070b4:	cmp	w8, #0x1
  4070b8:	b.lt	4070d4 <ferror@plt+0x54e4>  // b.tstop
  4070bc:	add	w20, w8, #0x1
  4070c0:	mov	w0, #0x20                  	// #32
  4070c4:	bl	411e00 <ferror@plt+0x10210>
  4070c8:	sub	w20, w20, #0x1
  4070cc:	cmp	w20, #0x1
  4070d0:	b.gt	4070c0 <ferror@plt+0x54d0>
  4070d4:	adrp	x0, 424000 <ferror@plt+0x22410>
  4070d8:	add	x0, x0, #0x203
  4070dc:	bl	411dd4 <ferror@plt+0x101e4>
  4070e0:	ldr	w8, [x19, #3576]
  4070e4:	add	w9, w8, #0x1
  4070e8:	str	w9, [x19, #3576]
  4070ec:	tbnz	w8, #31, 40711c <ferror@plt+0x552c>
  4070f0:	lsl	w8, w8, #3
  4070f4:	add	w20, w8, #0x10
  4070f8:	mov	w0, #0x9                   	// #9
  4070fc:	bl	411e00 <ferror@plt+0x10210>
  407100:	sub	w20, w20, #0x8
  407104:	cmp	w20, #0xf
  407108:	b.gt	4070f8 <ferror@plt+0x5508>
  40710c:	sub	w8, w20, #0x8
  407110:	cmp	w8, #0x1
  407114:	b.ge	407128 <ferror@plt+0x5538>  // b.tcont
  407118:	b	407140 <ferror@plt+0x5550>
  40711c:	lsl	w8, w9, #3
  407120:	cmp	w8, #0x1
  407124:	b.lt	407140 <ferror@plt+0x5550>  // b.tstop
  407128:	add	w20, w8, #0x1
  40712c:	mov	w0, #0x20                  	// #32
  407130:	bl	411e00 <ferror@plt+0x10210>
  407134:	sub	w20, w20, #0x1
  407138:	cmp	w20, #0x1
  40713c:	b.gt	40712c <ferror@plt+0x553c>
  407140:	adrp	x0, 432000 <ferror@plt+0x30410>
  407144:	add	x0, x0, #0xcd4
  407148:	bl	411dd4 <ferror@plt+0x101e4>
  40714c:	ldr	w8, [x19, #3576]
  407150:	cmp	w8, #0x1
  407154:	lsl	w20, w8, #3
  407158:	b.lt	407180 <ferror@plt+0x5590>  // b.tstop
  40715c:	mov	w0, #0x9                   	// #9
  407160:	bl	411e00 <ferror@plt+0x10210>
  407164:	sub	w8, w20, #0x8
  407168:	cmp	w20, #0xf
  40716c:	mov	w20, w8
  407170:	b.gt	40715c <ferror@plt+0x556c>
  407174:	cmp	w8, #0x1
  407178:	b.ge	40718c <ferror@plt+0x559c>  // b.tcont
  40717c:	b	4071a4 <ferror@plt+0x55b4>
  407180:	mov	w8, w20
  407184:	cmp	w8, #0x1
  407188:	b.lt	4071a4 <ferror@plt+0x55b4>  // b.tstop
  40718c:	add	w20, w8, #0x1
  407190:	mov	w0, #0x20                  	// #32
  407194:	bl	411e00 <ferror@plt+0x10210>
  407198:	sub	w20, w20, #0x1
  40719c:	cmp	w20, #0x1
  4071a0:	b.gt	407190 <ferror@plt+0x55a0>
  4071a4:	adrp	x0, 424000 <ferror@plt+0x22410>
  4071a8:	add	x0, x0, #0x229
  4071ac:	bl	411dd4 <ferror@plt+0x101e4>
  4071b0:	ldr	w8, [x19, #3576]
  4071b4:	cmp	w8, #0x1
  4071b8:	lsl	w20, w8, #3
  4071bc:	b.lt	4071e4 <ferror@plt+0x55f4>  // b.tstop
  4071c0:	mov	w0, #0x9                   	// #9
  4071c4:	bl	411e00 <ferror@plt+0x10210>
  4071c8:	sub	w8, w20, #0x8
  4071cc:	cmp	w20, #0xf
  4071d0:	mov	w20, w8
  4071d4:	b.gt	4071c0 <ferror@plt+0x55d0>
  4071d8:	cmp	w8, #0x1
  4071dc:	b.ge	4071f0 <ferror@plt+0x5600>  // b.tcont
  4071e0:	b	407208 <ferror@plt+0x5618>
  4071e4:	mov	w8, w20
  4071e8:	cmp	w8, #0x1
  4071ec:	b.lt	407208 <ferror@plt+0x5618>  // b.tstop
  4071f0:	add	w20, w8, #0x1
  4071f4:	mov	w0, #0x20                  	// #32
  4071f8:	bl	411e00 <ferror@plt+0x10210>
  4071fc:	sub	w20, w20, #0x1
  407200:	cmp	w20, #0x1
  407204:	b.gt	4071f4 <ferror@plt+0x5604>
  407208:	adrp	x0, 424000 <ferror@plt+0x22410>
  40720c:	add	x0, x0, #0x268
  407210:	bl	411dd4 <ferror@plt+0x101e4>
  407214:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  407218:	ldr	w8, [x8, #2496]
  40721c:	cbz	w8, 407448 <ferror@plt+0x5858>
  407220:	ldr	w8, [x19, #3576]
  407224:	cmp	w8, #0x1
  407228:	lsl	w20, w8, #3
  40722c:	b.lt	4072a8 <ferror@plt+0x56b8>  // b.tstop
  407230:	mov	w0, #0x9                   	// #9
  407234:	bl	411e00 <ferror@plt+0x10210>
  407238:	sub	w8, w20, #0x8
  40723c:	cmp	w20, #0xf
  407240:	mov	w20, w8
  407244:	b.gt	407230 <ferror@plt+0x5640>
  407248:	b	4072ac <ferror@plt+0x56bc>
  40724c:	lsl	w8, w9, #3
  407250:	cmp	w8, #0x1
  407254:	b.lt	407270 <ferror@plt+0x5680>  // b.tstop
  407258:	add	w20, w8, #0x1
  40725c:	mov	w0, #0x20                  	// #32
  407260:	bl	411e00 <ferror@plt+0x10210>
  407264:	sub	w20, w20, #0x1
  407268:	cmp	w20, #0x1
  40726c:	b.gt	40725c <ferror@plt+0x566c>
  407270:	adrp	x0, 432000 <ferror@plt+0x30410>
  407274:	add	x0, x0, #0xcd4
  407278:	bl	411dd4 <ferror@plt+0x101e4>
  40727c:	ldr	w8, [x19, #3576]
  407280:	cmp	w8, #0x1
  407284:	lsl	w20, w8, #3
  407288:	b.lt	407304 <ferror@plt+0x5714>  // b.tstop
  40728c:	mov	w0, #0x9                   	// #9
  407290:	bl	411e00 <ferror@plt+0x10210>
  407294:	sub	w8, w20, #0x8
  407298:	cmp	w20, #0xf
  40729c:	mov	w20, w8
  4072a0:	b.gt	40728c <ferror@plt+0x569c>
  4072a4:	b	407308 <ferror@plt+0x5718>
  4072a8:	mov	w8, w20
  4072ac:	cmp	w8, #0x1
  4072b0:	b.lt	4072cc <ferror@plt+0x56dc>  // b.tstop
  4072b4:	add	w20, w8, #0x1
  4072b8:	mov	w0, #0x20                  	// #32
  4072bc:	bl	411e00 <ferror@plt+0x10210>
  4072c0:	sub	w20, w20, #0x1
  4072c4:	cmp	w20, #0x1
  4072c8:	b.gt	4072b8 <ferror@plt+0x56c8>
  4072cc:	adrp	x0, 424000 <ferror@plt+0x22410>
  4072d0:	add	x0, x0, #0x2a3
  4072d4:	bl	411dd4 <ferror@plt+0x101e4>
  4072d8:	ldr	w8, [x19, #3576]
  4072dc:	cmp	w8, #0x1
  4072e0:	lsl	w20, w8, #3
  4072e4:	b.lt	407360 <ferror@plt+0x5770>  // b.tstop
  4072e8:	mov	w0, #0x9                   	// #9
  4072ec:	bl	411e00 <ferror@plt+0x10210>
  4072f0:	sub	w8, w20, #0x8
  4072f4:	cmp	w20, #0xf
  4072f8:	mov	w20, w8
  4072fc:	b.gt	4072e8 <ferror@plt+0x56f8>
  407300:	b	407364 <ferror@plt+0x5774>
  407304:	mov	w8, w20
  407308:	cmp	w8, #0x1
  40730c:	b.lt	407328 <ferror@plt+0x5738>  // b.tstop
  407310:	add	w20, w8, #0x1
  407314:	mov	w0, #0x20                  	// #32
  407318:	bl	411e00 <ferror@plt+0x10210>
  40731c:	sub	w20, w20, #0x1
  407320:	cmp	w20, #0x1
  407324:	b.gt	407314 <ferror@plt+0x5724>
  407328:	adrp	x0, 424000 <ferror@plt+0x22410>
  40732c:	add	x0, x0, #0x2a3
  407330:	bl	411dd4 <ferror@plt+0x101e4>
  407334:	ldr	w8, [x19, #3576]
  407338:	cmp	w8, #0x1
  40733c:	lsl	w20, w8, #3
  407340:	b.lt	4073bc <ferror@plt+0x57cc>  // b.tstop
  407344:	mov	w0, #0x9                   	// #9
  407348:	bl	411e00 <ferror@plt+0x10210>
  40734c:	sub	w8, w20, #0x8
  407350:	cmp	w20, #0xf
  407354:	mov	w20, w8
  407358:	b.gt	407344 <ferror@plt+0x5754>
  40735c:	b	4073c0 <ferror@plt+0x57d0>
  407360:	mov	w8, w20
  407364:	cmp	w8, #0x1
  407368:	b.lt	407384 <ferror@plt+0x5794>  // b.tstop
  40736c:	add	w20, w8, #0x1
  407370:	mov	w0, #0x20                  	// #32
  407374:	bl	411e00 <ferror@plt+0x10210>
  407378:	sub	w20, w20, #0x1
  40737c:	cmp	w20, #0x1
  407380:	b.gt	407370 <ferror@plt+0x5780>
  407384:	adrp	x0, 424000 <ferror@plt+0x22410>
  407388:	add	x0, x0, #0x2c0
  40738c:	bl	411dd4 <ferror@plt+0x101e4>
  407390:	ldr	w8, [x19, #3576]
  407394:	cmp	w8, #0x1
  407398:	lsl	w20, w8, #3
  40739c:	b.lt	407418 <ferror@plt+0x5828>  // b.tstop
  4073a0:	mov	w0, #0x9                   	// #9
  4073a4:	bl	411e00 <ferror@plt+0x10210>
  4073a8:	sub	w8, w20, #0x8
  4073ac:	cmp	w20, #0xf
  4073b0:	mov	w20, w8
  4073b4:	b.gt	4073a0 <ferror@plt+0x57b0>
  4073b8:	b	40741c <ferror@plt+0x582c>
  4073bc:	mov	w8, w20
  4073c0:	cmp	w8, #0x1
  4073c4:	b.lt	4073e0 <ferror@plt+0x57f0>  // b.tstop
  4073c8:	add	w20, w8, #0x1
  4073cc:	mov	w0, #0x20                  	// #32
  4073d0:	bl	411e00 <ferror@plt+0x10210>
  4073d4:	sub	w20, w20, #0x1
  4073d8:	cmp	w20, #0x1
  4073dc:	b.gt	4073cc <ferror@plt+0x57dc>
  4073e0:	adrp	x0, 435000 <ferror@plt+0x33410>
  4073e4:	add	x0, x0, #0x530
  4073e8:	bl	411dd4 <ferror@plt+0x101e4>
  4073ec:	ldr	w8, [x19, #3576]
  4073f0:	cmp	w8, #0x1
  4073f4:	lsl	w20, w8, #3
  4073f8:	b.lt	407844 <ferror@plt+0x5c54>  // b.tstop
  4073fc:	mov	w0, #0x9                   	// #9
  407400:	bl	411e00 <ferror@plt+0x10210>
  407404:	sub	w8, w20, #0x8
  407408:	cmp	w20, #0xf
  40740c:	mov	w20, w8
  407410:	b.gt	4073fc <ferror@plt+0x580c>
  407414:	b	407848 <ferror@plt+0x5c58>
  407418:	mov	w8, w20
  40741c:	cmp	w8, #0x1
  407420:	b.lt	40743c <ferror@plt+0x584c>  // b.tstop
  407424:	add	w20, w8, #0x1
  407428:	mov	w0, #0x20                  	// #32
  40742c:	bl	411e00 <ferror@plt+0x10210>
  407430:	sub	w20, w20, #0x1
  407434:	cmp	w20, #0x1
  407438:	b.gt	407428 <ferror@plt+0x5838>
  40743c:	adrp	x0, 424000 <ferror@plt+0x22410>
  407440:	add	x0, x0, #0x2ea
  407444:	bl	411dd4 <ferror@plt+0x101e4>
  407448:	ldr	w8, [x19, #3576]
  40744c:	cmp	w8, #0x1
  407450:	lsl	w20, w8, #3
  407454:	b.lt	40747c <ferror@plt+0x588c>  // b.tstop
  407458:	mov	w0, #0x9                   	// #9
  40745c:	bl	411e00 <ferror@plt+0x10210>
  407460:	sub	w8, w20, #0x8
  407464:	cmp	w20, #0xf
  407468:	mov	w20, w8
  40746c:	b.gt	407458 <ferror@plt+0x5868>
  407470:	cmp	w8, #0x1
  407474:	b.ge	407488 <ferror@plt+0x5898>  // b.tcont
  407478:	b	4074a0 <ferror@plt+0x58b0>
  40747c:	mov	w8, w20
  407480:	cmp	w8, #0x1
  407484:	b.lt	4074a0 <ferror@plt+0x58b0>  // b.tstop
  407488:	add	w20, w8, #0x1
  40748c:	mov	w0, #0x20                  	// #32
  407490:	bl	411e00 <ferror@plt+0x10210>
  407494:	sub	w20, w20, #0x1
  407498:	cmp	w20, #0x1
  40749c:	b.gt	40748c <ferror@plt+0x589c>
  4074a0:	adrp	x0, 432000 <ferror@plt+0x30410>
  4074a4:	add	x0, x0, #0xe9e
  4074a8:	bl	411dd4 <ferror@plt+0x101e4>
  4074ac:	ldr	w8, [x19, #3576]
  4074b0:	subs	w9, w8, #0x1
  4074b4:	str	w9, [x19, #3576]
  4074b8:	b.le	4074dc <ferror@plt+0x58ec>
  4074bc:	lsl	w20, w8, #3
  4074c0:	mov	w0, #0x9                   	// #9
  4074c4:	bl	411e00 <ferror@plt+0x10210>
  4074c8:	sub	w20, w20, #0x8
  4074cc:	cmp	w20, #0xf
  4074d0:	b.gt	4074c0 <ferror@plt+0x58d0>
  4074d4:	sub	w8, w20, #0x8
  4074d8:	b	4074e0 <ferror@plt+0x58f0>
  4074dc:	lsl	w8, w9, #3
  4074e0:	cmp	w8, #0x1
  4074e4:	b.lt	407500 <ferror@plt+0x5910>  // b.tstop
  4074e8:	add	w20, w8, #0x1
  4074ec:	mov	w0, #0x20                  	// #32
  4074f0:	bl	411e00 <ferror@plt+0x10210>
  4074f4:	sub	w20, w20, #0x1
  4074f8:	cmp	w20, #0x1
  4074fc:	b.gt	4074ec <ferror@plt+0x58fc>
  407500:	adrp	x0, 432000 <ferror@plt+0x30410>
  407504:	add	x0, x0, #0xea4
  407508:	bl	411dd4 <ferror@plt+0x101e4>
  40750c:	ldr	w8, [x19, #3576]
  407510:	add	w9, w8, #0x1
  407514:	str	w9, [x19, #3576]
  407518:	tbnz	w8, #31, 407548 <ferror@plt+0x5958>
  40751c:	lsl	w8, w8, #3
  407520:	add	w20, w8, #0x10
  407524:	mov	w0, #0x9                   	// #9
  407528:	bl	411e00 <ferror@plt+0x10210>
  40752c:	sub	w20, w20, #0x8
  407530:	cmp	w20, #0xf
  407534:	b.gt	407524 <ferror@plt+0x5934>
  407538:	sub	w8, w20, #0x8
  40753c:	cmp	w8, #0x1
  407540:	b.ge	407554 <ferror@plt+0x5964>  // b.tcont
  407544:	b	40756c <ferror@plt+0x597c>
  407548:	lsl	w8, w9, #3
  40754c:	cmp	w8, #0x1
  407550:	b.lt	40756c <ferror@plt+0x597c>  // b.tstop
  407554:	add	w20, w8, #0x1
  407558:	mov	w0, #0x20                  	// #32
  40755c:	bl	411e00 <ferror@plt+0x10210>
  407560:	sub	w20, w20, #0x1
  407564:	cmp	w20, #0x1
  407568:	b.gt	407558 <ferror@plt+0x5968>
  40756c:	adrp	x0, 432000 <ferror@plt+0x30410>
  407570:	add	x0, x0, #0xcd4
  407574:	bl	411dd4 <ferror@plt+0x101e4>
  407578:	ldr	w8, [x19, #3576]
  40757c:	cmp	w8, #0x1
  407580:	lsl	w20, w8, #3
  407584:	b.lt	4075ac <ferror@plt+0x59bc>  // b.tstop
  407588:	mov	w0, #0x9                   	// #9
  40758c:	bl	411e00 <ferror@plt+0x10210>
  407590:	sub	w8, w20, #0x8
  407594:	cmp	w20, #0xf
  407598:	mov	w20, w8
  40759c:	b.gt	407588 <ferror@plt+0x5998>
  4075a0:	cmp	w8, #0x1
  4075a4:	b.ge	4075b8 <ferror@plt+0x59c8>  // b.tcont
  4075a8:	b	4075d0 <ferror@plt+0x59e0>
  4075ac:	mov	w8, w20
  4075b0:	cmp	w8, #0x1
  4075b4:	b.lt	4075d0 <ferror@plt+0x59e0>  // b.tstop
  4075b8:	add	w20, w8, #0x1
  4075bc:	mov	w0, #0x20                  	// #32
  4075c0:	bl	411e00 <ferror@plt+0x10210>
  4075c4:	sub	w20, w20, #0x1
  4075c8:	cmp	w20, #0x1
  4075cc:	b.gt	4075bc <ferror@plt+0x59cc>
  4075d0:	adrp	x0, 424000 <ferror@plt+0x22410>
  4075d4:	add	x0, x0, #0x2a3
  4075d8:	bl	411dd4 <ferror@plt+0x101e4>
  4075dc:	ldr	w8, [x19, #3576]
  4075e0:	cmp	w8, #0x1
  4075e4:	lsl	w20, w8, #3
  4075e8:	b.lt	407610 <ferror@plt+0x5a20>  // b.tstop
  4075ec:	mov	w0, #0x9                   	// #9
  4075f0:	bl	411e00 <ferror@plt+0x10210>
  4075f4:	sub	w8, w20, #0x8
  4075f8:	cmp	w20, #0xf
  4075fc:	mov	w20, w8
  407600:	b.gt	4075ec <ferror@plt+0x59fc>
  407604:	cmp	w8, #0x1
  407608:	b.ge	40761c <ferror@plt+0x5a2c>  // b.tcont
  40760c:	b	407634 <ferror@plt+0x5a44>
  407610:	mov	w8, w20
  407614:	cmp	w8, #0x1
  407618:	b.lt	407634 <ferror@plt+0x5a44>  // b.tstop
  40761c:	add	w20, w8, #0x1
  407620:	mov	w0, #0x20                  	// #32
  407624:	bl	411e00 <ferror@plt+0x10210>
  407628:	sub	w20, w20, #0x1
  40762c:	cmp	w20, #0x1
  407630:	b.gt	407620 <ferror@plt+0x5a30>
  407634:	adrp	x0, 424000 <ferror@plt+0x22410>
  407638:	add	x0, x0, #0x2c0
  40763c:	bl	411dd4 <ferror@plt+0x101e4>
  407640:	ldr	w8, [x19, #3576]
  407644:	cmp	w8, #0x1
  407648:	lsl	w20, w8, #3
  40764c:	b.lt	407674 <ferror@plt+0x5a84>  // b.tstop
  407650:	mov	w0, #0x9                   	// #9
  407654:	bl	411e00 <ferror@plt+0x10210>
  407658:	sub	w8, w20, #0x8
  40765c:	cmp	w20, #0xf
  407660:	mov	w20, w8
  407664:	b.gt	407650 <ferror@plt+0x5a60>
  407668:	cmp	w8, #0x1
  40766c:	b.ge	407680 <ferror@plt+0x5a90>  // b.tcont
  407670:	b	407698 <ferror@plt+0x5aa8>
  407674:	mov	w8, w20
  407678:	cmp	w8, #0x1
  40767c:	b.lt	407698 <ferror@plt+0x5aa8>  // b.tstop
  407680:	add	w20, w8, #0x1
  407684:	mov	w0, #0x20                  	// #32
  407688:	bl	411e00 <ferror@plt+0x10210>
  40768c:	sub	w20, w20, #0x1
  407690:	cmp	w20, #0x1
  407694:	b.gt	407684 <ferror@plt+0x5a94>
  407698:	adrp	x0, 424000 <ferror@plt+0x22410>
  40769c:	add	x0, x0, #0x2ea
  4076a0:	bl	411dd4 <ferror@plt+0x101e4>
  4076a4:	ldr	w8, [x19, #3576]
  4076a8:	cmp	w8, #0x1
  4076ac:	lsl	w20, w8, #3
  4076b0:	b.lt	4076d8 <ferror@plt+0x5ae8>  // b.tstop
  4076b4:	mov	w0, #0x9                   	// #9
  4076b8:	bl	411e00 <ferror@plt+0x10210>
  4076bc:	sub	w8, w20, #0x8
  4076c0:	cmp	w20, #0xf
  4076c4:	mov	w20, w8
  4076c8:	b.gt	4076b4 <ferror@plt+0x5ac4>
  4076cc:	cmp	w8, #0x1
  4076d0:	b.ge	4076e4 <ferror@plt+0x5af4>  // b.tcont
  4076d4:	b	4076fc <ferror@plt+0x5b0c>
  4076d8:	mov	w8, w20
  4076dc:	cmp	w8, #0x1
  4076e0:	b.lt	4076fc <ferror@plt+0x5b0c>  // b.tstop
  4076e4:	add	w20, w8, #0x1
  4076e8:	mov	w0, #0x20                  	// #32
  4076ec:	bl	411e00 <ferror@plt+0x10210>
  4076f0:	sub	w20, w20, #0x1
  4076f4:	cmp	w20, #0x1
  4076f8:	b.gt	4076e8 <ferror@plt+0x5af8>
  4076fc:	adrp	x0, 435000 <ferror@plt+0x33410>
  407700:	add	x0, x0, #0x530
  407704:	bl	411dd4 <ferror@plt+0x101e4>
  407708:	ldr	w8, [x19, #3576]
  40770c:	cmp	w8, #0x1
  407710:	lsl	w20, w8, #3
  407714:	b.lt	40773c <ferror@plt+0x5b4c>  // b.tstop
  407718:	mov	w0, #0x9                   	// #9
  40771c:	bl	411e00 <ferror@plt+0x10210>
  407720:	sub	w8, w20, #0x8
  407724:	cmp	w20, #0xf
  407728:	mov	w20, w8
  40772c:	b.gt	407718 <ferror@plt+0x5b28>
  407730:	cmp	w8, #0x1
  407734:	b.ge	407748 <ferror@plt+0x5b58>  // b.tcont
  407738:	b	407760 <ferror@plt+0x5b70>
  40773c:	mov	w8, w20
  407740:	cmp	w8, #0x1
  407744:	b.lt	407760 <ferror@plt+0x5b70>  // b.tstop
  407748:	add	w20, w8, #0x1
  40774c:	mov	w0, #0x20                  	// #32
  407750:	bl	411e00 <ferror@plt+0x10210>
  407754:	sub	w20, w20, #0x1
  407758:	cmp	w20, #0x1
  40775c:	b.gt	40774c <ferror@plt+0x5b5c>
  407760:	adrp	x0, 432000 <ferror@plt+0x30410>
  407764:	add	x0, x0, #0xe9e
  407768:	bl	411dd4 <ferror@plt+0x101e4>
  40776c:	ldr	w8, [x19, #3576]
  407770:	subs	w9, w8, #0x1
  407774:	str	w9, [x19, #3576]
  407778:	b.le	40779c <ferror@plt+0x5bac>
  40777c:	lsl	w20, w8, #3
  407780:	mov	w0, #0x9                   	// #9
  407784:	bl	411e00 <ferror@plt+0x10210>
  407788:	sub	w20, w20, #0x8
  40778c:	cmp	w20, #0xf
  407790:	b.gt	407780 <ferror@plt+0x5b90>
  407794:	sub	w8, w20, #0x8
  407798:	b	4077a0 <ferror@plt+0x5bb0>
  40779c:	lsl	w8, w9, #3
  4077a0:	cmp	w8, #0x1
  4077a4:	b.lt	4077c0 <ferror@plt+0x5bd0>  // b.tstop
  4077a8:	add	w20, w8, #0x1
  4077ac:	mov	w0, #0x20                  	// #32
  4077b0:	bl	411e00 <ferror@plt+0x10210>
  4077b4:	sub	w20, w20, #0x1
  4077b8:	cmp	w20, #0x1
  4077bc:	b.gt	4077ac <ferror@plt+0x5bbc>
  4077c0:	adrp	x0, 424000 <ferror@plt+0x22410>
  4077c4:	add	x0, x0, #0x30a
  4077c8:	bl	411dd4 <ferror@plt+0x101e4>
  4077cc:	ldr	w8, [x19, #3576]
  4077d0:	cmp	w8, #0x1
  4077d4:	lsl	w20, w8, #3
  4077d8:	b.lt	407800 <ferror@plt+0x5c10>  // b.tstop
  4077dc:	mov	w0, #0x9                   	// #9
  4077e0:	bl	411e00 <ferror@plt+0x10210>
  4077e4:	sub	w8, w20, #0x8
  4077e8:	cmp	w20, #0xf
  4077ec:	mov	w20, w8
  4077f0:	b.gt	4077dc <ferror@plt+0x5bec>
  4077f4:	cmp	w8, #0x1
  4077f8:	b.ge	40780c <ferror@plt+0x5c1c>  // b.tcont
  4077fc:	b	407824 <ferror@plt+0x5c34>
  407800:	mov	w8, w20
  407804:	cmp	w8, #0x1
  407808:	b.lt	407824 <ferror@plt+0x5c34>  // b.tstop
  40780c:	add	w20, w8, #0x1
  407810:	mov	w0, #0x20                  	// #32
  407814:	bl	411e00 <ferror@plt+0x10210>
  407818:	sub	w20, w20, #0x1
  40781c:	cmp	w20, #0x1
  407820:	b.gt	407810 <ferror@plt+0x5c20>
  407824:	adrp	x0, 424000 <ferror@plt+0x22410>
  407828:	add	x0, x0, #0x319
  40782c:	bl	411dd4 <ferror@plt+0x101e4>
  407830:	ldr	w8, [x19, #3576]
  407834:	cmp	w8, #0x1
  407838:	lsl	w20, w8, #3
  40783c:	b.ge	40788c <ferror@plt+0x5c9c>  // b.tcont
  407840:	b	4078b0 <ferror@plt+0x5cc0>
  407844:	mov	w8, w20
  407848:	cmp	w8, #0x1
  40784c:	b.lt	407868 <ferror@plt+0x5c78>  // b.tstop
  407850:	add	w20, w8, #0x1
  407854:	mov	w0, #0x20                  	// #32
  407858:	bl	411e00 <ferror@plt+0x10210>
  40785c:	sub	w20, w20, #0x1
  407860:	cmp	w20, #0x1
  407864:	b.gt	407854 <ferror@plt+0x5c64>
  407868:	adrp	x0, 432000 <ferror@plt+0x30410>
  40786c:	add	x0, x0, #0xe9e
  407870:	bl	411dd4 <ferror@plt+0x101e4>
  407874:	ldr	w8, [x19, #3576]
  407878:	sub	w8, w8, #0x1
  40787c:	str	w8, [x19, #3576]
  407880:	cmp	w8, #0x1
  407884:	lsl	w20, w8, #3
  407888:	b.lt	4078b0 <ferror@plt+0x5cc0>  // b.tstop
  40788c:	mov	w0, #0x9                   	// #9
  407890:	bl	411e00 <ferror@plt+0x10210>
  407894:	sub	w8, w20, #0x8
  407898:	cmp	w20, #0xf
  40789c:	mov	w20, w8
  4078a0:	b.gt	40788c <ferror@plt+0x5c9c>
  4078a4:	cmp	w8, #0x1
  4078a8:	b.ge	4078bc <ferror@plt+0x5ccc>  // b.tcont
  4078ac:	b	4078d4 <ferror@plt+0x5ce4>
  4078b0:	mov	w8, w20
  4078b4:	cmp	w8, #0x1
  4078b8:	b.lt	4078d4 <ferror@plt+0x5ce4>  // b.tstop
  4078bc:	add	w20, w8, #0x1
  4078c0:	mov	w0, #0x20                  	// #32
  4078c4:	bl	411e00 <ferror@plt+0x10210>
  4078c8:	sub	w20, w20, #0x1
  4078cc:	cmp	w20, #0x1
  4078d0:	b.gt	4078c0 <ferror@plt+0x5cd0>
  4078d4:	adrp	x0, 432000 <ferror@plt+0x30410>
  4078d8:	add	x0, x0, #0xe9e
  4078dc:	bl	411dd4 <ferror@plt+0x101e4>
  4078e0:	ldr	w8, [x19, #3576]
  4078e4:	subs	w9, w8, #0x1
  4078e8:	str	w9, [x19, #3576]
  4078ec:	b.le	407910 <ferror@plt+0x5d20>
  4078f0:	lsl	w20, w8, #3
  4078f4:	mov	w0, #0x9                   	// #9
  4078f8:	bl	411e00 <ferror@plt+0x10210>
  4078fc:	sub	w20, w20, #0x8
  407900:	cmp	w20, #0xf
  407904:	b.gt	4078f4 <ferror@plt+0x5d04>
  407908:	sub	w8, w20, #0x8
  40790c:	b	407914 <ferror@plt+0x5d24>
  407910:	lsl	w8, w9, #3
  407914:	cmp	w8, #0x1
  407918:	b.lt	407934 <ferror@plt+0x5d44>  // b.tstop
  40791c:	add	w20, w8, #0x1
  407920:	mov	w0, #0x20                  	// #32
  407924:	bl	411e00 <ferror@plt+0x10210>
  407928:	sub	w20, w20, #0x1
  40792c:	cmp	w20, #0x1
  407930:	b.gt	407920 <ferror@plt+0x5d30>
  407934:	adrp	x0, 424000 <ferror@plt+0x22410>
  407938:	add	x0, x0, #0x329
  40793c:	bl	411dd4 <ferror@plt+0x101e4>
  407940:	ldr	w8, [x19, #3576]
  407944:	cmp	w8, #0x1
  407948:	lsl	w20, w8, #3
  40794c:	b.lt	407974 <ferror@plt+0x5d84>  // b.tstop
  407950:	mov	w0, #0x9                   	// #9
  407954:	bl	411e00 <ferror@plt+0x10210>
  407958:	sub	w8, w20, #0x8
  40795c:	cmp	w20, #0xf
  407960:	mov	w20, w8
  407964:	b.gt	407950 <ferror@plt+0x5d60>
  407968:	cmp	w8, #0x1
  40796c:	b.ge	407980 <ferror@plt+0x5d90>  // b.tcont
  407970:	b	407998 <ferror@plt+0x5da8>
  407974:	mov	w8, w20
  407978:	cmp	w8, #0x1
  40797c:	b.lt	407998 <ferror@plt+0x5da8>  // b.tstop
  407980:	add	w20, w8, #0x1
  407984:	mov	w0, #0x20                  	// #32
  407988:	bl	411e00 <ferror@plt+0x10210>
  40798c:	sub	w20, w20, #0x1
  407990:	cmp	w20, #0x1
  407994:	b.gt	407984 <ferror@plt+0x5d94>
  407998:	adrp	x0, 423000 <ferror@plt+0x21410>
  40799c:	add	x0, x0, #0xfed
  4079a0:	bl	411dd4 <ferror@plt+0x101e4>
  4079a4:	ldr	w8, [x19, #3576]
  4079a8:	cmp	w8, #0x1
  4079ac:	lsl	w20, w8, #3
  4079b0:	b.lt	4079d8 <ferror@plt+0x5de8>  // b.tstop
  4079b4:	mov	w0, #0x9                   	// #9
  4079b8:	bl	411e00 <ferror@plt+0x10210>
  4079bc:	sub	w8, w20, #0x8
  4079c0:	cmp	w20, #0xf
  4079c4:	mov	w20, w8
  4079c8:	b.gt	4079b4 <ferror@plt+0x5dc4>
  4079cc:	cmp	w8, #0x1
  4079d0:	b.ge	4079e4 <ferror@plt+0x5df4>  // b.tcont
  4079d4:	b	4079fc <ferror@plt+0x5e0c>
  4079d8:	mov	w8, w20
  4079dc:	cmp	w8, #0x1
  4079e0:	b.lt	4079fc <ferror@plt+0x5e0c>  // b.tstop
  4079e4:	add	w20, w8, #0x1
  4079e8:	mov	w0, #0x20                  	// #32
  4079ec:	bl	411e00 <ferror@plt+0x10210>
  4079f0:	sub	w20, w20, #0x1
  4079f4:	cmp	w20, #0x1
  4079f8:	b.gt	4079e8 <ferror@plt+0x5df8>
  4079fc:	adrp	x0, 424000 <ferror@plt+0x22410>
  407a00:	add	x0, x0, #0x17
  407a04:	bl	411dd4 <ferror@plt+0x101e4>
  407a08:	ldr	w8, [x19, #3576]
  407a0c:	cmp	w8, #0x1
  407a10:	lsl	w20, w8, #3
  407a14:	b.lt	407a3c <ferror@plt+0x5e4c>  // b.tstop
  407a18:	mov	w0, #0x9                   	// #9
  407a1c:	bl	411e00 <ferror@plt+0x10210>
  407a20:	sub	w8, w20, #0x8
  407a24:	cmp	w20, #0xf
  407a28:	mov	w20, w8
  407a2c:	b.gt	407a18 <ferror@plt+0x5e28>
  407a30:	cmp	w8, #0x1
  407a34:	b.ge	407a48 <ferror@plt+0x5e58>  // b.tcont
  407a38:	b	407c5c <ferror@plt+0x606c>
  407a3c:	mov	w8, w20
  407a40:	cmp	w8, #0x1
  407a44:	b.lt	407c5c <ferror@plt+0x606c>  // b.tstop
  407a48:	add	w20, w8, #0x1
  407a4c:	mov	w0, #0x20                  	// #32
  407a50:	bl	411e00 <ferror@plt+0x10210>
  407a54:	sub	w20, w20, #0x1
  407a58:	cmp	w20, #0x1
  407a5c:	b.gt	407a4c <ferror@plt+0x5e5c>
  407a60:	b	407c5c <ferror@plt+0x606c>
  407a64:	mov	w8, w20
  407a68:	cmp	w8, #0x1
  407a6c:	b.lt	407a88 <ferror@plt+0x5e98>  // b.tstop
  407a70:	add	w20, w8, #0x1
  407a74:	mov	w0, #0x20                  	// #32
  407a78:	bl	411e00 <ferror@plt+0x10210>
  407a7c:	sub	w20, w20, #0x1
  407a80:	cmp	w20, #0x1
  407a84:	b.gt	407a74 <ferror@plt+0x5e84>
  407a88:	adrp	x0, 424000 <ferror@plt+0x22410>
  407a8c:	add	x0, x0, #0x332
  407a90:	bl	411dd4 <ferror@plt+0x101e4>
  407a94:	ldr	w8, [x19, #3576]
  407a98:	add	w9, w8, #0x1
  407a9c:	str	w9, [x19, #3576]
  407aa0:	tbnz	w8, #31, 407ac8 <ferror@plt+0x5ed8>
  407aa4:	lsl	w8, w8, #3
  407aa8:	add	w20, w8, #0x10
  407aac:	mov	w0, #0x9                   	// #9
  407ab0:	bl	411e00 <ferror@plt+0x10210>
  407ab4:	sub	w20, w20, #0x8
  407ab8:	cmp	w20, #0xf
  407abc:	b.gt	407aac <ferror@plt+0x5ebc>
  407ac0:	sub	w8, w20, #0x8
  407ac4:	b	407acc <ferror@plt+0x5edc>
  407ac8:	lsl	w8, w9, #3
  407acc:	cmp	w8, #0x1
  407ad0:	b.lt	407aec <ferror@plt+0x5efc>  // b.tstop
  407ad4:	add	w20, w8, #0x1
  407ad8:	mov	w0, #0x20                  	// #32
  407adc:	bl	411e00 <ferror@plt+0x10210>
  407ae0:	sub	w20, w20, #0x1
  407ae4:	cmp	w20, #0x1
  407ae8:	b.gt	407ad8 <ferror@plt+0x5ee8>
  407aec:	adrp	x0, 424000 <ferror@plt+0x22410>
  407af0:	add	x0, x0, #0x345
  407af4:	bl	411dd4 <ferror@plt+0x101e4>
  407af8:	ldr	w8, [x19, #3576]
  407afc:	cmp	w8, #0x1
  407b00:	lsl	w20, w8, #3
  407b04:	b.lt	407b24 <ferror@plt+0x5f34>  // b.tstop
  407b08:	mov	w0, #0x9                   	// #9
  407b0c:	bl	411e00 <ferror@plt+0x10210>
  407b10:	sub	w8, w20, #0x8
  407b14:	cmp	w20, #0xf
  407b18:	mov	w20, w8
  407b1c:	b.gt	407b08 <ferror@plt+0x5f18>
  407b20:	b	407b28 <ferror@plt+0x5f38>
  407b24:	mov	w8, w20
  407b28:	cmp	w8, #0x1
  407b2c:	b.lt	407b48 <ferror@plt+0x5f58>  // b.tstop
  407b30:	add	w20, w8, #0x1
  407b34:	mov	w0, #0x20                  	// #32
  407b38:	bl	411e00 <ferror@plt+0x10210>
  407b3c:	sub	w20, w20, #0x1
  407b40:	cmp	w20, #0x1
  407b44:	b.gt	407b34 <ferror@plt+0x5f44>
  407b48:	adrp	x0, 423000 <ferror@plt+0x21410>
  407b4c:	add	x0, x0, #0xe11
  407b50:	bl	411dd4 <ferror@plt+0x101e4>
  407b54:	ldr	w8, [x19, #3576]
  407b58:	cmp	w8, #0x1
  407b5c:	lsl	w20, w8, #3
  407b60:	b.lt	407b80 <ferror@plt+0x5f90>  // b.tstop
  407b64:	mov	w0, #0x9                   	// #9
  407b68:	bl	411e00 <ferror@plt+0x10210>
  407b6c:	sub	w8, w20, #0x8
  407b70:	cmp	w20, #0xf
  407b74:	mov	w20, w8
  407b78:	b.gt	407b64 <ferror@plt+0x5f74>
  407b7c:	b	407b84 <ferror@plt+0x5f94>
  407b80:	mov	w8, w20
  407b84:	cmp	w8, #0x1
  407b88:	b.lt	407ba4 <ferror@plt+0x5fb4>  // b.tstop
  407b8c:	add	w20, w8, #0x1
  407b90:	mov	w0, #0x20                  	// #32
  407b94:	bl	411e00 <ferror@plt+0x10210>
  407b98:	sub	w20, w20, #0x1
  407b9c:	cmp	w20, #0x1
  407ba0:	b.gt	407b90 <ferror@plt+0x5fa0>
  407ba4:	adrp	x0, 423000 <ferror@plt+0x21410>
  407ba8:	add	x0, x0, #0xe37
  407bac:	bl	411dd4 <ferror@plt+0x101e4>
  407bb0:	ldr	w8, [x19, #3576]
  407bb4:	cmp	w8, #0x1
  407bb8:	lsl	w20, w8, #3
  407bbc:	b.lt	407bdc <ferror@plt+0x5fec>  // b.tstop
  407bc0:	mov	w0, #0x9                   	// #9
  407bc4:	bl	411e00 <ferror@plt+0x10210>
  407bc8:	sub	w8, w20, #0x8
  407bcc:	cmp	w20, #0xf
  407bd0:	mov	w20, w8
  407bd4:	b.gt	407bc0 <ferror@plt+0x5fd0>
  407bd8:	b	407be0 <ferror@plt+0x5ff0>
  407bdc:	mov	w8, w20
  407be0:	cmp	w8, #0x1
  407be4:	b.lt	407c00 <ferror@plt+0x6010>  // b.tstop
  407be8:	add	w20, w8, #0x1
  407bec:	mov	w0, #0x20                  	// #32
  407bf0:	bl	411e00 <ferror@plt+0x10210>
  407bf4:	sub	w20, w20, #0x1
  407bf8:	cmp	w20, #0x1
  407bfc:	b.gt	407bec <ferror@plt+0x5ffc>
  407c00:	adrp	x0, 423000 <ferror@plt+0x21410>
  407c04:	add	x0, x0, #0xfc7
  407c08:	bl	411dd4 <ferror@plt+0x101e4>
  407c0c:	ldr	w8, [x19, #3576]
  407c10:	cmp	w8, #0x1
  407c14:	lsl	w20, w8, #3
  407c18:	b.lt	407c38 <ferror@plt+0x6048>  // b.tstop
  407c1c:	mov	w0, #0x9                   	// #9
  407c20:	bl	411e00 <ferror@plt+0x10210>
  407c24:	sub	w8, w20, #0x8
  407c28:	cmp	w20, #0xf
  407c2c:	mov	w20, w8
  407c30:	b.gt	407c1c <ferror@plt+0x602c>
  407c34:	b	407c3c <ferror@plt+0x604c>
  407c38:	mov	w8, w20
  407c3c:	cmp	w8, #0x1
  407c40:	b.lt	407c5c <ferror@plt+0x606c>  // b.tstop
  407c44:	add	w20, w8, #0x1
  407c48:	mov	w0, #0x20                  	// #32
  407c4c:	bl	411e00 <ferror@plt+0x10210>
  407c50:	sub	w20, w20, #0x1
  407c54:	cmp	w20, #0x1
  407c58:	b.gt	407c48 <ferror@plt+0x6058>
  407c5c:	adrp	x0, 432000 <ferror@plt+0x30410>
  407c60:	add	x0, x0, #0xe9e
  407c64:	bl	411dd4 <ferror@plt+0x101e4>
  407c68:	ldr	w8, [x19, #3576]
  407c6c:	sub	w8, w8, #0x1
  407c70:	str	w8, [x19, #3576]
  407c74:	ldp	x20, x19, [sp, #32]
  407c78:	ldr	x21, [sp, #16]
  407c7c:	ldp	x29, x30, [sp], #48
  407c80:	ret
  407c84:	stp	x29, x30, [sp, #-96]!
  407c88:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  407c8c:	ldr	w8, [x8, #568]
  407c90:	mov	w0, #0x1                   	// #1
  407c94:	mov	w1, #0x18                  	// #24
  407c98:	stp	x28, x27, [sp, #16]
  407c9c:	stp	x26, x25, [sp, #32]
  407ca0:	stp	x24, x23, [sp, #48]
  407ca4:	stp	x22, x21, [sp, #64]
  407ca8:	stp	x20, x19, [sp, #80]
  407cac:	mov	x29, sp
  407cb0:	add	w21, w8, #0x1
  407cb4:	bl	401920 <calloc@plt>
  407cb8:	mov	w1, #0x1                   	// #1
  407cbc:	mov	x19, x0
  407cc0:	bl	418f68 <ferror@plt+0x17378>
  407cc4:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x1330>
  407cc8:	ldrh	w8, [x19, #2]
  407ccc:	ldr	w9, [x25, #2492]
  407cd0:	mov	w1, #0x4                   	// #4
  407cd4:	orr	w8, w8, #0x4
  407cd8:	add	w0, w9, #0x1
  407cdc:	strh	w8, [x19, #2]
  407ce0:	stp	wzr, w0, [x19, #4]
  407ce4:	bl	401920 <calloc@plt>
  407ce8:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  407cec:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x3330>
  407cf0:	ldrsw	x8, [x8, #2632]
  407cf4:	ldr	x9, [x26, #3320]
  407cf8:	str	x0, [x19, #16]
  407cfc:	lsl	x8, x8, #3
  407d00:	str	w21, [x9, x8]
  407d04:	ldr	w8, [x25, #2492]
  407d08:	cmp	w8, #0x1
  407d0c:	b.lt	407d88 <ferror@plt+0x6198>  // b.tstop
  407d10:	adrp	x22, 424000 <ferror@plt+0x22410>
  407d14:	mov	x20, x0
  407d18:	mov	w21, #0x1                   	// #1
  407d1c:	mov	w27, #0x8                   	// #8
  407d20:	adrp	x28, 464000 <stdin@@GLIBC_2.17+0x5330>
  407d24:	add	x22, x22, #0x35d
  407d28:	b	407d3c <ferror@plt+0x614c>
  407d2c:	cmp	x21, w8, sxtw
  407d30:	add	x21, x21, #0x1
  407d34:	add	x27, x27, #0x8
  407d38:	b.ge	407d88 <ferror@plt+0x6198>  // b.tcont
  407d3c:	ldr	x9, [x26, #3320]
  407d40:	ldr	w23, [x9, x27]
  407d44:	str	w23, [x20, x21, lsl #2]
  407d48:	cbz	w23, 407d2c <ferror@plt+0x613c>
  407d4c:	ldr	w9, [x28, #616]
  407d50:	cbz	w9, 407d2c <ferror@plt+0x613c>
  407d54:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  407d58:	ldr	x24, [x8, #3264]
  407d5c:	mov	w2, #0x5                   	// #5
  407d60:	mov	x0, xzr
  407d64:	mov	x1, x22
  407d68:	bl	401ae0 <dcgettext@plt>
  407d6c:	mov	x1, x0
  407d70:	mov	x0, x24
  407d74:	mov	w2, w21
  407d78:	mov	w3, w23
  407d7c:	bl	401bc0 <fprintf@plt>
  407d80:	ldr	w8, [x25, #2492]
  407d84:	b	407d2c <ferror@plt+0x613c>
  407d88:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  407d8c:	ldr	w8, [x8, #2628]
  407d90:	adrp	x9, 423000 <ferror@plt+0x21410>
  407d94:	adrp	x10, 423000 <ferror@plt+0x21410>
  407d98:	add	x9, x9, #0x829
  407d9c:	add	x10, x10, #0x836
  407da0:	cmp	w8, #0x0
  407da4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  407da8:	adrp	x1, 424000 <ferror@plt+0x22410>
  407dac:	csel	x2, x10, x9, eq  // eq = none
  407db0:	add	x0, x0, #0x108
  407db4:	add	x1, x1, #0x377
  407db8:	bl	401d7c <ferror@plt+0x18c>
  407dbc:	mov	x0, x19
  407dc0:	ldp	x20, x19, [sp, #80]
  407dc4:	ldp	x22, x21, [sp, #64]
  407dc8:	ldp	x24, x23, [sp, #48]
  407dcc:	ldp	x26, x25, [sp, #32]
  407dd0:	ldp	x28, x27, [sp, #16]
  407dd4:	ldp	x29, x30, [sp], #96
  407dd8:	ret
  407ddc:	stp	x29, x30, [sp, #-96]!
  407de0:	stp	x26, x25, [sp, #32]
  407de4:	stp	x24, x23, [sp, #48]
  407de8:	stp	x22, x21, [sp, #64]
  407dec:	stp	x20, x19, [sp, #80]
  407df0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  407df4:	ldrb	w10, [x10, #2440]
  407df8:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  407dfc:	adrp	x11, 425000 <ferror@plt+0x23410>
  407e00:	adrp	x12, 425000 <ferror@plt+0x23410>
  407e04:	add	x11, x11, #0xf19
  407e08:	add	x12, x12, #0xf48
  407e0c:	cmp	w10, #0x0
  407e10:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  407e14:	ldr	w9, [x9, #2628]
  407e18:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  407e1c:	csel	x11, x12, x11, eq  // eq = none
  407e20:	ldr	w12, [x22, #2492]
  407e24:	adrp	x13, 425000 <ferror@plt+0x23410>
  407e28:	adrp	x10, 425000 <ferror@plt+0x23410>
  407e2c:	ldr	w8, [x8, #568]
  407e30:	add	x13, x13, #0xf6d
  407e34:	add	x10, x10, #0xf9c
  407e38:	csel	x10, x10, x13, eq  // eq = none
  407e3c:	cmp	w9, #0x0
  407e40:	adrp	x1, 424000 <ferror@plt+0x22410>
  407e44:	csel	x0, x10, x11, eq  // eq = none
  407e48:	add	w2, w12, #0x1
  407e4c:	add	x1, x1, #0x3ab
  407e50:	str	x27, [sp, #16]
  407e54:	mov	x29, sp
  407e58:	add	w19, w8, #0x1
  407e5c:	bl	41240c <ferror@plt+0x1081c>
  407e60:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  407e64:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  407e68:	ldrsw	x8, [x8, #2632]
  407e6c:	ldr	x9, [x23, #3320]
  407e70:	lsl	x8, x8, #3
  407e74:	str	w19, [x9, x8]
  407e78:	ldr	w8, [x22, #2492]
  407e7c:	cmp	w8, #0x1
  407e80:	b.lt	407efc <ferror@plt+0x630c>  // b.tstop
  407e84:	adrp	x19, 424000 <ferror@plt+0x22410>
  407e88:	mov	x24, xzr
  407e8c:	mov	w25, #0x8                   	// #8
  407e90:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x5330>
  407e94:	adrp	x27, 45e000 <ferror@plt+0x5c410>
  407e98:	add	x19, x19, #0x35d
  407e9c:	b	407eb4 <ferror@plt+0x62c4>
  407ea0:	ldrsw	x8, [x22, #2492]
  407ea4:	add	x24, x24, #0x1
  407ea8:	add	x25, x25, #0x8
  407eac:	cmp	x24, x8
  407eb0:	b.ge	407efc <ferror@plt+0x630c>  // b.tcont
  407eb4:	ldr	x8, [x23, #3320]
  407eb8:	ldr	w20, [x8, x25]
  407ebc:	mov	w0, w20
  407ec0:	bl	412138 <ferror@plt+0x10548>
  407ec4:	cbz	w20, 407ea0 <ferror@plt+0x62b0>
  407ec8:	ldr	w8, [x26, #616]
  407ecc:	cbz	w8, 407ea0 <ferror@plt+0x62b0>
  407ed0:	ldr	x21, [x27, #3264]
  407ed4:	mov	w2, #0x5                   	// #5
  407ed8:	mov	x0, xzr
  407edc:	mov	x1, x19
  407ee0:	bl	401ae0 <dcgettext@plt>
  407ee4:	mov	x1, x0
  407ee8:	add	w2, w24, #0x1
  407eec:	mov	x0, x21
  407ef0:	mov	w3, w20
  407ef4:	bl	401bc0 <fprintf@plt>
  407ef8:	b	407ea0 <ferror@plt+0x62b0>
  407efc:	bl	411ccc <ferror@plt+0x100dc>
  407f00:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  407f04:	ldr	w8, [x8, #588]
  407f08:	cbz	w8, 407f28 <ferror@plt+0x6338>
  407f0c:	ldp	x20, x19, [sp, #80]
  407f10:	ldp	x22, x21, [sp, #64]
  407f14:	ldp	x24, x23, [sp, #48]
  407f18:	ldp	x26, x25, [sp, #32]
  407f1c:	ldr	x27, [sp, #16]
  407f20:	ldp	x29, x30, [sp], #96
  407f24:	b	40660c <ferror@plt+0x4a1c>
  407f28:	ldp	x20, x19, [sp, #80]
  407f2c:	ldp	x22, x21, [sp, #64]
  407f30:	ldp	x24, x23, [sp, #48]
  407f34:	ldp	x26, x25, [sp, #32]
  407f38:	ldr	x27, [sp, #16]
  407f3c:	ldp	x29, x30, [sp], #96
  407f40:	ret
  407f44:	stp	x29, x30, [sp, #-48]!
  407f48:	stp	x20, x19, [sp, #32]
  407f4c:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  407f50:	ldr	w8, [x20, #3576]
  407f54:	str	x21, [sp, #16]
  407f58:	mov	x19, x0
  407f5c:	mov	x29, sp
  407f60:	cmp	w8, #0x1
  407f64:	lsl	w21, w8, #3
  407f68:	b.lt	407f90 <ferror@plt+0x63a0>  // b.tstop
  407f6c:	mov	w0, #0x9                   	// #9
  407f70:	bl	411e00 <ferror@plt+0x10210>
  407f74:	sub	w8, w21, #0x8
  407f78:	cmp	w21, #0xf
  407f7c:	mov	w21, w8
  407f80:	b.gt	407f6c <ferror@plt+0x637c>
  407f84:	cmp	w8, #0x1
  407f88:	b.ge	407f9c <ferror@plt+0x63ac>  // b.tcont
  407f8c:	b	407fb4 <ferror@plt+0x63c4>
  407f90:	mov	w8, w21
  407f94:	cmp	w8, #0x1
  407f98:	b.lt	407fb4 <ferror@plt+0x63c4>  // b.tstop
  407f9c:	add	w21, w8, #0x1
  407fa0:	mov	w0, #0x20                  	// #32
  407fa4:	bl	411e00 <ferror@plt+0x10210>
  407fa8:	sub	w21, w21, #0x1
  407fac:	cmp	w21, #0x1
  407fb0:	b.gt	407fa0 <ferror@plt+0x63b0>
  407fb4:	adrp	x0, 424000 <ferror@plt+0x22410>
  407fb8:	add	x0, x0, #0x3b5
  407fbc:	mov	x1, x19
  407fc0:	bl	4123d4 <ferror@plt+0x107e4>
  407fc4:	adrp	x0, 43e000 <ferror@plt+0x3c410>
  407fc8:	add	x0, x0, #0x16b
  407fcc:	bl	411dd4 <ferror@plt+0x101e4>
  407fd0:	bl	405cb8 <ferror@plt+0x40c8>
  407fd4:	ldr	w8, [x20, #3576]
  407fd8:	cmp	w8, #0x1
  407fdc:	lsl	w19, w8, #3
  407fe0:	b.lt	408008 <ferror@plt+0x6418>  // b.tstop
  407fe4:	mov	w0, #0x9                   	// #9
  407fe8:	bl	411e00 <ferror@plt+0x10210>
  407fec:	sub	w8, w19, #0x8
  407ff0:	cmp	w19, #0xf
  407ff4:	mov	w19, w8
  407ff8:	b.gt	407fe4 <ferror@plt+0x63f4>
  407ffc:	cmp	w8, #0x1
  408000:	b.ge	408014 <ferror@plt+0x6424>  // b.tcont
  408004:	b	40802c <ferror@plt+0x643c>
  408008:	mov	w8, w19
  40800c:	cmp	w8, #0x1
  408010:	b.lt	40802c <ferror@plt+0x643c>  // b.tstop
  408014:	add	w19, w8, #0x1
  408018:	mov	w0, #0x20                  	// #32
  40801c:	bl	411e00 <ferror@plt+0x10210>
  408020:	sub	w19, w19, #0x1
  408024:	cmp	w19, #0x1
  408028:	b.gt	408018 <ferror@plt+0x6428>
  40802c:	adrp	x0, 424000 <ferror@plt+0x22410>
  408030:	add	x0, x0, #0x3c8
  408034:	bl	411dd4 <ferror@plt+0x101e4>
  408038:	ldr	w8, [x20, #3576]
  40803c:	add	w9, w8, #0x1
  408040:	str	w9, [x20, #3576]
  408044:	tbnz	w8, #31, 408074 <ferror@plt+0x6484>
  408048:	lsl	w8, w8, #3
  40804c:	add	w19, w8, #0x10
  408050:	mov	w0, #0x9                   	// #9
  408054:	bl	411e00 <ferror@plt+0x10210>
  408058:	sub	w19, w19, #0x8
  40805c:	cmp	w19, #0xf
  408060:	b.gt	408050 <ferror@plt+0x6460>
  408064:	sub	w8, w19, #0x8
  408068:	cmp	w8, #0x1
  40806c:	b.ge	408080 <ferror@plt+0x6490>  // b.tcont
  408070:	b	408098 <ferror@plt+0x64a8>
  408074:	lsl	w8, w9, #3
  408078:	cmp	w8, #0x1
  40807c:	b.lt	408098 <ferror@plt+0x64a8>  // b.tstop
  408080:	add	w19, w8, #0x1
  408084:	mov	w0, #0x20                  	// #32
  408088:	bl	411e00 <ferror@plt+0x10210>
  40808c:	sub	w19, w19, #0x1
  408090:	cmp	w19, #0x1
  408094:	b.gt	408084 <ferror@plt+0x6494>
  408098:	adrp	x0, 432000 <ferror@plt+0x30410>
  40809c:	add	x0, x0, #0xcd4
  4080a0:	bl	411dd4 <ferror@plt+0x101e4>
  4080a4:	ldr	w8, [x20, #3576]
  4080a8:	cmp	w8, #0x1
  4080ac:	lsl	w19, w8, #3
  4080b0:	b.lt	4080d8 <ferror@plt+0x64e8>  // b.tstop
  4080b4:	mov	w0, #0x9                   	// #9
  4080b8:	bl	411e00 <ferror@plt+0x10210>
  4080bc:	sub	w8, w19, #0x8
  4080c0:	cmp	w19, #0xf
  4080c4:	mov	w19, w8
  4080c8:	b.gt	4080b4 <ferror@plt+0x64c4>
  4080cc:	cmp	w8, #0x1
  4080d0:	b.ge	4080e4 <ferror@plt+0x64f4>  // b.tcont
  4080d4:	b	4080fc <ferror@plt+0x650c>
  4080d8:	mov	w8, w19
  4080dc:	cmp	w8, #0x1
  4080e0:	b.lt	4080fc <ferror@plt+0x650c>  // b.tstop
  4080e4:	add	w19, w8, #0x1
  4080e8:	mov	w0, #0x20                  	// #32
  4080ec:	bl	411e00 <ferror@plt+0x10210>
  4080f0:	sub	w19, w19, #0x1
  4080f4:	cmp	w19, #0x1
  4080f8:	b.gt	4080e8 <ferror@plt+0x64f8>
  4080fc:	adrp	x0, 424000 <ferror@plt+0x22410>
  408100:	add	x0, x0, #0x40f
  408104:	bl	411dd4 <ferror@plt+0x101e4>
  408108:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40810c:	ldr	w9, [x8, #1320]
  408110:	ldr	w8, [x20, #3576]
  408114:	cbz	w9, 4081fc <ferror@plt+0x660c>
  408118:	cmp	w8, #0x1
  40811c:	lsl	w19, w8, #3
  408120:	b.lt	408148 <ferror@plt+0x6558>  // b.tstop
  408124:	mov	w0, #0x9                   	// #9
  408128:	bl	411e00 <ferror@plt+0x10210>
  40812c:	sub	w8, w19, #0x8
  408130:	cmp	w19, #0xf
  408134:	mov	w19, w8
  408138:	b.gt	408124 <ferror@plt+0x6534>
  40813c:	cmp	w8, #0x1
  408140:	b.ge	408154 <ferror@plt+0x6564>  // b.tcont
  408144:	b	40816c <ferror@plt+0x657c>
  408148:	mov	w8, w19
  40814c:	cmp	w8, #0x1
  408150:	b.lt	40816c <ferror@plt+0x657c>  // b.tstop
  408154:	add	w19, w8, #0x1
  408158:	mov	w0, #0x20                  	// #32
  40815c:	bl	411e00 <ferror@plt+0x10210>
  408160:	sub	w19, w19, #0x1
  408164:	cmp	w19, #0x1
  408168:	b.gt	408158 <ferror@plt+0x6568>
  40816c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  408170:	ldr	w8, [x8, #2492]
  408174:	adrp	x0, 424000 <ferror@plt+0x22410>
  408178:	add	x0, x0, #0x442
  40817c:	add	w1, w8, #0x2
  408180:	bl	412120 <ferror@plt+0x10530>
  408184:	ldr	w8, [x20, #3576]
  408188:	add	w9, w8, #0x1
  40818c:	str	w9, [x20, #3576]
  408190:	tbnz	w8, #31, 4081c0 <ferror@plt+0x65d0>
  408194:	lsl	w8, w8, #3
  408198:	add	w19, w8, #0x10
  40819c:	mov	w0, #0x9                   	// #9
  4081a0:	bl	411e00 <ferror@plt+0x10210>
  4081a4:	sub	w19, w19, #0x8
  4081a8:	cmp	w19, #0xf
  4081ac:	b.gt	40819c <ferror@plt+0x65ac>
  4081b0:	sub	w8, w19, #0x8
  4081b4:	cmp	w8, #0x1
  4081b8:	b.ge	4081cc <ferror@plt+0x65dc>  // b.tcont
  4081bc:	b	4081e4 <ferror@plt+0x65f4>
  4081c0:	lsl	w8, w9, #3
  4081c4:	cmp	w8, #0x1
  4081c8:	b.lt	4081e4 <ferror@plt+0x65f4>  // b.tstop
  4081cc:	add	w19, w8, #0x1
  4081d0:	mov	w0, #0x20                  	// #32
  4081d4:	bl	411e00 <ferror@plt+0x10210>
  4081d8:	sub	w19, w19, #0x1
  4081dc:	cmp	w19, #0x1
  4081e0:	b.gt	4081d0 <ferror@plt+0x65e0>
  4081e4:	adrp	x0, 424000 <ferror@plt+0x22410>
  4081e8:	add	x0, x0, #0x461
  4081ec:	bl	411dd4 <ferror@plt+0x101e4>
  4081f0:	ldr	w8, [x20, #3576]
  4081f4:	sub	w8, w8, #0x1
  4081f8:	str	w8, [x20, #3576]
  4081fc:	cmp	w8, #0x1
  408200:	lsl	w19, w8, #3
  408204:	b.lt	40822c <ferror@plt+0x663c>  // b.tstop
  408208:	mov	w0, #0x9                   	// #9
  40820c:	bl	411e00 <ferror@plt+0x10210>
  408210:	sub	w8, w19, #0x8
  408214:	cmp	w19, #0xf
  408218:	mov	w19, w8
  40821c:	b.gt	408208 <ferror@plt+0x6618>
  408220:	cmp	w8, #0x1
  408224:	b.ge	408238 <ferror@plt+0x6648>  // b.tcont
  408228:	b	408250 <ferror@plt+0x6660>
  40822c:	mov	w8, w19
  408230:	cmp	w8, #0x1
  408234:	b.lt	408250 <ferror@plt+0x6660>  // b.tstop
  408238:	add	w19, w8, #0x1
  40823c:	mov	w0, #0x20                  	// #32
  408240:	bl	411e00 <ferror@plt+0x10210>
  408244:	sub	w19, w19, #0x1
  408248:	cmp	w19, #0x1
  40824c:	b.gt	40823c <ferror@plt+0x664c>
  408250:	adrp	x0, 432000 <ferror@plt+0x30410>
  408254:	add	x0, x0, #0xe9e
  408258:	bl	411dd4 <ferror@plt+0x101e4>
  40825c:	ldr	w8, [x20, #3576]
  408260:	subs	w9, w8, #0x1
  408264:	str	w9, [x20, #3576]
  408268:	b.le	408294 <ferror@plt+0x66a4>
  40826c:	lsl	w19, w8, #3
  408270:	mov	w0, #0x9                   	// #9
  408274:	bl	411e00 <ferror@plt+0x10210>
  408278:	sub	w19, w19, #0x8
  40827c:	cmp	w19, #0xf
  408280:	b.gt	408270 <ferror@plt+0x6680>
  408284:	sub	w8, w19, #0x8
  408288:	cmp	w8, #0x1
  40828c:	b.ge	4082a0 <ferror@plt+0x66b0>  // b.tcont
  408290:	b	4082b8 <ferror@plt+0x66c8>
  408294:	lsl	w8, w9, #3
  408298:	cmp	w8, #0x1
  40829c:	b.lt	4082b8 <ferror@plt+0x66c8>  // b.tstop
  4082a0:	add	w19, w8, #0x1
  4082a4:	mov	w0, #0x20                  	// #32
  4082a8:	bl	411e00 <ferror@plt+0x10210>
  4082ac:	sub	w19, w19, #0x1
  4082b0:	cmp	w19, #0x1
  4082b4:	b.gt	4082a4 <ferror@plt+0x66b4>
  4082b8:	ldp	x20, x19, [sp, #32]
  4082bc:	ldr	x21, [sp, #16]
  4082c0:	adrp	x0, 424000 <ferror@plt+0x22410>
  4082c4:	add	x0, x0, #0x477
  4082c8:	ldp	x29, x30, [sp], #48
  4082cc:	b	411dd4 <ferror@plt+0x101e4>
  4082d0:	stp	x29, x30, [sp, #-48]!
  4082d4:	stp	x20, x19, [sp, #32]
  4082d8:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4082dc:	ldr	w8, [x8, #3576]
  4082e0:	str	x21, [sp, #16]
  4082e4:	mov	x19, x1
  4082e8:	mov	x20, x0
  4082ec:	cmp	w8, #0x1
  4082f0:	lsl	w21, w8, #3
  4082f4:	mov	x29, sp
  4082f8:	b.lt	408320 <ferror@plt+0x6730>  // b.tstop
  4082fc:	mov	w0, #0x9                   	// #9
  408300:	bl	411e00 <ferror@plt+0x10210>
  408304:	sub	w8, w21, #0x8
  408308:	cmp	w21, #0xf
  40830c:	mov	w21, w8
  408310:	b.gt	4082fc <ferror@plt+0x670c>
  408314:	cmp	w8, #0x1
  408318:	b.ge	40832c <ferror@plt+0x673c>  // b.tcont
  40831c:	b	408344 <ferror@plt+0x6754>
  408320:	mov	w8, w21
  408324:	cmp	w8, #0x1
  408328:	b.lt	408344 <ferror@plt+0x6754>  // b.tstop
  40832c:	add	w21, w8, #0x1
  408330:	mov	w0, #0x20                  	// #32
  408334:	bl	411e00 <ferror@plt+0x10210>
  408338:	sub	w21, w21, #0x1
  40833c:	cmp	w21, #0x1
  408340:	b.gt	408330 <ferror@plt+0x6740>
  408344:	mov	x0, x20
  408348:	mov	x1, x19
  40834c:	bl	4123d4 <ferror@plt+0x107e4>
  408350:	ldp	x20, x19, [sp, #32]
  408354:	ldr	x21, [sp, #16]
  408358:	adrp	x0, 43e000 <ferror@plt+0x3c410>
  40835c:	add	x0, x0, #0x16b
  408360:	ldp	x29, x30, [sp], #48
  408364:	b	411dd4 <ferror@plt+0x101e4>
  408368:	stp	x29, x30, [sp, #-48]!
  40836c:	stp	x22, x21, [sp, #16]
  408370:	stp	x20, x19, [sp, #32]
  408374:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  408378:	ldr	w8, [x8, #588]
  40837c:	adrp	x13, 460000 <stdin@@GLIBC_2.17+0x1330>
  408380:	ldr	w13, [x13, #2428]
  408384:	adrp	x9, 424000 <ferror@plt+0x22410>
  408388:	adrp	x10, 424000 <ferror@plt+0x22410>
  40838c:	adrp	x11, 424000 <ferror@plt+0x22410>
  408390:	adrp	x12, 424000 <ferror@plt+0x22410>
  408394:	add	x9, x9, #0x4d0
  408398:	add	x10, x10, #0x4b4
  40839c:	add	x11, x11, #0x502
  4083a0:	add	x12, x12, #0x4e4
  4083a4:	cmp	w8, #0x0
  4083a8:	csel	x20, x10, x9, ne  // ne = any
  4083ac:	csel	x19, x12, x11, ne  // ne = any
  4083b0:	adrp	x21, 45e000 <ferror@plt+0x5c410>
  4083b4:	mov	x29, sp
  4083b8:	cbz	w13, 40841c <ferror@plt+0x682c>
  4083bc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4083c0:	ldrb	w9, [x8, #2440]
  4083c4:	ldr	w8, [x21, #3576]
  4083c8:	lsl	w19, w8, #3
  4083cc:	cmp	w8, #0x1
  4083d0:	cbz	w9, 40845c <ferror@plt+0x686c>
  4083d4:	b.lt	4084a4 <ferror@plt+0x68b4>  // b.tstop
  4083d8:	mov	w0, #0x9                   	// #9
  4083dc:	bl	411e00 <ferror@plt+0x10210>
  4083e0:	sub	w8, w19, #0x8
  4083e4:	cmp	w19, #0xf
  4083e8:	mov	w19, w8
  4083ec:	b.gt	4083d8 <ferror@plt+0x67e8>
  4083f0:	cmp	w8, #0x1
  4083f4:	b.lt	4084b0 <ferror@plt+0x68c0>  // b.tstop
  4083f8:	adrp	x19, 424000 <ferror@plt+0x22410>
  4083fc:	add	w22, w8, #0x1
  408400:	add	x19, x19, #0x518
  408404:	mov	w0, #0x20                  	// #32
  408408:	bl	411e00 <ferror@plt+0x10210>
  40840c:	sub	w22, w22, #0x1
  408410:	cmp	w22, #0x1
  408414:	b.gt	408404 <ferror@plt+0x6814>
  408418:	b	40855c <ferror@plt+0x696c>
  40841c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  408420:	ldr	w9, [x8, #2628]
  408424:	ldr	w8, [x21, #3576]
  408428:	lsl	w22, w8, #3
  40842c:	cmp	w8, #0x1
  408430:	cbz	w9, 4084bc <ferror@plt+0x68cc>
  408434:	b.lt	4084e4 <ferror@plt+0x68f4>  // b.tstop
  408438:	mov	w0, #0x9                   	// #9
  40843c:	bl	411e00 <ferror@plt+0x10210>
  408440:	sub	w8, w22, #0x8
  408444:	cmp	w22, #0xf
  408448:	mov	w22, w8
  40844c:	b.gt	408438 <ferror@plt+0x6848>
  408450:	cmp	w8, #0x1
  408454:	b.ge	4084f0 <ferror@plt+0x6900>  // b.tcont
  408458:	b	408508 <ferror@plt+0x6918>
  40845c:	b.lt	408548 <ferror@plt+0x6958>  // b.tstop
  408460:	mov	w0, #0x9                   	// #9
  408464:	bl	411e00 <ferror@plt+0x10210>
  408468:	sub	w8, w19, #0x8
  40846c:	cmp	w19, #0xf
  408470:	mov	w19, w8
  408474:	b.gt	408460 <ferror@plt+0x6870>
  408478:	cmp	w8, #0x1
  40847c:	b.lt	408554 <ferror@plt+0x6964>  // b.tstop
  408480:	adrp	x19, 424000 <ferror@plt+0x22410>
  408484:	add	w22, w8, #0x1
  408488:	add	x19, x19, #0x55a
  40848c:	mov	w0, #0x20                  	// #32
  408490:	bl	411e00 <ferror@plt+0x10210>
  408494:	sub	w22, w22, #0x1
  408498:	cmp	w22, #0x1
  40849c:	b.gt	40848c <ferror@plt+0x689c>
  4084a0:	b	40855c <ferror@plt+0x696c>
  4084a4:	mov	w8, w19
  4084a8:	cmp	w8, #0x1
  4084ac:	b.ge	4083f8 <ferror@plt+0x6808>  // b.tcont
  4084b0:	adrp	x19, 424000 <ferror@plt+0x22410>
  4084b4:	add	x19, x19, #0x518
  4084b8:	b	40855c <ferror@plt+0x696c>
  4084bc:	b.lt	408b70 <ferror@plt+0x6f80>  // b.tstop
  4084c0:	mov	w0, #0x9                   	// #9
  4084c4:	bl	411e00 <ferror@plt+0x10210>
  4084c8:	sub	w8, w22, #0x8
  4084cc:	cmp	w22, #0xf
  4084d0:	mov	w22, w8
  4084d4:	b.gt	4084c0 <ferror@plt+0x68d0>
  4084d8:	cmp	w8, #0x1
  4084dc:	b.ge	408b7c <ferror@plt+0x6f8c>  // b.tcont
  4084e0:	b	408b94 <ferror@plt+0x6fa4>
  4084e4:	mov	w8, w22
  4084e8:	cmp	w8, #0x1
  4084ec:	b.lt	408508 <ferror@plt+0x6918>  // b.tstop
  4084f0:	add	w22, w8, #0x1
  4084f4:	mov	w0, #0x20                  	// #32
  4084f8:	bl	411e00 <ferror@plt+0x10210>
  4084fc:	sub	w22, w22, #0x1
  408500:	cmp	w22, #0x1
  408504:	b.gt	4084f4 <ferror@plt+0x6904>
  408508:	adrp	x0, 432000 <ferror@plt+0x30410>
  40850c:	add	x0, x0, #0xcd4
  408510:	bl	411dd4 <ferror@plt+0x101e4>
  408514:	ldr	w8, [x21, #3576]
  408518:	cmp	w8, #0x1
  40851c:	lsl	w22, w8, #3
  408520:	b.lt	408750 <ferror@plt+0x6b60>  // b.tstop
  408524:	mov	w0, #0x9                   	// #9
  408528:	bl	411e00 <ferror@plt+0x10210>
  40852c:	sub	w8, w22, #0x8
  408530:	cmp	w22, #0xf
  408534:	mov	w22, w8
  408538:	b.gt	408524 <ferror@plt+0x6934>
  40853c:	cmp	w8, #0x1
  408540:	b.ge	40875c <ferror@plt+0x6b6c>  // b.tcont
  408544:	b	408774 <ferror@plt+0x6b84>
  408548:	mov	w8, w19
  40854c:	cmp	w8, #0x1
  408550:	b.ge	408480 <ferror@plt+0x6890>  // b.tcont
  408554:	adrp	x19, 424000 <ferror@plt+0x22410>
  408558:	add	x19, x19, #0x55a
  40855c:	mov	x0, x19
  408560:	mov	x1, x20
  408564:	bl	4123d4 <ferror@plt+0x107e4>
  408568:	adrp	x0, 43e000 <ferror@plt+0x3c410>
  40856c:	add	x0, x0, #0x16b
  408570:	bl	411dd4 <ferror@plt+0x101e4>
  408574:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x3330>
  408578:	ldr	w9, [x21, #3576]
  40857c:	ldr	w10, [x19, #3092]
  408580:	add	w8, w9, #0x1
  408584:	cmp	w10, #0x1
  408588:	str	w8, [x21, #3576]
  40858c:	b.lt	408600 <ferror@plt+0x6a10>  // b.tstop
  408590:	tbnz	w9, #31, 4085c0 <ferror@plt+0x69d0>
  408594:	lsl	w8, w9, #3
  408598:	add	w20, w8, #0x10
  40859c:	mov	w0, #0x9                   	// #9
  4085a0:	bl	411e00 <ferror@plt+0x10210>
  4085a4:	sub	w20, w20, #0x8
  4085a8:	cmp	w20, #0xf
  4085ac:	b.gt	40859c <ferror@plt+0x69ac>
  4085b0:	sub	w8, w20, #0x8
  4085b4:	cmp	w8, #0x1
  4085b8:	b.ge	4085cc <ferror@plt+0x69dc>  // b.tcont
  4085bc:	b	4085e4 <ferror@plt+0x69f4>
  4085c0:	lsl	w8, w8, #3
  4085c4:	cmp	w8, #0x1
  4085c8:	b.lt	4085e4 <ferror@plt+0x69f4>  // b.tstop
  4085cc:	add	w20, w8, #0x1
  4085d0:	mov	w0, #0x20                  	// #32
  4085d4:	bl	411e00 <ferror@plt+0x10210>
  4085d8:	sub	w20, w20, #0x1
  4085dc:	cmp	w20, #0x1
  4085e0:	b.gt	4085d0 <ferror@plt+0x69e0>
  4085e4:	adrp	x0, 432000 <ferror@plt+0x30410>
  4085e8:	add	x0, x0, #0xcd4
  4085ec:	bl	411dd4 <ferror@plt+0x101e4>
  4085f0:	bl	405cb8 <ferror@plt+0x40c8>
  4085f4:	mov	w0, #0xa                   	// #10
  4085f8:	bl	411e00 <ferror@plt+0x10210>
  4085fc:	ldr	w8, [x21, #3576]
  408600:	cmp	w8, #0x1
  408604:	lsl	w20, w8, #3
  408608:	b.lt	408630 <ferror@plt+0x6a40>  // b.tstop
  40860c:	mov	w0, #0x9                   	// #9
  408610:	bl	411e00 <ferror@plt+0x10210>
  408614:	sub	w8, w20, #0x8
  408618:	cmp	w20, #0xf
  40861c:	mov	w20, w8
  408620:	b.gt	40860c <ferror@plt+0x6a1c>
  408624:	cmp	w8, #0x1
  408628:	b.ge	40863c <ferror@plt+0x6a4c>  // b.tcont
  40862c:	b	408654 <ferror@plt+0x6a64>
  408630:	mov	w8, w20
  408634:	cmp	w8, #0x1
  408638:	b.lt	408654 <ferror@plt+0x6a64>  // b.tstop
  40863c:	add	w20, w8, #0x1
  408640:	mov	w0, #0x20                  	// #32
  408644:	bl	411e00 <ferror@plt+0x10210>
  408648:	sub	w20, w20, #0x1
  40864c:	cmp	w20, #0x1
  408650:	b.gt	408640 <ferror@plt+0x6a50>
  408654:	adrp	x0, 424000 <ferror@plt+0x22410>
  408658:	add	x0, x0, #0x5aa
  40865c:	bl	411dd4 <ferror@plt+0x101e4>
  408660:	ldr	w8, [x19, #3092]
  408664:	cmp	w8, #0x1
  408668:	b.lt	4086d0 <ferror@plt+0x6ae0>  // b.tstop
  40866c:	ldr	w8, [x21, #3576]
  408670:	cmp	w8, #0x1
  408674:	lsl	w19, w8, #3
  408678:	b.lt	4086a0 <ferror@plt+0x6ab0>  // b.tstop
  40867c:	mov	w0, #0x9                   	// #9
  408680:	bl	411e00 <ferror@plt+0x10210>
  408684:	sub	w8, w19, #0x8
  408688:	cmp	w19, #0xf
  40868c:	mov	w19, w8
  408690:	b.gt	40867c <ferror@plt+0x6a8c>
  408694:	cmp	w8, #0x1
  408698:	b.ge	4086ac <ferror@plt+0x6abc>  // b.tcont
  40869c:	b	4086c4 <ferror@plt+0x6ad4>
  4086a0:	mov	w8, w19
  4086a4:	cmp	w8, #0x1
  4086a8:	b.lt	4086c4 <ferror@plt+0x6ad4>  // b.tstop
  4086ac:	add	w19, w8, #0x1
  4086b0:	mov	w0, #0x20                  	// #32
  4086b4:	bl	411e00 <ferror@plt+0x10210>
  4086b8:	sub	w19, w19, #0x1
  4086bc:	cmp	w19, #0x1
  4086c0:	b.gt	4086b0 <ferror@plt+0x6ac0>
  4086c4:	adrp	x0, 432000 <ferror@plt+0x30410>
  4086c8:	add	x0, x0, #0xe9e
  4086cc:	bl	411dd4 <ferror@plt+0x101e4>
  4086d0:	ldr	w8, [x21, #3576]
  4086d4:	mov	w0, #0xa                   	// #10
  4086d8:	sub	w8, w8, #0x1
  4086dc:	str	w8, [x21, #3576]
  4086e0:	bl	411e00 <ferror@plt+0x10210>
  4086e4:	ldr	w8, [x21, #3576]
  4086e8:	cmp	w8, #0x1
  4086ec:	lsl	w19, w8, #3
  4086f0:	b.lt	408738 <ferror@plt+0x6b48>  // b.tstop
  4086f4:	mov	w0, #0x9                   	// #9
  4086f8:	bl	411e00 <ferror@plt+0x10210>
  4086fc:	sub	w8, w19, #0x8
  408700:	cmp	w19, #0xf
  408704:	mov	w19, w8
  408708:	b.gt	4086f4 <ferror@plt+0x6b04>
  40870c:	cmp	w8, #0x1
  408710:	b.lt	408744 <ferror@plt+0x6b54>  // b.tstop
  408714:	adrp	x19, 424000 <ferror@plt+0x22410>
  408718:	add	w20, w8, #0x1
  40871c:	add	x19, x19, #0x5b3
  408720:	mov	w0, #0x20                  	// #32
  408724:	bl	411e00 <ferror@plt+0x10210>
  408728:	sub	w20, w20, #0x1
  40872c:	cmp	w20, #0x1
  408730:	b.gt	408720 <ferror@plt+0x6b30>
  408734:	b	408b5c <ferror@plt+0x6f6c>
  408738:	mov	w8, w19
  40873c:	cmp	w8, #0x1
  408740:	b.ge	408714 <ferror@plt+0x6b24>  // b.tcont
  408744:	adrp	x19, 424000 <ferror@plt+0x22410>
  408748:	add	x19, x19, #0x5b3
  40874c:	b	408b5c <ferror@plt+0x6f6c>
  408750:	mov	w8, w22
  408754:	cmp	w8, #0x1
  408758:	b.lt	408774 <ferror@plt+0x6b84>  // b.tstop
  40875c:	add	w22, w8, #0x1
  408760:	mov	w0, #0x20                  	// #32
  408764:	bl	411e00 <ferror@plt+0x10210>
  408768:	sub	w22, w22, #0x1
  40876c:	cmp	w22, #0x1
  408770:	b.gt	408760 <ferror@plt+0x6b70>
  408774:	adrp	x0, 424000 <ferror@plt+0x22410>
  408778:	add	x0, x0, #0x5d9
  40877c:	bl	411dd4 <ferror@plt+0x101e4>
  408780:	ldr	w8, [x21, #3576]
  408784:	cmp	w8, #0x1
  408788:	lsl	w22, w8, #3
  40878c:	b.lt	4087b4 <ferror@plt+0x6bc4>  // b.tstop
  408790:	mov	w0, #0x9                   	// #9
  408794:	bl	411e00 <ferror@plt+0x10210>
  408798:	sub	w8, w22, #0x8
  40879c:	cmp	w22, #0xf
  4087a0:	mov	w22, w8
  4087a4:	b.gt	408790 <ferror@plt+0x6ba0>
  4087a8:	cmp	w8, #0x1
  4087ac:	b.ge	4087c0 <ferror@plt+0x6bd0>  // b.tcont
  4087b0:	b	4087d8 <ferror@plt+0x6be8>
  4087b4:	mov	w8, w22
  4087b8:	cmp	w8, #0x1
  4087bc:	b.lt	4087d8 <ferror@plt+0x6be8>  // b.tstop
  4087c0:	add	w22, w8, #0x1
  4087c4:	mov	w0, #0x20                  	// #32
  4087c8:	bl	411e00 <ferror@plt+0x10210>
  4087cc:	sub	w22, w22, #0x1
  4087d0:	cmp	w22, #0x1
  4087d4:	b.gt	4087c4 <ferror@plt+0x6bd4>
  4087d8:	adrp	x0, 424000 <ferror@plt+0x22410>
  4087dc:	add	x0, x0, #0x605
  4087e0:	bl	411dd4 <ferror@plt+0x101e4>
  4087e4:	ldr	w8, [x21, #3576]
  4087e8:	cmp	w8, #0x1
  4087ec:	lsl	w22, w8, #3
  4087f0:	b.lt	408818 <ferror@plt+0x6c28>  // b.tstop
  4087f4:	mov	w0, #0x9                   	// #9
  4087f8:	bl	411e00 <ferror@plt+0x10210>
  4087fc:	sub	w8, w22, #0x8
  408800:	cmp	w22, #0xf
  408804:	mov	w22, w8
  408808:	b.gt	4087f4 <ferror@plt+0x6c04>
  40880c:	cmp	w8, #0x1
  408810:	b.ge	408824 <ferror@plt+0x6c34>  // b.tcont
  408814:	b	40883c <ferror@plt+0x6c4c>
  408818:	mov	w8, w22
  40881c:	cmp	w8, #0x1
  408820:	b.lt	40883c <ferror@plt+0x6c4c>  // b.tstop
  408824:	add	w22, w8, #0x1
  408828:	mov	w0, #0x20                  	// #32
  40882c:	bl	411e00 <ferror@plt+0x10210>
  408830:	sub	w22, w22, #0x1
  408834:	cmp	w22, #0x1
  408838:	b.gt	408828 <ferror@plt+0x6c38>
  40883c:	adrp	x0, 424000 <ferror@plt+0x22410>
  408840:	add	x0, x0, #0x614
  408844:	mov	x1, x20
  408848:	bl	4123d4 <ferror@plt+0x107e4>
  40884c:	adrp	x0, 43e000 <ferror@plt+0x3c410>
  408850:	add	x0, x0, #0x16b
  408854:	bl	411dd4 <ferror@plt+0x101e4>
  408858:	ldr	w8, [x21, #3576]
  40885c:	cmp	w8, #0x1
  408860:	lsl	w20, w8, #3
  408864:	b.lt	40888c <ferror@plt+0x6c9c>  // b.tstop
  408868:	mov	w0, #0x9                   	// #9
  40886c:	bl	411e00 <ferror@plt+0x10210>
  408870:	sub	w8, w20, #0x8
  408874:	cmp	w20, #0xf
  408878:	mov	w20, w8
  40887c:	b.gt	408868 <ferror@plt+0x6c78>
  408880:	cmp	w8, #0x1
  408884:	b.ge	408898 <ferror@plt+0x6ca8>  // b.tcont
  408888:	b	4088b0 <ferror@plt+0x6cc0>
  40888c:	mov	w8, w20
  408890:	cmp	w8, #0x1
  408894:	b.lt	4088b0 <ferror@plt+0x6cc0>  // b.tstop
  408898:	add	w20, w8, #0x1
  40889c:	mov	w0, #0x20                  	// #32
  4088a0:	bl	411e00 <ferror@plt+0x10210>
  4088a4:	sub	w20, w20, #0x1
  4088a8:	cmp	w20, #0x1
  4088ac:	b.gt	40889c <ferror@plt+0x6cac>
  4088b0:	adrp	x0, 424000 <ferror@plt+0x22410>
  4088b4:	add	x0, x0, #0x625
  4088b8:	bl	411dd4 <ferror@plt+0x101e4>
  4088bc:	ldr	w8, [x21, #3576]
  4088c0:	cmp	w8, #0x1
  4088c4:	lsl	w20, w8, #3
  4088c8:	b.lt	4088f0 <ferror@plt+0x6d00>  // b.tstop
  4088cc:	mov	w0, #0x9                   	// #9
  4088d0:	bl	411e00 <ferror@plt+0x10210>
  4088d4:	sub	w8, w20, #0x8
  4088d8:	cmp	w20, #0xf
  4088dc:	mov	w20, w8
  4088e0:	b.gt	4088cc <ferror@plt+0x6cdc>
  4088e4:	cmp	w8, #0x1
  4088e8:	b.ge	4088fc <ferror@plt+0x6d0c>  // b.tcont
  4088ec:	b	408914 <ferror@plt+0x6d24>
  4088f0:	mov	w8, w20
  4088f4:	cmp	w8, #0x1
  4088f8:	b.lt	408914 <ferror@plt+0x6d24>  // b.tstop
  4088fc:	add	w20, w8, #0x1
  408900:	mov	w0, #0x20                  	// #32
  408904:	bl	411e00 <ferror@plt+0x10210>
  408908:	sub	w20, w20, #0x1
  40890c:	cmp	w20, #0x1
  408910:	b.gt	408900 <ferror@plt+0x6d10>
  408914:	adrp	x0, 424000 <ferror@plt+0x22410>
  408918:	add	x0, x0, #0x657
  40891c:	bl	411dd4 <ferror@plt+0x101e4>
  408920:	ldr	w8, [x21, #3576]
  408924:	cmp	w8, #0x1
  408928:	lsl	w20, w8, #3
  40892c:	b.lt	408954 <ferror@plt+0x6d64>  // b.tstop
  408930:	mov	w0, #0x9                   	// #9
  408934:	bl	411e00 <ferror@plt+0x10210>
  408938:	sub	w8, w20, #0x8
  40893c:	cmp	w20, #0xf
  408940:	mov	w20, w8
  408944:	b.gt	408930 <ferror@plt+0x6d40>
  408948:	cmp	w8, #0x1
  40894c:	b.ge	408960 <ferror@plt+0x6d70>  // b.tcont
  408950:	b	408978 <ferror@plt+0x6d88>
  408954:	mov	w8, w20
  408958:	cmp	w8, #0x1
  40895c:	b.lt	408978 <ferror@plt+0x6d88>  // b.tstop
  408960:	add	w20, w8, #0x1
  408964:	mov	w0, #0x20                  	// #32
  408968:	bl	411e00 <ferror@plt+0x10210>
  40896c:	sub	w20, w20, #0x1
  408970:	cmp	w20, #0x1
  408974:	b.gt	408964 <ferror@plt+0x6d74>
  408978:	adrp	x0, 424000 <ferror@plt+0x22410>
  40897c:	add	x0, x0, #0x66a
  408980:	mov	x1, x19
  408984:	bl	4123d4 <ferror@plt+0x107e4>
  408988:	adrp	x0, 43e000 <ferror@plt+0x3c410>
  40898c:	add	x0, x0, #0x16b
  408990:	bl	411dd4 <ferror@plt+0x101e4>
  408994:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x3330>
  408998:	ldr	w9, [x21, #3576]
  40899c:	ldr	w10, [x19, #3092]
  4089a0:	add	w8, w9, #0x1
  4089a4:	cmp	w10, #0x1
  4089a8:	str	w8, [x21, #3576]
  4089ac:	b.lt	408a14 <ferror@plt+0x6e24>  // b.tstop
  4089b0:	tbnz	w9, #31, 4089e0 <ferror@plt+0x6df0>
  4089b4:	lsl	w8, w9, #3
  4089b8:	add	w20, w8, #0x10
  4089bc:	mov	w0, #0x9                   	// #9
  4089c0:	bl	411e00 <ferror@plt+0x10210>
  4089c4:	sub	w20, w20, #0x8
  4089c8:	cmp	w20, #0xf
  4089cc:	b.gt	4089bc <ferror@plt+0x6dcc>
  4089d0:	sub	w8, w20, #0x8
  4089d4:	cmp	w8, #0x1
  4089d8:	b.ge	4089ec <ferror@plt+0x6dfc>  // b.tcont
  4089dc:	b	408a04 <ferror@plt+0x6e14>
  4089e0:	lsl	w8, w8, #3
  4089e4:	cmp	w8, #0x1
  4089e8:	b.lt	408a04 <ferror@plt+0x6e14>  // b.tstop
  4089ec:	add	w20, w8, #0x1
  4089f0:	mov	w0, #0x20                  	// #32
  4089f4:	bl	411e00 <ferror@plt+0x10210>
  4089f8:	sub	w20, w20, #0x1
  4089fc:	cmp	w20, #0x1
  408a00:	b.gt	4089f0 <ferror@plt+0x6e00>
  408a04:	adrp	x0, 432000 <ferror@plt+0x30410>
  408a08:	add	x0, x0, #0xcd4
  408a0c:	bl	411dd4 <ferror@plt+0x101e4>
  408a10:	ldr	w8, [x21, #3576]
  408a14:	cmp	w8, #0x1
  408a18:	lsl	w20, w8, #3
  408a1c:	b.lt	408a44 <ferror@plt+0x6e54>  // b.tstop
  408a20:	mov	w0, #0x9                   	// #9
  408a24:	bl	411e00 <ferror@plt+0x10210>
  408a28:	sub	w8, w20, #0x8
  408a2c:	cmp	w20, #0xf
  408a30:	mov	w20, w8
  408a34:	b.gt	408a20 <ferror@plt+0x6e30>
  408a38:	cmp	w8, #0x1
  408a3c:	b.ge	408a50 <ferror@plt+0x6e60>  // b.tcont
  408a40:	b	408a68 <ferror@plt+0x6e78>
  408a44:	mov	w8, w20
  408a48:	cmp	w8, #0x1
  408a4c:	b.lt	408a68 <ferror@plt+0x6e78>  // b.tstop
  408a50:	add	w20, w8, #0x1
  408a54:	mov	w0, #0x20                  	// #32
  408a58:	bl	411e00 <ferror@plt+0x10210>
  408a5c:	sub	w20, w20, #0x1
  408a60:	cmp	w20, #0x1
  408a64:	b.gt	408a54 <ferror@plt+0x6e64>
  408a68:	adrp	x0, 424000 <ferror@plt+0x22410>
  408a6c:	add	x0, x0, #0x67c
  408a70:	bl	411dd4 <ferror@plt+0x101e4>
  408a74:	ldr	w8, [x19, #3092]
  408a78:	cmp	w8, #0x1
  408a7c:	b.lt	408af0 <ferror@plt+0x6f00>  // b.tstop
  408a80:	mov	w0, #0xa                   	// #10
  408a84:	bl	411e00 <ferror@plt+0x10210>
  408a88:	bl	405cb8 <ferror@plt+0x40c8>
  408a8c:	ldr	w8, [x21, #3576]
  408a90:	cmp	w8, #0x1
  408a94:	lsl	w19, w8, #3
  408a98:	b.lt	408ac0 <ferror@plt+0x6ed0>  // b.tstop
  408a9c:	mov	w0, #0x9                   	// #9
  408aa0:	bl	411e00 <ferror@plt+0x10210>
  408aa4:	sub	w8, w19, #0x8
  408aa8:	cmp	w19, #0xf
  408aac:	mov	w19, w8
  408ab0:	b.gt	408a9c <ferror@plt+0x6eac>
  408ab4:	cmp	w8, #0x1
  408ab8:	b.ge	408acc <ferror@plt+0x6edc>  // b.tcont
  408abc:	b	408ae4 <ferror@plt+0x6ef4>
  408ac0:	mov	w8, w19
  408ac4:	cmp	w8, #0x1
  408ac8:	b.lt	408ae4 <ferror@plt+0x6ef4>  // b.tstop
  408acc:	add	w19, w8, #0x1
  408ad0:	mov	w0, #0x20                  	// #32
  408ad4:	bl	411e00 <ferror@plt+0x10210>
  408ad8:	sub	w19, w19, #0x1
  408adc:	cmp	w19, #0x1
  408ae0:	b.gt	408ad0 <ferror@plt+0x6ee0>
  408ae4:	adrp	x0, 432000 <ferror@plt+0x30410>
  408ae8:	add	x0, x0, #0xe9e
  408aec:	bl	411dd4 <ferror@plt+0x101e4>
  408af0:	ldr	w8, [x21, #3576]
  408af4:	subs	w9, w8, #0x1
  408af8:	str	w9, [x21, #3576]
  408afc:	b.le	408b30 <ferror@plt+0x6f40>
  408b00:	lsl	w19, w8, #3
  408b04:	mov	w0, #0x9                   	// #9
  408b08:	bl	411e00 <ferror@plt+0x10210>
  408b0c:	sub	w19, w19, #0x8
  408b10:	cmp	w19, #0xf
  408b14:	b.gt	408b04 <ferror@plt+0x6f14>
  408b18:	sub	w8, w19, #0x8
  408b1c:	cmp	w8, #0x1
  408b20:	b.ge	408b3c <ferror@plt+0x6f4c>  // b.tcont
  408b24:	adrp	x19, 432000 <ferror@plt+0x30410>
  408b28:	add	x19, x19, #0xe9e
  408b2c:	b	408b5c <ferror@plt+0x6f6c>
  408b30:	lsl	w8, w9, #3
  408b34:	cmp	w8, #0x1
  408b38:	b.lt	408b24 <ferror@plt+0x6f34>  // b.tstop
  408b3c:	adrp	x19, 432000 <ferror@plt+0x30410>
  408b40:	add	w20, w8, #0x1
  408b44:	add	x19, x19, #0xe9e
  408b48:	mov	w0, #0x20                  	// #32
  408b4c:	bl	411e00 <ferror@plt+0x10210>
  408b50:	sub	w20, w20, #0x1
  408b54:	cmp	w20, #0x1
  408b58:	b.gt	408b48 <ferror@plt+0x6f58>
  408b5c:	mov	x0, x19
  408b60:	ldp	x20, x19, [sp, #32]
  408b64:	ldp	x22, x21, [sp, #16]
  408b68:	ldp	x29, x30, [sp], #48
  408b6c:	b	411dd4 <ferror@plt+0x101e4>
  408b70:	mov	w8, w22
  408b74:	cmp	w8, #0x1
  408b78:	b.lt	408b94 <ferror@plt+0x6fa4>  // b.tstop
  408b7c:	add	w19, w8, #0x1
  408b80:	mov	w0, #0x20                  	// #32
  408b84:	bl	411e00 <ferror@plt+0x10210>
  408b88:	sub	w19, w19, #0x1
  408b8c:	cmp	w19, #0x1
  408b90:	b.gt	408b80 <ferror@plt+0x6f90>
  408b94:	adrp	x0, 424000 <ferror@plt+0x22410>
  408b98:	add	x0, x0, #0x6a7
  408b9c:	bl	411dd4 <ferror@plt+0x101e4>
  408ba0:	ldr	w8, [x21, #3576]
  408ba4:	add	w9, w8, #0x1
  408ba8:	str	w9, [x21, #3576]
  408bac:	tbnz	w8, #31, 408bdc <ferror@plt+0x6fec>
  408bb0:	lsl	w8, w8, #3
  408bb4:	add	w19, w8, #0x10
  408bb8:	mov	w0, #0x9                   	// #9
  408bbc:	bl	411e00 <ferror@plt+0x10210>
  408bc0:	sub	w19, w19, #0x8
  408bc4:	cmp	w19, #0xf
  408bc8:	b.gt	408bb8 <ferror@plt+0x6fc8>
  408bcc:	sub	w8, w19, #0x8
  408bd0:	cmp	w8, #0x1
  408bd4:	b.ge	408be8 <ferror@plt+0x6ff8>  // b.tcont
  408bd8:	b	408c00 <ferror@plt+0x7010>
  408bdc:	lsl	w8, w9, #3
  408be0:	cmp	w8, #0x1
  408be4:	b.lt	408c00 <ferror@plt+0x7010>  // b.tstop
  408be8:	add	w19, w8, #0x1
  408bec:	mov	w0, #0x20                  	// #32
  408bf0:	bl	411e00 <ferror@plt+0x10210>
  408bf4:	sub	w19, w19, #0x1
  408bf8:	cmp	w19, #0x1
  408bfc:	b.gt	408bec <ferror@plt+0x6ffc>
  408c00:	adrp	x0, 432000 <ferror@plt+0x30410>
  408c04:	add	x0, x0, #0xcd4
  408c08:	bl	411dd4 <ferror@plt+0x101e4>
  408c0c:	mov	w0, wzr
  408c10:	bl	408e60 <ferror@plt+0x7270>
  408c14:	ldr	w8, [x21, #3576]
  408c18:	cmp	w8, #0x1
  408c1c:	lsl	w19, w8, #3
  408c20:	b.lt	408c48 <ferror@plt+0x7058>  // b.tstop
  408c24:	mov	w0, #0x9                   	// #9
  408c28:	bl	411e00 <ferror@plt+0x10210>
  408c2c:	sub	w8, w19, #0x8
  408c30:	cmp	w19, #0xf
  408c34:	mov	w19, w8
  408c38:	b.gt	408c24 <ferror@plt+0x7034>
  408c3c:	cmp	w8, #0x1
  408c40:	b.ge	408c54 <ferror@plt+0x7064>  // b.tcont
  408c44:	b	408c6c <ferror@plt+0x707c>
  408c48:	mov	w8, w19
  408c4c:	cmp	w8, #0x1
  408c50:	b.lt	408c6c <ferror@plt+0x707c>  // b.tstop
  408c54:	add	w19, w8, #0x1
  408c58:	mov	w0, #0x20                  	// #32
  408c5c:	bl	411e00 <ferror@plt+0x10210>
  408c60:	sub	w19, w19, #0x1
  408c64:	cmp	w19, #0x1
  408c68:	b.gt	408c58 <ferror@plt+0x7068>
  408c6c:	adrp	x0, 424000 <ferror@plt+0x22410>
  408c70:	add	x0, x0, #0x5aa
  408c74:	bl	411dd4 <ferror@plt+0x101e4>
  408c78:	ldr	w8, [x21, #3576]
  408c7c:	cmp	w8, #0x1
  408c80:	lsl	w19, w8, #3
  408c84:	b.lt	408cac <ferror@plt+0x70bc>  // b.tstop
  408c88:	mov	w0, #0x9                   	// #9
  408c8c:	bl	411e00 <ferror@plt+0x10210>
  408c90:	sub	w8, w19, #0x8
  408c94:	cmp	w19, #0xf
  408c98:	mov	w19, w8
  408c9c:	b.gt	408c88 <ferror@plt+0x7098>
  408ca0:	cmp	w8, #0x1
  408ca4:	b.ge	408cb8 <ferror@plt+0x70c8>  // b.tcont
  408ca8:	b	408cd0 <ferror@plt+0x70e0>
  408cac:	mov	w8, w19
  408cb0:	cmp	w8, #0x1
  408cb4:	b.lt	408cd0 <ferror@plt+0x70e0>  // b.tstop
  408cb8:	add	w19, w8, #0x1
  408cbc:	mov	w0, #0x20                  	// #32
  408cc0:	bl	411e00 <ferror@plt+0x10210>
  408cc4:	sub	w19, w19, #0x1
  408cc8:	cmp	w19, #0x1
  408ccc:	b.gt	408cbc <ferror@plt+0x70cc>
  408cd0:	adrp	x0, 432000 <ferror@plt+0x30410>
  408cd4:	add	x0, x0, #0xe9e
  408cd8:	bl	411dd4 <ferror@plt+0x101e4>
  408cdc:	ldr	w8, [x21, #3576]
  408ce0:	subs	w9, w8, #0x1
  408ce4:	str	w9, [x21, #3576]
  408ce8:	b.le	408d14 <ferror@plt+0x7124>
  408cec:	lsl	w19, w8, #3
  408cf0:	mov	w0, #0x9                   	// #9
  408cf4:	bl	411e00 <ferror@plt+0x10210>
  408cf8:	sub	w19, w19, #0x8
  408cfc:	cmp	w19, #0xf
  408d00:	b.gt	408cf0 <ferror@plt+0x7100>
  408d04:	sub	w8, w19, #0x8
  408d08:	cmp	w8, #0x1
  408d0c:	b.ge	408d20 <ferror@plt+0x7130>  // b.tcont
  408d10:	b	408d38 <ferror@plt+0x7148>
  408d14:	lsl	w8, w9, #3
  408d18:	cmp	w8, #0x1
  408d1c:	b.lt	408d38 <ferror@plt+0x7148>  // b.tstop
  408d20:	add	w19, w8, #0x1
  408d24:	mov	w0, #0x20                  	// #32
  408d28:	bl	411e00 <ferror@plt+0x10210>
  408d2c:	sub	w19, w19, #0x1
  408d30:	cmp	w19, #0x1
  408d34:	b.gt	408d24 <ferror@plt+0x7134>
  408d38:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x4330>
  408d3c:	ldr	w8, [x19, #1328]
  408d40:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  408d44:	add	x9, x9, #0x99c
  408d48:	cmp	w8, #0x0
  408d4c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  408d50:	add	x8, x8, #0xc0c
  408d54:	csel	x8, x9, x8, eq  // eq = none
  408d58:	ldr	w1, [x8]
  408d5c:	adrp	x8, 424000 <ferror@plt+0x22410>
  408d60:	adrp	x9, 424000 <ferror@plt+0x22410>
  408d64:	add	x8, x8, #0x6aa
  408d68:	add	x9, x9, #0x6d6
  408d6c:	csel	x0, x9, x8, eq  // eq = none
  408d70:	bl	412120 <ferror@plt+0x10530>
  408d74:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  408d78:	ldr	w8, [x8, #2752]
  408d7c:	ldr	w9, [x19, #1328]
  408d80:	orr	w8, w9, w8
  408d84:	cbz	w8, 408d98 <ferror@plt+0x71a8>
  408d88:	ldp	x20, x19, [sp, #32]
  408d8c:	ldp	x22, x21, [sp, #16]
  408d90:	ldp	x29, x30, [sp], #48
  408d94:	ret
  408d98:	ldr	w8, [x21, #3576]
  408d9c:	cmp	w8, #0x1
  408da0:	lsl	w19, w8, #3
  408da4:	b.lt	408dc4 <ferror@plt+0x71d4>  // b.tstop
  408da8:	mov	w0, #0x9                   	// #9
  408dac:	bl	411e00 <ferror@plt+0x10210>
  408db0:	sub	w8, w19, #0x8
  408db4:	cmp	w19, #0xf
  408db8:	mov	w19, w8
  408dbc:	b.gt	408da8 <ferror@plt+0x71b8>
  408dc0:	b	408dc8 <ferror@plt+0x71d8>
  408dc4:	mov	w8, w19
  408dc8:	cmp	w8, #0x1
  408dcc:	b.lt	408de8 <ferror@plt+0x71f8>  // b.tstop
  408dd0:	add	w19, w8, #0x1
  408dd4:	mov	w0, #0x20                  	// #32
  408dd8:	bl	411e00 <ferror@plt+0x10210>
  408ddc:	sub	w19, w19, #0x1
  408de0:	cmp	w19, #0x1
  408de4:	b.gt	408dd4 <ferror@plt+0x71e4>
  408de8:	adrp	x0, 423000 <ferror@plt+0x21410>
  408dec:	add	x0, x0, #0xe11
  408df0:	bl	411dd4 <ferror@plt+0x101e4>
  408df4:	ldr	w8, [x21, #3576]
  408df8:	cmp	w8, #0x1
  408dfc:	lsl	w19, w8, #3
  408e00:	b.lt	408e48 <ferror@plt+0x7258>  // b.tstop
  408e04:	mov	w0, #0x9                   	// #9
  408e08:	bl	411e00 <ferror@plt+0x10210>
  408e0c:	sub	w8, w19, #0x8
  408e10:	cmp	w19, #0xf
  408e14:	mov	w19, w8
  408e18:	b.gt	408e04 <ferror@plt+0x7214>
  408e1c:	cmp	w8, #0x1
  408e20:	b.lt	408e54 <ferror@plt+0x7264>  // b.tstop
  408e24:	adrp	x19, 423000 <ferror@plt+0x21410>
  408e28:	add	w20, w8, #0x1
  408e2c:	add	x19, x19, #0xe37
  408e30:	mov	w0, #0x20                  	// #32
  408e34:	bl	411e00 <ferror@plt+0x10210>
  408e38:	sub	w20, w20, #0x1
  408e3c:	cmp	w20, #0x1
  408e40:	b.gt	408e30 <ferror@plt+0x7240>
  408e44:	b	408b5c <ferror@plt+0x6f6c>
  408e48:	mov	w8, w19
  408e4c:	cmp	w8, #0x1
  408e50:	b.ge	408e24 <ferror@plt+0x7234>  // b.tcont
  408e54:	adrp	x19, 423000 <ferror@plt+0x21410>
  408e58:	add	x19, x19, #0xe37
  408e5c:	b	408b5c <ferror@plt+0x6f6c>
  408e60:	sub	sp, sp, #0x150
  408e64:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  408e68:	ldr	w8, [x8, #588]
  408e6c:	stp	x24, x23, [sp, #288]
  408e70:	stp	x20, x19, [sp, #320]
  408e74:	mov	w19, w0
  408e78:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  408e7c:	stp	x29, x30, [sp, #256]
  408e80:	str	x28, [sp, #272]
  408e84:	stp	x22, x21, [sp, #304]
  408e88:	add	x29, sp, #0x100
  408e8c:	cbz	w0, 408eb0 <ferror@plt+0x72c0>
  408e90:	ldr	x9, [x23, #2504]
  408e94:	cbnz	x9, 408eb0 <ferror@plt+0x72c0>
  408e98:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  408e9c:	ldr	w3, [x9, #3024]
  408ea0:	cbz	w8, 408ee4 <ferror@plt+0x72f4>
  408ea4:	adrp	x2, 424000 <ferror@plt+0x22410>
  408ea8:	add	x2, x2, #0x6f9
  408eac:	b	408eec <ferror@plt+0x72fc>
  408eb0:	adrp	x9, 424000 <ferror@plt+0x22410>
  408eb4:	adrp	x10, 424000 <ferror@plt+0x22410>
  408eb8:	add	x9, x9, #0x4b4
  408ebc:	add	x10, x10, #0x4d0
  408ec0:	cmp	w8, #0x0
  408ec4:	csel	x1, x10, x9, eq  // eq = none
  408ec8:	mov	x0, sp
  408ecc:	bl	401ac0 <strcpy@plt>
  408ed0:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  408ed4:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  408ed8:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  408edc:	cbnz	w19, 408f08 <ferror@plt+0x7318>
  408ee0:	b	409008 <ferror@plt+0x7418>
  408ee4:	adrp	x2, 424000 <ferror@plt+0x22410>
  408ee8:	add	x2, x2, #0x724
  408eec:	mov	x0, sp
  408ef0:	mov	w1, #0x100                 	// #256
  408ef4:	bl	401860 <snprintf@plt>
  408ef8:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  408efc:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  408f00:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  408f04:	cbz	w19, 409008 <ferror@plt+0x7418>
  408f08:	ldr	x8, [x23, #2504]
  408f0c:	cbz	x8, 409008 <ferror@plt+0x7418>
  408f10:	ldr	w8, [x21, #2428]
  408f14:	ldr	w9, [x22, #2628]
  408f18:	orr	w8, w9, w8
  408f1c:	cbz	w8, 408f34 <ferror@plt+0x7344>
  408f20:	ldr	w8, [x20, #3576]
  408f24:	cmp	w8, #0x1
  408f28:	lsl	w24, w8, #3
  408f2c:	b.ge	408f48 <ferror@plt+0x7358>  // b.tcont
  408f30:	b	408f6c <ferror@plt+0x737c>
  408f34:	bl	405cb8 <ferror@plt+0x40c8>
  408f38:	ldr	w8, [x20, #3576]
  408f3c:	cmp	w8, #0x1
  408f40:	lsl	w24, w8, #3
  408f44:	b.lt	408f6c <ferror@plt+0x737c>  // b.tstop
  408f48:	mov	w0, #0x9                   	// #9
  408f4c:	bl	411e00 <ferror@plt+0x10210>
  408f50:	sub	w8, w24, #0x8
  408f54:	cmp	w24, #0xf
  408f58:	mov	w24, w8
  408f5c:	b.gt	408f48 <ferror@plt+0x7358>
  408f60:	cmp	w8, #0x1
  408f64:	b.ge	408f78 <ferror@plt+0x7388>  // b.tcont
  408f68:	b	408f90 <ferror@plt+0x73a0>
  408f6c:	mov	w8, w24
  408f70:	cmp	w8, #0x1
  408f74:	b.lt	408f90 <ferror@plt+0x73a0>  // b.tstop
  408f78:	add	w24, w8, #0x1
  408f7c:	mov	w0, #0x20                  	// #32
  408f80:	bl	411e00 <ferror@plt+0x10210>
  408f84:	sub	w24, w24, #0x1
  408f88:	cmp	w24, #0x1
  408f8c:	b.gt	408f7c <ferror@plt+0x738c>
  408f90:	adrp	x0, 424000 <ferror@plt+0x22410>
  408f94:	add	x0, x0, #0x748
  408f98:	bl	411dd4 <ferror@plt+0x101e4>
  408f9c:	ldr	w8, [x20, #3576]
  408fa0:	add	w9, w8, #0x1
  408fa4:	str	w9, [x20, #3576]
  408fa8:	tbnz	w8, #31, 408fd8 <ferror@plt+0x73e8>
  408fac:	lsl	w8, w8, #3
  408fb0:	add	w24, w8, #0x10
  408fb4:	mov	w0, #0x9                   	// #9
  408fb8:	bl	411e00 <ferror@plt+0x10210>
  408fbc:	sub	w24, w24, #0x8
  408fc0:	cmp	w24, #0xf
  408fc4:	b.gt	408fb4 <ferror@plt+0x73c4>
  408fc8:	sub	w8, w24, #0x8
  408fcc:	cmp	w8, #0x1
  408fd0:	b.ge	408fe4 <ferror@plt+0x73f4>  // b.tcont
  408fd4:	b	408ffc <ferror@plt+0x740c>
  408fd8:	lsl	w8, w9, #3
  408fdc:	cmp	w8, #0x1
  408fe0:	b.lt	408ffc <ferror@plt+0x740c>  // b.tstop
  408fe4:	add	w24, w8, #0x1
  408fe8:	mov	w0, #0x20                  	// #32
  408fec:	bl	411e00 <ferror@plt+0x10210>
  408ff0:	sub	w24, w24, #0x1
  408ff4:	cmp	w24, #0x1
  408ff8:	b.gt	408fe8 <ferror@plt+0x73f8>
  408ffc:	adrp	x0, 432000 <ferror@plt+0x30410>
  409000:	add	x0, x0, #0xcd4
  409004:	bl	411dd4 <ferror@plt+0x101e4>
  409008:	ldr	w8, [x21, #2428]
  40900c:	cbz	w8, 409050 <ferror@plt+0x7460>
  409010:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  409014:	ldrb	w9, [x8, #2440]
  409018:	ldr	w8, [x20, #3576]
  40901c:	lsl	w24, w8, #3
  409020:	cmp	w8, #0x1
  409024:	cbz	w9, 40908c <ferror@plt+0x749c>
  409028:	b.lt	4090b4 <ferror@plt+0x74c4>  // b.tstop
  40902c:	mov	w0, #0x9                   	// #9
  409030:	bl	411e00 <ferror@plt+0x10210>
  409034:	sub	w8, w24, #0x8
  409038:	cmp	w24, #0xf
  40903c:	mov	w24, w8
  409040:	b.gt	40902c <ferror@plt+0x743c>
  409044:	cmp	w8, #0x1
  409048:	b.ge	4090c0 <ferror@plt+0x74d0>  // b.tcont
  40904c:	b	4090d8 <ferror@plt+0x74e8>
  409050:	ldr	w8, [x22, #2628]
  409054:	cbz	w8, 4090e4 <ferror@plt+0x74f4>
  409058:	ldr	w8, [x20, #3576]
  40905c:	cmp	w8, #0x1
  409060:	lsl	w24, w8, #3
  409064:	b.lt	4090f4 <ferror@plt+0x7504>  // b.tstop
  409068:	mov	w0, #0x9                   	// #9
  40906c:	bl	411e00 <ferror@plt+0x10210>
  409070:	sub	w8, w24, #0x8
  409074:	cmp	w24, #0xf
  409078:	mov	w24, w8
  40907c:	b.gt	409068 <ferror@plt+0x7478>
  409080:	cmp	w8, #0x1
  409084:	b.ge	409100 <ferror@plt+0x7510>  // b.tcont
  409088:	b	409118 <ferror@plt+0x7528>
  40908c:	b.lt	409124 <ferror@plt+0x7534>  // b.tstop
  409090:	mov	w0, #0x9                   	// #9
  409094:	bl	411e00 <ferror@plt+0x10210>
  409098:	sub	w8, w24, #0x8
  40909c:	cmp	w24, #0xf
  4090a0:	mov	w24, w8
  4090a4:	b.gt	409090 <ferror@plt+0x74a0>
  4090a8:	cmp	w8, #0x1
  4090ac:	b.ge	409130 <ferror@plt+0x7540>  // b.tcont
  4090b0:	b	409148 <ferror@plt+0x7558>
  4090b4:	mov	w8, w24
  4090b8:	cmp	w8, #0x1
  4090bc:	b.lt	4090d8 <ferror@plt+0x74e8>  // b.tstop
  4090c0:	add	w24, w8, #0x1
  4090c4:	mov	w0, #0x20                  	// #32
  4090c8:	bl	411e00 <ferror@plt+0x10210>
  4090cc:	sub	w24, w24, #0x1
  4090d0:	cmp	w24, #0x1
  4090d4:	b.gt	4090c4 <ferror@plt+0x74d4>
  4090d8:	adrp	x0, 424000 <ferror@plt+0x22410>
  4090dc:	add	x0, x0, #0x756
  4090e0:	b	409150 <ferror@plt+0x7560>
  4090e4:	mov	x0, sp
  4090e8:	bl	407f44 <ferror@plt+0x6354>
  4090ec:	cbnz	w19, 409168 <ferror@plt+0x7578>
  4090f0:	b	4092b4 <ferror@plt+0x76c4>
  4090f4:	mov	w8, w24
  4090f8:	cmp	w8, #0x1
  4090fc:	b.lt	409118 <ferror@plt+0x7528>  // b.tstop
  409100:	add	w24, w8, #0x1
  409104:	mov	w0, #0x20                  	// #32
  409108:	bl	411e00 <ferror@plt+0x10210>
  40910c:	sub	w24, w24, #0x1
  409110:	cmp	w24, #0x1
  409114:	b.gt	409104 <ferror@plt+0x7514>
  409118:	adrp	x0, 424000 <ferror@plt+0x22410>
  40911c:	add	x0, x0, #0x7c6
  409120:	b	409150 <ferror@plt+0x7560>
  409124:	mov	w8, w24
  409128:	cmp	w8, #0x1
  40912c:	b.lt	409148 <ferror@plt+0x7558>  // b.tstop
  409130:	add	w24, w8, #0x1
  409134:	mov	w0, #0x20                  	// #32
  409138:	bl	411e00 <ferror@plt+0x10210>
  40913c:	sub	w24, w24, #0x1
  409140:	cmp	w24, #0x1
  409144:	b.gt	409134 <ferror@plt+0x7544>
  409148:	adrp	x0, 424000 <ferror@plt+0x22410>
  40914c:	add	x0, x0, #0x787
  409150:	mov	x1, sp
  409154:	bl	4123d4 <ferror@plt+0x107e4>
  409158:	adrp	x0, 43e000 <ferror@plt+0x3c410>
  40915c:	add	x0, x0, #0x16b
  409160:	bl	411dd4 <ferror@plt+0x101e4>
  409164:	cbz	w19, 4092b4 <ferror@plt+0x76c4>
  409168:	ldr	x8, [x23, #2504]
  40916c:	cbz	x8, 4092b4 <ferror@plt+0x76c4>
  409170:	ldr	w8, [x20, #3576]
  409174:	cmp	w8, #0x1
  409178:	lsl	w19, w8, #3
  40917c:	b.lt	4091a4 <ferror@plt+0x75b4>  // b.tstop
  409180:	mov	w0, #0x9                   	// #9
  409184:	bl	411e00 <ferror@plt+0x10210>
  409188:	sub	w8, w19, #0x8
  40918c:	cmp	w19, #0xf
  409190:	mov	w19, w8
  409194:	b.gt	409180 <ferror@plt+0x7590>
  409198:	cmp	w8, #0x1
  40919c:	b.ge	4091b0 <ferror@plt+0x75c0>  // b.tcont
  4091a0:	b	4091c8 <ferror@plt+0x75d8>
  4091a4:	mov	w8, w19
  4091a8:	cmp	w8, #0x1
  4091ac:	b.lt	4091c8 <ferror@plt+0x75d8>  // b.tstop
  4091b0:	add	w19, w8, #0x1
  4091b4:	mov	w0, #0x20                  	// #32
  4091b8:	bl	411e00 <ferror@plt+0x10210>
  4091bc:	sub	w19, w19, #0x1
  4091c0:	cmp	w19, #0x1
  4091c4:	b.gt	4091b4 <ferror@plt+0x75c4>
  4091c8:	adrp	x0, 432000 <ferror@plt+0x30410>
  4091cc:	add	x0, x0, #0xe9e
  4091d0:	bl	411dd4 <ferror@plt+0x101e4>
  4091d4:	ldr	w8, [x20, #3576]
  4091d8:	subs	w9, w8, #0x1
  4091dc:	str	w9, [x20, #3576]
  4091e0:	b.le	40920c <ferror@plt+0x761c>
  4091e4:	lsl	w19, w8, #3
  4091e8:	mov	w0, #0x9                   	// #9
  4091ec:	bl	411e00 <ferror@plt+0x10210>
  4091f0:	sub	w19, w19, #0x8
  4091f4:	cmp	w19, #0xf
  4091f8:	b.gt	4091e8 <ferror@plt+0x75f8>
  4091fc:	sub	w8, w19, #0x8
  409200:	cmp	w8, #0x1
  409204:	b.ge	409218 <ferror@plt+0x7628>  // b.tcont
  409208:	b	409230 <ferror@plt+0x7640>
  40920c:	lsl	w8, w9, #3
  409210:	cmp	w8, #0x1
  409214:	b.lt	409230 <ferror@plt+0x7640>  // b.tstop
  409218:	add	w19, w8, #0x1
  40921c:	mov	w0, #0x20                  	// #32
  409220:	bl	411e00 <ferror@plt+0x10210>
  409224:	sub	w19, w19, #0x1
  409228:	cmp	w19, #0x1
  40922c:	b.gt	40921c <ferror@plt+0x762c>
  409230:	adrp	x0, 432000 <ferror@plt+0x30410>
  409234:	add	x0, x0, #0xea4
  409238:	bl	411dd4 <ferror@plt+0x101e4>
  40923c:	ldr	w8, [x20, #3576]
  409240:	add	w9, w8, #0x1
  409244:	str	w9, [x20, #3576]
  409248:	tbnz	w8, #31, 409278 <ferror@plt+0x7688>
  40924c:	lsl	w8, w8, #3
  409250:	add	w19, w8, #0x10
  409254:	mov	w0, #0x9                   	// #9
  409258:	bl	411e00 <ferror@plt+0x10210>
  40925c:	sub	w19, w19, #0x8
  409260:	cmp	w19, #0xf
  409264:	b.gt	409254 <ferror@plt+0x7664>
  409268:	sub	w8, w19, #0x8
  40926c:	cmp	w8, #0x1
  409270:	b.ge	409284 <ferror@plt+0x7694>  // b.tcont
  409274:	b	40929c <ferror@plt+0x76ac>
  409278:	lsl	w8, w9, #3
  40927c:	cmp	w8, #0x1
  409280:	b.lt	40929c <ferror@plt+0x76ac>  // b.tstop
  409284:	add	w19, w8, #0x1
  409288:	mov	w0, #0x20                  	// #32
  40928c:	bl	411e00 <ferror@plt+0x10210>
  409290:	sub	w19, w19, #0x1
  409294:	cmp	w19, #0x1
  409298:	b.gt	409288 <ferror@plt+0x7698>
  40929c:	adrp	x0, 424000 <ferror@plt+0x22410>
  4092a0:	add	x0, x0, #0x7f7
  4092a4:	bl	411dd4 <ferror@plt+0x101e4>
  4092a8:	ldr	w8, [x20, #3576]
  4092ac:	sub	w8, w8, #0x1
  4092b0:	str	w8, [x20, #3576]
  4092b4:	ldr	w8, [x22, #2628]
  4092b8:	ldr	w9, [x21, #2428]
  4092bc:	orr	w8, w9, w8
  4092c0:	cbz	w8, 4092c8 <ferror@plt+0x76d8>
  4092c4:	bl	405cb8 <ferror@plt+0x40c8>
  4092c8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4092cc:	ldr	w8, [x8, #2752]
  4092d0:	cbz	w8, 409338 <ferror@plt+0x7748>
  4092d4:	ldr	w8, [x20, #3576]
  4092d8:	cmp	w8, #0x1
  4092dc:	lsl	w19, w8, #3
  4092e0:	b.lt	409308 <ferror@plt+0x7718>  // b.tstop
  4092e4:	mov	w0, #0x9                   	// #9
  4092e8:	bl	411e00 <ferror@plt+0x10210>
  4092ec:	sub	w8, w19, #0x8
  4092f0:	cmp	w19, #0xf
  4092f4:	mov	w19, w8
  4092f8:	b.gt	4092e4 <ferror@plt+0x76f4>
  4092fc:	cmp	w8, #0x1
  409300:	b.ge	409314 <ferror@plt+0x7724>  // b.tcont
  409304:	b	40932c <ferror@plt+0x773c>
  409308:	mov	w8, w19
  40930c:	cmp	w8, #0x1
  409310:	b.lt	40932c <ferror@plt+0x773c>  // b.tstop
  409314:	add	w19, w8, #0x1
  409318:	mov	w0, #0x20                  	// #32
  40931c:	bl	411e00 <ferror@plt+0x10210>
  409320:	sub	w19, w19, #0x1
  409324:	cmp	w19, #0x1
  409328:	b.gt	409318 <ferror@plt+0x7728>
  40932c:	adrp	x0, 424000 <ferror@plt+0x22410>
  409330:	add	x0, x0, #0x82a
  409334:	bl	411dd4 <ferror@plt+0x101e4>
  409338:	ldp	x20, x19, [sp, #320]
  40933c:	ldp	x22, x21, [sp, #304]
  409340:	ldp	x24, x23, [sp, #288]
  409344:	ldr	x28, [sp, #272]
  409348:	ldp	x29, x30, [sp, #256]
  40934c:	add	sp, sp, #0x150
  409350:	ret
  409354:	sub	sp, sp, #0x60
  409358:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40935c:	stp	x24, x23, [sp, #48]
  409360:	ldr	w8, [x8, #3092]
  409364:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  409368:	ldr	w9, [x23, #2752]
  40936c:	stp	x22, x21, [sp, #64]
  409370:	cmp	w8, #0x0
  409374:	cset	w8, gt
  409378:	cmp	w9, #0x0
  40937c:	cset	w9, eq  // eq = none
  409380:	and	w21, w8, w9
  409384:	stp	x20, x19, [sp, #80]
  409388:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  40938c:	cmp	w21, #0x1
  409390:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  409394:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  409398:	stp	x29, x30, [sp, #32]
  40939c:	add	x29, sp, #0x20
  4093a0:	b.ne	4093bc <ferror@plt+0x77cc>  // b.any
  4093a4:	ldr	x8, [x22, #2504]
  4093a8:	cbz	x8, 409404 <ferror@plt+0x7814>
  4093ac:	ldr	w8, [x20, #2628]
  4093b0:	ldr	w9, [x19, #2428]
  4093b4:	orr	w8, w9, w8
  4093b8:	cbnz	w8, 409404 <ferror@plt+0x7814>
  4093bc:	mov	w0, #0xa                   	// #10
  4093c0:	bl	411e00 <ferror@plt+0x10210>
  4093c4:	ldr	x8, [x22, #2504]
  4093c8:	cbz	x8, 409510 <ferror@plt+0x7920>
  4093cc:	adrp	x22, 45e000 <ferror@plt+0x5c410>
  4093d0:	ldr	w8, [x22, #3576]
  4093d4:	cmp	w8, #0x1
  4093d8:	lsl	w23, w8, #3
  4093dc:	b.lt	40943c <ferror@plt+0x784c>  // b.tstop
  4093e0:	mov	w0, #0x9                   	// #9
  4093e4:	bl	411e00 <ferror@plt+0x10210>
  4093e8:	sub	w8, w23, #0x8
  4093ec:	cmp	w23, #0xf
  4093f0:	mov	w23, w8
  4093f4:	b.gt	4093e0 <ferror@plt+0x77f0>
  4093f8:	cmp	w8, #0x1
  4093fc:	b.ge	409448 <ferror@plt+0x7858>  // b.tcont
  409400:	b	409460 <ferror@plt+0x7870>
  409404:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  409408:	ldr	w8, [x8, #3576]
  40940c:	cmp	w8, #0x1
  409410:	lsl	w24, w8, #3
  409414:	b.lt	4094d0 <ferror@plt+0x78e0>  // b.tstop
  409418:	mov	w0, #0x9                   	// #9
  40941c:	bl	411e00 <ferror@plt+0x10210>
  409420:	sub	w8, w24, #0x8
  409424:	cmp	w24, #0xf
  409428:	mov	w24, w8
  40942c:	b.gt	409418 <ferror@plt+0x7828>
  409430:	cmp	w8, #0x1
  409434:	b.ge	4094dc <ferror@plt+0x78ec>  // b.tcont
  409438:	b	4094f4 <ferror@plt+0x7904>
  40943c:	mov	w8, w23
  409440:	cmp	w8, #0x1
  409444:	b.lt	409460 <ferror@plt+0x7870>  // b.tstop
  409448:	add	w23, w8, #0x1
  40944c:	mov	w0, #0x20                  	// #32
  409450:	bl	411e00 <ferror@plt+0x10210>
  409454:	sub	w23, w23, #0x1
  409458:	cmp	w23, #0x1
  40945c:	b.gt	40944c <ferror@plt+0x785c>
  409460:	adrp	x0, 424000 <ferror@plt+0x22410>
  409464:	add	x0, x0, #0x7f7
  409468:	bl	411dd4 <ferror@plt+0x101e4>
  40946c:	ldr	w8, [x22, #3576]
  409470:	cmp	w8, #0x1
  409474:	lsl	w22, w8, #3
  409478:	b.lt	4094a0 <ferror@plt+0x78b0>  // b.tstop
  40947c:	mov	w0, #0x9                   	// #9
  409480:	bl	411e00 <ferror@plt+0x10210>
  409484:	sub	w8, w22, #0x8
  409488:	cmp	w22, #0xf
  40948c:	mov	w22, w8
  409490:	b.gt	40947c <ferror@plt+0x788c>
  409494:	cmp	w8, #0x1
  409498:	b.ge	4094ac <ferror@plt+0x78bc>  // b.tcont
  40949c:	b	4094c4 <ferror@plt+0x78d4>
  4094a0:	mov	w8, w22
  4094a4:	cmp	w8, #0x1
  4094a8:	b.lt	4094c4 <ferror@plt+0x78d4>  // b.tstop
  4094ac:	add	w22, w8, #0x1
  4094b0:	mov	w0, #0x20                  	// #32
  4094b4:	bl	411e00 <ferror@plt+0x10210>
  4094b8:	sub	w22, w22, #0x1
  4094bc:	cmp	w22, #0x1
  4094c0:	b.gt	4094b0 <ferror@plt+0x78c0>
  4094c4:	adrp	x0, 424000 <ferror@plt+0x22410>
  4094c8:	add	x0, x0, #0x874
  4094cc:	b	409864 <ferror@plt+0x7c74>
  4094d0:	mov	w8, w24
  4094d4:	cmp	w8, #0x1
  4094d8:	b.lt	4094f4 <ferror@plt+0x7904>  // b.tstop
  4094dc:	add	w24, w8, #0x1
  4094e0:	mov	w0, #0x20                  	// #32
  4094e4:	bl	411e00 <ferror@plt+0x10210>
  4094e8:	sub	w24, w24, #0x1
  4094ec:	cmp	w24, #0x1
  4094f0:	b.gt	4094e0 <ferror@plt+0x78f0>
  4094f4:	adrp	x0, 424000 <ferror@plt+0x22410>
  4094f8:	add	x0, x0, #0x854
  4094fc:	bl	411dd4 <ferror@plt+0x101e4>
  409500:	mov	w0, #0xa                   	// #10
  409504:	bl	411e00 <ferror@plt+0x10210>
  409508:	ldr	x8, [x22, #2504]
  40950c:	cbnz	x8, 4093cc <ferror@plt+0x77dc>
  409510:	ldr	w8, [x19, #2428]
  409514:	cbz	w8, 409550 <ferror@plt+0x7960>
  409518:	adrp	x22, 45e000 <ferror@plt+0x5c410>
  40951c:	ldr	w8, [x22, #3576]
  409520:	cmp	w8, #0x1
  409524:	lsl	w23, w8, #3
  409528:	b.lt	409590 <ferror@plt+0x79a0>  // b.tstop
  40952c:	mov	w0, #0x9                   	// #9
  409530:	bl	411e00 <ferror@plt+0x10210>
  409534:	sub	w8, w23, #0x8
  409538:	cmp	w23, #0xf
  40953c:	mov	w23, w8
  409540:	b.gt	40952c <ferror@plt+0x793c>
  409544:	cmp	w8, #0x1
  409548:	b.ge	40959c <ferror@plt+0x79ac>  // b.tcont
  40954c:	b	4095b4 <ferror@plt+0x79c4>
  409550:	ldr	w8, [x20, #2628]
  409554:	cbz	w8, 409644 <ferror@plt+0x7a54>
  409558:	adrp	x22, 45e000 <ferror@plt+0x5c410>
  40955c:	ldr	w8, [x22, #3576]
  409560:	cmp	w8, #0x1
  409564:	lsl	w23, w8, #3
  409568:	b.lt	4096a0 <ferror@plt+0x7ab0>  // b.tstop
  40956c:	mov	w0, #0x9                   	// #9
  409570:	bl	411e00 <ferror@plt+0x10210>
  409574:	sub	w8, w23, #0x8
  409578:	cmp	w23, #0xf
  40957c:	mov	w23, w8
  409580:	b.gt	40956c <ferror@plt+0x797c>
  409584:	cmp	w8, #0x1
  409588:	b.ge	4096ac <ferror@plt+0x7abc>  // b.tcont
  40958c:	b	4096c4 <ferror@plt+0x7ad4>
  409590:	mov	w8, w23
  409594:	cmp	w8, #0x1
  409598:	b.lt	4095b4 <ferror@plt+0x79c4>  // b.tstop
  40959c:	add	w23, w8, #0x1
  4095a0:	mov	w0, #0x20                  	// #32
  4095a4:	bl	411e00 <ferror@plt+0x10210>
  4095a8:	sub	w23, w23, #0x1
  4095ac:	cmp	w23, #0x1
  4095b0:	b.gt	4095a0 <ferror@plt+0x79b0>
  4095b4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4095b8:	ldrb	w8, [x8, #2440]
  4095bc:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  4095c0:	ldr	w1, [x9, #3024]
  4095c4:	adrp	x9, 424000 <ferror@plt+0x22410>
  4095c8:	adrp	x10, 424000 <ferror@plt+0x22410>
  4095cc:	add	x9, x9, #0x899
  4095d0:	add	x10, x10, #0x8cb
  4095d4:	cmp	w8, #0x0
  4095d8:	csel	x0, x10, x9, eq  // eq = none
  4095dc:	bl	412120 <ferror@plt+0x10530>
  4095e0:	ldr	w8, [x22, #3576]
  4095e4:	cmp	w8, #0x1
  4095e8:	lsl	w22, w8, #3
  4095ec:	b.lt	409614 <ferror@plt+0x7a24>  // b.tstop
  4095f0:	mov	w0, #0x9                   	// #9
  4095f4:	bl	411e00 <ferror@plt+0x10210>
  4095f8:	sub	w8, w22, #0x8
  4095fc:	cmp	w22, #0xf
  409600:	mov	w22, w8
  409604:	b.gt	4095f0 <ferror@plt+0x7a00>
  409608:	cmp	w8, #0x1
  40960c:	b.ge	409620 <ferror@plt+0x7a30>  // b.tcont
  409610:	b	409638 <ferror@plt+0x7a48>
  409614:	mov	w8, w22
  409618:	cmp	w8, #0x1
  40961c:	b.lt	409638 <ferror@plt+0x7a48>  // b.tstop
  409620:	add	w22, w8, #0x1
  409624:	mov	w0, #0x20                  	// #32
  409628:	bl	411e00 <ferror@plt+0x10210>
  40962c:	sub	w22, w22, #0x1
  409630:	cmp	w22, #0x1
  409634:	b.gt	409624 <ferror@plt+0x7a34>
  409638:	adrp	x0, 424000 <ferror@plt+0x22410>
  40963c:	add	x0, x0, #0x90b
  409640:	b	409864 <ferror@plt+0x7c74>
  409644:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  409648:	ldr	w3, [x8, #3024]
  40964c:	adrp	x2, 423000 <ferror@plt+0x21410>
  409650:	add	x2, x2, #0x796
  409654:	add	x0, sp, #0xc
  409658:	mov	w1, #0x14                  	// #20
  40965c:	bl	401860 <snprintf@plt>
  409660:	add	x0, sp, #0xc
  409664:	bl	407f44 <ferror@plt+0x6354>
  409668:	adrp	x22, 45e000 <ferror@plt+0x5c410>
  40966c:	ldr	w8, [x22, #3576]
  409670:	cmp	w8, #0x1
  409674:	lsl	w24, w8, #3
  409678:	b.lt	4099e4 <ferror@plt+0x7df4>  // b.tstop
  40967c:	mov	w0, #0x9                   	// #9
  409680:	bl	411e00 <ferror@plt+0x10210>
  409684:	sub	w8, w24, #0x8
  409688:	cmp	w24, #0xf
  40968c:	mov	w24, w8
  409690:	b.gt	40967c <ferror@plt+0x7a8c>
  409694:	cmp	w8, #0x1
  409698:	b.ge	4099f0 <ferror@plt+0x7e00>  // b.tcont
  40969c:	b	409a08 <ferror@plt+0x7e18>
  4096a0:	mov	w8, w23
  4096a4:	cmp	w8, #0x1
  4096a8:	b.lt	4096c4 <ferror@plt+0x7ad4>  // b.tstop
  4096ac:	add	w23, w8, #0x1
  4096b0:	mov	w0, #0x20                  	// #32
  4096b4:	bl	411e00 <ferror@plt+0x10210>
  4096b8:	sub	w23, w23, #0x1
  4096bc:	cmp	w23, #0x1
  4096c0:	b.gt	4096b0 <ferror@plt+0x7ac0>
  4096c4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4096c8:	ldr	w1, [x8, #3024]
  4096cc:	adrp	x0, 424000 <ferror@plt+0x22410>
  4096d0:	add	x0, x0, #0x930
  4096d4:	bl	412120 <ferror@plt+0x10530>
  4096d8:	ldr	w8, [x22, #3576]
  4096dc:	cmp	w8, #0x1
  4096e0:	lsl	w23, w8, #3
  4096e4:	b.lt	40970c <ferror@plt+0x7b1c>  // b.tstop
  4096e8:	mov	w0, #0x9                   	// #9
  4096ec:	bl	411e00 <ferror@plt+0x10210>
  4096f0:	sub	w8, w23, #0x8
  4096f4:	cmp	w23, #0xf
  4096f8:	mov	w23, w8
  4096fc:	b.gt	4096e8 <ferror@plt+0x7af8>
  409700:	cmp	w8, #0x1
  409704:	b.ge	409718 <ferror@plt+0x7b28>  // b.tcont
  409708:	b	409730 <ferror@plt+0x7b40>
  40970c:	mov	w8, w23
  409710:	cmp	w8, #0x1
  409714:	b.lt	409730 <ferror@plt+0x7b40>  // b.tstop
  409718:	add	w23, w8, #0x1
  40971c:	mov	w0, #0x20                  	// #32
  409720:	bl	411e00 <ferror@plt+0x10210>
  409724:	sub	w23, w23, #0x1
  409728:	cmp	w23, #0x1
  40972c:	b.gt	40971c <ferror@plt+0x7b2c>
  409730:	adrp	x0, 424000 <ferror@plt+0x22410>
  409734:	add	x0, x0, #0x5d9
  409738:	bl	411dd4 <ferror@plt+0x101e4>
  40973c:	ldr	w8, [x22, #3576]
  409740:	cmp	w8, #0x1
  409744:	lsl	w23, w8, #3
  409748:	b.lt	409770 <ferror@plt+0x7b80>  // b.tstop
  40974c:	mov	w0, #0x9                   	// #9
  409750:	bl	411e00 <ferror@plt+0x10210>
  409754:	sub	w8, w23, #0x8
  409758:	cmp	w23, #0xf
  40975c:	mov	w23, w8
  409760:	b.gt	40974c <ferror@plt+0x7b5c>
  409764:	cmp	w8, #0x1
  409768:	b.ge	40977c <ferror@plt+0x7b8c>  // b.tcont
  40976c:	b	409794 <ferror@plt+0x7ba4>
  409770:	mov	w8, w23
  409774:	cmp	w8, #0x1
  409778:	b.lt	409794 <ferror@plt+0x7ba4>  // b.tstop
  40977c:	add	w23, w8, #0x1
  409780:	mov	w0, #0x20                  	// #32
  409784:	bl	411e00 <ferror@plt+0x10210>
  409788:	sub	w23, w23, #0x1
  40978c:	cmp	w23, #0x1
  409790:	b.gt	409780 <ferror@plt+0x7b90>
  409794:	adrp	x0, 424000 <ferror@plt+0x22410>
  409798:	add	x0, x0, #0x940
  40979c:	bl	411dd4 <ferror@plt+0x101e4>
  4097a0:	ldr	w8, [x22, #3576]
  4097a4:	cmp	w8, #0x1
  4097a8:	lsl	w23, w8, #3
  4097ac:	b.lt	4097d4 <ferror@plt+0x7be4>  // b.tstop
  4097b0:	mov	w0, #0x9                   	// #9
  4097b4:	bl	411e00 <ferror@plt+0x10210>
  4097b8:	sub	w8, w23, #0x8
  4097bc:	cmp	w23, #0xf
  4097c0:	mov	w23, w8
  4097c4:	b.gt	4097b0 <ferror@plt+0x7bc0>
  4097c8:	cmp	w8, #0x1
  4097cc:	b.ge	4097e0 <ferror@plt+0x7bf0>  // b.tcont
  4097d0:	b	4097f8 <ferror@plt+0x7c08>
  4097d4:	mov	w8, w23
  4097d8:	cmp	w8, #0x1
  4097dc:	b.lt	4097f8 <ferror@plt+0x7c08>  // b.tstop
  4097e0:	add	w23, w8, #0x1
  4097e4:	mov	w0, #0x20                  	// #32
  4097e8:	bl	411e00 <ferror@plt+0x10210>
  4097ec:	sub	w23, w23, #0x1
  4097f0:	cmp	w23, #0x1
  4097f4:	b.gt	4097e4 <ferror@plt+0x7bf4>
  4097f8:	adrp	x0, 424000 <ferror@plt+0x22410>
  4097fc:	add	x0, x0, #0x67c
  409800:	bl	411dd4 <ferror@plt+0x101e4>
  409804:	ldr	w8, [x22, #3576]
  409808:	cmp	w8, #0x1
  40980c:	lsl	w22, w8, #3
  409810:	b.lt	409838 <ferror@plt+0x7c48>  // b.tstop
  409814:	mov	w0, #0x9                   	// #9
  409818:	bl	411e00 <ferror@plt+0x10210>
  40981c:	sub	w8, w22, #0x8
  409820:	cmp	w22, #0xf
  409824:	mov	w22, w8
  409828:	b.gt	409814 <ferror@plt+0x7c24>
  40982c:	cmp	w8, #0x1
  409830:	b.ge	409844 <ferror@plt+0x7c54>  // b.tcont
  409834:	b	40985c <ferror@plt+0x7c6c>
  409838:	mov	w8, w22
  40983c:	cmp	w8, #0x1
  409840:	b.lt	40985c <ferror@plt+0x7c6c>  // b.tstop
  409844:	add	w22, w8, #0x1
  409848:	mov	w0, #0x20                  	// #32
  40984c:	bl	411e00 <ferror@plt+0x10210>
  409850:	sub	w22, w22, #0x1
  409854:	cmp	w22, #0x1
  409858:	b.gt	409848 <ferror@plt+0x7c58>
  40985c:	adrp	x0, 424000 <ferror@plt+0x22410>
  409860:	add	x0, x0, #0x978
  409864:	bl	411dd4 <ferror@plt+0x101e4>
  409868:	cbz	w21, 4099cc <ferror@plt+0x7ddc>
  40986c:	ldr	w8, [x20, #2628]
  409870:	ldr	w9, [x19, #2428]
  409874:	orr	w8, w9, w8
  409878:	cbz	w8, 4099cc <ferror@plt+0x7ddc>
  40987c:	mov	w0, #0xa                   	// #10
  409880:	bl	411e00 <ferror@plt+0x10210>
  409884:	adrp	x19, 45e000 <ferror@plt+0x5c410>
  409888:	ldr	w8, [x19, #3576]
  40988c:	cmp	w8, #0x1
  409890:	lsl	w20, w8, #3
  409894:	b.lt	4098bc <ferror@plt+0x7ccc>  // b.tstop
  409898:	mov	w0, #0x9                   	// #9
  40989c:	bl	411e00 <ferror@plt+0x10210>
  4098a0:	sub	w8, w20, #0x8
  4098a4:	cmp	w20, #0xf
  4098a8:	mov	w20, w8
  4098ac:	b.gt	409898 <ferror@plt+0x7ca8>
  4098b0:	cmp	w8, #0x1
  4098b4:	b.ge	4098c8 <ferror@plt+0x7cd8>  // b.tcont
  4098b8:	b	4098e0 <ferror@plt+0x7cf0>
  4098bc:	mov	w8, w20
  4098c0:	cmp	w8, #0x1
  4098c4:	b.lt	4098e0 <ferror@plt+0x7cf0>  // b.tstop
  4098c8:	add	w20, w8, #0x1
  4098cc:	mov	w0, #0x20                  	// #32
  4098d0:	bl	411e00 <ferror@plt+0x10210>
  4098d4:	sub	w20, w20, #0x1
  4098d8:	cmp	w20, #0x1
  4098dc:	b.gt	4098cc <ferror@plt+0x7cdc>
  4098e0:	adrp	x0, 424000 <ferror@plt+0x22410>
  4098e4:	add	x0, x0, #0x9cf
  4098e8:	bl	411dd4 <ferror@plt+0x101e4>
  4098ec:	ldr	w8, [x19, #3576]
  4098f0:	add	w9, w8, #0x1
  4098f4:	str	w9, [x19, #3576]
  4098f8:	tbnz	w8, #31, 409928 <ferror@plt+0x7d38>
  4098fc:	lsl	w8, w8, #3
  409900:	add	w20, w8, #0x10
  409904:	mov	w0, #0x9                   	// #9
  409908:	bl	411e00 <ferror@plt+0x10210>
  40990c:	sub	w20, w20, #0x8
  409910:	cmp	w20, #0xf
  409914:	b.gt	409904 <ferror@plt+0x7d14>
  409918:	sub	w8, w20, #0x8
  40991c:	cmp	w8, #0x1
  409920:	b.ge	409934 <ferror@plt+0x7d44>  // b.tcont
  409924:	b	40994c <ferror@plt+0x7d5c>
  409928:	lsl	w8, w9, #3
  40992c:	cmp	w8, #0x1
  409930:	b.lt	40994c <ferror@plt+0x7d5c>  // b.tstop
  409934:	add	w20, w8, #0x1
  409938:	mov	w0, #0x20                  	// #32
  40993c:	bl	411e00 <ferror@plt+0x10210>
  409940:	sub	w20, w20, #0x1
  409944:	cmp	w20, #0x1
  409948:	b.gt	409938 <ferror@plt+0x7d48>
  40994c:	adrp	x0, 432000 <ferror@plt+0x30410>
  409950:	add	x0, x0, #0xcd4
  409954:	bl	411dd4 <ferror@plt+0x101e4>
  409958:	bl	405cb8 <ferror@plt+0x40c8>
  40995c:	ldr	w8, [x19, #3576]
  409960:	cmp	w8, #0x1
  409964:	lsl	w20, w8, #3
  409968:	b.lt	409990 <ferror@plt+0x7da0>  // b.tstop
  40996c:	mov	w0, #0x9                   	// #9
  409970:	bl	411e00 <ferror@plt+0x10210>
  409974:	sub	w8, w20, #0x8
  409978:	cmp	w20, #0xf
  40997c:	mov	w20, w8
  409980:	b.gt	40996c <ferror@plt+0x7d7c>
  409984:	cmp	w8, #0x1
  409988:	b.ge	40999c <ferror@plt+0x7dac>  // b.tcont
  40998c:	b	4099b4 <ferror@plt+0x7dc4>
  409990:	mov	w8, w20
  409994:	cmp	w8, #0x1
  409998:	b.lt	4099b4 <ferror@plt+0x7dc4>  // b.tstop
  40999c:	add	w20, w8, #0x1
  4099a0:	mov	w0, #0x20                  	// #32
  4099a4:	bl	411e00 <ferror@plt+0x10210>
  4099a8:	sub	w20, w20, #0x1
  4099ac:	cmp	w20, #0x1
  4099b0:	b.gt	4099a0 <ferror@plt+0x7db0>
  4099b4:	adrp	x0, 432000 <ferror@plt+0x30410>
  4099b8:	add	x0, x0, #0xe9e
  4099bc:	bl	411dd4 <ferror@plt+0x101e4>
  4099c0:	ldr	w8, [x19, #3576]
  4099c4:	sub	w8, w8, #0x1
  4099c8:	str	w8, [x19, #3576]
  4099cc:	ldp	x20, x19, [sp, #80]
  4099d0:	ldp	x22, x21, [sp, #64]
  4099d4:	ldp	x24, x23, [sp, #48]
  4099d8:	ldp	x29, x30, [sp, #32]
  4099dc:	add	sp, sp, #0x60
  4099e0:	ret
  4099e4:	mov	w8, w24
  4099e8:	cmp	w8, #0x1
  4099ec:	b.lt	409a08 <ferror@plt+0x7e18>  // b.tstop
  4099f0:	add	w24, w8, #0x1
  4099f4:	mov	w0, #0x20                  	// #32
  4099f8:	bl	411e00 <ferror@plt+0x10210>
  4099fc:	sub	w24, w24, #0x1
  409a00:	cmp	w24, #0x1
  409a04:	b.gt	4099f4 <ferror@plt+0x7e04>
  409a08:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  409a0c:	ldr	w1, [x8, #2460]
  409a10:	adrp	x0, 424000 <ferror@plt+0x22410>
  409a14:	add	x0, x0, #0x9a8
  409a18:	bl	412120 <ferror@plt+0x10530>
  409a1c:	ldr	w8, [x23, #2752]
  409a20:	cbz	w8, 409868 <ferror@plt+0x7c78>
  409a24:	ldr	w8, [x22, #3576]
  409a28:	cmp	w8, #0x1
  409a2c:	lsl	w23, w8, #3
  409a30:	b.lt	409a50 <ferror@plt+0x7e60>  // b.tstop
  409a34:	mov	w0, #0x9                   	// #9
  409a38:	bl	411e00 <ferror@plt+0x10210>
  409a3c:	sub	w8, w23, #0x8
  409a40:	cmp	w23, #0xf
  409a44:	mov	w23, w8
  409a48:	b.gt	409a34 <ferror@plt+0x7e44>
  409a4c:	b	409a54 <ferror@plt+0x7e64>
  409a50:	mov	w8, w23
  409a54:	cmp	w8, #0x1
  409a58:	b.lt	409a74 <ferror@plt+0x7e84>  // b.tstop
  409a5c:	add	w23, w8, #0x1
  409a60:	mov	w0, #0x20                  	// #32
  409a64:	bl	411e00 <ferror@plt+0x10210>
  409a68:	sub	w23, w23, #0x1
  409a6c:	cmp	w23, #0x1
  409a70:	b.gt	409a60 <ferror@plt+0x7e70>
  409a74:	adrp	x0, 424000 <ferror@plt+0x22410>
  409a78:	add	x0, x0, #0x9cf
  409a7c:	bl	411dd4 <ferror@plt+0x101e4>
  409a80:	ldr	w8, [x22, #3576]
  409a84:	add	w9, w8, #0x1
  409a88:	str	w9, [x22, #3576]
  409a8c:	tbnz	w8, #31, 409ab4 <ferror@plt+0x7ec4>
  409a90:	lsl	w8, w8, #3
  409a94:	add	w23, w8, #0x10
  409a98:	mov	w0, #0x9                   	// #9
  409a9c:	bl	411e00 <ferror@plt+0x10210>
  409aa0:	sub	w23, w23, #0x8
  409aa4:	cmp	w23, #0xf
  409aa8:	b.gt	409a98 <ferror@plt+0x7ea8>
  409aac:	sub	w8, w23, #0x8
  409ab0:	b	409ab8 <ferror@plt+0x7ec8>
  409ab4:	lsl	w8, w9, #3
  409ab8:	cmp	w8, #0x1
  409abc:	b.lt	409ad8 <ferror@plt+0x7ee8>  // b.tstop
  409ac0:	add	w23, w8, #0x1
  409ac4:	mov	w0, #0x20                  	// #32
  409ac8:	bl	411e00 <ferror@plt+0x10210>
  409acc:	sub	w23, w23, #0x1
  409ad0:	cmp	w23, #0x1
  409ad4:	b.gt	409ac4 <ferror@plt+0x7ed4>
  409ad8:	adrp	x0, 424000 <ferror@plt+0x22410>
  409adc:	add	x0, x0, #0x82a
  409ae0:	bl	411dd4 <ferror@plt+0x101e4>
  409ae4:	ldr	w8, [x22, #3576]
  409ae8:	sub	w8, w8, #0x1
  409aec:	str	w8, [x22, #3576]
  409af0:	b	409868 <ferror@plt+0x7c78>
  409af4:	stp	x29, x30, [sp, #-32]!
  409af8:	stp	x20, x19, [sp, #16]
  409afc:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  409b00:	ldr	w8, [x8, #2628]
  409b04:	mov	x29, sp
  409b08:	cbz	w8, 409b7c <ferror@plt+0x7f8c>
  409b0c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  409b10:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  409b14:	ldr	w10, [x8, #3048]
  409b18:	ldr	w8, [x9, #3576]
  409b1c:	lsl	w19, w8, #3
  409b20:	cmp	w8, #0x1
  409b24:	cbz	w10, 409bb4 <ferror@plt+0x7fc4>
  409b28:	b.lt	409bfc <ferror@plt+0x800c>  // b.tstop
  409b2c:	mov	w0, #0x9                   	// #9
  409b30:	bl	411e00 <ferror@plt+0x10210>
  409b34:	sub	w8, w19, #0x8
  409b38:	cmp	w19, #0xf
  409b3c:	mov	w19, w8
  409b40:	b.gt	409b2c <ferror@plt+0x7f3c>
  409b44:	cmp	w8, #0x1
  409b48:	b.lt	409c08 <ferror@plt+0x8018>  // b.tstop
  409b4c:	adrp	x19, 424000 <ferror@plt+0x22410>
  409b50:	add	w20, w8, #0x1
  409b54:	add	x19, x19, #0x9e2
  409b58:	mov	w0, #0x20                  	// #32
  409b5c:	bl	411e00 <ferror@plt+0x10210>
  409b60:	sub	w20, w20, #0x1
  409b64:	cmp	w20, #0x1
  409b68:	b.gt	409b58 <ferror@plt+0x7f68>
  409b6c:	mov	x0, x19
  409b70:	ldp	x20, x19, [sp, #16]
  409b74:	ldp	x29, x30, [sp], #32
  409b78:	b	411dd4 <ferror@plt+0x101e4>
  409b7c:	adrp	x19, 45e000 <ferror@plt+0x5c410>
  409b80:	ldr	w8, [x19, #3576]
  409b84:	cmp	w8, #0x1
  409b88:	lsl	w20, w8, #3
  409b8c:	b.lt	409c20 <ferror@plt+0x8030>  // b.tstop
  409b90:	mov	w0, #0x9                   	// #9
  409b94:	bl	411e00 <ferror@plt+0x10210>
  409b98:	sub	w8, w20, #0x8
  409b9c:	cmp	w20, #0xf
  409ba0:	mov	w20, w8
  409ba4:	b.gt	409b90 <ferror@plt+0x7fa0>
  409ba8:	cmp	w8, #0x1
  409bac:	b.ge	409c2c <ferror@plt+0x803c>  // b.tcont
  409bb0:	b	409c44 <ferror@plt+0x8054>
  409bb4:	b.lt	409c90 <ferror@plt+0x80a0>  // b.tstop
  409bb8:	mov	w0, #0x9                   	// #9
  409bbc:	bl	411e00 <ferror@plt+0x10210>
  409bc0:	sub	w8, w19, #0x8
  409bc4:	cmp	w19, #0xf
  409bc8:	mov	w19, w8
  409bcc:	b.gt	409bb8 <ferror@plt+0x7fc8>
  409bd0:	cmp	w8, #0x1
  409bd4:	b.lt	409c9c <ferror@plt+0x80ac>  // b.tstop
  409bd8:	adrp	x19, 424000 <ferror@plt+0x22410>
  409bdc:	add	w20, w8, #0x1
  409be0:	add	x19, x19, #0xa28
  409be4:	mov	w0, #0x20                  	// #32
  409be8:	bl	411e00 <ferror@plt+0x10210>
  409bec:	sub	w20, w20, #0x1
  409bf0:	cmp	w20, #0x1
  409bf4:	b.gt	409be4 <ferror@plt+0x7ff4>
  409bf8:	b	409b6c <ferror@plt+0x7f7c>
  409bfc:	mov	w8, w19
  409c00:	cmp	w8, #0x1
  409c04:	b.ge	409b4c <ferror@plt+0x7f5c>  // b.tcont
  409c08:	adrp	x19, 424000 <ferror@plt+0x22410>
  409c0c:	add	x19, x19, #0x9e2
  409c10:	mov	x0, x19
  409c14:	ldp	x20, x19, [sp, #16]
  409c18:	ldp	x29, x30, [sp], #32
  409c1c:	b	411dd4 <ferror@plt+0x101e4>
  409c20:	mov	w8, w20
  409c24:	cmp	w8, #0x1
  409c28:	b.lt	409c44 <ferror@plt+0x8054>  // b.tstop
  409c2c:	add	w20, w8, #0x1
  409c30:	mov	w0, #0x20                  	// #32
  409c34:	bl	411e00 <ferror@plt+0x10210>
  409c38:	sub	w20, w20, #0x1
  409c3c:	cmp	w20, #0x1
  409c40:	b.gt	409c30 <ferror@plt+0x8040>
  409c44:	adrp	x0, 424000 <ferror@plt+0x22410>
  409c48:	add	x0, x0, #0xa60
  409c4c:	bl	411dd4 <ferror@plt+0x101e4>
  409c50:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  409c54:	ldr	w8, [x8, #3048]
  409c58:	cbz	w8, 409ce4 <ferror@plt+0x80f4>
  409c5c:	ldr	w8, [x19, #3576]
  409c60:	cmp	w8, #0x1
  409c64:	lsl	w20, w8, #3
  409c68:	b.lt	409cb4 <ferror@plt+0x80c4>  // b.tstop
  409c6c:	mov	w0, #0x9                   	// #9
  409c70:	bl	411e00 <ferror@plt+0x10210>
  409c74:	sub	w8, w20, #0x8
  409c78:	cmp	w20, #0xf
  409c7c:	mov	w20, w8
  409c80:	b.gt	409c6c <ferror@plt+0x807c>
  409c84:	cmp	w8, #0x1
  409c88:	b.ge	409cc0 <ferror@plt+0x80d0>  // b.tcont
  409c8c:	b	409cd8 <ferror@plt+0x80e8>
  409c90:	mov	w8, w19
  409c94:	cmp	w8, #0x1
  409c98:	b.ge	409bd8 <ferror@plt+0x7fe8>  // b.tcont
  409c9c:	adrp	x19, 424000 <ferror@plt+0x22410>
  409ca0:	add	x19, x19, #0xa28
  409ca4:	mov	x0, x19
  409ca8:	ldp	x20, x19, [sp, #16]
  409cac:	ldp	x29, x30, [sp], #32
  409cb0:	b	411dd4 <ferror@plt+0x101e4>
  409cb4:	mov	w8, w20
  409cb8:	cmp	w8, #0x1
  409cbc:	b.lt	409cd8 <ferror@plt+0x80e8>  // b.tstop
  409cc0:	add	w20, w8, #0x1
  409cc4:	mov	w0, #0x20                  	// #32
  409cc8:	bl	411e00 <ferror@plt+0x10210>
  409ccc:	sub	w20, w20, #0x1
  409cd0:	cmp	w20, #0x1
  409cd4:	b.gt	409cc4 <ferror@plt+0x80d4>
  409cd8:	adrp	x0, 424000 <ferror@plt+0x22410>
  409cdc:	add	x0, x0, #0xa83
  409ce0:	bl	411dd4 <ferror@plt+0x101e4>
  409ce4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  409ce8:	ldr	w8, [x8, #2752]
  409cec:	cbz	w8, 409d30 <ferror@plt+0x8140>
  409cf0:	adrp	x0, 424000 <ferror@plt+0x22410>
  409cf4:	add	x0, x0, #0x42
  409cf8:	bl	411dd4 <ferror@plt+0x101e4>
  409cfc:	ldr	w8, [x19, #3576]
  409d00:	cmp	w8, #0x1
  409d04:	lsl	w20, w8, #3
  409d08:	b.lt	409d3c <ferror@plt+0x814c>  // b.tstop
  409d0c:	mov	w0, #0x9                   	// #9
  409d10:	bl	411e00 <ferror@plt+0x10210>
  409d14:	sub	w8, w20, #0x8
  409d18:	cmp	w20, #0xf
  409d1c:	mov	w20, w8
  409d20:	b.gt	409d0c <ferror@plt+0x811c>
  409d24:	cmp	w8, #0x1
  409d28:	b.ge	409d48 <ferror@plt+0x8158>  // b.tcont
  409d2c:	b	409d60 <ferror@plt+0x8170>
  409d30:	ldp	x20, x19, [sp, #16]
  409d34:	ldp	x29, x30, [sp], #32
  409d38:	ret
  409d3c:	mov	w8, w20
  409d40:	cmp	w8, #0x1
  409d44:	b.lt	409d60 <ferror@plt+0x8170>  // b.tstop
  409d48:	add	w20, w8, #0x1
  409d4c:	mov	w0, #0x20                  	// #32
  409d50:	bl	411e00 <ferror@plt+0x10210>
  409d54:	sub	w20, w20, #0x1
  409d58:	cmp	w20, #0x1
  409d5c:	b.gt	409d4c <ferror@plt+0x815c>
  409d60:	adrp	x0, 424000 <ferror@plt+0x22410>
  409d64:	add	x0, x0, #0xaa4
  409d68:	bl	411dd4 <ferror@plt+0x101e4>
  409d6c:	ldr	w8, [x19, #3576]
  409d70:	cmp	w8, #0x1
  409d74:	lsl	w19, w8, #3
  409d78:	b.lt	409da0 <ferror@plt+0x81b0>  // b.tstop
  409d7c:	mov	w0, #0x9                   	// #9
  409d80:	bl	411e00 <ferror@plt+0x10210>
  409d84:	sub	w8, w19, #0x8
  409d88:	cmp	w19, #0xf
  409d8c:	mov	w19, w8
  409d90:	b.gt	409d7c <ferror@plt+0x818c>
  409d94:	cmp	w8, #0x1
  409d98:	b.ge	409dac <ferror@plt+0x81bc>  // b.tcont
  409d9c:	b	409dc4 <ferror@plt+0x81d4>
  409da0:	mov	w8, w19
  409da4:	cmp	w8, #0x1
  409da8:	b.lt	409dc4 <ferror@plt+0x81d4>  // b.tstop
  409dac:	add	w19, w8, #0x1
  409db0:	mov	w0, #0x20                  	// #32
  409db4:	bl	411e00 <ferror@plt+0x10210>
  409db8:	sub	w19, w19, #0x1
  409dbc:	cmp	w19, #0x1
  409dc0:	b.gt	409db0 <ferror@plt+0x81c0>
  409dc4:	adrp	x0, 424000 <ferror@plt+0x22410>
  409dc8:	add	x0, x0, #0x82a
  409dcc:	bl	411dd4 <ferror@plt+0x101e4>
  409dd0:	adrp	x19, 42a000 <ferror@plt+0x28410>
  409dd4:	add	x19, x19, #0xcdc
  409dd8:	mov	x0, x19
  409ddc:	ldp	x20, x19, [sp, #16]
  409de0:	ldp	x29, x30, [sp], #32
  409de4:	b	411dd4 <ferror@plt+0x101e4>
  409de8:	sub	sp, sp, #0x90
  409dec:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  409df0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  409df4:	ldr	w8, [x8, #568]
  409df8:	ldr	w0, [x9, #2640]
  409dfc:	mov	w1, #0x4                   	// #4
  409e00:	stp	x29, x30, [sp, #48]
  409e04:	stp	x28, x27, [sp, #64]
  409e08:	stp	x26, x25, [sp, #80]
  409e0c:	stp	x24, x23, [sp, #96]
  409e10:	stp	x22, x21, [sp, #112]
  409e14:	stp	x20, x19, [sp, #128]
  409e18:	add	x29, sp, #0x30
  409e1c:	add	w19, w8, #0x1
  409e20:	bl	411830 <ferror@plt+0xfc40>
  409e24:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  409e28:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  409e2c:	ldr	w9, [x8, #3092]
  409e30:	ldr	w10, [x10, #2752]
  409e34:	adrp	x12, 425000 <ferror@plt+0x23410>
  409e38:	adrp	x13, 425000 <ferror@plt+0x23410>
  409e3c:	adrp	x14, 425000 <ferror@plt+0x23410>
  409e40:	adrp	x15, 425000 <ferror@plt+0x23410>
  409e44:	adrp	x21, 423000 <ferror@plt+0x21410>
  409e48:	adrp	x22, 423000 <ferror@plt+0x21410>
  409e4c:	mov	x28, x0
  409e50:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  409e54:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  409e58:	adrp	x27, 462000 <stdin@@GLIBC_2.17+0x3330>
  409e5c:	adrp	x16, 460000 <stdin@@GLIBC_2.17+0x1330>
  409e60:	add	x12, x12, #0xf19
  409e64:	add	x13, x13, #0xf48
  409e68:	add	x14, x14, #0xf6d
  409e6c:	add	x15, x15, #0xf9c
  409e70:	add	x21, x21, #0x829
  409e74:	add	x22, x22, #0x836
  409e78:	add	w9, w9, #0x1
  409e7c:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x3330>
  409e80:	str	w9, [x8, #3092]
  409e84:	str	wzr, [x11, #3064]
  409e88:	str	x0, [sp, #16]
  409e8c:	cbz	w10, 40a19c <ferror@plt+0x85ac>
  409e90:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  409e94:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  409e98:	ldr	x9, [x25, #2664]
  409e9c:	ldrsw	x10, [x8, #2632]
  409ea0:	stp	wzr, w19, [x29, #-8]
  409ea4:	mov	w19, #0x1                   	// #1
  409ea8:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  409eac:	str	w19, [x9, x10, lsl #2]
  409eb0:	ldr	x9, [x11, #3320]
  409eb4:	ldrsw	x8, [x8, #2632]
  409eb8:	sub	x10, x29, #0x8
  409ebc:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x3330>
  409ec0:	adrp	x1, 424000 <ferror@plt+0x22410>
  409ec4:	str	x10, [x9, x8, lsl #3]
  409ec8:	ldrb	w8, [x16, #2440]
  409ecc:	ldr	w9, [x27, #2628]
  409ed0:	ldr	w10, [x20, #3068]
  409ed4:	add	x1, x1, #0xacd
  409ed8:	cmp	w8, #0x0
  409edc:	csel	x8, x13, x12, eq  // eq = none
  409ee0:	csel	x11, x15, x14, eq  // eq = none
  409ee4:	cmp	w9, #0x0
  409ee8:	csel	x0, x11, x8, eq  // eq = none
  409eec:	cmp	w10, #0x1
  409ef0:	csinc	w8, w10, wzr, gt
  409ef4:	add	w2, w8, #0x1
  409ef8:	bl	41240c <ferror@plt+0x1081c>
  409efc:	ldr	w8, [x27, #2628]
  409f00:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  409f04:	adrp	x1, 424000 <ferror@plt+0x22410>
  409f08:	add	x0, x0, #0x108
  409f0c:	cmp	w8, #0x0
  409f10:	csel	x2, x22, x21, eq  // eq = none
  409f14:	add	x1, x1, #0xad8
  409f18:	bl	401d7c <ferror@plt+0x18c>
  409f1c:	mov	w0, #0x1                   	// #1
  409f20:	mov	w1, #0x18                  	// #24
  409f24:	bl	401920 <calloc@plt>
  409f28:	mov	w1, #0xc                   	// #12
  409f2c:	mov	x21, x0
  409f30:	bl	418f68 <ferror@plt+0x17378>
  409f34:	ldr	w8, [x20, #3068]
  409f38:	mov	w1, #0x4                   	// #4
  409f3c:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  409f40:	cmp	w8, #0x1
  409f44:	csinc	w8, w8, wzr, gt
  409f48:	add	w0, w8, #0x1
  409f4c:	str	w0, [x21, #8]
  409f50:	bl	401920 <calloc@plt>
  409f54:	ldr	w8, [x24, #2492]
  409f58:	stp	x21, x0, [sp]
  409f5c:	str	x0, [x21, #16]
  409f60:	str	w19, [x28, #4]
  409f64:	cmp	w8, #0x1
  409f68:	b.lt	40a118 <ferror@plt+0x8528>  // b.tstop
  409f6c:	mov	w22, #0x1                   	// #1
  409f70:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x4330>
  409f74:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x1330>
  409f78:	mov	w26, #0x1                   	// #1
  409f7c:	mov	w9, #0x1                   	// #1
  409f80:	b	409fb4 <ferror@plt+0x83c4>
  409f84:	ldur	w9, [x29, #-12]
  409f88:	ldr	w26, [sp, #24]
  409f8c:	ldr	x28, [sp, #16]
  409f90:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  409f94:	add	w9, w9, w21
  409f98:	add	w26, w26, w24
  409f9c:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  409fa0:	ldrsw	x8, [x24, #2492]
  409fa4:	cmp	x22, x8
  409fa8:	add	x22, x22, #0x1
  409fac:	str	w9, [x28, x22, lsl #2]
  409fb0:	b.ge	40a118 <ferror@plt+0x8528>  // b.tcont
  409fb4:	ldr	x8, [x25, #2664]
  409fb8:	ldr	w21, [x8, x22, lsl #2]
  409fbc:	cbz	w21, 409fa0 <ferror@plt+0x83b0>
  409fc0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  409fc4:	ldr	x8, [x8, #3320]
  409fc8:	stur	w9, [x29, #-12]
  409fcc:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  409fd0:	ldr	w9, [x9, #616]
  409fd4:	ldr	x23, [x8, x22, lsl #3]
  409fd8:	cbnz	w9, 40a0d4 <ferror@plt+0x84e4>
  409fdc:	cmp	w21, #0x1
  409fe0:	b.lt	40a110 <ferror@plt+0x8520>  // b.tstop
  409fe4:	add	w8, w21, #0x1
  409fe8:	sub	x28, x8, #0x1
  409fec:	ldr	x8, [sp, #8]
  409ff0:	mov	x24, xzr
  409ff4:	add	x23, x23, #0x4
  409ff8:	str	w26, [sp, #24]
  409ffc:	add	x25, x8, w26, sxtw #2
  40a000:	b	40a028 <ferror@plt+0x8438>
  40a004:	mov	w0, w26
  40a008:	bl	412138 <ferror@plt+0x10548>
  40a00c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40a010:	ldr	w8, [x8, #616]
  40a014:	str	w26, [x25, x24, lsl #2]
  40a018:	cbnz	w8, 40a064 <ferror@plt+0x8474>
  40a01c:	add	x24, x24, #0x1
  40a020:	cmp	x28, x24
  40a024:	b.eq	409f84 <ferror@plt+0x8394>  // b.none
  40a028:	ldr	w8, [x19, #2372]
  40a02c:	ldr	w26, [x23, x24, lsl #2]
  40a030:	cbz	w8, 40a004 <ferror@plt+0x8414>
  40a034:	cmp	w26, #0x1
  40a038:	b.lt	40a004 <ferror@plt+0x8414>  // b.tstop
  40a03c:	tbnz	w26, #14, 40a004 <ferror@plt+0x8414>
  40a040:	ldr	w8, [x20, #568]
  40a044:	cmp	w26, w8
  40a048:	b.gt	40a004 <ferror@plt+0x8414>
  40a04c:	ldr	x8, [x27, #2760]
  40a050:	orr	w9, w26, #0x2000
  40a054:	ldr	w8, [x8, x26, lsl #2]
  40a058:	cmp	w8, #0x1
  40a05c:	csel	w26, w9, w26, eq  // eq = none
  40a060:	b	40a004 <ferror@plt+0x8414>
  40a064:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  40a068:	ldr	x0, [x20, #3264]
  40a06c:	ldr	w2, [x23, x24, lsl #2]
  40a070:	adrp	x1, 428000 <ferror@plt+0x26410>
  40a074:	add	x1, x1, #0x331
  40a078:	add	x26, x24, #0x1
  40a07c:	bl	401bc0 <fprintf@plt>
  40a080:	ldr	x3, [x20, #3264]
  40a084:	cmp	x26, x21
  40a088:	b.cc	40a0ac <ferror@plt+0x84bc>  // b.lo, b.ul, b.last
  40a08c:	mov	w0, #0xa                   	// #10
  40a090:	mov	x1, x3
  40a094:	bl	401800 <putc@plt>
  40a098:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  40a09c:	add	x24, x24, #0x1
  40a0a0:	cmp	x28, x24
  40a0a4:	b.ne	40a028 <ferror@plt+0x8438>  // b.any
  40a0a8:	b	409f84 <ferror@plt+0x8394>
  40a0ac:	adrp	x0, 426000 <ferror@plt+0x24410>
  40a0b0:	mov	w1, #0x2                   	// #2
  40a0b4:	mov	w2, #0x1                   	// #1
  40a0b8:	add	x0, x0, #0xc0
  40a0bc:	bl	401a80 <fwrite@plt>
  40a0c0:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  40a0c4:	add	x24, x24, #0x1
  40a0c8:	cmp	x28, x24
  40a0cc:	b.ne	40a028 <ferror@plt+0x8438>  // b.any
  40a0d0:	b	409f84 <ferror@plt+0x8394>
  40a0d4:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40a0d8:	str	w26, [sp, #24]
  40a0dc:	ldr	x26, [x8, #3264]
  40a0e0:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a0e4:	mov	w2, #0x5                   	// #5
  40a0e8:	mov	x0, xzr
  40a0ec:	add	x1, x1, #0xb0e
  40a0f0:	bl	401ae0 <dcgettext@plt>
  40a0f4:	mov	x1, x0
  40a0f8:	mov	x0, x26
  40a0fc:	ldr	w26, [sp, #24]
  40a100:	mov	w2, w22
  40a104:	bl	401bc0 <fprintf@plt>
  40a108:	cmp	w21, #0x1
  40a10c:	b.ge	409fe4 <ferror@plt+0x83f4>  // b.tcont
  40a110:	ldur	w9, [x29, #-12]
  40a114:	b	409fa0 <ferror@plt+0x83b0>
  40a118:	bl	411ccc <ferror@plt+0x100dc>
  40a11c:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a120:	ldrb	w8, [x26, #3052]
  40a124:	cbz	w8, 40a168 <ferror@plt+0x8578>
  40a128:	ldr	x19, [sp]
  40a12c:	mov	x0, x19
  40a130:	bl	419c24 <ferror@plt+0x18034>
  40a134:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a138:	add	x0, x0, #0x170
  40a13c:	mov	x1, x19
  40a140:	bl	41957c <ferror@plt+0x1798c>
  40a144:	tbz	w0, #31, 40a160 <ferror@plt+0x8570>
  40a148:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a14c:	add	x1, x1, #0xb23
  40a150:	mov	w2, #0x5                   	// #5
  40a154:	mov	x0, xzr
  40a158:	bl	401ae0 <dcgettext@plt>
  40a15c:	bl	411e0c <ferror@plt+0x1021c>
  40a160:	mov	x0, x19
  40a164:	bl	418f84 <ferror@plt+0x17394>
  40a168:	adrp	x22, 423000 <ferror@plt+0x21410>
  40a16c:	adrp	x12, 425000 <ferror@plt+0x23410>
  40a170:	adrp	x13, 425000 <ferror@plt+0x23410>
  40a174:	adrp	x14, 425000 <ferror@plt+0x23410>
  40a178:	adrp	x15, 425000 <ferror@plt+0x23410>
  40a17c:	adrp	x27, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a180:	add	x22, x22, #0x836
  40a184:	add	x12, x12, #0xf19
  40a188:	add	x13, x13, #0xf48
  40a18c:	add	x14, x14, #0xf6d
  40a190:	add	x15, x15, #0xf9c
  40a194:	adrp	x16, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a198:	b	40a1f4 <ferror@plt+0x8604>
  40a19c:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a1a0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a1a4:	ldrsw	x9, [x9, #2632]
  40a1a8:	ldr	x10, [x8, #3320]
  40a1ac:	lsl	x9, x9, #3
  40a1b0:	str	w19, [x10, x9]
  40a1b4:	ldr	w9, [x24, #2492]
  40a1b8:	cmp	w9, #0x1
  40a1bc:	b.lt	40a1ec <ferror@plt+0x85fc>  // b.tstop
  40a1c0:	ldr	x8, [x8, #3320]
  40a1c4:	mov	w9, #0x1                   	// #1
  40a1c8:	add	x8, x8, #0x8
  40a1cc:	ldr	w10, [x8], #8
  40a1d0:	str	w10, [x28, x9, lsl #2]
  40a1d4:	ldrsw	x11, [x24, #2492]
  40a1d8:	add	x10, x9, #0x1
  40a1dc:	cmp	x9, x11
  40a1e0:	mov	x9, x10
  40a1e4:	b.lt	40a1cc <ferror@plt+0x85dc>  // b.tstop
  40a1e8:	b	40a1f0 <ferror@plt+0x8600>
  40a1ec:	mov	w10, #0x1                   	// #1
  40a1f0:	str	wzr, [x28, w10, uxtw #2]
  40a1f4:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a1f8:	ldr	w9, [x23, #2752]
  40a1fc:	ldrb	w10, [x16, #2440]
  40a200:	ldr	w8, [x24, #2492]
  40a204:	ldr	w11, [x27, #2628]
  40a208:	mov	w19, #0x2                   	// #2
  40a20c:	cmp	w9, #0x0
  40a210:	cinc	w9, w19, ne  // ne = any
  40a214:	cmp	w10, #0x0
  40a218:	add	w21, w9, w8
  40a21c:	csel	x8, x13, x12, eq  // eq = none
  40a220:	csel	x9, x15, x14, eq  // eq = none
  40a224:	cmp	w11, #0x0
  40a228:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a22c:	csel	x0, x9, x8, eq  // eq = none
  40a230:	add	x1, x1, #0x3ab
  40a234:	mov	w2, w21
  40a238:	bl	41240c <ferror@plt+0x1081c>
  40a23c:	ldr	w8, [x27, #2628]
  40a240:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a244:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a248:	add	x0, x0, #0x108
  40a24c:	cmp	w8, #0x0
  40a250:	adrp	x8, 423000 <ferror@plt+0x21410>
  40a254:	add	x8, x8, #0x829
  40a258:	csel	x2, x22, x8, eq  // eq = none
  40a25c:	add	x1, x1, #0x377
  40a260:	bl	401d7c <ferror@plt+0x18c>
  40a264:	mov	w0, #0x1                   	// #1
  40a268:	mov	w1, #0x18                  	// #24
  40a26c:	bl	401920 <calloc@plt>
  40a270:	mov	w1, #0x1                   	// #1
  40a274:	mov	x20, x0
  40a278:	bl	418f68 <ferror@plt+0x17378>
  40a27c:	mov	w1, #0x4                   	// #4
  40a280:	mov	x0, x21
  40a284:	str	w21, [x20, #8]
  40a288:	bl	401920 <calloc@plt>
  40a28c:	str	x0, [x20, #16]
  40a290:	mov	x25, x28
  40a294:	mov	x21, x0
  40a298:	ldr	w22, [x24, #2492]
  40a29c:	ldr	w0, [x25, #4]!
  40a2a0:	bl	412138 <ferror@plt+0x10548>
  40a2a4:	ldr	w8, [x23, #2752]
  40a2a8:	ldr	w9, [x25]
  40a2ac:	cmp	w8, #0x0
  40a2b0:	cset	w8, ne  // ne = any
  40a2b4:	cmp	w22, #0x1
  40a2b8:	str	w9, [x21, #4]
  40a2bc:	b.lt	40a354 <ferror@plt+0x8764>  // b.tstop
  40a2c0:	adrp	x22, 424000 <ferror@plt+0x22410>
  40a2c4:	mov	w19, #0x2                   	// #2
  40a2c8:	add	x22, x22, #0x35d
  40a2cc:	b	40a308 <ferror@plt+0x8718>
  40a2d0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a2d4:	ldrsw	x23, [x8, #2492]
  40a2d8:	ldr	w0, [x25, #4]!
  40a2dc:	bl	412138 <ferror@plt+0x10548>
  40a2e0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a2e4:	ldr	w8, [x8, #2752]
  40a2e8:	ldr	w9, [x25]
  40a2ec:	sub	x10, x24, #0x1
  40a2f0:	add	x19, x24, #0x1
  40a2f4:	cmp	w8, #0x0
  40a2f8:	cset	w8, ne  // ne = any
  40a2fc:	cmp	x10, x23
  40a300:	str	w9, [x21, x24, lsl #2]
  40a304:	b.ge	40a354 <ferror@plt+0x8764>  // b.tcont
  40a308:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  40a30c:	ldr	w9, [x9, #616]
  40a310:	mov	x24, x19
  40a314:	cbz	w9, 40a2d0 <ferror@plt+0x86e0>
  40a318:	tbnz	w8, #0, 40a2d0 <ferror@plt+0x86e0>
  40a31c:	ldr	w8, [x25]
  40a320:	cbz	w8, 40a2d0 <ferror@plt+0x86e0>
  40a324:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40a328:	ldr	x23, [x8, #3264]
  40a32c:	mov	w2, #0x5                   	// #5
  40a330:	mov	x0, xzr
  40a334:	mov	x1, x22
  40a338:	bl	401ae0 <dcgettext@plt>
  40a33c:	ldr	w3, [x25]
  40a340:	mov	x1, x0
  40a344:	sub	w2, w24, #0x1
  40a348:	mov	x0, x23
  40a34c:	bl	401bc0 <fprintf@plt>
  40a350:	b	40a2d0 <ferror@plt+0x86e0>
  40a354:	adrp	x22, 423000 <ferror@plt+0x21410>
  40a358:	add	x22, x22, #0x836
  40a35c:	cbz	w8, 40a370 <ferror@plt+0x8780>
  40a360:	ldr	w0, [x25]
  40a364:	bl	412138 <ferror@plt+0x10548>
  40a368:	ldr	w8, [x25]
  40a36c:	str	w8, [x21, w19, uxtw #2]
  40a370:	bl	411ccc <ferror@plt+0x100dc>
  40a374:	ldrb	w8, [x26, #3052]
  40a378:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a37c:	cbz	w8, 40a3bc <ferror@plt+0x87cc>
  40a380:	mov	x0, x20
  40a384:	bl	419c24 <ferror@plt+0x18034>
  40a388:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a38c:	add	x0, x0, #0x170
  40a390:	mov	x1, x20
  40a394:	bl	41957c <ferror@plt+0x1798c>
  40a398:	tbz	w0, #31, 40a3b4 <ferror@plt+0x87c4>
  40a39c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a3a0:	add	x1, x1, #0xb41
  40a3a4:	mov	w2, #0x5                   	// #5
  40a3a8:	mov	x0, xzr
  40a3ac:	bl	401ae0 <dcgettext@plt>
  40a3b0:	bl	411e0c <ferror@plt+0x1021c>
  40a3b4:	mov	x0, x20
  40a3b8:	bl	418f84 <ferror@plt+0x17394>
  40a3bc:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40a3c0:	ldr	w8, [x8, #588]
  40a3c4:	cbz	w8, 40a4f4 <ferror@plt+0x8904>
  40a3c8:	bl	40660c <ferror@plt+0x4a1c>
  40a3cc:	ldrb	w8, [x26, #3052]
  40a3d0:	cbz	w8, 40a4f4 <ferror@plt+0x8904>
  40a3d4:	mov	w0, #0x1                   	// #1
  40a3d8:	mov	w1, #0x18                  	// #24
  40a3dc:	bl	401920 <calloc@plt>
  40a3e0:	mov	w1, #0x5                   	// #5
  40a3e4:	mov	x20, x0
  40a3e8:	bl	418f68 <ferror@plt+0x17378>
  40a3ec:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a3f0:	ldrh	w8, [x20, #2]
  40a3f4:	ldr	w21, [x9, #3008]
  40a3f8:	mov	w1, #0x4                   	// #4
  40a3fc:	orr	w8, w8, #0x4
  40a400:	mov	x0, x21
  40a404:	strh	w8, [x20, #2]
  40a408:	stp	wzr, w21, [x20, #4]
  40a40c:	bl	401920 <calloc@plt>
  40a410:	cmp	w21, #0x2
  40a414:	str	x0, [x20, #16]
  40a418:	b.lt	40a49c <ferror@plt+0x88ac>  // b.tstop
  40a41c:	sub	x9, x21, #0x1
  40a420:	cmp	x9, #0x4
  40a424:	b.cs	40a430 <ferror@plt+0x8840>  // b.hs, b.nlast
  40a428:	mov	w8, #0x1                   	// #1
  40a42c:	b	40a468 <ferror@plt+0x8878>
  40a430:	and	x10, x9, #0xfffffffffffffffc
  40a434:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  40a438:	add	x11, x0, #0x4
  40a43c:	orr	x8, x10, #0x1
  40a440:	add	x12, x12, #0xa74
  40a444:	mov	x13, x10
  40a448:	ldr	q0, [x12]
  40a44c:	subs	x13, x13, #0x4
  40a450:	abs	v0.4s, v0.4s
  40a454:	str	q0, [x12], #16
  40a458:	str	q0, [x11], #16
  40a45c:	b.ne	40a448 <ferror@plt+0x8858>  // b.any
  40a460:	cmp	x9, x10
  40a464:	b.eq	40a49c <ferror@plt+0x88ac>  // b.none
  40a468:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  40a46c:	lsl	x10, x8, #2
  40a470:	add	x11, x11, #0xa70
  40a474:	sub	x9, x21, x8
  40a478:	add	x8, x0, x10
  40a47c:	add	x10, x11, x10
  40a480:	ldr	w11, [x10]
  40a484:	cmp	w11, #0x0
  40a488:	cneg	w11, w11, mi  // mi = first
  40a48c:	subs	x9, x9, #0x1
  40a490:	str	w11, [x10], #4
  40a494:	str	w11, [x8], #4
  40a498:	b.ne	40a480 <ferror@plt+0x8890>  // b.any
  40a49c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a4a0:	adrp	x1, 425000 <ferror@plt+0x23410>
  40a4a4:	adrp	x2, 424000 <ferror@plt+0x22410>
  40a4a8:	add	x0, x0, #0x108
  40a4ac:	add	x1, x1, #0xfc1
  40a4b0:	add	x2, x2, #0xbc7
  40a4b4:	bl	401d7c <ferror@plt+0x18c>
  40a4b8:	mov	x0, x20
  40a4bc:	bl	419c24 <ferror@plt+0x18034>
  40a4c0:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a4c4:	add	x0, x0, #0x170
  40a4c8:	mov	x1, x20
  40a4cc:	bl	41957c <ferror@plt+0x1798c>
  40a4d0:	tbz	w0, #31, 40a4ec <ferror@plt+0x88fc>
  40a4d4:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a4d8:	add	x1, x1, #0xb5b
  40a4dc:	mov	w2, #0x5                   	// #5
  40a4e0:	mov	x0, xzr
  40a4e4:	bl	401ae0 <dcgettext@plt>
  40a4e8:	bl	411e0c <ferror@plt+0x1021c>
  40a4ec:	mov	x0, x20
  40a4f0:	bl	418f84 <ferror@plt+0x17394>
  40a4f4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40a4f8:	ldr	w8, [x8, #1320]
  40a4fc:	cbz	w8, 40a670 <ferror@plt+0x8a80>
  40a500:	mov	w0, #0x1                   	// #1
  40a504:	mov	w1, #0x18                  	// #24
  40a508:	bl	401920 <calloc@plt>
  40a50c:	mov	w1, #0x6                   	// #6
  40a510:	mov	x20, x0
  40a514:	bl	418f68 <ferror@plt+0x17378>
  40a518:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a51c:	ldr	w8, [x19, #2432]
  40a520:	mov	w1, #0x4                   	// #4
  40a524:	add	w22, w8, #0x1
  40a528:	mov	x0, x22
  40a52c:	str	w22, [x20, #8]
  40a530:	bl	401920 <calloc@plt>
  40a534:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40a538:	ldr	w8, [x8, #616]
  40a53c:	mov	x21, x0
  40a540:	str	x0, [x20, #16]
  40a544:	cbnz	w8, 40ad64 <ferror@plt+0x9174>
  40a548:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a54c:	ldrb	w8, [x8, #2440]
  40a550:	adrp	x9, 425000 <ferror@plt+0x23410>
  40a554:	adrp	x10, 425000 <ferror@plt+0x23410>
  40a558:	add	x9, x9, #0xecf
  40a55c:	add	x10, x10, #0xef9
  40a560:	cmp	w8, #0x0
  40a564:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a568:	csel	x0, x10, x9, eq  // eq = none
  40a56c:	add	x1, x1, #0xb8f
  40a570:	mov	w2, w22
  40a574:	bl	41240c <ferror@plt+0x1081c>
  40a578:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a57c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a580:	adrp	x2, 424000 <ferror@plt+0x22410>
  40a584:	add	x0, x0, #0x108
  40a588:	add	x1, x1, #0xb97
  40a58c:	add	x2, x2, #0xbc7
  40a590:	bl	401d7c <ferror@plt+0x18c>
  40a594:	ldr	w8, [x19, #2432]
  40a598:	cmp	w8, #0x1
  40a59c:	b.lt	40a61c <ferror@plt+0x8a2c>  // b.tstop
  40a5a0:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x4330>
  40a5a4:	adrp	x23, 424000 <ferror@plt+0x22410>
  40a5a8:	mov	w22, #0x1                   	// #1
  40a5ac:	add	x24, x24, #0x10c
  40a5b0:	add	x23, x23, #0xbcf
  40a5b4:	b	40a5ec <ferror@plt+0x89fc>
  40a5b8:	lsl	x25, x22, #2
  40a5bc:	ldr	w8, [x24, x25]
  40a5c0:	cmp	w8, #0x0
  40a5c4:	cneg	w0, w8, mi  // mi = first
  40a5c8:	bl	412138 <ferror@plt+0x10548>
  40a5cc:	ldr	w8, [x24, x25]
  40a5d0:	ldrsw	x9, [x19, #2432]
  40a5d4:	cmp	w8, #0x0
  40a5d8:	cneg	w8, w8, mi  // mi = first
  40a5dc:	cmp	x22, x9
  40a5e0:	add	x22, x22, #0x1
  40a5e4:	str	w8, [x21, x25]
  40a5e8:	b.ge	40a61c <ferror@plt+0x8a2c>  // b.tcont
  40a5ec:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40a5f0:	ldr	w8, [x8, #616]
  40a5f4:	cbz	w8, 40a5b8 <ferror@plt+0x89c8>
  40a5f8:	ldr	w8, [x24, x22, lsl #2]
  40a5fc:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  40a600:	ldr	x0, [x9, #3264]
  40a604:	mov	x1, x23
  40a608:	cmp	w8, #0x0
  40a60c:	cneg	w3, w8, mi  // mi = first
  40a610:	mov	w2, w22
  40a614:	bl	401bc0 <fprintf@plt>
  40a618:	b	40a5b8 <ferror@plt+0x89c8>
  40a61c:	bl	411ccc <ferror@plt+0x100dc>
  40a620:	ldrb	w8, [x26, #3052]
  40a624:	adrp	x22, 423000 <ferror@plt+0x21410>
  40a628:	add	x22, x22, #0x836
  40a62c:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a630:	cbz	w8, 40a670 <ferror@plt+0x8a80>
  40a634:	mov	x0, x20
  40a638:	bl	419c24 <ferror@plt+0x18034>
  40a63c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a640:	add	x0, x0, #0x170
  40a644:	mov	x1, x20
  40a648:	bl	41957c <ferror@plt+0x1798c>
  40a64c:	tbz	w0, #31, 40a668 <ferror@plt+0x8a78>
  40a650:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a654:	add	x1, x1, #0xbd8
  40a658:	mov	w2, #0x5                   	// #5
  40a65c:	mov	x0, xzr
  40a660:	bl	401ae0 <dcgettext@plt>
  40a664:	bl	411e0c <ferror@plt+0x1021c>
  40a668:	mov	x0, x20
  40a66c:	bl	418f84 <ferror@plt+0x17394>
  40a670:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a674:	ldr	w8, [x23, #2492]
  40a678:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a67c:	ldr	w9, [x9, #2660]
  40a680:	ldrb	w10, [x10, #2440]
  40a684:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a688:	ldr	w11, [x27, #2628]
  40a68c:	add	w26, w9, w8
  40a690:	adrp	x8, 425000 <ferror@plt+0x23410>
  40a694:	adrp	x9, 425000 <ferror@plt+0x23410>
  40a698:	ldr	w12, [x21, #3012]
  40a69c:	cmp	w10, #0x0
  40a6a0:	add	x8, x8, #0xf19
  40a6a4:	add	x9, x9, #0xf48
  40a6a8:	csel	x8, x9, x8, eq  // eq = none
  40a6ac:	adrp	x9, 425000 <ferror@plt+0x23410>
  40a6b0:	adrp	x10, 425000 <ferror@plt+0x23410>
  40a6b4:	add	x9, x9, #0xf6d
  40a6b8:	add	x10, x10, #0xf9c
  40a6bc:	csel	x9, x10, x9, eq  // eq = none
  40a6c0:	cmp	w11, #0x0
  40a6c4:	mov	w19, #0x7ffe                	// #32766
  40a6c8:	ccmp	w12, w19, #0x0, eq  // eq = none
  40a6cc:	add	w20, w26, #0x1
  40a6d0:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a6d4:	csel	x0, x8, x9, gt
  40a6d8:	add	x1, x1, #0xbf3
  40a6dc:	mov	w2, w20
  40a6e0:	bl	41240c <ferror@plt+0x1081c>
  40a6e4:	ldr	w8, [x27, #2628]
  40a6e8:	ldr	w9, [x21, #3012]
  40a6ec:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a6f0:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a6f4:	cmp	w8, #0x0
  40a6f8:	adrp	x8, 423000 <ferror@plt+0x21410>
  40a6fc:	ccmp	w9, w19, #0x0, eq  // eq = none
  40a700:	add	x8, x8, #0x829
  40a704:	csel	x2, x8, x22, gt
  40a708:	add	x0, x0, #0x108
  40a70c:	add	x1, x1, #0xbfb
  40a710:	bl	401d7c <ferror@plt+0x18c>
  40a714:	mov	w0, #0x1                   	// #1
  40a718:	mov	w1, #0x18                  	// #24
  40a71c:	mov	w25, #0x1                   	// #1
  40a720:	bl	401920 <calloc@plt>
  40a724:	mov	w1, #0x2                   	// #2
  40a728:	mov	x21, x0
  40a72c:	bl	418f68 <ferror@plt+0x17378>
  40a730:	mov	w1, #0x4                   	// #4
  40a734:	mov	x0, x20
  40a738:	str	w20, [x21, #8]
  40a73c:	bl	401920 <calloc@plt>
  40a740:	ldr	w9, [x23, #2492]
  40a744:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a748:	ldr	x8, [x19, #352]
  40a74c:	mov	x22, x0
  40a750:	cmp	w9, #0x1
  40a754:	adrp	x27, 464000 <stdin@@GLIBC_2.17+0x5330>
  40a758:	str	x0, [x21, #16]
  40a75c:	stur	w26, [x29, #-12]
  40a760:	str	x21, [sp, #24]
  40a764:	b.lt	40a808 <ferror@plt+0x8c18>  // b.tstop
  40a768:	mov	w24, #0x1                   	// #1
  40a76c:	mov	w28, #0xffff8002            	// #-32766
  40a770:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a774:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a778:	b	40a7b0 <ferror@plt+0x8bc0>
  40a77c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a780:	ldr	w10, [x10, #2460]
  40a784:	str	w10, [x9, x24, lsl #2]
  40a788:	ldr	w0, [x8, x26]
  40a78c:	bl	412138 <ferror@plt+0x10548>
  40a790:	ldr	x8, [x19, #352]
  40a794:	ldrsw	x9, [x25, #2492]
  40a798:	add	x25, x24, #0x1
  40a79c:	ldr	w10, [x8, x26]
  40a7a0:	cmp	x24, x9
  40a7a4:	mov	x24, x25
  40a7a8:	str	w10, [x22, x26]
  40a7ac:	b.ge	40a7fc <ferror@plt+0x8c0c>  // b.tcont
  40a7b0:	ldr	x9, [x27, #592]
  40a7b4:	lsl	x26, x24, #2
  40a7b8:	ldr	w11, [x8, x26]
  40a7bc:	ldr	w10, [x9, x26]
  40a7c0:	cmp	w11, w28
  40a7c4:	b.ne	40a7d0 <ferror@plt+0x8be0>  // b.any
  40a7c8:	ldr	w11, [x21, #3084]
  40a7cc:	str	w11, [x8, x24, lsl #2]
  40a7d0:	cmp	w10, w28
  40a7d4:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a7d8:	b.eq	40a77c <ferror@plt+0x8b8c>  // b.none
  40a7dc:	tbz	w10, #31, 40a788 <ferror@plt+0x8b98>
  40a7e0:	ldr	w12, [x25, #2492]
  40a7e4:	ldr	w11, [x23, #2652]
  40a7e8:	sub	w10, w12, w10
  40a7ec:	add	w11, w11, #0x1
  40a7f0:	add	w10, w10, #0x1
  40a7f4:	str	w11, [x23, #2652]
  40a7f8:	b	40a784 <ferror@plt+0x8b94>
  40a7fc:	ldur	w26, [x29, #-12]
  40a800:	mov	w21, w25
  40a804:	b	40a80c <ferror@plt+0x8c1c>
  40a808:	mov	w21, #0x1                   	// #1
  40a80c:	mov	w23, w21
  40a810:	lsl	x24, x23, #2
  40a814:	ldr	w0, [x8, x24]
  40a818:	bl	412138 <ferror@plt+0x10548>
  40a81c:	ldr	x8, [x19, #352]
  40a820:	cmp	w21, w26
  40a824:	adrp	x28, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a828:	ldr	w9, [x8, x24]
  40a82c:	str	w9, [x22, x25, lsl #2]
  40a830:	b.ge	40a878 <ferror@plt+0x8c88>  // b.tcont
  40a834:	add	x9, x22, x25, lsl #2
  40a838:	neg	w21, w26
  40a83c:	add	x23, x23, #0x1
  40a840:	add	x22, x9, #0x4
  40a844:	lsl	x24, x23, #2
  40a848:	ldr	w0, [x8, x24]
  40a84c:	bl	412138 <ferror@plt+0x10548>
  40a850:	ldr	x8, [x19, #352]
  40a854:	ldr	w9, [x28, #2460]
  40a858:	ldr	x10, [x27, #592]
  40a85c:	add	x23, x23, #0x1
  40a860:	ldr	w11, [x8, x24]
  40a864:	add	w12, w21, w23
  40a868:	cmp	w12, #0x1
  40a86c:	str	w11, [x22], #4
  40a870:	str	w9, [x10, x24]
  40a874:	b.ne	40a844 <ferror@plt+0x8c54>  // b.any
  40a878:	bl	411ccc <ferror@plt+0x100dc>
  40a87c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a880:	ldrb	w8, [x8, #3052]
  40a884:	ldr	x28, [sp, #16]
  40a888:	adrp	x22, 423000 <ferror@plt+0x21410>
  40a88c:	add	x22, x22, #0x836
  40a890:	cbz	w8, 40a8d4 <ferror@plt+0x8ce4>
  40a894:	ldr	x19, [sp, #24]
  40a898:	mov	x0, x19
  40a89c:	bl	419c24 <ferror@plt+0x18034>
  40a8a0:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a8a4:	add	x0, x0, #0x170
  40a8a8:	mov	x1, x19
  40a8ac:	bl	41957c <ferror@plt+0x1798c>
  40a8b0:	tbz	w0, #31, 40a8cc <ferror@plt+0x8cdc>
  40a8b4:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a8b8:	add	x1, x1, #0xc2b
  40a8bc:	mov	w2, #0x5                   	// #5
  40a8c0:	mov	x0, xzr
  40a8c4:	bl	401ae0 <dcgettext@plt>
  40a8c8:	bl	411e0c <ferror@plt+0x1021c>
  40a8cc:	mov	x0, x19
  40a8d0:	bl	418f84 <ferror@plt+0x17394>
  40a8d4:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a8d8:	ldr	w9, [x21, #2628]
  40a8dc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a8e0:	ldrb	w10, [x10, #2440]
  40a8e4:	mov	w8, #0x7ffe                	// #32766
  40a8e8:	cmp	w26, w8
  40a8ec:	cset	w19, gt
  40a8f0:	cmp	w9, #0x0
  40a8f4:	cset	w8, ne  // ne = any
  40a8f8:	cmp	w10, #0x0
  40a8fc:	adrp	x9, 425000 <ferror@plt+0x23410>
  40a900:	adrp	x10, 425000 <ferror@plt+0x23410>
  40a904:	add	x9, x9, #0xf19
  40a908:	add	x10, x10, #0xf48
  40a90c:	csel	x9, x10, x9, eq  // eq = none
  40a910:	adrp	x10, 425000 <ferror@plt+0x23410>
  40a914:	adrp	x11, 425000 <ferror@plt+0x23410>
  40a918:	orr	w8, w19, w8
  40a91c:	add	x10, x10, #0xf6d
  40a920:	add	x11, x11, #0xf9c
  40a924:	csel	x10, x11, x10, eq  // eq = none
  40a928:	cmp	w8, #0x0
  40a92c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a930:	csel	x0, x9, x10, ne  // ne = any
  40a934:	add	x1, x1, #0xc46
  40a938:	mov	w2, w20
  40a93c:	bl	41240c <ferror@plt+0x1081c>
  40a940:	ldr	w8, [x21, #2628]
  40a944:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40a948:	adrp	x1, 424000 <ferror@plt+0x22410>
  40a94c:	add	x0, x0, #0x108
  40a950:	cmp	w8, #0x0
  40a954:	cset	w8, ne  // ne = any
  40a958:	orr	w8, w19, w8
  40a95c:	cmp	w8, #0x0
  40a960:	adrp	x8, 423000 <ferror@plt+0x21410>
  40a964:	add	x8, x8, #0x829
  40a968:	csel	x2, x8, x22, ne  // ne = any
  40a96c:	add	x1, x1, #0xc4d
  40a970:	bl	401d7c <ferror@plt+0x18c>
  40a974:	mov	w0, #0x1                   	// #1
  40a978:	mov	w1, #0x18                  	// #24
  40a97c:	bl	401920 <calloc@plt>
  40a980:	mov	w1, #0x4                   	// #4
  40a984:	mov	x21, x0
  40a988:	bl	418f68 <ferror@plt+0x17378>
  40a98c:	mov	w1, #0x4                   	// #4
  40a990:	mov	x0, x20
  40a994:	str	w20, [x21, #8]
  40a998:	bl	401920 <calloc@plt>
  40a99c:	cmp	w26, #0x1
  40a9a0:	str	x0, [x21, #16]
  40a9a4:	b.lt	40a9d8 <ferror@plt+0x8de8>  // b.tstop
  40a9a8:	ldr	x8, [x27, #592]
  40a9ac:	mov	x22, x0
  40a9b0:	mov	w19, #0x1                   	// #1
  40a9b4:	lsl	x23, x19, #2
  40a9b8:	ldr	w0, [x8, x23]
  40a9bc:	bl	412138 <ferror@plt+0x10548>
  40a9c0:	ldr	x8, [x27, #592]
  40a9c4:	add	x19, x19, #0x1
  40a9c8:	cmp	x20, x19
  40a9cc:	ldr	w9, [x8, x23]
  40a9d0:	str	w9, [x22, x23]
  40a9d4:	b.ne	40a9b4 <ferror@plt+0x8dc4>  // b.any
  40a9d8:	bl	411ccc <ferror@plt+0x100dc>
  40a9dc:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a9e0:	ldrb	w8, [x25, #3052]
  40a9e4:	adrp	x27, 423000 <ferror@plt+0x21410>
  40a9e8:	adrp	x20, 423000 <ferror@plt+0x21410>
  40a9ec:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a9f0:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x3330>
  40a9f4:	add	x27, x27, #0x829
  40a9f8:	add	x20, x20, #0x836
  40a9fc:	cbz	w8, 40aa3c <ferror@plt+0x8e4c>
  40aa00:	mov	x0, x21
  40aa04:	bl	419c24 <ferror@plt+0x18034>
  40aa08:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40aa0c:	add	x0, x0, #0x170
  40aa10:	mov	x1, x21
  40aa14:	bl	41957c <ferror@plt+0x1798c>
  40aa18:	tbz	w0, #31, 40aa34 <ferror@plt+0x8e44>
  40aa1c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40aa20:	add	x1, x1, #0xc7b
  40aa24:	mov	w2, #0x5                   	// #5
  40aa28:	mov	x0, xzr
  40aa2c:	bl	401ae0 <dcgettext@plt>
  40aa30:	bl	411e0c <ferror@plt+0x1021c>
  40aa34:	mov	x0, x21
  40aa38:	bl	418f84 <ferror@plt+0x17394>
  40aa3c:	ldur	w12, [x29, #-12]
  40aa40:	ldr	w9, [x26, #2628]
  40aa44:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  40aa48:	ldrb	w10, [x10, #2440]
  40aa4c:	mov	w8, #0x7ffe                	// #32766
  40aa50:	cmp	w12, w8
  40aa54:	cset	w19, gt
  40aa58:	cmp	w9, #0x0
  40aa5c:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  40aa60:	cset	w8, ne  // ne = any
  40aa64:	cmp	w10, #0x0
  40aa68:	adrp	x9, 425000 <ferror@plt+0x23410>
  40aa6c:	adrp	x10, 425000 <ferror@plt+0x23410>
  40aa70:	ldr	w11, [x21, #3012]
  40aa74:	add	x9, x9, #0xf19
  40aa78:	add	x10, x10, #0xf48
  40aa7c:	csel	x9, x10, x9, eq  // eq = none
  40aa80:	adrp	x10, 425000 <ferror@plt+0x23410>
  40aa84:	adrp	x12, 425000 <ferror@plt+0x23410>
  40aa88:	orr	w8, w19, w8
  40aa8c:	add	x10, x10, #0xf6d
  40aa90:	add	x12, x12, #0xf9c
  40aa94:	csel	x10, x12, x10, eq  // eq = none
  40aa98:	cmp	w8, #0x0
  40aa9c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40aaa0:	csel	x0, x9, x10, ne  // ne = any
  40aaa4:	add	w2, w11, #0x1
  40aaa8:	add	x1, x1, #0xc95
  40aaac:	bl	41240c <ferror@plt+0x1081c>
  40aab0:	ldr	w8, [x26, #2628]
  40aab4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40aab8:	adrp	x1, 423000 <ferror@plt+0x21410>
  40aabc:	add	x0, x0, #0x108
  40aac0:	cmp	w8, #0x0
  40aac4:	cset	w8, ne  // ne = any
  40aac8:	orr	w8, w19, w8
  40aacc:	cmp	w8, #0x0
  40aad0:	csel	x2, x27, x20, ne  // ne = any
  40aad4:	add	x1, x1, #0x7fb
  40aad8:	bl	401d7c <ferror@plt+0x18c>
  40aadc:	mov	w0, #0x1                   	// #1
  40aae0:	mov	w1, #0x18                  	// #24
  40aae4:	bl	401920 <calloc@plt>
  40aae8:	mov	w1, #0x8                   	// #8
  40aaec:	mov	x20, x0
  40aaf0:	bl	418f68 <ferror@plt+0x17378>
  40aaf4:	ldr	w19, [x21, #3012]
  40aaf8:	mov	w1, #0x4                   	// #4
  40aafc:	add	w0, w19, #0x1
  40ab00:	str	w0, [x20, #8]
  40ab04:	bl	401920 <calloc@plt>
  40ab08:	cmp	w19, #0x1
  40ab0c:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ab10:	str	x0, [x20, #16]
  40ab14:	b.lt	40ab78 <ferror@plt+0x8f88>  // b.tstop
  40ab18:	mov	x21, x0
  40ab1c:	mov	w22, #0x1                   	// #1
  40ab20:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  40ab24:	b	40ab5c <ferror@plt+0x8f6c>
  40ab28:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ab2c:	ldr	w0, [x9, #2460]
  40ab30:	str	w0, [x8, x22, lsl #2]
  40ab34:	bl	412138 <ferror@plt+0x10548>
  40ab38:	ldr	x8, [x23, #3912]
  40ab3c:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ab40:	ldrsw	x9, [x9, #3012]
  40ab44:	lsl	x10, x22, #2
  40ab48:	ldr	w8, [x8, x10]
  40ab4c:	cmp	x22, x9
  40ab50:	add	x22, x22, #0x1
  40ab54:	str	w8, [x21, x10]
  40ab58:	b.ge	40ab78 <ferror@plt+0x8f88>  // b.tcont
  40ab5c:	ldr	x8, [x19, #2448]
  40ab60:	ldr	w9, [x8, x22, lsl #2]
  40ab64:	ldr	x8, [x23, #3912]
  40ab68:	cbz	w9, 40ab28 <ferror@plt+0x8f38>
  40ab6c:	ldr	w0, [x8, x22, lsl #2]
  40ab70:	cbnz	w0, 40ab34 <ferror@plt+0x8f44>
  40ab74:	b	40ab28 <ferror@plt+0x8f38>
  40ab78:	bl	411ccc <ferror@plt+0x100dc>
  40ab7c:	ldrb	w8, [x25, #3052]
  40ab80:	adrp	x21, 423000 <ferror@plt+0x21410>
  40ab84:	add	x21, x21, #0x836
  40ab88:	cbz	w8, 40abc8 <ferror@plt+0x8fd8>
  40ab8c:	mov	x0, x20
  40ab90:	bl	419c24 <ferror@plt+0x18034>
  40ab94:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ab98:	add	x0, x0, #0x170
  40ab9c:	mov	x1, x20
  40aba0:	bl	41957c <ferror@plt+0x1798c>
  40aba4:	tbz	w0, #31, 40abc0 <ferror@plt+0x8fd0>
  40aba8:	adrp	x1, 424000 <ferror@plt+0x22410>
  40abac:	add	x1, x1, #0xc9c
  40abb0:	mov	w2, #0x5                   	// #5
  40abb4:	mov	x0, xzr
  40abb8:	bl	401ae0 <dcgettext@plt>
  40abbc:	bl	411e0c <ferror@plt+0x1021c>
  40abc0:	mov	x0, x20
  40abc4:	bl	418f84 <ferror@plt+0x17394>
  40abc8:	ldur	w12, [x29, #-12]
  40abcc:	ldr	w9, [x26, #2628]
  40abd0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  40abd4:	ldrb	w10, [x10, #2440]
  40abd8:	mov	w8, #0x7ffe                	// #32766
  40abdc:	cmp	w12, w8
  40abe0:	cset	w20, gt
  40abe4:	cmp	w9, #0x0
  40abe8:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x3330>
  40abec:	cset	w8, ne  // ne = any
  40abf0:	cmp	w10, #0x0
  40abf4:	adrp	x9, 425000 <ferror@plt+0x23410>
  40abf8:	adrp	x10, 425000 <ferror@plt+0x23410>
  40abfc:	ldr	w11, [x22, #3012]
  40ac00:	add	x9, x9, #0xf19
  40ac04:	add	x10, x10, #0xf48
  40ac08:	csel	x9, x10, x9, eq  // eq = none
  40ac0c:	adrp	x10, 425000 <ferror@plt+0x23410>
  40ac10:	adrp	x12, 425000 <ferror@plt+0x23410>
  40ac14:	orr	w8, w20, w8
  40ac18:	add	x10, x10, #0xf6d
  40ac1c:	add	x12, x12, #0xf9c
  40ac20:	csel	x10, x12, x10, eq  // eq = none
  40ac24:	cmp	w8, #0x0
  40ac28:	adrp	x1, 424000 <ferror@plt+0x22410>
  40ac2c:	csel	x0, x9, x10, ne  // ne = any
  40ac30:	add	w2, w11, #0x1
  40ac34:	add	x1, x1, #0xcb6
  40ac38:	bl	41240c <ferror@plt+0x1081c>
  40ac3c:	ldr	w8, [x26, #2628]
  40ac40:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ac44:	adrp	x1, 424000 <ferror@plt+0x22410>
  40ac48:	add	x0, x0, #0x108
  40ac4c:	cmp	w8, #0x0
  40ac50:	cset	w8, ne  // ne = any
  40ac54:	orr	w8, w20, w8
  40ac58:	cmp	w8, #0x0
  40ac5c:	csel	x2, x27, x21, ne  // ne = any
  40ac60:	add	x1, x1, #0xcbd
  40ac64:	bl	401d7c <ferror@plt+0x18c>
  40ac68:	mov	w0, #0x1                   	// #1
  40ac6c:	mov	w1, #0x18                  	// #24
  40ac70:	bl	401920 <calloc@plt>
  40ac74:	mov	w1, #0x3                   	// #3
  40ac78:	mov	x20, x0
  40ac7c:	bl	418f68 <ferror@plt+0x17378>
  40ac80:	ldr	w22, [x22, #3012]
  40ac84:	mov	w1, #0x4                   	// #4
  40ac88:	add	w0, w22, #0x1
  40ac8c:	str	w0, [x20, #8]
  40ac90:	bl	401920 <calloc@plt>
  40ac94:	cmp	w22, #0x1
  40ac98:	str	x0, [x20, #16]
  40ac9c:	b.lt	40acf4 <ferror@plt+0x9104>  // b.tstop
  40aca0:	ldr	x8, [x19, #2448]
  40aca4:	mov	x21, x0
  40aca8:	mov	w22, #0x1                   	// #1
  40acac:	b	40acd8 <ferror@plt+0x90e8>
  40acb0:	bl	412138 <ferror@plt+0x10548>
  40acb4:	ldr	x8, [x19, #2448]
  40acb8:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40acbc:	ldrsw	x9, [x9, #3012]
  40acc0:	lsl	x10, x22, #2
  40acc4:	ldr	w11, [x8, x10]
  40acc8:	cmp	x22, x9
  40accc:	add	x22, x22, #0x1
  40acd0:	str	w11, [x21, x10]
  40acd4:	b.ge	40acf4 <ferror@plt+0x9104>  // b.tcont
  40acd8:	ldr	w0, [x8, x22, lsl #2]
  40acdc:	cbnz	w0, 40acb0 <ferror@plt+0x90c0>
  40ace0:	ldr	w9, [x24, #3064]
  40ace4:	add	w9, w9, #0x1
  40ace8:	str	w9, [x24, #3064]
  40acec:	ldr	w0, [x8, x22, lsl #2]
  40acf0:	b	40acb0 <ferror@plt+0x90c0>
  40acf4:	bl	411ccc <ferror@plt+0x100dc>
  40acf8:	ldrb	w8, [x25, #3052]
  40acfc:	cbz	w8, 40ad3c <ferror@plt+0x914c>
  40ad00:	mov	x0, x20
  40ad04:	bl	419c24 <ferror@plt+0x18034>
  40ad08:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ad0c:	add	x0, x0, #0x170
  40ad10:	mov	x1, x20
  40ad14:	bl	41957c <ferror@plt+0x1798c>
  40ad18:	tbz	w0, #31, 40ad34 <ferror@plt+0x9144>
  40ad1c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40ad20:	add	x1, x1, #0xceb
  40ad24:	mov	w2, #0x5                   	// #5
  40ad28:	mov	x0, xzr
  40ad2c:	bl	401ae0 <dcgettext@plt>
  40ad30:	bl	411e0c <ferror@plt+0x1021c>
  40ad34:	mov	x0, x20
  40ad38:	bl	418f84 <ferror@plt+0x17394>
  40ad3c:	mov	x0, x28
  40ad40:	bl	401a30 <free@plt>
  40ad44:	ldp	x20, x19, [sp, #128]
  40ad48:	ldp	x22, x21, [sp, #112]
  40ad4c:	ldp	x24, x23, [sp, #96]
  40ad50:	ldp	x26, x25, [sp, #80]
  40ad54:	ldp	x28, x27, [sp, #64]
  40ad58:	ldp	x29, x30, [sp, #48]
  40ad5c:	add	sp, sp, #0x90
  40ad60:	ret
  40ad64:	adrp	x1, 424000 <ferror@plt+0x22410>
  40ad68:	add	x1, x1, #0xb72
  40ad6c:	mov	w2, #0x5                   	// #5
  40ad70:	mov	x0, xzr
  40ad74:	bl	401ae0 <dcgettext@plt>
  40ad78:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40ad7c:	ldr	x1, [x8, #3264]
  40ad80:	bl	4017a0 <fputs@plt>
  40ad84:	ldr	w8, [x19, #2432]
  40ad88:	add	w22, w8, #0x1
  40ad8c:	b	40a548 <ferror@plt+0x8958>
  40ad90:	stp	x29, x30, [sp, #-96]!
  40ad94:	stp	x28, x27, [sp, #16]
  40ad98:	stp	x26, x25, [sp, #32]
  40ad9c:	stp	x24, x23, [sp, #48]
  40ada0:	stp	x22, x21, [sp, #64]
  40ada4:	stp	x20, x19, [sp, #80]
  40ada8:	mov	x29, sp
  40adac:	bl	412454 <ferror@plt+0x10864>
  40adb0:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  40adb4:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x3330>
  40adb8:	ldr	w21, [x24, #3924]
  40adbc:	ldr	w20, [x22, #2600]
  40adc0:	adrp	x27, 45e000 <ferror@plt+0x5c410>
  40adc4:	mov	w8, #0x1                   	// #1
  40adc8:	mov	w0, #0x9                   	// #9
  40adcc:	str	w8, [x27, #3576]
  40add0:	bl	411e00 <ferror@plt+0x10210>
  40add4:	adrp	x19, 424000 <ferror@plt+0x22410>
  40add8:	add	x19, x19, #0xd5b
  40addc:	cbz	w21, 40ae58 <ferror@plt+0x9268>
  40ade0:	cbnz	w20, 40ae58 <ferror@plt+0x9268>
  40ade4:	adrp	x0, 424000 <ferror@plt+0x22410>
  40ade8:	add	x0, x0, #0xd05
  40adec:	bl	411dd4 <ferror@plt+0x101e4>
  40adf0:	ldr	w8, [x27, #3576]
  40adf4:	cmp	w8, #0x1
  40adf8:	lsl	w19, w8, #3
  40adfc:	b.lt	40ae44 <ferror@plt+0x9254>  // b.tstop
  40ae00:	mov	w0, #0x9                   	// #9
  40ae04:	bl	411e00 <ferror@plt+0x10210>
  40ae08:	sub	w8, w19, #0x8
  40ae0c:	cmp	w19, #0xf
  40ae10:	mov	w19, w8
  40ae14:	b.gt	40ae00 <ferror@plt+0x9210>
  40ae18:	cmp	w8, #0x1
  40ae1c:	b.lt	40ae50 <ferror@plt+0x9260>  // b.tstop
  40ae20:	adrp	x19, 424000 <ferror@plt+0x22410>
  40ae24:	add	w20, w8, #0x1
  40ae28:	add	x19, x19, #0xd2e
  40ae2c:	mov	w0, #0x20                  	// #32
  40ae30:	bl	411e00 <ferror@plt+0x10210>
  40ae34:	sub	w20, w20, #0x1
  40ae38:	cmp	w20, #0x1
  40ae3c:	b.gt	40ae2c <ferror@plt+0x923c>
  40ae40:	b	40ae58 <ferror@plt+0x9268>
  40ae44:	mov	w8, w19
  40ae48:	cmp	w8, #0x1
  40ae4c:	b.ge	40ae20 <ferror@plt+0x9230>  // b.tcont
  40ae50:	adrp	x19, 424000 <ferror@plt+0x22410>
  40ae54:	add	x19, x19, #0xd2e
  40ae58:	mov	x0, x19
  40ae5c:	bl	411dd4 <ferror@plt+0x101e4>
  40ae60:	bl	412454 <ferror@plt+0x10864>
  40ae64:	ldr	w8, [x22, #2600]
  40ae68:	cbz	w8, 40b1a8 <ferror@plt+0x95b8>
  40ae6c:	ldr	w8, [x27, #3576]
  40ae70:	ldr	w9, [x24, #3924]
  40ae74:	lsl	w19, w8, #3
  40ae78:	cmp	w8, #0x1
  40ae7c:	cbz	w9, 40aec8 <ferror@plt+0x92d8>
  40ae80:	b.lt	40af10 <ferror@plt+0x9320>  // b.tstop
  40ae84:	mov	w0, #0x9                   	// #9
  40ae88:	bl	411e00 <ferror@plt+0x10210>
  40ae8c:	sub	w8, w19, #0x8
  40ae90:	cmp	w19, #0xf
  40ae94:	mov	w19, w8
  40ae98:	b.gt	40ae84 <ferror@plt+0x9294>
  40ae9c:	cmp	w8, #0x1
  40aea0:	b.lt	40af1c <ferror@plt+0x932c>  // b.tstop
  40aea4:	adrp	x19, 424000 <ferror@plt+0x22410>
  40aea8:	add	w20, w8, #0x1
  40aeac:	add	x19, x19, #0xd7d
  40aeb0:	mov	w0, #0x20                  	// #32
  40aeb4:	bl	411e00 <ferror@plt+0x10210>
  40aeb8:	sub	w20, w20, #0x1
  40aebc:	cmp	w20, #0x1
  40aec0:	b.gt	40aeb0 <ferror@plt+0x92c0>
  40aec4:	b	40af3c <ferror@plt+0x934c>
  40aec8:	b.lt	40af28 <ferror@plt+0x9338>  // b.tstop
  40aecc:	mov	w0, #0x9                   	// #9
  40aed0:	bl	411e00 <ferror@plt+0x10210>
  40aed4:	sub	w8, w19, #0x8
  40aed8:	cmp	w19, #0xf
  40aedc:	mov	w19, w8
  40aee0:	b.gt	40aecc <ferror@plt+0x92dc>
  40aee4:	cmp	w8, #0x1
  40aee8:	b.lt	40af34 <ferror@plt+0x9344>  // b.tstop
  40aeec:	adrp	x19, 424000 <ferror@plt+0x22410>
  40aef0:	add	w20, w8, #0x1
  40aef4:	add	x19, x19, #0xdae
  40aef8:	mov	w0, #0x20                  	// #32
  40aefc:	bl	411e00 <ferror@plt+0x10210>
  40af00:	sub	w20, w20, #0x1
  40af04:	cmp	w20, #0x1
  40af08:	b.gt	40aef8 <ferror@plt+0x9308>
  40af0c:	b	40af3c <ferror@plt+0x934c>
  40af10:	mov	w8, w19
  40af14:	cmp	w8, #0x1
  40af18:	b.ge	40aea4 <ferror@plt+0x92b4>  // b.tcont
  40af1c:	adrp	x19, 424000 <ferror@plt+0x22410>
  40af20:	add	x19, x19, #0xd7d
  40af24:	b	40af3c <ferror@plt+0x934c>
  40af28:	mov	w8, w19
  40af2c:	cmp	w8, #0x1
  40af30:	b.ge	40aeec <ferror@plt+0x92fc>  // b.tcont
  40af34:	adrp	x19, 424000 <ferror@plt+0x22410>
  40af38:	add	x19, x19, #0xdae
  40af3c:	mov	x0, x19
  40af40:	bl	411dd4 <ferror@plt+0x101e4>
  40af44:	ldr	w8, [x27, #3576]
  40af48:	add	w9, w8, #0x1
  40af4c:	str	w9, [x27, #3576]
  40af50:	tbnz	w8, #31, 40af80 <ferror@plt+0x9390>
  40af54:	lsl	w8, w8, #3
  40af58:	add	w19, w8, #0x10
  40af5c:	mov	w0, #0x9                   	// #9
  40af60:	bl	411e00 <ferror@plt+0x10210>
  40af64:	sub	w19, w19, #0x8
  40af68:	cmp	w19, #0xf
  40af6c:	b.gt	40af5c <ferror@plt+0x936c>
  40af70:	sub	w8, w19, #0x8
  40af74:	cmp	w8, #0x1
  40af78:	b.ge	40af8c <ferror@plt+0x939c>  // b.tcont
  40af7c:	b	40afa4 <ferror@plt+0x93b4>
  40af80:	lsl	w8, w9, #3
  40af84:	cmp	w8, #0x1
  40af88:	b.lt	40afa4 <ferror@plt+0x93b4>  // b.tstop
  40af8c:	add	w19, w8, #0x1
  40af90:	mov	w0, #0x20                  	// #32
  40af94:	bl	411e00 <ferror@plt+0x10210>
  40af98:	sub	w19, w19, #0x1
  40af9c:	cmp	w19, #0x1
  40afa0:	b.gt	40af90 <ferror@plt+0x93a0>
  40afa4:	adrp	x0, 424000 <ferror@plt+0x22410>
  40afa8:	add	x0, x0, #0xdc8
  40afac:	bl	411dd4 <ferror@plt+0x101e4>
  40afb0:	ldr	w9, [x27, #3576]
  40afb4:	ldr	w10, [x24, #3924]
  40afb8:	sub	w8, w9, #0x1
  40afbc:	str	w8, [x27, #3576]
  40afc0:	lsl	w8, w8, #3
  40afc4:	cmp	w9, #0x1
  40afc8:	cbz	w10, 40b04c <ferror@plt+0x945c>
  40afcc:	b.le	40afec <ferror@plt+0x93fc>
  40afd0:	lsl	w19, w9, #3
  40afd4:	mov	w0, #0x9                   	// #9
  40afd8:	bl	411e00 <ferror@plt+0x10210>
  40afdc:	sub	w19, w19, #0x8
  40afe0:	cmp	w19, #0xf
  40afe4:	b.gt	40afd4 <ferror@plt+0x93e4>
  40afe8:	sub	w8, w19, #0x8
  40afec:	cmp	w8, #0x1
  40aff0:	b.lt	40b00c <ferror@plt+0x941c>  // b.tstop
  40aff4:	add	w19, w8, #0x1
  40aff8:	mov	w0, #0x20                  	// #32
  40affc:	bl	411e00 <ferror@plt+0x10210>
  40b000:	sub	w19, w19, #0x1
  40b004:	cmp	w19, #0x1
  40b008:	b.gt	40aff8 <ferror@plt+0x9408>
  40b00c:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b010:	add	x0, x0, #0xdff
  40b014:	bl	411dd4 <ferror@plt+0x101e4>
  40b018:	ldr	w8, [x27, #3576]
  40b01c:	cmp	w8, #0x1
  40b020:	lsl	w19, w8, #3
  40b024:	b.lt	40b098 <ferror@plt+0x94a8>  // b.tstop
  40b028:	mov	w0, #0x9                   	// #9
  40b02c:	bl	411e00 <ferror@plt+0x10210>
  40b030:	sub	w8, w19, #0x8
  40b034:	cmp	w19, #0xf
  40b038:	mov	w19, w8
  40b03c:	b.gt	40b028 <ferror@plt+0x9438>
  40b040:	cmp	w8, #0x1
  40b044:	b.ge	40b0a4 <ferror@plt+0x94b4>  // b.tcont
  40b048:	b	40b0bc <ferror@plt+0x94cc>
  40b04c:	b.le	40b06c <ferror@plt+0x947c>
  40b050:	lsl	w19, w9, #3
  40b054:	mov	w0, #0x9                   	// #9
  40b058:	bl	411e00 <ferror@plt+0x10210>
  40b05c:	sub	w19, w19, #0x8
  40b060:	cmp	w19, #0xf
  40b064:	b.gt	40b054 <ferror@plt+0x9464>
  40b068:	sub	w8, w19, #0x8
  40b06c:	cmp	w8, #0x1
  40b070:	b.lt	40b198 <ferror@plt+0x95a8>  // b.tstop
  40b074:	adrp	x19, 424000 <ferror@plt+0x22410>
  40b078:	add	w20, w8, #0x1
  40b07c:	add	x19, x19, #0xed6
  40b080:	mov	w0, #0x20                  	// #32
  40b084:	bl	411e00 <ferror@plt+0x10210>
  40b088:	sub	w20, w20, #0x1
  40b08c:	cmp	w20, #0x1
  40b090:	b.gt	40b080 <ferror@plt+0x9490>
  40b094:	b	40b1a0 <ferror@plt+0x95b0>
  40b098:	mov	w8, w19
  40b09c:	cmp	w8, #0x1
  40b0a0:	b.lt	40b0bc <ferror@plt+0x94cc>  // b.tstop
  40b0a4:	add	w19, w8, #0x1
  40b0a8:	mov	w0, #0x20                  	// #32
  40b0ac:	bl	411e00 <ferror@plt+0x10210>
  40b0b0:	sub	w19, w19, #0x1
  40b0b4:	cmp	w19, #0x1
  40b0b8:	b.gt	40b0a8 <ferror@plt+0x94b8>
  40b0bc:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b0c0:	add	x0, x0, #0xe64
  40b0c4:	bl	411dd4 <ferror@plt+0x101e4>
  40b0c8:	ldr	w8, [x27, #3576]
  40b0cc:	cmp	w8, #0x1
  40b0d0:	lsl	w19, w8, #3
  40b0d4:	b.lt	40b0fc <ferror@plt+0x950c>  // b.tstop
  40b0d8:	mov	w0, #0x9                   	// #9
  40b0dc:	bl	411e00 <ferror@plt+0x10210>
  40b0e0:	sub	w8, w19, #0x8
  40b0e4:	cmp	w19, #0xf
  40b0e8:	mov	w19, w8
  40b0ec:	b.gt	40b0d8 <ferror@plt+0x94e8>
  40b0f0:	cmp	w8, #0x1
  40b0f4:	b.ge	40b108 <ferror@plt+0x9518>  // b.tcont
  40b0f8:	b	40b120 <ferror@plt+0x9530>
  40b0fc:	mov	w8, w19
  40b100:	cmp	w8, #0x1
  40b104:	b.lt	40b120 <ferror@plt+0x9530>  // b.tstop
  40b108:	add	w19, w8, #0x1
  40b10c:	mov	w0, #0x20                  	// #32
  40b110:	bl	411e00 <ferror@plt+0x10210>
  40b114:	sub	w19, w19, #0x1
  40b118:	cmp	w19, #0x1
  40b11c:	b.gt	40b10c <ferror@plt+0x951c>
  40b120:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b124:	add	x0, x0, #0xe86
  40b128:	bl	411dd4 <ferror@plt+0x101e4>
  40b12c:	ldr	w8, [x27, #3576]
  40b130:	cmp	w8, #0x1
  40b134:	lsl	w19, w8, #3
  40b138:	b.lt	40b180 <ferror@plt+0x9590>  // b.tstop
  40b13c:	mov	w0, #0x9                   	// #9
  40b140:	bl	411e00 <ferror@plt+0x10210>
  40b144:	sub	w8, w19, #0x8
  40b148:	cmp	w19, #0xf
  40b14c:	mov	w19, w8
  40b150:	b.gt	40b13c <ferror@plt+0x954c>
  40b154:	cmp	w8, #0x1
  40b158:	b.lt	40b18c <ferror@plt+0x959c>  // b.tstop
  40b15c:	adrp	x19, 424000 <ferror@plt+0x22410>
  40b160:	add	w20, w8, #0x1
  40b164:	add	x19, x19, #0xeba
  40b168:	mov	w0, #0x20                  	// #32
  40b16c:	bl	411e00 <ferror@plt+0x10210>
  40b170:	sub	w20, w20, #0x1
  40b174:	cmp	w20, #0x1
  40b178:	b.gt	40b168 <ferror@plt+0x9578>
  40b17c:	b	40b1a0 <ferror@plt+0x95b0>
  40b180:	mov	w8, w19
  40b184:	cmp	w8, #0x1
  40b188:	b.ge	40b15c <ferror@plt+0x956c>  // b.tcont
  40b18c:	adrp	x19, 424000 <ferror@plt+0x22410>
  40b190:	add	x19, x19, #0xeba
  40b194:	b	40b1a0 <ferror@plt+0x95b0>
  40b198:	adrp	x19, 424000 <ferror@plt+0x22410>
  40b19c:	add	x19, x19, #0xed6
  40b1a0:	mov	x0, x19
  40b1a4:	bl	411dd4 <ferror@plt+0x101e4>
  40b1a8:	str	wzr, [x27, #3576]
  40b1ac:	bl	412454 <ferror@plt+0x10864>
  40b1b0:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  40b1b4:	ldr	w1, [x22, #568]
  40b1b8:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b1bc:	add	x0, x0, #0xf24
  40b1c0:	bl	412120 <ferror@plt+0x10530>
  40b1c4:	ldr	w8, [x22, #568]
  40b1c8:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b1cc:	add	x0, x0, #0xf3d
  40b1d0:	add	w1, w8, #0x1
  40b1d4:	bl	412120 <ferror@plt+0x10530>
  40b1d8:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40b1dc:	ldr	w8, [x8, #2628]
  40b1e0:	adrp	x20, 423000 <ferror@plt+0x21410>
  40b1e4:	adrp	x12, 423000 <ferror@plt+0x21410>
  40b1e8:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x3330>
  40b1ec:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  40b1f0:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  40b1f4:	add	x20, x20, #0x836
  40b1f8:	add	x12, x12, #0x829
  40b1fc:	cbz	w8, 40b26c <ferror@plt+0x967c>
  40b200:	ldr	w8, [x26, #3012]
  40b204:	ldr	w9, [x23, #2432]
  40b208:	ldr	w10, [x10, #2628]
  40b20c:	mov	w11, #0x7ffd                	// #32765
  40b210:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b214:	add	w8, w9, w8
  40b218:	cmp	w10, #0x0
  40b21c:	ccmp	w8, w11, #0x0, eq  // eq = none
  40b220:	add	x0, x0, #0xf5a
  40b224:	csel	x19, x12, x20, gt
  40b228:	str	wzr, [x27, #3576]
  40b22c:	bl	411dd4 <ferror@plt+0x101e4>
  40b230:	ldr	w8, [x27, #3576]
  40b234:	add	w9, w8, #0x1
  40b238:	str	w9, [x27, #3576]
  40b23c:	tbnz	w8, #31, 40b2a0 <ferror@plt+0x96b0>
  40b240:	lsl	w8, w8, #3
  40b244:	add	w21, w8, #0x10
  40b248:	mov	w0, #0x9                   	// #9
  40b24c:	bl	411e00 <ferror@plt+0x10210>
  40b250:	sub	w21, w21, #0x8
  40b254:	cmp	w21, #0xf
  40b258:	b.gt	40b248 <ferror@plt+0x9658>
  40b25c:	sub	w8, w21, #0x8
  40b260:	cmp	w8, #0x1
  40b264:	b.ge	40b2ac <ferror@plt+0x96bc>  // b.tcont
  40b268:	b	40b2c4 <ferror@plt+0x96d4>
  40b26c:	ldr	w8, [x27, #3576]
  40b270:	cmp	w8, #0x1
  40b274:	lsl	w19, w8, #3
  40b278:	b.lt	40b414 <ferror@plt+0x9824>  // b.tstop
  40b27c:	mov	w0, #0x9                   	// #9
  40b280:	bl	411e00 <ferror@plt+0x10210>
  40b284:	sub	w8, w19, #0x8
  40b288:	cmp	w19, #0xf
  40b28c:	mov	w19, w8
  40b290:	b.gt	40b27c <ferror@plt+0x968c>
  40b294:	cmp	w8, #0x1
  40b298:	b.ge	40b420 <ferror@plt+0x9830>  // b.tcont
  40b29c:	b	40b438 <ferror@plt+0x9848>
  40b2a0:	lsl	w8, w9, #3
  40b2a4:	cmp	w8, #0x1
  40b2a8:	b.lt	40b2c4 <ferror@plt+0x96d4>  // b.tstop
  40b2ac:	add	w21, w8, #0x1
  40b2b0:	mov	w0, #0x20                  	// #32
  40b2b4:	bl	411e00 <ferror@plt+0x10210>
  40b2b8:	sub	w21, w21, #0x1
  40b2bc:	cmp	w21, #0x1
  40b2c0:	b.gt	40b2b0 <ferror@plt+0x96c0>
  40b2c4:	adrp	x0, 432000 <ferror@plt+0x30410>
  40b2c8:	add	x0, x0, #0xcd4
  40b2cc:	bl	411dd4 <ferror@plt+0x101e4>
  40b2d0:	ldr	w8, [x27, #3576]
  40b2d4:	cmp	w8, #0x1
  40b2d8:	lsl	w21, w8, #3
  40b2dc:	b.lt	40b304 <ferror@plt+0x9714>  // b.tstop
  40b2e0:	mov	w0, #0x9                   	// #9
  40b2e4:	bl	411e00 <ferror@plt+0x10210>
  40b2e8:	sub	w8, w21, #0x8
  40b2ec:	cmp	w21, #0xf
  40b2f0:	mov	w21, w8
  40b2f4:	b.gt	40b2e0 <ferror@plt+0x96f0>
  40b2f8:	cmp	w8, #0x1
  40b2fc:	b.ge	40b310 <ferror@plt+0x9720>  // b.tcont
  40b300:	b	40b328 <ferror@plt+0x9738>
  40b304:	mov	w8, w21
  40b308:	cmp	w8, #0x1
  40b30c:	b.lt	40b328 <ferror@plt+0x9738>  // b.tstop
  40b310:	add	w21, w8, #0x1
  40b314:	mov	w0, #0x20                  	// #32
  40b318:	bl	411e00 <ferror@plt+0x10210>
  40b31c:	sub	w21, w21, #0x1
  40b320:	cmp	w21, #0x1
  40b324:	b.gt	40b314 <ferror@plt+0x9724>
  40b328:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b32c:	add	x0, x0, #0xf6f
  40b330:	mov	x1, x19
  40b334:	bl	4123d4 <ferror@plt+0x107e4>
  40b338:	adrp	x0, 43e000 <ferror@plt+0x3c410>
  40b33c:	add	x0, x0, #0x16b
  40b340:	bl	411dd4 <ferror@plt+0x101e4>
  40b344:	ldr	w8, [x27, #3576]
  40b348:	cmp	w8, #0x1
  40b34c:	lsl	w21, w8, #3
  40b350:	b.lt	40b378 <ferror@plt+0x9788>  // b.tstop
  40b354:	mov	w0, #0x9                   	// #9
  40b358:	bl	411e00 <ferror@plt+0x10210>
  40b35c:	sub	w8, w21, #0x8
  40b360:	cmp	w21, #0xf
  40b364:	mov	w21, w8
  40b368:	b.gt	40b354 <ferror@plt+0x9764>
  40b36c:	cmp	w8, #0x1
  40b370:	b.ge	40b384 <ferror@plt+0x9794>  // b.tcont
  40b374:	b	40b39c <ferror@plt+0x97ac>
  40b378:	mov	w8, w21
  40b37c:	cmp	w8, #0x1
  40b380:	b.lt	40b39c <ferror@plt+0x97ac>  // b.tstop
  40b384:	add	w21, w8, #0x1
  40b388:	mov	w0, #0x20                  	// #32
  40b38c:	bl	411e00 <ferror@plt+0x10210>
  40b390:	sub	w21, w21, #0x1
  40b394:	cmp	w21, #0x1
  40b398:	b.gt	40b388 <ferror@plt+0x9798>
  40b39c:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b3a0:	add	x0, x0, #0xf7d
  40b3a4:	mov	x1, x19
  40b3a8:	bl	4123d4 <ferror@plt+0x107e4>
  40b3ac:	adrp	x0, 43e000 <ferror@plt+0x3c410>
  40b3b0:	add	x0, x0, #0x16b
  40b3b4:	bl	411dd4 <ferror@plt+0x101e4>
  40b3b8:	ldr	w8, [x27, #3576]
  40b3bc:	cmp	w8, #0x1
  40b3c0:	lsl	w19, w8, #3
  40b3c4:	b.lt	40b3ec <ferror@plt+0x97fc>  // b.tstop
  40b3c8:	mov	w0, #0x9                   	// #9
  40b3cc:	bl	411e00 <ferror@plt+0x10210>
  40b3d0:	sub	w8, w19, #0x8
  40b3d4:	cmp	w19, #0xf
  40b3d8:	mov	w19, w8
  40b3dc:	b.gt	40b3c8 <ferror@plt+0x97d8>
  40b3e0:	cmp	w8, #0x1
  40b3e4:	b.ge	40b3f8 <ferror@plt+0x9808>  // b.tcont
  40b3e8:	b	40b698 <ferror@plt+0x9aa8>
  40b3ec:	mov	w8, w19
  40b3f0:	cmp	w8, #0x1
  40b3f4:	b.lt	40b698 <ferror@plt+0x9aa8>  // b.tstop
  40b3f8:	add	w19, w8, #0x1
  40b3fc:	mov	w0, #0x20                  	// #32
  40b400:	bl	411e00 <ferror@plt+0x10210>
  40b404:	sub	w19, w19, #0x1
  40b408:	cmp	w19, #0x1
  40b40c:	b.gt	40b3fc <ferror@plt+0x980c>
  40b410:	b	40b698 <ferror@plt+0x9aa8>
  40b414:	mov	w8, w19
  40b418:	cmp	w8, #0x1
  40b41c:	b.lt	40b438 <ferror@plt+0x9848>  // b.tstop
  40b420:	add	w19, w8, #0x1
  40b424:	mov	w0, #0x20                  	// #32
  40b428:	bl	411e00 <ferror@plt+0x10210>
  40b42c:	sub	w19, w19, #0x1
  40b430:	cmp	w19, #0x1
  40b434:	b.gt	40b424 <ferror@plt+0x9834>
  40b438:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b43c:	add	x0, x0, #0xf88
  40b440:	bl	411dd4 <ferror@plt+0x101e4>
  40b444:	ldr	w8, [x27, #3576]
  40b448:	cmp	w8, #0x1
  40b44c:	lsl	w19, w8, #3
  40b450:	b.lt	40b478 <ferror@plt+0x9888>  // b.tstop
  40b454:	mov	w0, #0x9                   	// #9
  40b458:	bl	411e00 <ferror@plt+0x10210>
  40b45c:	sub	w8, w19, #0x8
  40b460:	cmp	w19, #0xf
  40b464:	mov	w19, w8
  40b468:	b.gt	40b454 <ferror@plt+0x9864>
  40b46c:	cmp	w8, #0x1
  40b470:	b.ge	40b484 <ferror@plt+0x9894>  // b.tcont
  40b474:	b	40b49c <ferror@plt+0x98ac>
  40b478:	mov	w8, w19
  40b47c:	cmp	w8, #0x1
  40b480:	b.lt	40b49c <ferror@plt+0x98ac>  // b.tstop
  40b484:	add	w19, w8, #0x1
  40b488:	mov	w0, #0x20                  	// #32
  40b48c:	bl	411e00 <ferror@plt+0x10210>
  40b490:	sub	w19, w19, #0x1
  40b494:	cmp	w19, #0x1
  40b498:	b.gt	40b488 <ferror@plt+0x9898>
  40b49c:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b4a0:	add	x0, x0, #0xfb4
  40b4a4:	bl	411dd4 <ferror@plt+0x101e4>
  40b4a8:	ldr	w8, [x27, #3576]
  40b4ac:	cmp	w8, #0x1
  40b4b0:	lsl	w19, w8, #3
  40b4b4:	b.lt	40b4dc <ferror@plt+0x98ec>  // b.tstop
  40b4b8:	mov	w0, #0x9                   	// #9
  40b4bc:	bl	411e00 <ferror@plt+0x10210>
  40b4c0:	sub	w8, w19, #0x8
  40b4c4:	cmp	w19, #0xf
  40b4c8:	mov	w19, w8
  40b4cc:	b.gt	40b4b8 <ferror@plt+0x98c8>
  40b4d0:	cmp	w8, #0x1
  40b4d4:	b.ge	40b4e8 <ferror@plt+0x98f8>  // b.tcont
  40b4d8:	b	40b500 <ferror@plt+0x9910>
  40b4dc:	mov	w8, w19
  40b4e0:	cmp	w8, #0x1
  40b4e4:	b.lt	40b500 <ferror@plt+0x9910>  // b.tstop
  40b4e8:	add	w19, w8, #0x1
  40b4ec:	mov	w0, #0x20                  	// #32
  40b4f0:	bl	411e00 <ferror@plt+0x10210>
  40b4f4:	sub	w19, w19, #0x1
  40b4f8:	cmp	w19, #0x1
  40b4fc:	b.gt	40b4ec <ferror@plt+0x98fc>
  40b500:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b504:	add	x0, x0, #0xf5a
  40b508:	bl	411dd4 <ferror@plt+0x101e4>
  40b50c:	ldr	w8, [x27, #3576]
  40b510:	add	w9, w8, #0x1
  40b514:	str	w9, [x27, #3576]
  40b518:	tbnz	w8, #31, 40b548 <ferror@plt+0x9958>
  40b51c:	lsl	w8, w8, #3
  40b520:	add	w19, w8, #0x10
  40b524:	mov	w0, #0x9                   	// #9
  40b528:	bl	411e00 <ferror@plt+0x10210>
  40b52c:	sub	w19, w19, #0x8
  40b530:	cmp	w19, #0xf
  40b534:	b.gt	40b524 <ferror@plt+0x9934>
  40b538:	sub	w8, w19, #0x8
  40b53c:	cmp	w8, #0x1
  40b540:	b.ge	40b554 <ferror@plt+0x9964>  // b.tcont
  40b544:	b	40b56c <ferror@plt+0x997c>
  40b548:	lsl	w8, w9, #3
  40b54c:	cmp	w8, #0x1
  40b550:	b.lt	40b56c <ferror@plt+0x997c>  // b.tstop
  40b554:	add	w19, w8, #0x1
  40b558:	mov	w0, #0x20                  	// #32
  40b55c:	bl	411e00 <ferror@plt+0x10210>
  40b560:	sub	w19, w19, #0x1
  40b564:	cmp	w19, #0x1
  40b568:	b.gt	40b558 <ferror@plt+0x9968>
  40b56c:	adrp	x0, 432000 <ferror@plt+0x30410>
  40b570:	add	x0, x0, #0xcd4
  40b574:	bl	411dd4 <ferror@plt+0x101e4>
  40b578:	ldr	w8, [x27, #3576]
  40b57c:	cmp	w8, #0x1
  40b580:	lsl	w19, w8, #3
  40b584:	b.lt	40b5ac <ferror@plt+0x99bc>  // b.tstop
  40b588:	mov	w0, #0x9                   	// #9
  40b58c:	bl	411e00 <ferror@plt+0x10210>
  40b590:	sub	w8, w19, #0x8
  40b594:	cmp	w19, #0xf
  40b598:	mov	w19, w8
  40b59c:	b.gt	40b588 <ferror@plt+0x9998>
  40b5a0:	cmp	w8, #0x1
  40b5a4:	b.ge	40b5b8 <ferror@plt+0x99c8>  // b.tcont
  40b5a8:	b	40b5d0 <ferror@plt+0x99e0>
  40b5ac:	mov	w8, w19
  40b5b0:	cmp	w8, #0x1
  40b5b4:	b.lt	40b5d0 <ferror@plt+0x99e0>  // b.tstop
  40b5b8:	add	w19, w8, #0x1
  40b5bc:	mov	w0, #0x20                  	// #32
  40b5c0:	bl	411e00 <ferror@plt+0x10210>
  40b5c4:	sub	w19, w19, #0x1
  40b5c8:	cmp	w19, #0x1
  40b5cc:	b.gt	40b5bc <ferror@plt+0x99cc>
  40b5d0:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b5d4:	add	x0, x0, #0xfd9
  40b5d8:	bl	411dd4 <ferror@plt+0x101e4>
  40b5dc:	ldr	w8, [x27, #3576]
  40b5e0:	cmp	w8, #0x1
  40b5e4:	lsl	w19, w8, #3
  40b5e8:	b.lt	40b610 <ferror@plt+0x9a20>  // b.tstop
  40b5ec:	mov	w0, #0x9                   	// #9
  40b5f0:	bl	411e00 <ferror@plt+0x10210>
  40b5f4:	sub	w8, w19, #0x8
  40b5f8:	cmp	w19, #0xf
  40b5fc:	mov	w19, w8
  40b600:	b.gt	40b5ec <ferror@plt+0x99fc>
  40b604:	cmp	w8, #0x1
  40b608:	b.ge	40b61c <ferror@plt+0x9a2c>  // b.tcont
  40b60c:	b	40b634 <ferror@plt+0x9a44>
  40b610:	mov	w8, w19
  40b614:	cmp	w8, #0x1
  40b618:	b.lt	40b634 <ferror@plt+0x9a44>  // b.tstop
  40b61c:	add	w19, w8, #0x1
  40b620:	mov	w0, #0x20                  	// #32
  40b624:	bl	411e00 <ferror@plt+0x10210>
  40b628:	sub	w19, w19, #0x1
  40b62c:	cmp	w19, #0x1
  40b630:	b.gt	40b620 <ferror@plt+0x9a30>
  40b634:	adrp	x0, 424000 <ferror@plt+0x22410>
  40b638:	add	x0, x0, #0xff1
  40b63c:	bl	411dd4 <ferror@plt+0x101e4>
  40b640:	ldr	w8, [x27, #3576]
  40b644:	cmp	w8, #0x1
  40b648:	lsl	w19, w8, #3
  40b64c:	b.lt	40b674 <ferror@plt+0x9a84>  // b.tstop
  40b650:	mov	w0, #0x9                   	// #9
  40b654:	bl	411e00 <ferror@plt+0x10210>
  40b658:	sub	w8, w19, #0x8
  40b65c:	cmp	w19, #0xf
  40b660:	mov	w19, w8
  40b664:	b.gt	40b650 <ferror@plt+0x9a60>
  40b668:	cmp	w8, #0x1
  40b66c:	b.ge	40b680 <ferror@plt+0x9a90>  // b.tcont
  40b670:	b	40b698 <ferror@plt+0x9aa8>
  40b674:	mov	w8, w19
  40b678:	cmp	w8, #0x1
  40b67c:	b.lt	40b698 <ferror@plt+0x9aa8>  // b.tstop
  40b680:	add	w19, w8, #0x1
  40b684:	mov	w0, #0x20                  	// #32
  40b688:	bl	411e00 <ferror@plt+0x10210>
  40b68c:	sub	w19, w19, #0x1
  40b690:	cmp	w19, #0x1
  40b694:	b.gt	40b684 <ferror@plt+0x9a94>
  40b698:	adrp	x0, 42d000 <ferror@plt+0x2b410>
  40b69c:	add	x0, x0, #0x71b
  40b6a0:	bl	411dd4 <ferror@plt+0x101e4>
  40b6a4:	ldr	w8, [x27, #3576]
  40b6a8:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  40b6ac:	ldr	w9, [x9, #2628]
  40b6b0:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x3330>
  40b6b4:	sub	w8, w8, #0x1
  40b6b8:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x1330>
  40b6bc:	str	w8, [x27, #3576]
  40b6c0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40b6c4:	cbz	w9, 40b92c <ferror@plt+0x9d3c>
  40b6c8:	bl	4062dc <ferror@plt+0x46ec>
  40b6cc:	ldrb	w8, [x28, #3052]
  40b6d0:	cbz	w8, 40bd3c <ferror@plt+0xa14c>
  40b6d4:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  40b6d8:	ldr	w8, [x22, #568]
  40b6dc:	ldr	w9, [x26, #3012]
  40b6e0:	ldr	w10, [x23, #2432]
  40b6e4:	ldr	w11, [x11, #2628]
  40b6e8:	add	w28, w8, #0x1
  40b6ec:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40b6f0:	add	w8, w10, w9
  40b6f4:	cmp	w11, #0x0
  40b6f8:	mov	w9, #0x7ffd                	// #32765
  40b6fc:	ccmp	w8, w9, #0x0, eq  // eq = none
  40b700:	adrp	x8, 423000 <ferror@plt+0x21410>
  40b704:	add	x8, x8, #0x829
  40b708:	adrp	x1, 425000 <ferror@plt+0x23410>
  40b70c:	csel	x2, x8, x20, gt
  40b710:	add	x0, x0, #0x108
  40b714:	add	x1, x1, #0xfed
  40b718:	bl	401d7c <ferror@plt+0x18c>
  40b71c:	mov	w0, #0x1                   	// #1
  40b720:	mov	w1, #0x18                  	// #24
  40b724:	bl	401920 <calloc@plt>
  40b728:	mov	w1, #0xb                   	// #11
  40b72c:	mov	x19, x0
  40b730:	bl	418f68 <ferror@plt+0x17378>
  40b734:	ldr	w22, [x26, #3012]
  40b738:	ldr	w8, [x23, #2432]
  40b73c:	mov	w9, #0x14                  	// #20
  40b740:	mov	w1, #0x4                   	// #4
  40b744:	strh	w9, [x19, #2]
  40b748:	add	w8, w22, w8
  40b74c:	add	w8, w8, #0x1
  40b750:	lsl	w0, w8, #1
  40b754:	stp	wzr, w8, [x19, #4]
  40b758:	bl	401920 <calloc@plt>
  40b75c:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  40b760:	ldr	w8, [x21, #588]
  40b764:	add	w9, w22, #0x2
  40b768:	mov	x20, x0
  40b76c:	str	x0, [x19, #16]
  40b770:	cmp	w9, w8
  40b774:	b.lt	40b790 <ferror@plt+0x9ba0>  // b.tstop
  40b778:	bl	41b8a8 <ferror@plt+0x19cb8>
  40b77c:	ldr	w22, [x26, #3012]
  40b780:	ldr	w8, [x21, #588]
  40b784:	add	w9, w22, #0x2
  40b788:	cmp	w9, w8
  40b78c:	b.ge	40b778 <ferror@plt+0x9b88>  // b.tcont
  40b790:	ldr	w8, [x25, #2492]
  40b794:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x5330>
  40b798:	ldr	w9, [x21, #2640]
  40b79c:	add	w8, w8, #0x1
  40b7a0:	cmp	w8, w9
  40b7a4:	b.lt	40b7c4 <ferror@plt+0x9bd4>  // b.tstop
  40b7a8:	bl	40384c <ferror@plt+0x1c5c>
  40b7ac:	ldr	w8, [x25, #2492]
  40b7b0:	ldr	w9, [x21, #2640]
  40b7b4:	add	w8, w8, #0x1
  40b7b8:	cmp	w8, w9
  40b7bc:	b.ge	40b7a8 <ferror@plt+0x9bb8>  // b.tcont
  40b7c0:	ldr	w22, [x26, #3012]
  40b7c4:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x1330>
  40b7c8:	ldr	x10, [x27, #352]
  40b7cc:	add	w9, w22, #0x2
  40b7d0:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  40b7d4:	str	w9, [x10, w8, sxtw #2]
  40b7d8:	ldr	x8, [x11, #3912]
  40b7dc:	ldrsw	x9, [x26, #3012]
  40b7e0:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  40b7e4:	add	x9, x8, x9, lsl #2
  40b7e8:	str	w28, [x9, #4]
  40b7ec:	ldr	w12, [x23, #2432]
  40b7f0:	ldr	x9, [x11, #2448]
  40b7f4:	ldrsw	x11, [x26, #3012]
  40b7f8:	add	w12, w12, #0x1
  40b7fc:	add	x11, x9, x11, lsl #2
  40b800:	str	w12, [x11, #4]
  40b804:	ldrsw	x11, [x26, #3012]
  40b808:	mov	w12, #0x1                   	// #1
  40b80c:	add	x11, x9, x11, lsl #2
  40b810:	str	w12, [x11, #8]
  40b814:	ldrsw	x11, [x26, #3012]
  40b818:	add	x11, x8, x11, lsl #2
  40b81c:	str	wzr, [x11, #8]
  40b820:	ldr	w15, [x25, #2492]
  40b824:	tbnz	w15, #31, 40b9e8 <ferror@plt+0x9df8>
  40b828:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  40b82c:	ldr	x11, [x11, #3320]
  40b830:	mov	x12, xzr
  40b834:	mov	x13, #0xfffffffffffffffe    	// #-2
  40b838:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  40b83c:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x3330>
  40b840:	ldr	w14, [x11], #8
  40b844:	ldrsw	x15, [x10, x12, lsl #2]
  40b848:	lsl	x15, x15, #2
  40b84c:	sub	x15, x15, #0x4
  40b850:	str	x13, [x9, x15]
  40b854:	str	w14, [x8, x15]
  40b858:	ldrsw	x15, [x25, #2492]
  40b85c:	cmp	x12, x15
  40b860:	add	x12, x12, #0x1
  40b864:	b.lt	40b840 <ferror@plt+0x9c50>  // b.tstop
  40b868:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  40b86c:	ldr	w11, [x26, #3012]
  40b870:	tbnz	w11, #31, 40b9fc <ferror@plt+0x9e0c>
  40b874:	add	w16, w15, #0x1
  40b878:	ldr	w15, [x23, #2432]
  40b87c:	lsl	x17, x11, #1
  40b880:	mov	w13, wzr
  40b884:	mov	x12, xzr
  40b888:	mov	x14, xzr
  40b88c:	sxtw	x16, w16
  40b890:	add	x17, x17, #0x2
  40b894:	mov	x18, x9
  40b898:	mov	x0, x8
  40b89c:	b	40b8cc <ferror@plt+0x9cdc>
  40b8a0:	str	wzr, [x20, x12, lsl #2]
  40b8a4:	ldr	w2, [x0]
  40b8a8:	orr	x1, x12, #0x1
  40b8ac:	add	x12, x12, #0x2
  40b8b0:	add	x14, x14, #0x1
  40b8b4:	sub	w13, w13, #0x1
  40b8b8:	add	x0, x0, #0x4
  40b8bc:	cmp	x17, x12
  40b8c0:	add	x18, x18, #0x4
  40b8c4:	str	w2, [x20, x1, lsl #2]
  40b8c8:	b.eq	40ba00 <ferror@plt+0x9e10>  // b.none
  40b8cc:	ldr	w2, [x18]
  40b8d0:	cmn	w2, #0x2
  40b8d4:	b.eq	40b8a0 <ferror@plt+0x9cb0>  // b.none
  40b8d8:	cmn	w2, #0x1
  40b8dc:	b.ne	40b8f4 <ferror@plt+0x9d04>  // b.any
  40b8e0:	str	wzr, [x20, x12, lsl #2]
  40b8e4:	ldr	w2, [x10, x16, lsl #2]
  40b8e8:	orr	x1, x12, #0x1
  40b8ec:	sub	w2, w2, w14
  40b8f0:	b	40b8ac <ferror@plt+0x9cbc>
  40b8f4:	add	x1, x12, #0x1
  40b8f8:	cbz	w2, 40b920 <ferror@plt+0x9d30>
  40b8fc:	cmp	w2, w15
  40b900:	b.gt	40b920 <ferror@plt+0x9d30>
  40b904:	str	w2, [x20, x12, lsl #2]
  40b908:	ldrsw	x2, [x0]
  40b90c:	ldr	w3, [x18]
  40b910:	ldr	w2, [x10, x2, lsl #2]
  40b914:	add	w2, w2, w3
  40b918:	add	w2, w13, w2
  40b91c:	b	40b8ac <ferror@plt+0x9cbc>
  40b920:	mov	w2, wzr
  40b924:	str	wzr, [x20, x12, lsl #2]
  40b928:	b	40b8ac <ferror@plt+0x9cbc>
  40b92c:	ldr	w8, [x8, #2428]
  40b930:	cbz	w8, 40bad4 <ferror@plt+0x9ee4>
  40b934:	bl	407ddc <ferror@plt+0x61ec>
  40b938:	ldrb	w8, [x28, #3052]
  40b93c:	cbz	w8, 40bd3c <ferror@plt+0xa14c>
  40b940:	bl	407c84 <ferror@plt+0x6094>
  40b944:	mov	x19, x0
  40b948:	bl	419c24 <ferror@plt+0x18034>
  40b94c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40b950:	add	x0, x0, #0x170
  40b954:	mov	x1, x19
  40b958:	bl	41957c <ferror@plt+0x1798c>
  40b95c:	tbz	w0, #31, 40b978 <ferror@plt+0x9d88>
  40b960:	adrp	x1, 425000 <ferror@plt+0x23410>
  40b964:	add	x1, x1, #0x6
  40b968:	mov	w2, #0x5                   	// #5
  40b96c:	mov	x0, xzr
  40b970:	bl	401ae0 <dcgettext@plt>
  40b974:	bl	411e0c <ferror@plt+0x1021c>
  40b978:	mov	x0, x19
  40b97c:	bl	418f84 <ferror@plt+0x17394>
  40b980:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40b984:	ldr	w8, [x8, #588]
  40b988:	cbz	w8, 40bd3c <ferror@plt+0xa14c>
  40b98c:	mov	w0, #0x1                   	// #1
  40b990:	mov	w1, #0x18                  	// #24
  40b994:	bl	401920 <calloc@plt>
  40b998:	mov	w1, #0x5                   	// #5
  40b99c:	mov	x19, x0
  40b9a0:	bl	418f68 <ferror@plt+0x17378>
  40b9a4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40b9a8:	ldrh	w8, [x19, #2]
  40b9ac:	ldr	w20, [x9, #3008]
  40b9b0:	mov	w1, #0x4                   	// #4
  40b9b4:	orr	w8, w8, #0x4
  40b9b8:	mov	x0, x20
  40b9bc:	strh	w8, [x19, #2]
  40b9c0:	stp	wzr, w20, [x19, #4]
  40b9c4:	bl	401920 <calloc@plt>
  40b9c8:	cmp	w20, #0x2
  40b9cc:	str	x0, [x19, #16]
  40b9d0:	b.lt	40bce4 <ferror@plt+0xa0f4>  // b.tstop
  40b9d4:	sub	x9, x20, #0x1
  40b9d8:	cmp	x9, #0x4
  40b9dc:	b.cs	40bc78 <ferror@plt+0xa088>  // b.hs, b.nlast
  40b9e0:	mov	w8, #0x1                   	// #1
  40b9e4:	b	40bcb0 <ferror@plt+0xa0c0>
  40b9e8:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  40b9ec:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  40b9f0:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x3330>
  40b9f4:	ldr	w11, [x26, #3012]
  40b9f8:	tbz	w11, #31, 40b874 <ferror@plt+0x9c84>
  40b9fc:	mov	w12, wzr
  40ba00:	add	w10, w11, #0x1
  40ba04:	sbfiz	x10, x10, #2, #32
  40ba08:	ldr	w13, [x9, x10]
  40ba0c:	add	w11, w11, #0x2
  40ba10:	mov	x0, x19
  40ba14:	str	w13, [x20, w12, uxtw #2]
  40ba18:	ldr	w10, [x8, x10]
  40ba1c:	orr	w13, w12, #0x1
  40ba20:	str	w10, [x20, w13, uxtw #2]
  40ba24:	sbfiz	x10, x11, #2, #32
  40ba28:	ldr	w9, [x9, x10]
  40ba2c:	add	w11, w12, #0x2
  40ba30:	str	w9, [x20, w11, uxtw #2]
  40ba34:	ldr	w8, [x8, x10]
  40ba38:	add	w9, w12, #0x3
  40ba3c:	str	w8, [x20, w9, uxtw #2]
  40ba40:	bl	419c24 <ferror@plt+0x18034>
  40ba44:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ba48:	add	x0, x0, #0x170
  40ba4c:	mov	x1, x19
  40ba50:	bl	41957c <ferror@plt+0x1798c>
  40ba54:	tbz	w0, #31, 40ba70 <ferror@plt+0x9e80>
  40ba58:	adrp	x1, 425000 <ferror@plt+0x23410>
  40ba5c:	add	x1, x1, #0x6
  40ba60:	mov	w2, #0x5                   	// #5
  40ba64:	mov	x0, xzr
  40ba68:	bl	401ae0 <dcgettext@plt>
  40ba6c:	bl	411e0c <ferror@plt+0x1021c>
  40ba70:	mov	x0, x19
  40ba74:	bl	418f84 <ferror@plt+0x17394>
  40ba78:	mov	w0, #0x1                   	// #1
  40ba7c:	mov	w1, #0x18                  	// #24
  40ba80:	bl	401920 <calloc@plt>
  40ba84:	mov	w1, #0xa                   	// #10
  40ba88:	mov	x19, x0
  40ba8c:	bl	418f68 <ferror@plt+0x17378>
  40ba90:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40ba94:	ldrsw	x21, [x8, #1340]
  40ba98:	mov	w8, #0xc                   	// #12
  40ba9c:	mov	w1, #0x4                   	// #4
  40baa0:	strh	w8, [x19, #2]
  40baa4:	lsl	x20, x21, #1
  40baa8:	orr	w0, w20, #0x1
  40baac:	stp	wzr, w0, [x19, #4]
  40bab0:	bl	401920 <calloc@plt>
  40bab4:	str	x0, [x19, #16]
  40bab8:	tbnz	w21, #31, 40bb44 <ferror@plt+0x9f54>
  40babc:	ldr	x8, [x27, #352]
  40bac0:	bic	x9, x20, x20, asr #63
  40bac4:	cmp	x9, #0x8
  40bac8:	b.cs	40badc <ferror@plt+0x9eec>  // b.hs, b.nlast
  40bacc:	mov	x9, xzr
  40bad0:	b	40bb2c <ferror@plt+0x9f3c>
  40bad4:	bl	409de8 <ferror@plt+0x81f8>
  40bad8:	b	40bd3c <ferror@plt+0xa14c>
  40badc:	lsl	x10, x9, #2
  40bae0:	orr	x10, x10, #0x4
  40bae4:	add	x11, x8, x10
  40bae8:	cmp	x0, x11
  40baec:	b.cs	40bb04 <ferror@plt+0x9f14>  // b.hs, b.nlast
  40baf0:	add	x10, x0, x10
  40baf4:	cmp	x10, x8
  40baf8:	b.ls	40bb04 <ferror@plt+0x9f14>  // b.plast
  40bafc:	mov	x9, xzr
  40bb00:	b	40bb2c <ferror@plt+0x9f3c>
  40bb04:	and	x9, x9, #0x7ffffffffffffff8
  40bb08:	add	x10, x8, #0x10
  40bb0c:	add	x11, x0, #0x10
  40bb10:	mov	x12, x9
  40bb14:	ldp	q0, q1, [x10, #-16]
  40bb18:	add	x10, x10, #0x20
  40bb1c:	subs	x12, x12, #0x8
  40bb20:	stp	q0, q1, [x11, #-16]
  40bb24:	add	x11, x11, #0x20
  40bb28:	b.ne	40bb14 <ferror@plt+0x9f24>  // b.any
  40bb2c:	lsl	x10, x9, #2
  40bb30:	ldr	w11, [x8, x10]
  40bb34:	cmp	x9, x20
  40bb38:	add	x9, x9, #0x1
  40bb3c:	str	w11, [x0, x10]
  40bb40:	b.lt	40bb2c <ferror@plt+0x9f3c>  // b.tstop
  40bb44:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40bb48:	adrp	x1, 426000 <ferror@plt+0x24410>
  40bb4c:	adrp	x2, 425000 <ferror@plt+0x23410>
  40bb50:	add	x0, x0, #0x108
  40bb54:	add	x1, x1, #0x29
  40bb58:	add	x2, x2, #0xe4
  40bb5c:	bl	401d7c <ferror@plt+0x18c>
  40bb60:	mov	x0, x19
  40bb64:	bl	419c24 <ferror@plt+0x18034>
  40bb68:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40bb6c:	add	x0, x0, #0x170
  40bb70:	mov	x1, x19
  40bb74:	bl	41957c <ferror@plt+0x1798c>
  40bb78:	tbz	w0, #31, 40bb94 <ferror@plt+0x9fa4>
  40bb7c:	adrp	x1, 425000 <ferror@plt+0x23410>
  40bb80:	add	x1, x1, #0x1b
  40bb84:	mov	w2, #0x5                   	// #5
  40bb88:	mov	x0, xzr
  40bb8c:	bl	401ae0 <dcgettext@plt>
  40bb90:	bl	411e0c <ferror@plt+0x1021c>
  40bb94:	mov	x0, x19
  40bb98:	bl	418f84 <ferror@plt+0x17394>
  40bb9c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40bba0:	ldr	w8, [x8, #588]
  40bba4:	adrp	x27, 45e000 <ferror@plt+0x5c410>
  40bba8:	cbz	w8, 40bd3c <ferror@plt+0xa14c>
  40bbac:	mov	w0, #0x1                   	// #1
  40bbb0:	mov	w1, #0x18                  	// #24
  40bbb4:	bl	401920 <calloc@plt>
  40bbb8:	mov	w1, #0x5                   	// #5
  40bbbc:	mov	x19, x0
  40bbc0:	bl	418f68 <ferror@plt+0x17378>
  40bbc4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40bbc8:	ldrh	w8, [x19, #2]
  40bbcc:	ldr	w20, [x9, #3008]
  40bbd0:	mov	w1, #0x4                   	// #4
  40bbd4:	orr	w8, w8, #0x4
  40bbd8:	mov	x0, x20
  40bbdc:	strh	w8, [x19, #2]
  40bbe0:	stp	wzr, w20, [x19, #4]
  40bbe4:	bl	401920 <calloc@plt>
  40bbe8:	cmp	w20, #0x2
  40bbec:	str	x0, [x19, #16]
  40bbf0:	b.lt	40bce4 <ferror@plt+0xa0f4>  // b.tstop
  40bbf4:	sub	x9, x20, #0x1
  40bbf8:	cmp	x9, #0x4
  40bbfc:	b.cs	40bc08 <ferror@plt+0xa018>  // b.hs, b.nlast
  40bc00:	mov	w8, #0x1                   	// #1
  40bc04:	b	40bc40 <ferror@plt+0xa050>
  40bc08:	and	x10, x9, #0xfffffffffffffffc
  40bc0c:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  40bc10:	add	x11, x0, #0x4
  40bc14:	orr	x8, x10, #0x1
  40bc18:	add	x12, x12, #0xa74
  40bc1c:	mov	x13, x10
  40bc20:	ldr	q0, [x12]
  40bc24:	subs	x13, x13, #0x4
  40bc28:	abs	v0.4s, v0.4s
  40bc2c:	str	q0, [x12], #16
  40bc30:	str	q0, [x11], #16
  40bc34:	b.ne	40bc20 <ferror@plt+0xa030>  // b.any
  40bc38:	cmp	x9, x10
  40bc3c:	b.eq	40bce4 <ferror@plt+0xa0f4>  // b.none
  40bc40:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  40bc44:	lsl	x10, x8, #2
  40bc48:	add	x11, x11, #0xa70
  40bc4c:	sub	x9, x20, x8
  40bc50:	add	x8, x0, x10
  40bc54:	add	x10, x11, x10
  40bc58:	ldr	w11, [x10]
  40bc5c:	cmp	w11, #0x0
  40bc60:	cneg	w11, w11, mi  // mi = first
  40bc64:	subs	x9, x9, #0x1
  40bc68:	str	w11, [x10], #4
  40bc6c:	str	w11, [x8], #4
  40bc70:	b.ne	40bc58 <ferror@plt+0xa068>  // b.any
  40bc74:	b	40bce4 <ferror@plt+0xa0f4>
  40bc78:	and	x10, x9, #0xfffffffffffffffc
  40bc7c:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  40bc80:	add	x11, x0, #0x4
  40bc84:	orr	x8, x10, #0x1
  40bc88:	add	x12, x12, #0xa74
  40bc8c:	mov	x13, x10
  40bc90:	ldr	q0, [x12]
  40bc94:	subs	x13, x13, #0x4
  40bc98:	abs	v0.4s, v0.4s
  40bc9c:	str	q0, [x12], #16
  40bca0:	str	q0, [x11], #16
  40bca4:	b.ne	40bc90 <ferror@plt+0xa0a0>  // b.any
  40bca8:	cmp	x9, x10
  40bcac:	b.eq	40bce4 <ferror@plt+0xa0f4>  // b.none
  40bcb0:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  40bcb4:	lsl	x10, x8, #2
  40bcb8:	add	x11, x11, #0xa70
  40bcbc:	sub	x9, x20, x8
  40bcc0:	add	x8, x0, x10
  40bcc4:	add	x10, x11, x10
  40bcc8:	ldr	w11, [x10]
  40bccc:	cmp	w11, #0x0
  40bcd0:	cneg	w11, w11, mi  // mi = first
  40bcd4:	subs	x9, x9, #0x1
  40bcd8:	str	w11, [x10], #4
  40bcdc:	str	w11, [x8], #4
  40bce0:	b.ne	40bcc8 <ferror@plt+0xa0d8>  // b.any
  40bce4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40bce8:	adrp	x1, 425000 <ferror@plt+0x23410>
  40bcec:	adrp	x2, 424000 <ferror@plt+0x22410>
  40bcf0:	add	x0, x0, #0x108
  40bcf4:	add	x1, x1, #0xfc1
  40bcf8:	add	x2, x2, #0xbc7
  40bcfc:	bl	401d7c <ferror@plt+0x18c>
  40bd00:	mov	x0, x19
  40bd04:	bl	419c24 <ferror@plt+0x18034>
  40bd08:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40bd0c:	add	x0, x0, #0x170
  40bd10:	mov	x1, x19
  40bd14:	bl	41957c <ferror@plt+0x1798c>
  40bd18:	tbz	w0, #31, 40bd34 <ferror@plt+0xa144>
  40bd1c:	adrp	x1, 424000 <ferror@plt+0x22410>
  40bd20:	add	x1, x1, #0xb5b
  40bd24:	mov	w2, #0x5                   	// #5
  40bd28:	mov	x0, xzr
  40bd2c:	bl	401ae0 <dcgettext@plt>
  40bd30:	bl	411e0c <ferror@plt+0x1021c>
  40bd34:	mov	x0, x19
  40bd38:	bl	418f84 <ferror@plt+0x17394>
  40bd3c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40bd40:	ldr	w8, [x8, #2512]
  40bd44:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  40bd48:	cbz	w8, 40bf50 <ferror@plt+0xa360>
  40bd4c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40bd50:	add	x0, x0, #0xa55
  40bd54:	bl	411dd4 <ferror@plt+0x101e4>
  40bd58:	adrp	x0, 426000 <ferror@plt+0x24410>
  40bd5c:	add	x0, x0, #0x71
  40bd60:	bl	411dd4 <ferror@plt+0x101e4>
  40bd64:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  40bd68:	ldrb	w8, [x19, #2440]
  40bd6c:	ldr	w9, [x22, #568]
  40bd70:	adrp	x10, 425000 <ferror@plt+0x23410>
  40bd74:	add	x10, x10, #0xf48
  40bd78:	cmp	w8, #0x0
  40bd7c:	adrp	x8, 425000 <ferror@plt+0x23410>
  40bd80:	add	x8, x8, #0xf19
  40bd84:	adrp	x1, 426000 <ferror@plt+0x24410>
  40bd88:	csel	x0, x10, x8, eq  // eq = none
  40bd8c:	add	w2, w9, #0x1
  40bd90:	add	x1, x1, #0xa8
  40bd94:	bl	41240c <ferror@plt+0x1081c>
  40bd98:	ldrb	w8, [x19, #2440]
  40bd9c:	cbz	w8, 40be4c <ferror@plt+0xa25c>
  40bda0:	ldr	w8, [x22, #568]
  40bda4:	mov	x28, x27
  40bda8:	cmp	w8, #0x1
  40bdac:	b.lt	40be2c <ferror@plt+0xa23c>  // b.tstop
  40bdb0:	mov	w24, #0xcccd                	// #52429
  40bdb4:	adrp	x19, 426000 <ferror@plt+0x24410>
  40bdb8:	adrp	x20, 426000 <ferror@plt+0x24410>
  40bdbc:	mov	x22, xzr
  40bdc0:	mov	w23, #0x1                   	// #1
  40bdc4:	movk	w24, #0xcccc, lsl #16
  40bdc8:	mov	w21, #0x14                  	// #20
  40bdcc:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x5330>
  40bdd0:	add	x19, x19, #0xbe
  40bdd4:	add	x20, x20, #0xc3
  40bdd8:	b	40bdf4 <ferror@plt+0xa204>
  40bddc:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40bde0:	ldrsw	x8, [x8, #568]
  40bde4:	add	x22, x22, #0x1
  40bde8:	add	w23, w23, #0x1
  40bdec:	cmp	x22, x8
  40bdf0:	b.ge	40be2c <ferror@plt+0xa23c>  // b.tcont
  40bdf4:	ldr	x8, [x26, #2648]
  40bdf8:	umull	x9, w23, w24
  40bdfc:	mov	x0, x19
  40be00:	add	x8, x8, x22
  40be04:	ldrb	w1, [x8, #1]
  40be08:	lsr	x8, x9, #36
  40be0c:	mul	w8, w8, w21
  40be10:	add	w27, w8, #0x12
  40be14:	bl	412120 <ferror@plt+0x10530>
  40be18:	cmp	w27, w22
  40be1c:	b.ne	40bddc <ferror@plt+0xa1ec>  // b.any
  40be20:	mov	x0, x20
  40be24:	bl	412114 <ferror@plt+0x10524>
  40be28:	b	40bddc <ferror@plt+0xa1ec>
  40be2c:	adrp	x0, 423000 <ferror@plt+0x21410>
  40be30:	add	x0, x0, #0xedc
  40be34:	bl	412114 <ferror@plt+0x10524>
  40be38:	mov	x27, x28
  40be3c:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  40be40:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  40be44:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  40be48:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x3330>
  40be4c:	adrp	x0, 42a000 <ferror@plt+0x28410>
  40be50:	add	x0, x0, #0xcdc
  40be54:	bl	411dd4 <ferror@plt+0x101e4>
  40be58:	ldrb	w8, [x28, #3052]
  40be5c:	cbz	w8, 40bf50 <ferror@plt+0xa360>
  40be60:	mov	w0, #0x1                   	// #1
  40be64:	mov	w1, #0x18                  	// #24
  40be68:	mov	w20, #0x1                   	// #1
  40be6c:	bl	401920 <calloc@plt>
  40be70:	mov	w1, #0x9                   	// #9
  40be74:	mov	x19, x0
  40be78:	bl	418f68 <ferror@plt+0x17378>
  40be7c:	ldr	w21, [x22, #568]
  40be80:	strh	w20, [x19, #2]
  40be84:	mov	w1, #0x1                   	// #1
  40be88:	add	w20, w21, #0x1
  40be8c:	mov	x0, x20
  40be90:	str	w20, [x19, #8]
  40be94:	bl	401920 <calloc@plt>
  40be98:	cmp	w21, #0x1
  40be9c:	str	x0, [x19, #16]
  40bea0:	b.lt	40bef8 <ferror@plt+0xa308>  // b.tstop
  40bea4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40bea8:	ldr	x8, [x8, #2648]
  40beac:	sub	x9, x20, #0x1
  40beb0:	cmp	x9, #0x20
  40beb4:	b.cc	40bed8 <ferror@plt+0xa2e8>  // b.lo, b.ul, b.last
  40beb8:	add	x10, x0, #0x1
  40bebc:	add	x11, x8, x20
  40bec0:	cmp	x10, x11
  40bec4:	b.cs	40c6bc <ferror@plt+0xaacc>  // b.hs, b.nlast
  40bec8:	add	x10, x0, x20
  40becc:	add	x11, x8, #0x1
  40bed0:	cmp	x11, x10
  40bed4:	b.cs	40c6bc <ferror@plt+0xaacc>  // b.hs, b.nlast
  40bed8:	mov	w10, #0x1                   	// #1
  40bedc:	sub	x9, x20, x10
  40bee0:	add	x11, x0, x10
  40bee4:	add	x8, x8, x10
  40bee8:	ldrb	w10, [x8], #1
  40beec:	subs	x9, x9, #0x1
  40bef0:	strb	w10, [x11], #1
  40bef4:	b.ne	40bee8 <ferror@plt+0xa2f8>  // b.any
  40bef8:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40befc:	adrp	x1, 426000 <ferror@plt+0x24410>
  40bf00:	adrp	x2, 423000 <ferror@plt+0x21410>
  40bf04:	add	x0, x0, #0x108
  40bf08:	add	x1, x1, #0xc9
  40bf0c:	add	x2, x2, #0x829
  40bf10:	bl	401d7c <ferror@plt+0x18c>
  40bf14:	mov	x0, x19
  40bf18:	bl	419c24 <ferror@plt+0x18034>
  40bf1c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40bf20:	add	x0, x0, #0x170
  40bf24:	mov	x1, x19
  40bf28:	bl	41957c <ferror@plt+0x1798c>
  40bf2c:	tbz	w0, #31, 40bf48 <ferror@plt+0xa358>
  40bf30:	adrp	x1, 425000 <ferror@plt+0x23410>
  40bf34:	add	x1, x1, #0x32
  40bf38:	mov	w2, #0x5                   	// #5
  40bf3c:	mov	x0, xzr
  40bf40:	bl	401ae0 <dcgettext@plt>
  40bf44:	bl	411e0c <ferror@plt+0x1021c>
  40bf48:	mov	x0, x19
  40bf4c:	bl	418f84 <ferror@plt+0x17394>
  40bf50:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40bf54:	ldr	w8, [x8, #3092]
  40bf58:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x1330>
  40bf5c:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x3330>
  40bf60:	cmp	w8, #0x1
  40bf64:	b.lt	40c04c <ferror@plt+0xa45c>  // b.tstop
  40bf68:	ldr	w8, [x26, #2752]
  40bf6c:	cbnz	w8, 40c04c <ferror@plt+0xa45c>
  40bf70:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  40bf74:	ldr	w8, [x28, #3032]
  40bf78:	ldr	w9, [x9, #1324]
  40bf7c:	orr	w8, w9, w8
  40bf80:	cbnz	w8, 40c04c <ferror@plt+0xa45c>
  40bf84:	ldr	w8, [x27, #3576]
  40bf88:	cmp	w8, #0x1
  40bf8c:	lsl	w19, w8, #3
  40bf90:	b.lt	40bfb8 <ferror@plt+0xa3c8>  // b.tstop
  40bf94:	mov	w0, #0x9                   	// #9
  40bf98:	bl	411e00 <ferror@plt+0x10210>
  40bf9c:	sub	w8, w19, #0x8
  40bfa0:	cmp	w19, #0xf
  40bfa4:	mov	w19, w8
  40bfa8:	b.gt	40bf94 <ferror@plt+0xa3a4>
  40bfac:	cmp	w8, #0x1
  40bfb0:	b.ge	40bfc4 <ferror@plt+0xa3d4>  // b.tcont
  40bfb4:	b	40bfdc <ferror@plt+0xa3ec>
  40bfb8:	mov	w8, w19
  40bfbc:	cmp	w8, #0x1
  40bfc0:	b.lt	40bfdc <ferror@plt+0xa3ec>  // b.tstop
  40bfc4:	add	w19, w8, #0x1
  40bfc8:	mov	w0, #0x20                  	// #32
  40bfcc:	bl	411e00 <ferror@plt+0x10210>
  40bfd0:	sub	w19, w19, #0x1
  40bfd4:	cmp	w19, #0x1
  40bfd8:	b.gt	40bfc8 <ferror@plt+0xa3d8>
  40bfdc:	adrp	x0, 425000 <ferror@plt+0x23410>
  40bfe0:	add	x0, x0, #0x49
  40bfe4:	bl	411dd4 <ferror@plt+0x101e4>
  40bfe8:	ldr	w8, [x27, #3576]
  40bfec:	cmp	w8, #0x1
  40bff0:	lsl	w19, w8, #3
  40bff4:	b.lt	40c01c <ferror@plt+0xa42c>  // b.tstop
  40bff8:	mov	w0, #0x9                   	// #9
  40bffc:	bl	411e00 <ferror@plt+0x10210>
  40c000:	sub	w8, w19, #0x8
  40c004:	cmp	w19, #0xf
  40c008:	mov	w19, w8
  40c00c:	b.gt	40bff8 <ferror@plt+0xa408>
  40c010:	cmp	w8, #0x1
  40c014:	b.ge	40c028 <ferror@plt+0xa438>  // b.tcont
  40c018:	b	40c040 <ferror@plt+0xa450>
  40c01c:	mov	w8, w19
  40c020:	cmp	w8, #0x1
  40c024:	b.lt	40c040 <ferror@plt+0xa450>  // b.tstop
  40c028:	add	w19, w8, #0x1
  40c02c:	mov	w0, #0x20                  	// #32
  40c030:	bl	411e00 <ferror@plt+0x10210>
  40c034:	sub	w19, w19, #0x1
  40c038:	cmp	w19, #0x1
  40c03c:	b.gt	40c02c <ferror@plt+0xa43c>
  40c040:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c044:	add	x0, x0, #0x77
  40c048:	bl	411dd4 <ferror@plt+0x101e4>
  40c04c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40c050:	ldr	x8, [x8, #2504]
  40c054:	cbz	x8, 40c1f0 <ferror@plt+0xa600>
  40c058:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40c05c:	ldrb	w8, [x8, #2440]
  40c060:	ldr	w10, [x25, #2492]
  40c064:	adrp	x9, 426000 <ferror@plt+0x24410>
  40c068:	adrp	x11, 426000 <ferror@plt+0x24410>
  40c06c:	add	x9, x9, #0x115
  40c070:	add	x11, x11, #0x145
  40c074:	cmp	w8, #0x0
  40c078:	adrp	x1, 425000 <ferror@plt+0x23410>
  40c07c:	adrp	x19, 425000 <ferror@plt+0x23410>
  40c080:	csel	x0, x11, x9, eq  // eq = none
  40c084:	add	w2, w10, #0x1
  40c088:	add	x1, x1, #0x9d
  40c08c:	mov	x28, x26
  40c090:	add	x19, x19, #0xe4
  40c094:	bl	41240c <ferror@plt+0x1081c>
  40c098:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  40c09c:	ldr	w8, [x20, #2628]
  40c0a0:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40c0a4:	adrp	x1, 425000 <ferror@plt+0x23410>
  40c0a8:	add	x0, x0, #0x108
  40c0ac:	cmp	w8, #0x0
  40c0b0:	adrp	x8, 423000 <ferror@plt+0x21410>
  40c0b4:	add	x8, x8, #0x829
  40c0b8:	csel	x2, x8, x19, eq  // eq = none
  40c0bc:	add	x1, x1, #0xaa
  40c0c0:	bl	401d7c <ferror@plt+0x18c>
  40c0c4:	mov	w0, #0x1                   	// #1
  40c0c8:	mov	w1, #0x18                  	// #24
  40c0cc:	bl	401920 <calloc@plt>
  40c0d0:	mov	w1, #0x7                   	// #7
  40c0d4:	mov	x19, x0
  40c0d8:	bl	418f68 <ferror@plt+0x17378>
  40c0dc:	ldr	w26, [x20, #2628]
  40c0e0:	cbz	w26, 40c0f0 <ferror@plt+0xa500>
  40c0e4:	ldrh	w8, [x19, #2]
  40c0e8:	orr	w8, w8, #0x8
  40c0ec:	strh	w8, [x19, #2]
  40c0f0:	ldr	w21, [x25, #2492]
  40c0f4:	mov	w1, #0x4                   	// #4
  40c0f8:	add	w0, w21, #0x1
  40c0fc:	str	w0, [x19, #8]
  40c100:	bl	401920 <calloc@plt>
  40c104:	cmp	w21, #0x1
  40c108:	str	x0, [x19, #16]
  40c10c:	b.lt	40c18c <ferror@plt+0xa59c>  // b.tstop
  40c110:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  40c114:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  40c118:	adrp	x21, 423000 <ferror@plt+0x21410>
  40c11c:	mov	x20, x0
  40c120:	mov	w22, #0x1                   	// #1
  40c124:	add	x24, x24, #0x9c8
  40c128:	add	x23, x23, #0x160
  40c12c:	add	x21, x21, #0xf5e
  40c130:	cbnz	w26, 40c148 <ferror@plt+0xa558>
  40c134:	b	40c160 <ferror@plt+0xa570>
  40c138:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40c13c:	ldr	w26, [x8, #2628]
  40c140:	add	x22, x22, #0x1
  40c144:	cbz	w26, 40c160 <ferror@plt+0xa570>
  40c148:	ldr	x8, [x23]
  40c14c:	mov	x0, x21
  40c150:	ldr	w1, [x8, x22, lsl #2]
  40c154:	bl	412120 <ferror@plt+0x10530>
  40c158:	mov	x8, x23
  40c15c:	b	40c170 <ferror@plt+0xa580>
  40c160:	ldr	x8, [x24]
  40c164:	ldr	w0, [x8, x22, lsl #2]
  40c168:	bl	412138 <ferror@plt+0x10548>
  40c16c:	mov	x8, x24
  40c170:	ldr	x8, [x8]
  40c174:	lsl	x9, x22, #2
  40c178:	ldrsw	x10, [x25, #2492]
  40c17c:	ldr	w8, [x8, x9]
  40c180:	cmp	x22, x10
  40c184:	str	w8, [x20, x9]
  40c188:	b.lt	40c138 <ferror@plt+0xa548>  // b.tstop
  40c18c:	bl	411ccc <ferror@plt+0x100dc>
  40c190:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40c194:	ldrb	w8, [x8, #3052]
  40c198:	cbz	w8, 40c1d0 <ferror@plt+0xa5e0>
  40c19c:	mov	x0, x19
  40c1a0:	bl	419c24 <ferror@plt+0x18034>
  40c1a4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40c1a8:	add	x0, x0, #0x170
  40c1ac:	mov	x1, x19
  40c1b0:	bl	41957c <ferror@plt+0x1798c>
  40c1b4:	tbz	w0, #31, 40c1d0 <ferror@plt+0xa5e0>
  40c1b8:	adrp	x1, 425000 <ferror@plt+0x23410>
  40c1bc:	add	x1, x1, #0xfa
  40c1c0:	mov	w2, #0x5                   	// #5
  40c1c4:	mov	x0, xzr
  40c1c8:	bl	401ae0 <dcgettext@plt>
  40c1cc:	bl	411e0c <ferror@plt+0x1021c>
  40c1d0:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  40c1d4:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  40c1d8:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  40c1dc:	mov	x26, x28
  40c1e0:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x3330>
  40c1e4:	cbz	x19, 40c1f0 <ferror@plt+0xa600>
  40c1e8:	mov	x0, x19
  40c1ec:	bl	418f84 <ferror@plt+0x17394>
  40c1f0:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  40c1f4:	ldr	w8, [x28, #3032]
  40c1f8:	ldr	w9, [x9, #1324]
  40c1fc:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x4330>
  40c200:	adrp	x25, 463000 <stdin@@GLIBC_2.17+0x4330>
  40c204:	orr	w8, w9, w8
  40c208:	cbnz	w8, 40c300 <ferror@plt+0xa710>
  40c20c:	ldr	w8, [x27, #3576]
  40c210:	cmp	w8, #0x1
  40c214:	lsl	w19, w8, #3
  40c218:	b.lt	40c240 <ferror@plt+0xa650>  // b.tstop
  40c21c:	mov	w0, #0x9                   	// #9
  40c220:	bl	411e00 <ferror@plt+0x10210>
  40c224:	sub	w8, w19, #0x8
  40c228:	cmp	w19, #0xf
  40c22c:	mov	w19, w8
  40c230:	b.gt	40c21c <ferror@plt+0xa62c>
  40c234:	cmp	w8, #0x1
  40c238:	b.ge	40c24c <ferror@plt+0xa65c>  // b.tcont
  40c23c:	b	40c264 <ferror@plt+0xa674>
  40c240:	mov	w8, w19
  40c244:	cmp	w8, #0x1
  40c248:	b.lt	40c264 <ferror@plt+0xa674>  // b.tstop
  40c24c:	add	w19, w8, #0x1
  40c250:	mov	w0, #0x20                  	// #32
  40c254:	bl	411e00 <ferror@plt+0x10210>
  40c258:	sub	w19, w19, #0x1
  40c25c:	cmp	w19, #0x1
  40c260:	b.gt	40c250 <ferror@plt+0xa660>
  40c264:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c268:	add	x0, x0, #0x119
  40c26c:	bl	411dd4 <ferror@plt+0x101e4>
  40c270:	ldr	w8, [x21, #1300]
  40c274:	ldr	w9, [x27, #3576]
  40c278:	adrp	x10, 42c000 <ferror@plt+0x2a410>
  40c27c:	add	x10, x10, #0xa46
  40c280:	cmp	w8, #0x0
  40c284:	adrp	x8, 43a000 <ferror@plt+0x38410>
  40c288:	add	x8, x8, #0x998
  40c28c:	csel	x19, x8, x10, eq  // eq = none
  40c290:	cmp	w9, #0x1
  40c294:	lsl	w20, w9, #3
  40c298:	b.lt	40c2c0 <ferror@plt+0xa6d0>  // b.tstop
  40c29c:	mov	w0, #0x9                   	// #9
  40c2a0:	bl	411e00 <ferror@plt+0x10210>
  40c2a4:	sub	w8, w20, #0x8
  40c2a8:	cmp	w20, #0xf
  40c2ac:	mov	w20, w8
  40c2b0:	b.gt	40c29c <ferror@plt+0xa6ac>
  40c2b4:	cmp	w8, #0x1
  40c2b8:	b.ge	40c2cc <ferror@plt+0xa6dc>  // b.tcont
  40c2bc:	b	40c2e4 <ferror@plt+0xa6f4>
  40c2c0:	mov	w8, w20
  40c2c4:	cmp	w8, #0x1
  40c2c8:	b.lt	40c2e4 <ferror@plt+0xa6f4>  // b.tstop
  40c2cc:	add	w20, w8, #0x1
  40c2d0:	mov	w0, #0x20                  	// #32
  40c2d4:	bl	411e00 <ferror@plt+0x10210>
  40c2d8:	sub	w20, w20, #0x1
  40c2dc:	cmp	w20, #0x1
  40c2e0:	b.gt	40c2d0 <ferror@plt+0xa6e0>
  40c2e4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c2e8:	add	x0, x0, #0x133
  40c2ec:	mov	x1, x19
  40c2f0:	bl	4123d4 <ferror@plt+0x107e4>
  40c2f4:	adrp	x0, 43e000 <ferror@plt+0x3c410>
  40c2f8:	add	x0, x0, #0x16b
  40c2fc:	bl	411dd4 <ferror@plt+0x101e4>
  40c300:	ldr	w8, [x21, #1300]
  40c304:	cbz	w8, 40c390 <ferror@plt+0xa7a0>
  40c308:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40c30c:	ldrb	w9, [x9, #2440]
  40c310:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40c314:	ldr	w8, [x8, #2628]
  40c318:	adrp	x10, 425000 <ferror@plt+0x23410>
  40c31c:	adrp	x11, 425000 <ferror@plt+0x23410>
  40c320:	ldr	w2, [x22, #568]
  40c324:	cmp	w9, #0x0
  40c328:	adrp	x9, 425000 <ferror@plt+0x23410>
  40c32c:	adrp	x12, 425000 <ferror@plt+0x23410>
  40c330:	add	x10, x10, #0xf6d
  40c334:	add	x11, x11, #0xf9c
  40c338:	add	x9, x9, #0xf19
  40c33c:	add	x12, x12, #0xf48
  40c340:	csel	x9, x12, x9, eq  // eq = none
  40c344:	csel	x10, x11, x10, eq  // eq = none
  40c348:	cmp	w8, #0x0
  40c34c:	adrp	x1, 425000 <ferror@plt+0x23410>
  40c350:	csel	x0, x10, x9, eq  // eq = none
  40c354:	add	x1, x1, #0x14c
  40c358:	bl	41240c <ferror@plt+0x1081c>
  40c35c:	ldr	w8, [x22, #568]
  40c360:	cmp	w8, #0x2
  40c364:	b.lt	40c38c <ferror@plt+0xa79c>  // b.tstop
  40c368:	mov	w19, #0x1                   	// #1
  40c36c:	adrp	x20, 464000 <stdin@@GLIBC_2.17+0x5330>
  40c370:	ldr	x8, [x20, #608]
  40c374:	ldr	w0, [x8, x19, lsl #2]
  40c378:	bl	412138 <ferror@plt+0x10548>
  40c37c:	ldrsw	x8, [x22, #568]
  40c380:	add	x19, x19, #0x1
  40c384:	cmp	x19, x8
  40c388:	b.lt	40c370 <ferror@plt+0xa780>  // b.tstop
  40c38c:	bl	411ccc <ferror@plt+0x100dc>
  40c390:	ldr	w8, [x26, #2752]
  40c394:	cbz	w8, 40c4c0 <ferror@plt+0xa8d0>
  40c398:	adrp	x0, 424000 <ferror@plt+0x22410>
  40c39c:	add	x0, x0, #0x42
  40c3a0:	bl	411dd4 <ferror@plt+0x101e4>
  40c3a4:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  40c3a8:	ldr	w8, [x28, #3032]
  40c3ac:	ldr	w9, [x9, #1324]
  40c3b0:	orr	w8, w9, w8
  40c3b4:	cbnz	w8, 40c3dc <ferror@plt+0xa7ec>
  40c3b8:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c3bc:	add	x0, x0, #0x15c
  40c3c0:	bl	411dd4 <ferror@plt+0x101e4>
  40c3c4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c3c8:	add	x0, x0, #0x193
  40c3cc:	bl	411dd4 <ferror@plt+0x101e4>
  40c3d0:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c3d4:	add	x0, x0, #0x1af
  40c3d8:	bl	411dd4 <ferror@plt+0x101e4>
  40c3dc:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x4330>
  40c3e0:	ldr	w8, [x19, #2372]
  40c3e4:	cbz	w8, 40c440 <ferror@plt+0xa850>
  40c3e8:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  40c3ec:	ldr	w8, [x28, #3032]
  40c3f0:	ldr	w9, [x9, #1324]
  40c3f4:	orr	w8, w9, w8
  40c3f8:	cbnz	w8, 40c420 <ferror@plt+0xa830>
  40c3fc:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c400:	add	x0, x0, #0x1c1
  40c404:	bl	411dd4 <ferror@plt+0x101e4>
  40c408:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c40c:	add	x0, x0, #0x1ec
  40c410:	bl	411dd4 <ferror@plt+0x101e4>
  40c414:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c418:	add	x0, x0, #0x203
  40c41c:	bl	411dd4 <ferror@plt+0x101e4>
  40c420:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c424:	add	x0, x0, #0x21e
  40c428:	mov	w1, #0x2000                	// #8192
  40c42c:	bl	4123bc <ferror@plt+0x107cc>
  40c430:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c434:	add	x0, x0, #0x23d
  40c438:	mov	w1, #0x4000                	// #16384
  40c43c:	bl	4123bc <ferror@plt+0x107cc>
  40c440:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c444:	add	x0, x0, #0x261
  40c448:	bl	411dd4 <ferror@plt+0x101e4>
  40c44c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c450:	add	x0, x0, #0x8d2
  40c454:	bl	411dd4 <ferror@plt+0x101e4>
  40c458:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c45c:	add	x0, x0, #0x272
  40c460:	bl	411dd4 <ferror@plt+0x101e4>
  40c464:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c468:	add	x0, x0, #0x2b9
  40c46c:	bl	411dd4 <ferror@plt+0x101e4>
  40c470:	ldr	w8, [x19, #2372]
  40c474:	cbz	w8, 40c49c <ferror@plt+0xa8ac>
  40c478:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c47c:	add	x0, x0, #0x2fd
  40c480:	bl	411dd4 <ferror@plt+0x101e4>
  40c484:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c488:	add	x0, x0, #0x342
  40c48c:	bl	411dd4 <ferror@plt+0x101e4>
  40c490:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c494:	add	x0, x0, #0x388
  40c498:	bl	411dd4 <ferror@plt+0x101e4>
  40c49c:	adrp	x19, 426000 <ferror@plt+0x24410>
  40c4a0:	adrp	x20, 432000 <ferror@plt+0x30410>
  40c4a4:	adrp	x21, 425000 <ferror@plt+0x23410>
  40c4a8:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c4ac:	add	x19, x19, #0xbb7
  40c4b0:	add	x20, x20, #0xe9e
  40c4b4:	add	x21, x21, #0x3dd
  40c4b8:	add	x0, x0, #0x3cc
  40c4bc:	b	40c4e0 <ferror@plt+0xa8f0>
  40c4c0:	adrp	x19, 425000 <ferror@plt+0x23410>
  40c4c4:	adrp	x20, 432000 <ferror@plt+0x30410>
  40c4c8:	adrp	x21, 425000 <ferror@plt+0x23410>
  40c4cc:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c4d0:	add	x19, x19, #0x451
  40c4d4:	add	x20, x20, #0xe22
  40c4d8:	add	x21, x21, #0x428
  40c4dc:	add	x0, x0, #0x3ef
  40c4e0:	bl	411dd4 <ferror@plt+0x101e4>
  40c4e4:	mov	x0, x21
  40c4e8:	bl	411dd4 <ferror@plt+0x101e4>
  40c4ec:	mov	x0, x20
  40c4f0:	bl	411dd4 <ferror@plt+0x101e4>
  40c4f4:	mov	x0, x19
  40c4f8:	bl	411dd4 <ferror@plt+0x101e4>
  40c4fc:	ldr	w8, [x24, #3924]
  40c500:	cbz	w8, 40c518 <ferror@plt+0xa928>
  40c504:	ldr	w8, [x28, #3032]
  40c508:	cbz	w8, 40c550 <ferror@plt+0xa960>
  40c50c:	ldr	w8, [x23, #2600]
  40c510:	cbnz	w8, 40c834 <ferror@plt+0xac44>
  40c514:	b	40c86c <ferror@plt+0xac7c>
  40c518:	ldr	w8, [x27, #3576]
  40c51c:	cmp	w8, #0x1
  40c520:	lsl	w19, w8, #3
  40c524:	b.lt	40c598 <ferror@plt+0xa9a8>  // b.tstop
  40c528:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x4330>
  40c52c:	mov	w0, #0x9                   	// #9
  40c530:	bl	411e00 <ferror@plt+0x10210>
  40c534:	sub	w8, w19, #0x8
  40c538:	cmp	w19, #0xf
  40c53c:	mov	w19, w8
  40c540:	b.gt	40c52c <ferror@plt+0xa93c>
  40c544:	cmp	w8, #0x1
  40c548:	b.ge	40c5a8 <ferror@plt+0xa9b8>  // b.tcont
  40c54c:	b	40c5c0 <ferror@plt+0xa9d0>
  40c550:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40c554:	ldr	w9, [x23, #2600]
  40c558:	ldr	w8, [x8, #1324]
  40c55c:	cbz	w9, 40c68c <ferror@plt+0xaa9c>
  40c560:	cbnz	w8, 40c834 <ferror@plt+0xac44>
  40c564:	ldr	w8, [x27, #3576]
  40c568:	cmp	w8, #0x1
  40c56c:	lsl	w19, w8, #3
  40c570:	b.lt	40c6f4 <ferror@plt+0xab04>  // b.tstop
  40c574:	mov	w0, #0x9                   	// #9
  40c578:	bl	411e00 <ferror@plt+0x10210>
  40c57c:	sub	w8, w19, #0x8
  40c580:	cmp	w19, #0xf
  40c584:	mov	w19, w8
  40c588:	b.gt	40c574 <ferror@plt+0xa984>
  40c58c:	cmp	w8, #0x1
  40c590:	b.ge	40c700 <ferror@plt+0xab10>  // b.tcont
  40c594:	b	40c718 <ferror@plt+0xab28>
  40c598:	mov	w8, w19
  40c59c:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x4330>
  40c5a0:	cmp	w8, #0x1
  40c5a4:	b.lt	40c5c0 <ferror@plt+0xa9d0>  // b.tstop
  40c5a8:	add	w19, w8, #0x1
  40c5ac:	mov	w0, #0x20                  	// #32
  40c5b0:	bl	411e00 <ferror@plt+0x10210>
  40c5b4:	sub	w19, w19, #0x1
  40c5b8:	cmp	w19, #0x1
  40c5bc:	b.gt	40c5ac <ferror@plt+0xa9bc>
  40c5c0:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c5c4:	add	x0, x0, #0x668
  40c5c8:	bl	411dd4 <ferror@plt+0x101e4>
  40c5cc:	ldr	w8, [x27, #3576]
  40c5d0:	cmp	w8, #0x1
  40c5d4:	lsl	w19, w8, #3
  40c5d8:	b.lt	40c600 <ferror@plt+0xaa10>  // b.tstop
  40c5dc:	mov	w0, #0x9                   	// #9
  40c5e0:	bl	411e00 <ferror@plt+0x10210>
  40c5e4:	sub	w8, w19, #0x8
  40c5e8:	cmp	w19, #0xf
  40c5ec:	mov	w19, w8
  40c5f0:	b.gt	40c5dc <ferror@plt+0xa9ec>
  40c5f4:	cmp	w8, #0x1
  40c5f8:	b.ge	40c60c <ferror@plt+0xaa1c>  // b.tcont
  40c5fc:	b	40c624 <ferror@plt+0xaa34>
  40c600:	mov	w8, w19
  40c604:	cmp	w8, #0x1
  40c608:	b.lt	40c624 <ferror@plt+0xaa34>  // b.tstop
  40c60c:	add	w19, w8, #0x1
  40c610:	mov	w0, #0x20                  	// #32
  40c614:	bl	411e00 <ferror@plt+0x10210>
  40c618:	sub	w19, w19, #0x1
  40c61c:	cmp	w19, #0x1
  40c620:	b.gt	40c610 <ferror@plt+0xaa20>
  40c624:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c628:	add	x0, x0, #0x566
  40c62c:	bl	411dd4 <ferror@plt+0x101e4>
  40c630:	ldr	w8, [x27, #3576]
  40c634:	cmp	w8, #0x1
  40c638:	lsl	w19, w8, #3
  40c63c:	b.lt	40c664 <ferror@plt+0xaa74>  // b.tstop
  40c640:	mov	w0, #0x9                   	// #9
  40c644:	bl	411e00 <ferror@plt+0x10210>
  40c648:	sub	w8, w19, #0x8
  40c64c:	cmp	w19, #0xf
  40c650:	mov	w19, w8
  40c654:	b.gt	40c640 <ferror@plt+0xaa50>
  40c658:	cmp	w8, #0x1
  40c65c:	b.ge	40c670 <ferror@plt+0xaa80>  // b.tcont
  40c660:	b	40cc9c <ferror@plt+0xb0ac>
  40c664:	mov	w8, w19
  40c668:	cmp	w8, #0x1
  40c66c:	b.lt	40cc9c <ferror@plt+0xb0ac>  // b.tstop
  40c670:	add	w19, w8, #0x1
  40c674:	mov	w0, #0x20                  	// #32
  40c678:	bl	411e00 <ferror@plt+0x10210>
  40c67c:	sub	w19, w19, #0x1
  40c680:	cmp	w19, #0x1
  40c684:	b.gt	40c674 <ferror@plt+0xaa84>
  40c688:	b	40cc9c <ferror@plt+0xb0ac>
  40c68c:	cbnz	w8, 40c86c <ferror@plt+0xac7c>
  40c690:	ldr	w8, [x27, #3576]
  40c694:	cmp	w8, #0x1
  40c698:	lsl	w19, w8, #3
  40c69c:	b.lt	40c790 <ferror@plt+0xaba0>  // b.tstop
  40c6a0:	mov	w0, #0x9                   	// #9
  40c6a4:	bl	411e00 <ferror@plt+0x10210>
  40c6a8:	sub	w8, w19, #0x8
  40c6ac:	cmp	w19, #0xf
  40c6b0:	mov	w19, w8
  40c6b4:	b.gt	40c6a0 <ferror@plt+0xaab0>
  40c6b8:	b	40c794 <ferror@plt+0xaba4>
  40c6bc:	and	x11, x9, #0xffffffffffffffe0
  40c6c0:	add	x12, x8, #0x11
  40c6c4:	orr	x10, x11, #0x1
  40c6c8:	add	x13, x0, #0x11
  40c6cc:	mov	x14, x11
  40c6d0:	ldp	q0, q1, [x12, #-16]
  40c6d4:	add	x12, x12, #0x20
  40c6d8:	subs	x14, x14, #0x20
  40c6dc:	stp	q0, q1, [x13, #-16]
  40c6e0:	add	x13, x13, #0x20
  40c6e4:	b.ne	40c6d0 <ferror@plt+0xaae0>  // b.any
  40c6e8:	cmp	x9, x11
  40c6ec:	b.eq	40bef8 <ferror@plt+0xa308>  // b.none
  40c6f0:	b	40bedc <ferror@plt+0xa2ec>
  40c6f4:	mov	w8, w19
  40c6f8:	cmp	w8, #0x1
  40c6fc:	b.lt	40c718 <ferror@plt+0xab28>  // b.tstop
  40c700:	add	w19, w8, #0x1
  40c704:	mov	w0, #0x20                  	// #32
  40c708:	bl	411e00 <ferror@plt+0x10210>
  40c70c:	sub	w19, w19, #0x1
  40c710:	cmp	w19, #0x1
  40c714:	b.gt	40c704 <ferror@plt+0xab14>
  40c718:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c71c:	add	x0, x0, #0x47d
  40c720:	bl	411dd4 <ferror@plt+0x101e4>
  40c724:	ldr	w8, [x27, #3576]
  40c728:	cmp	w8, #0x1
  40c72c:	lsl	w19, w8, #3
  40c730:	b.lt	40c778 <ferror@plt+0xab88>  // b.tstop
  40c734:	mov	w0, #0x9                   	// #9
  40c738:	bl	411e00 <ferror@plt+0x10210>
  40c73c:	sub	w8, w19, #0x8
  40c740:	cmp	w19, #0xf
  40c744:	mov	w19, w8
  40c748:	b.gt	40c734 <ferror@plt+0xab44>
  40c74c:	cmp	w8, #0x1
  40c750:	b.lt	40c784 <ferror@plt+0xab94>  // b.tstop
  40c754:	adrp	x19, 425000 <ferror@plt+0x23410>
  40c758:	add	w20, w8, #0x1
  40c75c:	add	x19, x19, #0x49c
  40c760:	mov	w0, #0x20                  	// #32
  40c764:	bl	411e00 <ferror@plt+0x10210>
  40c768:	sub	w20, w20, #0x1
  40c76c:	cmp	w20, #0x1
  40c770:	b.gt	40c760 <ferror@plt+0xab70>
  40c774:	b	40c824 <ferror@plt+0xac34>
  40c778:	mov	w8, w19
  40c77c:	cmp	w8, #0x1
  40c780:	b.ge	40c754 <ferror@plt+0xab64>  // b.tcont
  40c784:	adrp	x19, 425000 <ferror@plt+0x23410>
  40c788:	add	x19, x19, #0x49c
  40c78c:	b	40c824 <ferror@plt+0xac34>
  40c790:	mov	w8, w19
  40c794:	cmp	w8, #0x1
  40c798:	b.lt	40c7b4 <ferror@plt+0xabc4>  // b.tstop
  40c79c:	add	w19, w8, #0x1
  40c7a0:	mov	w0, #0x20                  	// #32
  40c7a4:	bl	411e00 <ferror@plt+0x10210>
  40c7a8:	sub	w19, w19, #0x1
  40c7ac:	cmp	w19, #0x1
  40c7b0:	b.gt	40c7a0 <ferror@plt+0xabb0>
  40c7b4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c7b8:	add	x0, x0, #0x4c0
  40c7bc:	bl	411dd4 <ferror@plt+0x101e4>
  40c7c0:	ldr	w8, [x27, #3576]
  40c7c4:	cmp	w8, #0x1
  40c7c8:	lsl	w19, w8, #3
  40c7cc:	b.lt	40c7ec <ferror@plt+0xabfc>  // b.tstop
  40c7d0:	mov	w0, #0x9                   	// #9
  40c7d4:	bl	411e00 <ferror@plt+0x10210>
  40c7d8:	sub	w8, w19, #0x8
  40c7dc:	cmp	w19, #0xf
  40c7e0:	mov	w19, w8
  40c7e4:	b.gt	40c7d0 <ferror@plt+0xabe0>
  40c7e8:	b	40c7f0 <ferror@plt+0xac00>
  40c7ec:	mov	w8, w19
  40c7f0:	cmp	w8, #0x1
  40c7f4:	b.lt	40c81c <ferror@plt+0xac2c>  // b.tstop
  40c7f8:	adrp	x19, 425000 <ferror@plt+0x23410>
  40c7fc:	add	w20, w8, #0x1
  40c800:	add	x19, x19, #0x4dd
  40c804:	mov	w0, #0x20                  	// #32
  40c808:	bl	411e00 <ferror@plt+0x10210>
  40c80c:	sub	w20, w20, #0x1
  40c810:	cmp	w20, #0x1
  40c814:	b.gt	40c804 <ferror@plt+0xac14>
  40c818:	b	40c824 <ferror@plt+0xac34>
  40c81c:	adrp	x19, 425000 <ferror@plt+0x23410>
  40c820:	add	x19, x19, #0x4dd
  40c824:	mov	x0, x19
  40c828:	bl	411dd4 <ferror@plt+0x101e4>
  40c82c:	ldr	w8, [x23, #2600]
  40c830:	cbz	w8, 40c86c <ferror@plt+0xac7c>
  40c834:	ldr	w8, [x27, #3576]
  40c838:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x4330>
  40c83c:	cmp	w8, #0x1
  40c840:	lsl	w19, w8, #3
  40c844:	b.lt	40c8a4 <ferror@plt+0xacb4>  // b.tstop
  40c848:	mov	w0, #0x9                   	// #9
  40c84c:	bl	411e00 <ferror@plt+0x10210>
  40c850:	sub	w8, w19, #0x8
  40c854:	cmp	w19, #0xf
  40c858:	mov	w19, w8
  40c85c:	b.gt	40c848 <ferror@plt+0xac58>
  40c860:	cmp	w8, #0x1
  40c864:	b.ge	40c8b0 <ferror@plt+0xacc0>  // b.tcont
  40c868:	b	40c8c8 <ferror@plt+0xacd8>
  40c86c:	ldr	w8, [x27, #3576]
  40c870:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x4330>
  40c874:	cmp	w8, #0x1
  40c878:	lsl	w19, w8, #3
  40c87c:	b.lt	40cbb0 <ferror@plt+0xafc0>  // b.tstop
  40c880:	mov	w0, #0x9                   	// #9
  40c884:	bl	411e00 <ferror@plt+0x10210>
  40c888:	sub	w8, w19, #0x8
  40c88c:	cmp	w19, #0xf
  40c890:	mov	w19, w8
  40c894:	b.gt	40c880 <ferror@plt+0xac90>
  40c898:	cmp	w8, #0x1
  40c89c:	b.ge	40cbbc <ferror@plt+0xafcc>  // b.tcont
  40c8a0:	b	40cbd4 <ferror@plt+0xafe4>
  40c8a4:	mov	w8, w19
  40c8a8:	cmp	w8, #0x1
  40c8ac:	b.lt	40c8c8 <ferror@plt+0xacd8>  // b.tstop
  40c8b0:	add	w19, w8, #0x1
  40c8b4:	mov	w0, #0x20                  	// #32
  40c8b8:	bl	411e00 <ferror@plt+0x10210>
  40c8bc:	sub	w19, w19, #0x1
  40c8c0:	cmp	w19, #0x1
  40c8c4:	b.gt	40c8b4 <ferror@plt+0xacc4>
  40c8c8:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c8cc:	add	x0, x0, #0x4f9
  40c8d0:	bl	411dd4 <ferror@plt+0x101e4>
  40c8d4:	ldr	w8, [x27, #3576]
  40c8d8:	cmp	w8, #0x1
  40c8dc:	lsl	w19, w8, #3
  40c8e0:	b.lt	40c908 <ferror@plt+0xad18>  // b.tstop
  40c8e4:	mov	w0, #0x9                   	// #9
  40c8e8:	bl	411e00 <ferror@plt+0x10210>
  40c8ec:	sub	w8, w19, #0x8
  40c8f0:	cmp	w19, #0xf
  40c8f4:	mov	w19, w8
  40c8f8:	b.gt	40c8e4 <ferror@plt+0xacf4>
  40c8fc:	cmp	w8, #0x1
  40c900:	b.ge	40c914 <ferror@plt+0xad24>  // b.tcont
  40c904:	b	40c92c <ferror@plt+0xad3c>
  40c908:	mov	w8, w19
  40c90c:	cmp	w8, #0x1
  40c910:	b.lt	40c92c <ferror@plt+0xad3c>  // b.tstop
  40c914:	add	w19, w8, #0x1
  40c918:	mov	w0, #0x20                  	// #32
  40c91c:	bl	411e00 <ferror@plt+0x10210>
  40c920:	sub	w19, w19, #0x1
  40c924:	cmp	w19, #0x1
  40c928:	b.gt	40c918 <ferror@plt+0xad28>
  40c92c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c930:	add	x0, x0, #0x54f
  40c934:	bl	411dd4 <ferror@plt+0x101e4>
  40c938:	ldr	w8, [x27, #3576]
  40c93c:	cmp	w8, #0x1
  40c940:	lsl	w19, w8, #3
  40c944:	b.lt	40c96c <ferror@plt+0xad7c>  // b.tstop
  40c948:	mov	w0, #0x9                   	// #9
  40c94c:	bl	411e00 <ferror@plt+0x10210>
  40c950:	sub	w8, w19, #0x8
  40c954:	cmp	w19, #0xf
  40c958:	mov	w19, w8
  40c95c:	b.gt	40c948 <ferror@plt+0xad58>
  40c960:	cmp	w8, #0x1
  40c964:	b.ge	40c978 <ferror@plt+0xad88>  // b.tcont
  40c968:	b	40c990 <ferror@plt+0xada0>
  40c96c:	mov	w8, w19
  40c970:	cmp	w8, #0x1
  40c974:	b.lt	40c990 <ferror@plt+0xada0>  // b.tstop
  40c978:	add	w19, w8, #0x1
  40c97c:	mov	w0, #0x20                  	// #32
  40c980:	bl	411e00 <ferror@plt+0x10210>
  40c984:	sub	w19, w19, #0x1
  40c988:	cmp	w19, #0x1
  40c98c:	b.gt	40c97c <ferror@plt+0xad8c>
  40c990:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c994:	add	x0, x0, #0x566
  40c998:	bl	411dd4 <ferror@plt+0x101e4>
  40c99c:	ldr	w8, [x27, #3576]
  40c9a0:	cmp	w8, #0x1
  40c9a4:	lsl	w19, w8, #3
  40c9a8:	b.lt	40c9d0 <ferror@plt+0xade0>  // b.tstop
  40c9ac:	mov	w0, #0x9                   	// #9
  40c9b0:	bl	411e00 <ferror@plt+0x10210>
  40c9b4:	sub	w8, w19, #0x8
  40c9b8:	cmp	w19, #0xf
  40c9bc:	mov	w19, w8
  40c9c0:	b.gt	40c9ac <ferror@plt+0xadbc>
  40c9c4:	cmp	w8, #0x1
  40c9c8:	b.ge	40c9dc <ferror@plt+0xadec>  // b.tcont
  40c9cc:	b	40c9f4 <ferror@plt+0xae04>
  40c9d0:	mov	w8, w19
  40c9d4:	cmp	w8, #0x1
  40c9d8:	b.lt	40c9f4 <ferror@plt+0xae04>  // b.tstop
  40c9dc:	add	w19, w8, #0x1
  40c9e0:	mov	w0, #0x20                  	// #32
  40c9e4:	bl	411e00 <ferror@plt+0x10210>
  40c9e8:	sub	w19, w19, #0x1
  40c9ec:	cmp	w19, #0x1
  40c9f0:	b.gt	40c9e0 <ferror@plt+0xadf0>
  40c9f4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40c9f8:	add	x0, x0, #0x57c
  40c9fc:	bl	411dd4 <ferror@plt+0x101e4>
  40ca00:	ldr	w8, [x27, #3576]
  40ca04:	add	w9, w8, #0x1
  40ca08:	str	w9, [x27, #3576]
  40ca0c:	tbnz	w8, #31, 40ca3c <ferror@plt+0xae4c>
  40ca10:	lsl	w8, w8, #3
  40ca14:	add	w19, w8, #0x10
  40ca18:	mov	w0, #0x9                   	// #9
  40ca1c:	bl	411e00 <ferror@plt+0x10210>
  40ca20:	sub	w19, w19, #0x8
  40ca24:	cmp	w19, #0xf
  40ca28:	b.gt	40ca18 <ferror@plt+0xae28>
  40ca2c:	sub	w8, w19, #0x8
  40ca30:	cmp	w8, #0x1
  40ca34:	b.ge	40ca48 <ferror@plt+0xae58>  // b.tcont
  40ca38:	b	40ca60 <ferror@plt+0xae70>
  40ca3c:	lsl	w8, w9, #3
  40ca40:	cmp	w8, #0x1
  40ca44:	b.lt	40ca60 <ferror@plt+0xae70>  // b.tstop
  40ca48:	add	w19, w8, #0x1
  40ca4c:	mov	w0, #0x20                  	// #32
  40ca50:	bl	411e00 <ferror@plt+0x10210>
  40ca54:	sub	w19, w19, #0x1
  40ca58:	cmp	w19, #0x1
  40ca5c:	b.gt	40ca4c <ferror@plt+0xae5c>
  40ca60:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ca64:	add	x0, x0, #0x8d2
  40ca68:	bl	411dd4 <ferror@plt+0x101e4>
  40ca6c:	ldr	w8, [x27, #3576]
  40ca70:	cmp	w8, #0x1
  40ca74:	lsl	w19, w8, #3
  40ca78:	b.lt	40caa0 <ferror@plt+0xaeb0>  // b.tstop
  40ca7c:	mov	w0, #0x9                   	// #9
  40ca80:	bl	411e00 <ferror@plt+0x10210>
  40ca84:	sub	w8, w19, #0x8
  40ca88:	cmp	w19, #0xf
  40ca8c:	mov	w19, w8
  40ca90:	b.gt	40ca7c <ferror@plt+0xae8c>
  40ca94:	cmp	w8, #0x1
  40ca98:	b.ge	40caac <ferror@plt+0xaebc>  // b.tcont
  40ca9c:	b	40cac4 <ferror@plt+0xaed4>
  40caa0:	mov	w8, w19
  40caa4:	cmp	w8, #0x1
  40caa8:	b.lt	40cac4 <ferror@plt+0xaed4>  // b.tstop
  40caac:	add	w19, w8, #0x1
  40cab0:	mov	w0, #0x20                  	// #32
  40cab4:	bl	411e00 <ferror@plt+0x10210>
  40cab8:	sub	w19, w19, #0x1
  40cabc:	cmp	w19, #0x1
  40cac0:	b.gt	40cab0 <ferror@plt+0xaec0>
  40cac4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40cac8:	add	x0, x0, #0x5a0
  40cacc:	bl	411dd4 <ferror@plt+0x101e4>
  40cad0:	ldr	w8, [x27, #3576]
  40cad4:	cmp	w8, #0x1
  40cad8:	lsl	w19, w8, #3
  40cadc:	b.lt	40cb04 <ferror@plt+0xaf14>  // b.tstop
  40cae0:	mov	w0, #0x9                   	// #9
  40cae4:	bl	411e00 <ferror@plt+0x10210>
  40cae8:	sub	w8, w19, #0x8
  40caec:	cmp	w19, #0xf
  40caf0:	mov	w19, w8
  40caf4:	b.gt	40cae0 <ferror@plt+0xaef0>
  40caf8:	cmp	w8, #0x1
  40cafc:	b.ge	40cb10 <ferror@plt+0xaf20>  // b.tcont
  40cb00:	b	40cb28 <ferror@plt+0xaf38>
  40cb04:	mov	w8, w19
  40cb08:	cmp	w8, #0x1
  40cb0c:	b.lt	40cb28 <ferror@plt+0xaf38>  // b.tstop
  40cb10:	add	w19, w8, #0x1
  40cb14:	mov	w0, #0x20                  	// #32
  40cb18:	bl	411e00 <ferror@plt+0x10210>
  40cb1c:	sub	w19, w19, #0x1
  40cb20:	cmp	w19, #0x1
  40cb24:	b.gt	40cb14 <ferror@plt+0xaf24>
  40cb28:	adrp	x0, 425000 <ferror@plt+0x23410>
  40cb2c:	add	x0, x0, #0x5d4
  40cb30:	bl	411dd4 <ferror@plt+0x101e4>
  40cb34:	ldr	w8, [x27, #3576]
  40cb38:	cmp	w8, #0x1
  40cb3c:	lsl	w19, w8, #3
  40cb40:	b.lt	40cb68 <ferror@plt+0xaf78>  // b.tstop
  40cb44:	mov	w0, #0x9                   	// #9
  40cb48:	bl	411e00 <ferror@plt+0x10210>
  40cb4c:	sub	w8, w19, #0x8
  40cb50:	cmp	w19, #0xf
  40cb54:	mov	w19, w8
  40cb58:	b.gt	40cb44 <ferror@plt+0xaf54>
  40cb5c:	cmp	w8, #0x1
  40cb60:	b.ge	40cb74 <ferror@plt+0xaf84>  // b.tcont
  40cb64:	b	40cb8c <ferror@plt+0xaf9c>
  40cb68:	mov	w8, w19
  40cb6c:	cmp	w8, #0x1
  40cb70:	b.lt	40cb8c <ferror@plt+0xaf9c>  // b.tstop
  40cb74:	add	w19, w8, #0x1
  40cb78:	mov	w0, #0x20                  	// #32
  40cb7c:	bl	411e00 <ferror@plt+0x10210>
  40cb80:	sub	w19, w19, #0x1
  40cb84:	cmp	w19, #0x1
  40cb88:	b.gt	40cb78 <ferror@plt+0xaf88>
  40cb8c:	adrp	x0, 432000 <ferror@plt+0x30410>
  40cb90:	add	x0, x0, #0xe9e
  40cb94:	bl	411dd4 <ferror@plt+0x101e4>
  40cb98:	ldr	w8, [x27, #3576]
  40cb9c:	sub	w8, w8, #0x1
  40cba0:	str	w8, [x27, #3576]
  40cba4:	ldr	w8, [x28, #3032]
  40cba8:	cbnz	w8, 40cd18 <ferror@plt+0xb128>
  40cbac:	b	40ccb0 <ferror@plt+0xb0c0>
  40cbb0:	mov	w8, w19
  40cbb4:	cmp	w8, #0x1
  40cbb8:	b.lt	40cbd4 <ferror@plt+0xafe4>  // b.tstop
  40cbbc:	add	w19, w8, #0x1
  40cbc0:	mov	w0, #0x20                  	// #32
  40cbc4:	bl	411e00 <ferror@plt+0x10210>
  40cbc8:	sub	w19, w19, #0x1
  40cbcc:	cmp	w19, #0x1
  40cbd0:	b.gt	40cbc0 <ferror@plt+0xafd0>
  40cbd4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40cbd8:	add	x0, x0, #0x5f6
  40cbdc:	bl	411dd4 <ferror@plt+0x101e4>
  40cbe0:	ldr	w8, [x27, #3576]
  40cbe4:	cmp	w8, #0x1
  40cbe8:	lsl	w19, w8, #3
  40cbec:	b.lt	40cc14 <ferror@plt+0xb024>  // b.tstop
  40cbf0:	mov	w0, #0x9                   	// #9
  40cbf4:	bl	411e00 <ferror@plt+0x10210>
  40cbf8:	sub	w8, w19, #0x8
  40cbfc:	cmp	w19, #0xf
  40cc00:	mov	w19, w8
  40cc04:	b.gt	40cbf0 <ferror@plt+0xb000>
  40cc08:	cmp	w8, #0x1
  40cc0c:	b.ge	40cc20 <ferror@plt+0xb030>  // b.tcont
  40cc10:	b	40cc38 <ferror@plt+0xb048>
  40cc14:	mov	w8, w19
  40cc18:	cmp	w8, #0x1
  40cc1c:	b.lt	40cc38 <ferror@plt+0xb048>  // b.tstop
  40cc20:	add	w19, w8, #0x1
  40cc24:	mov	w0, #0x20                  	// #32
  40cc28:	bl	411e00 <ferror@plt+0x10210>
  40cc2c:	sub	w19, w19, #0x1
  40cc30:	cmp	w19, #0x1
  40cc34:	b.gt	40cc24 <ferror@plt+0xb034>
  40cc38:	adrp	x0, 425000 <ferror@plt+0x23410>
  40cc3c:	add	x0, x0, #0x620
  40cc40:	bl	411dd4 <ferror@plt+0x101e4>
  40cc44:	ldr	w8, [x27, #3576]
  40cc48:	cmp	w8, #0x1
  40cc4c:	lsl	w19, w8, #3
  40cc50:	b.lt	40cc78 <ferror@plt+0xb088>  // b.tstop
  40cc54:	mov	w0, #0x9                   	// #9
  40cc58:	bl	411e00 <ferror@plt+0x10210>
  40cc5c:	sub	w8, w19, #0x8
  40cc60:	cmp	w19, #0xf
  40cc64:	mov	w19, w8
  40cc68:	b.gt	40cc54 <ferror@plt+0xb064>
  40cc6c:	cmp	w8, #0x1
  40cc70:	b.ge	40cc84 <ferror@plt+0xb094>  // b.tcont
  40cc74:	b	40cc9c <ferror@plt+0xb0ac>
  40cc78:	mov	w8, w19
  40cc7c:	cmp	w8, #0x1
  40cc80:	b.lt	40cc9c <ferror@plt+0xb0ac>  // b.tstop
  40cc84:	add	w19, w8, #0x1
  40cc88:	mov	w0, #0x20                  	// #32
  40cc8c:	bl	411e00 <ferror@plt+0x10210>
  40cc90:	sub	w19, w19, #0x1
  40cc94:	cmp	w19, #0x1
  40cc98:	b.gt	40cc88 <ferror@plt+0xb098>
  40cc9c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40cca0:	add	x0, x0, #0x646
  40cca4:	bl	411dd4 <ferror@plt+0x101e4>
  40cca8:	ldr	w8, [x28, #3032]
  40ccac:	cbnz	w8, 40cd18 <ferror@plt+0xb128>
  40ccb0:	ldr	w8, [x23, #2600]
  40ccb4:	cbz	w8, 40cd00 <ferror@plt+0xb110>
  40ccb8:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ccbc:	add	x0, x0, #0x696
  40ccc0:	bl	411dd4 <ferror@plt+0x101e4>
  40ccc4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ccc8:	add	x0, x0, #0x6a5
  40cccc:	bl	411dd4 <ferror@plt+0x101e4>
  40ccd0:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ccd4:	add	x0, x0, #0x6b9
  40ccd8:	bl	411dd4 <ferror@plt+0x101e4>
  40ccdc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40cce0:	ldr	w8, [x8, #1324]
  40cce4:	cbnz	w8, 40cd18 <ferror@plt+0xb128>
  40cce8:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ccec:	add	x0, x0, #0x6c1
  40ccf0:	bl	411dd4 <ferror@plt+0x101e4>
  40ccf4:	adrp	x0, 42e000 <ferror@plt+0x2c410>
  40ccf8:	add	x0, x0, #0xd69
  40ccfc:	b	40cd14 <ferror@plt+0xb124>
  40cd00:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40cd04:	ldr	w8, [x8, #1324]
  40cd08:	cbnz	w8, 40cd18 <ferror@plt+0xb128>
  40cd0c:	adrp	x0, 427000 <ferror@plt+0x25410>
  40cd10:	add	x0, x0, #0x33d
  40cd14:	bl	411dd4 <ferror@plt+0x101e4>
  40cd18:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  40cd1c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40cd20:	ldr	x9, [x9, #560]
  40cd24:	ldrsw	x8, [x8, #3088]
  40cd28:	add	x0, x9, x8
  40cd2c:	bl	412114 <ferror@plt+0x10524>
  40cd30:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40cd34:	ldr	x0, [x8, #3272]
  40cd38:	mov	w1, wzr
  40cd3c:	bl	411ec0 <ferror@plt+0x102d0>
  40cd40:	bl	412454 <ferror@plt+0x10864>
  40cd44:	ldr	w8, [x28, #3032]
  40cd48:	cbnz	w8, 40cf40 <ferror@plt+0xb350>
  40cd4c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40cd50:	ldr	w8, [x8, #3044]
  40cd54:	cbz	w8, 40cdb4 <ferror@plt+0xb1c4>
  40cd58:	adrp	x19, 425000 <ferror@plt+0x23410>
  40cd5c:	adrp	x20, 425000 <ferror@plt+0x23410>
  40cd60:	adrp	x21, 425000 <ferror@plt+0x23410>
  40cd64:	adrp	x22, 425000 <ferror@plt+0x23410>
  40cd68:	adrp	x23, 425000 <ferror@plt+0x23410>
  40cd6c:	adrp	x24, 425000 <ferror@plt+0x23410>
  40cd70:	adrp	x25, 425000 <ferror@plt+0x23410>
  40cd74:	adrp	x26, 425000 <ferror@plt+0x23410>
  40cd78:	adrp	x27, 425000 <ferror@plt+0x23410>
  40cd7c:	adrp	x28, 425000 <ferror@plt+0x23410>
  40cd80:	adrp	x0, 425000 <ferror@plt+0x23410>
  40cd84:	add	x19, x19, #0x947
  40cd88:	add	x20, x20, #0x932
  40cd8c:	add	x21, x21, #0x924
  40cd90:	add	x22, x22, #0x91d
  40cd94:	add	x23, x23, #0x90f
  40cd98:	add	x24, x24, #0x8d7
  40cd9c:	add	x25, x25, #0x8d0
  40cda0:	add	x26, x26, #0x8b6
  40cda4:	add	x27, x27, #0x8d1
  40cda8:	add	x28, x28, #0x6d6
  40cdac:	add	x0, x0, #0x925
  40cdb0:	b	40cecc <ferror@plt+0xb2dc>
  40cdb4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40cdb8:	add	x0, x0, #0x728
  40cdbc:	bl	411dd4 <ferror@plt+0x101e4>
  40cdc0:	adrp	x19, 425000 <ferror@plt+0x23410>
  40cdc4:	add	x19, x19, #0x8d0
  40cdc8:	mov	x0, x19
  40cdcc:	bl	411dd4 <ferror@plt+0x101e4>
  40cdd0:	adrp	x0, 425000 <ferror@plt+0x23410>
  40cdd4:	add	x0, x0, #0x75e
  40cdd8:	bl	411dd4 <ferror@plt+0x101e4>
  40cddc:	adrp	x0, 425000 <ferror@plt+0x23410>
  40cde0:	add	x0, x0, #0x76f
  40cde4:	bl	411dd4 <ferror@plt+0x101e4>
  40cde8:	adrp	x0, 425000 <ferror@plt+0x23410>
  40cdec:	add	x0, x0, #0x77a
  40cdf0:	bl	411dd4 <ferror@plt+0x101e4>
  40cdf4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40cdf8:	add	x0, x0, #0x79b
  40cdfc:	bl	411dd4 <ferror@plt+0x101e4>
  40ce00:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ce04:	add	x0, x0, #0x7d3
  40ce08:	bl	411dd4 <ferror@plt+0x101e4>
  40ce0c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ce10:	add	x0, x0, #0x7eb
  40ce14:	bl	411dd4 <ferror@plt+0x101e4>
  40ce18:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ce1c:	add	x0, x0, #0x800
  40ce20:	bl	411dd4 <ferror@plt+0x101e4>
  40ce24:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ce28:	add	x0, x0, #0x81a
  40ce2c:	bl	411dd4 <ferror@plt+0x101e4>
  40ce30:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ce34:	add	x0, x0, #0x8d7
  40ce38:	bl	411dd4 <ferror@plt+0x101e4>
  40ce3c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ce40:	add	x0, x0, #0x840
  40ce44:	bl	411dd4 <ferror@plt+0x101e4>
  40ce48:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ce4c:	add	x0, x0, #0x91d
  40ce50:	bl	411dd4 <ferror@plt+0x101e4>
  40ce54:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ce58:	add	x0, x0, #0x850
  40ce5c:	bl	411dd4 <ferror@plt+0x101e4>
  40ce60:	mov	x0, x19
  40ce64:	bl	411dd4 <ferror@plt+0x101e4>
  40ce68:	adrp	x0, 425000 <ferror@plt+0x23410>
  40ce6c:	add	x0, x0, #0x924
  40ce70:	bl	411dd4 <ferror@plt+0x101e4>
  40ce74:	adrp	x19, 425000 <ferror@plt+0x23410>
  40ce78:	adrp	x20, 425000 <ferror@plt+0x23410>
  40ce7c:	adrp	x21, 425000 <ferror@plt+0x23410>
  40ce80:	adrp	x22, 425000 <ferror@plt+0x23410>
  40ce84:	adrp	x23, 425000 <ferror@plt+0x23410>
  40ce88:	adrp	x24, 425000 <ferror@plt+0x23410>
  40ce8c:	adrp	x25, 425000 <ferror@plt+0x23410>
  40ce90:	adrp	x26, 425000 <ferror@plt+0x23410>
  40ce94:	adrp	x27, 425000 <ferror@plt+0x23410>
  40ce98:	adrp	x28, 425000 <ferror@plt+0x23410>
  40ce9c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40cea0:	add	x19, x19, #0x946
  40cea4:	add	x20, x20, #0x91c
  40cea8:	add	x21, x21, #0x931
  40ceac:	add	x22, x22, #0x923
  40ceb0:	add	x23, x23, #0x91b
  40ceb4:	add	x24, x24, #0x90e
  40ceb8:	add	x25, x25, #0x8d6
  40cebc:	add	x26, x26, #0x8ce
  40cec0:	add	x27, x27, #0x8b5
  40cec4:	add	x28, x28, #0x8cf
  40cec8:	add	x0, x0, #0x858
  40cecc:	bl	411dd4 <ferror@plt+0x101e4>
  40ced0:	mov	x0, x28
  40ced4:	bl	411dd4 <ferror@plt+0x101e4>
  40ced8:	mov	x0, x27
  40cedc:	bl	411dd4 <ferror@plt+0x101e4>
  40cee0:	mov	x0, x26
  40cee4:	bl	411dd4 <ferror@plt+0x101e4>
  40cee8:	mov	x0, x25
  40ceec:	bl	411dd4 <ferror@plt+0x101e4>
  40cef0:	mov	x0, x24
  40cef4:	bl	411dd4 <ferror@plt+0x101e4>
  40cef8:	mov	x0, x23
  40cefc:	bl	411dd4 <ferror@plt+0x101e4>
  40cf00:	mov	x0, x22
  40cf04:	bl	411dd4 <ferror@plt+0x101e4>
  40cf08:	mov	x0, x21
  40cf0c:	bl	411dd4 <ferror@plt+0x101e4>
  40cf10:	mov	x0, x20
  40cf14:	bl	411dd4 <ferror@plt+0x101e4>
  40cf18:	mov	x0, x19
  40cf1c:	bl	411dd4 <ferror@plt+0x101e4>
  40cf20:	adrp	x27, 45e000 <ferror@plt+0x5c410>
  40cf24:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  40cf28:	adrp	x25, 463000 <stdin@@GLIBC_2.17+0x4330>
  40cf2c:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  40cf30:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  40cf34:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x1330>
  40cf38:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x3330>
  40cf3c:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x4330>
  40cf40:	bl	412454 <ferror@plt+0x10864>
  40cf44:	ldr	w8, [x27, #3576]
  40cf48:	cmp	w8, #0x1
  40cf4c:	lsl	w19, w8, #3
  40cf50:	b.lt	40cf78 <ferror@plt+0xb388>  // b.tstop
  40cf54:	mov	w0, #0x9                   	// #9
  40cf58:	bl	411e00 <ferror@plt+0x10210>
  40cf5c:	sub	w8, w19, #0x8
  40cf60:	cmp	w19, #0xf
  40cf64:	mov	w19, w8
  40cf68:	b.gt	40cf54 <ferror@plt+0xb364>
  40cf6c:	cmp	w8, #0x1
  40cf70:	b.ge	40cf84 <ferror@plt+0xb394>  // b.tcont
  40cf74:	b	40cf9c <ferror@plt+0xb3ac>
  40cf78:	mov	w8, w19
  40cf7c:	cmp	w8, #0x1
  40cf80:	b.lt	40cf9c <ferror@plt+0xb3ac>  // b.tstop
  40cf84:	add	w19, w8, #0x1
  40cf88:	mov	w0, #0x20                  	// #32
  40cf8c:	bl	411e00 <ferror@plt+0x10210>
  40cf90:	sub	w19, w19, #0x1
  40cf94:	cmp	w19, #0x1
  40cf98:	b.gt	40cf88 <ferror@plt+0xb398>
  40cf9c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40cfa0:	add	x0, x0, #0x94b
  40cfa4:	bl	411dd4 <ferror@plt+0x101e4>
  40cfa8:	ldr	w9, [x27, #3576]
  40cfac:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x3330>
  40cfb0:	ldr	w10, [x20, #3048]
  40cfb4:	add	w8, w9, #0x1
  40cfb8:	str	w8, [x27, #3576]
  40cfbc:	cbz	w10, 40d0fc <ferror@plt+0xb50c>
  40cfc0:	tbnz	w9, #31, 40cff0 <ferror@plt+0xb400>
  40cfc4:	lsl	w8, w9, #3
  40cfc8:	add	w19, w8, #0x10
  40cfcc:	mov	w0, #0x9                   	// #9
  40cfd0:	bl	411e00 <ferror@plt+0x10210>
  40cfd4:	sub	w19, w19, #0x8
  40cfd8:	cmp	w19, #0xf
  40cfdc:	b.gt	40cfcc <ferror@plt+0xb3dc>
  40cfe0:	sub	w8, w19, #0x8
  40cfe4:	cmp	w8, #0x1
  40cfe8:	b.ge	40cffc <ferror@plt+0xb40c>  // b.tcont
  40cfec:	b	40d014 <ferror@plt+0xb424>
  40cff0:	lsl	w8, w8, #3
  40cff4:	cmp	w8, #0x1
  40cff8:	b.lt	40d014 <ferror@plt+0xb424>  // b.tstop
  40cffc:	add	w19, w8, #0x1
  40d000:	mov	w0, #0x20                  	// #32
  40d004:	bl	411e00 <ferror@plt+0x10210>
  40d008:	sub	w19, w19, #0x1
  40d00c:	cmp	w19, #0x1
  40d010:	b.gt	40d000 <ferror@plt+0xb410>
  40d014:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d018:	add	x0, x0, #0x963
  40d01c:	bl	411dd4 <ferror@plt+0x101e4>
  40d020:	ldr	w8, [x27, #3576]
  40d024:	add	w9, w8, #0x1
  40d028:	str	w9, [x27, #3576]
  40d02c:	tbnz	w8, #31, 40d05c <ferror@plt+0xb46c>
  40d030:	lsl	w8, w8, #3
  40d034:	add	w19, w8, #0x10
  40d038:	mov	w0, #0x9                   	// #9
  40d03c:	bl	411e00 <ferror@plt+0x10210>
  40d040:	sub	w19, w19, #0x8
  40d044:	cmp	w19, #0xf
  40d048:	b.gt	40d038 <ferror@plt+0xb448>
  40d04c:	sub	w8, w19, #0x8
  40d050:	cmp	w8, #0x1
  40d054:	b.ge	40d068 <ferror@plt+0xb478>  // b.tcont
  40d058:	b	40d080 <ferror@plt+0xb490>
  40d05c:	lsl	w8, w9, #3
  40d060:	cmp	w8, #0x1
  40d064:	b.lt	40d080 <ferror@plt+0xb490>  // b.tstop
  40d068:	add	w19, w8, #0x1
  40d06c:	mov	w0, #0x20                  	// #32
  40d070:	bl	411e00 <ferror@plt+0x10210>
  40d074:	sub	w19, w19, #0x1
  40d078:	cmp	w19, #0x1
  40d07c:	b.gt	40d06c <ferror@plt+0xb47c>
  40d080:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d084:	add	x0, x0, #0x977
  40d088:	bl	411dd4 <ferror@plt+0x101e4>
  40d08c:	ldr	w8, [x27, #3576]
  40d090:	cmp	w8, #0x1
  40d094:	lsl	w19, w8, #3
  40d098:	b.lt	40d0c0 <ferror@plt+0xb4d0>  // b.tstop
  40d09c:	mov	w0, #0x9                   	// #9
  40d0a0:	bl	411e00 <ferror@plt+0x10210>
  40d0a4:	sub	w8, w19, #0x8
  40d0a8:	cmp	w19, #0xf
  40d0ac:	mov	w19, w8
  40d0b0:	b.gt	40d09c <ferror@plt+0xb4ac>
  40d0b4:	cmp	w8, #0x1
  40d0b8:	b.ge	40d0cc <ferror@plt+0xb4dc>  // b.tcont
  40d0bc:	b	40d0e4 <ferror@plt+0xb4f4>
  40d0c0:	mov	w8, w19
  40d0c4:	cmp	w8, #0x1
  40d0c8:	b.lt	40d0e4 <ferror@plt+0xb4f4>  // b.tstop
  40d0cc:	add	w19, w8, #0x1
  40d0d0:	mov	w0, #0x20                  	// #32
  40d0d4:	bl	411e00 <ferror@plt+0x10210>
  40d0d8:	sub	w19, w19, #0x1
  40d0dc:	cmp	w19, #0x1
  40d0e0:	b.gt	40d0d0 <ferror@plt+0xb4e0>
  40d0e4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d0e8:	add	x0, x0, #0x99f
  40d0ec:	bl	411dd4 <ferror@plt+0x101e4>
  40d0f0:	ldr	w8, [x27, #3576]
  40d0f4:	sub	w8, w8, #0x1
  40d0f8:	str	w8, [x27, #3576]
  40d0fc:	cmp	w8, #0x1
  40d100:	lsl	w19, w8, #3
  40d104:	b.lt	40d12c <ferror@plt+0xb53c>  // b.tstop
  40d108:	mov	w0, #0x9                   	// #9
  40d10c:	bl	411e00 <ferror@plt+0x10210>
  40d110:	sub	w8, w19, #0x8
  40d114:	cmp	w19, #0xf
  40d118:	mov	w19, w8
  40d11c:	b.gt	40d108 <ferror@plt+0xb518>
  40d120:	cmp	w8, #0x1
  40d124:	b.ge	40d138 <ferror@plt+0xb548>  // b.tcont
  40d128:	b	40d150 <ferror@plt+0xb560>
  40d12c:	mov	w8, w19
  40d130:	cmp	w8, #0x1
  40d134:	b.lt	40d150 <ferror@plt+0xb560>  // b.tstop
  40d138:	add	w19, w8, #0x1
  40d13c:	mov	w0, #0x20                  	// #32
  40d140:	bl	411e00 <ferror@plt+0x10210>
  40d144:	sub	w19, w19, #0x1
  40d148:	cmp	w19, #0x1
  40d14c:	b.gt	40d13c <ferror@plt+0xb54c>
  40d150:	adrp	x0, 431000 <ferror@plt+0x2f410>
  40d154:	add	x0, x0, #0xcb9
  40d158:	bl	411dd4 <ferror@plt+0x101e4>
  40d15c:	ldr	w8, [x27, #3576]
  40d160:	sub	w8, w8, #0x1
  40d164:	str	w8, [x27, #3576]
  40d168:	bl	412454 <ferror@plt+0x10864>
  40d16c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40d170:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40d174:	ldr	x8, [x8, #560]
  40d178:	ldrsw	x9, [x9, #2740]
  40d17c:	add	x0, x8, x9
  40d180:	bl	412114 <ferror@plt+0x10524>
  40d184:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40d188:	ldr	x0, [x8, #3272]
  40d18c:	mov	w1, wzr
  40d190:	bl	411ec0 <ferror@plt+0x102d0>
  40d194:	bl	412454 <ferror@plt+0x10864>
  40d198:	ldr	w8, [x24, #3924]
  40d19c:	mov	w19, #0x2                   	// #2
  40d1a0:	str	w19, [x27, #3576]
  40d1a4:	cbz	w8, 40d3d8 <ferror@plt+0xb7e8>
  40d1a8:	ldr	w8, [x23, #2600]
  40d1ac:	cbnz	w8, 40d3d8 <ferror@plt+0xb7e8>
  40d1b0:	mov	w0, #0x9                   	// #9
  40d1b4:	bl	411e00 <ferror@plt+0x10210>
  40d1b8:	mov	w0, #0x9                   	// #9
  40d1bc:	bl	411e00 <ferror@plt+0x10210>
  40d1c0:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d1c4:	add	x0, x0, #0x9c1
  40d1c8:	bl	411dd4 <ferror@plt+0x101e4>
  40d1cc:	ldr	w8, [x27, #3576]
  40d1d0:	cmp	w8, #0x1
  40d1d4:	lsl	w21, w8, #3
  40d1d8:	b.lt	40d200 <ferror@plt+0xb610>  // b.tstop
  40d1dc:	mov	w0, #0x9                   	// #9
  40d1e0:	bl	411e00 <ferror@plt+0x10210>
  40d1e4:	sub	w8, w21, #0x8
  40d1e8:	cmp	w21, #0xf
  40d1ec:	mov	w21, w8
  40d1f0:	b.gt	40d1dc <ferror@plt+0xb5ec>
  40d1f4:	cmp	w8, #0x1
  40d1f8:	b.ge	40d20c <ferror@plt+0xb61c>  // b.tcont
  40d1fc:	b	40d224 <ferror@plt+0xb634>
  40d200:	mov	w8, w21
  40d204:	cmp	w8, #0x1
  40d208:	b.lt	40d224 <ferror@plt+0xb634>  // b.tstop
  40d20c:	add	w21, w8, #0x1
  40d210:	mov	w0, #0x20                  	// #32
  40d214:	bl	411e00 <ferror@plt+0x10210>
  40d218:	sub	w21, w21, #0x1
  40d21c:	cmp	w21, #0x1
  40d220:	b.gt	40d210 <ferror@plt+0xb620>
  40d224:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d228:	add	x0, x0, #0x9d8
  40d22c:	bl	411dd4 <ferror@plt+0x101e4>
  40d230:	ldr	w8, [x27, #3576]
  40d234:	add	w9, w8, #0x1
  40d238:	str	w9, [x27, #3576]
  40d23c:	tbnz	w8, #31, 40d26c <ferror@plt+0xb67c>
  40d240:	lsl	w8, w8, #3
  40d244:	add	w21, w8, #0x10
  40d248:	mov	w0, #0x9                   	// #9
  40d24c:	bl	411e00 <ferror@plt+0x10210>
  40d250:	sub	w21, w21, #0x8
  40d254:	cmp	w21, #0xf
  40d258:	b.gt	40d248 <ferror@plt+0xb658>
  40d25c:	sub	w8, w21, #0x8
  40d260:	cmp	w8, #0x1
  40d264:	b.ge	40d278 <ferror@plt+0xb688>  // b.tcont
  40d268:	b	40d290 <ferror@plt+0xb6a0>
  40d26c:	lsl	w8, w9, #3
  40d270:	cmp	w8, #0x1
  40d274:	b.lt	40d290 <ferror@plt+0xb6a0>  // b.tstop
  40d278:	add	w21, w8, #0x1
  40d27c:	mov	w0, #0x20                  	// #32
  40d280:	bl	411e00 <ferror@plt+0x10210>
  40d284:	sub	w21, w21, #0x1
  40d288:	cmp	w21, #0x1
  40d28c:	b.gt	40d27c <ferror@plt+0xb68c>
  40d290:	adrp	x0, 432000 <ferror@plt+0x30410>
  40d294:	add	x0, x0, #0xcd4
  40d298:	bl	411dd4 <ferror@plt+0x101e4>
  40d29c:	ldr	w8, [x27, #3576]
  40d2a0:	cmp	w8, #0x1
  40d2a4:	lsl	w21, w8, #3
  40d2a8:	b.lt	40d2d0 <ferror@plt+0xb6e0>  // b.tstop
  40d2ac:	mov	w0, #0x9                   	// #9
  40d2b0:	bl	411e00 <ferror@plt+0x10210>
  40d2b4:	sub	w8, w21, #0x8
  40d2b8:	cmp	w21, #0xf
  40d2bc:	mov	w21, w8
  40d2c0:	b.gt	40d2ac <ferror@plt+0xb6bc>
  40d2c4:	cmp	w8, #0x1
  40d2c8:	b.ge	40d2dc <ferror@plt+0xb6ec>  // b.tcont
  40d2cc:	b	40d2f4 <ferror@plt+0xb704>
  40d2d0:	mov	w8, w21
  40d2d4:	cmp	w8, #0x1
  40d2d8:	b.lt	40d2f4 <ferror@plt+0xb704>  // b.tstop
  40d2dc:	add	w21, w8, #0x1
  40d2e0:	mov	w0, #0x20                  	// #32
  40d2e4:	bl	411e00 <ferror@plt+0x10210>
  40d2e8:	sub	w21, w21, #0x1
  40d2ec:	cmp	w21, #0x1
  40d2f0:	b.gt	40d2e0 <ferror@plt+0xb6f0>
  40d2f4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d2f8:	add	x0, x0, #0x9f2
  40d2fc:	bl	411dd4 <ferror@plt+0x101e4>
  40d300:	ldr	w8, [x27, #3576]
  40d304:	cmp	w8, #0x1
  40d308:	lsl	w21, w8, #3
  40d30c:	b.lt	40d334 <ferror@plt+0xb744>  // b.tstop
  40d310:	mov	w0, #0x9                   	// #9
  40d314:	bl	411e00 <ferror@plt+0x10210>
  40d318:	sub	w8, w21, #0x8
  40d31c:	cmp	w21, #0xf
  40d320:	mov	w21, w8
  40d324:	b.gt	40d310 <ferror@plt+0xb720>
  40d328:	cmp	w8, #0x1
  40d32c:	b.ge	40d340 <ferror@plt+0xb750>  // b.tcont
  40d330:	b	40d358 <ferror@plt+0xb768>
  40d334:	mov	w8, w21
  40d338:	cmp	w8, #0x1
  40d33c:	b.lt	40d358 <ferror@plt+0xb768>  // b.tstop
  40d340:	add	w21, w8, #0x1
  40d344:	mov	w0, #0x20                  	// #32
  40d348:	bl	411e00 <ferror@plt+0x10210>
  40d34c:	sub	w21, w21, #0x1
  40d350:	cmp	w21, #0x1
  40d354:	b.gt	40d344 <ferror@plt+0xb754>
  40d358:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d35c:	add	x0, x0, #0xa33
  40d360:	bl	411dd4 <ferror@plt+0x101e4>
  40d364:	ldr	w8, [x27, #3576]
  40d368:	cmp	w8, #0x1
  40d36c:	lsl	w21, w8, #3
  40d370:	b.lt	40d398 <ferror@plt+0xb7a8>  // b.tstop
  40d374:	mov	w0, #0x9                   	// #9
  40d378:	bl	411e00 <ferror@plt+0x10210>
  40d37c:	sub	w8, w21, #0x8
  40d380:	cmp	w21, #0xf
  40d384:	mov	w21, w8
  40d388:	b.gt	40d374 <ferror@plt+0xb784>
  40d38c:	cmp	w8, #0x1
  40d390:	b.ge	40d3a4 <ferror@plt+0xb7b4>  // b.tcont
  40d394:	b	40d3bc <ferror@plt+0xb7cc>
  40d398:	mov	w8, w21
  40d39c:	cmp	w8, #0x1
  40d3a0:	b.lt	40d3bc <ferror@plt+0xb7cc>  // b.tstop
  40d3a4:	add	w21, w8, #0x1
  40d3a8:	mov	w0, #0x20                  	// #32
  40d3ac:	bl	411e00 <ferror@plt+0x10210>
  40d3b0:	sub	w21, w21, #0x1
  40d3b4:	cmp	w21, #0x1
  40d3b8:	b.gt	40d3a8 <ferror@plt+0xb7b8>
  40d3bc:	adrp	x0, 432000 <ferror@plt+0x30410>
  40d3c0:	add	x0, x0, #0xe9e
  40d3c4:	bl	411dd4 <ferror@plt+0x101e4>
  40d3c8:	ldr	w8, [x27, #3576]
  40d3cc:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x4330>
  40d3d0:	sub	w8, w8, #0x1
  40d3d4:	str	w8, [x27, #3576]
  40d3d8:	bl	412454 <ferror@plt+0x10864>
  40d3dc:	bl	409af4 <ferror@plt+0x7f04>
  40d3e0:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d3e4:	add	x0, x0, #0xa4b
  40d3e8:	bl	411dd4 <ferror@plt+0x101e4>
  40d3ec:	bl	408368 <ferror@plt+0x6778>
  40d3f0:	bl	412454 <ferror@plt+0x10864>
  40d3f4:	str	w19, [x27, #3576]
  40d3f8:	bl	406794 <ferror@plt+0x4ba4>
  40d3fc:	bl	412454 <ferror@plt+0x10864>
  40d400:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d404:	add	x0, x0, #0xa55
  40d408:	bl	411dd4 <ferror@plt+0x101e4>
  40d40c:	ldr	w8, [x27, #3576]
  40d410:	cmp	w8, #0x1
  40d414:	lsl	w19, w8, #3
  40d418:	b.lt	40d440 <ferror@plt+0xb850>  // b.tstop
  40d41c:	mov	w0, #0x9                   	// #9
  40d420:	bl	411e00 <ferror@plt+0x10210>
  40d424:	sub	w8, w19, #0x8
  40d428:	cmp	w19, #0xf
  40d42c:	mov	w19, w8
  40d430:	b.gt	40d41c <ferror@plt+0xb82c>
  40d434:	cmp	w8, #0x1
  40d438:	b.ge	40d44c <ferror@plt+0xb85c>  // b.tcont
  40d43c:	b	40d464 <ferror@plt+0xb874>
  40d440:	mov	w8, w19
  40d444:	cmp	w8, #0x1
  40d448:	b.lt	40d464 <ferror@plt+0xb874>  // b.tstop
  40d44c:	add	w19, w8, #0x1
  40d450:	mov	w0, #0x20                  	// #32
  40d454:	bl	411e00 <ferror@plt+0x10210>
  40d458:	sub	w19, w19, #0x1
  40d45c:	cmp	w19, #0x1
  40d460:	b.gt	40d450 <ferror@plt+0xb860>
  40d464:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d468:	add	x0, x0, #0xa77
  40d46c:	bl	411dd4 <ferror@plt+0x101e4>
  40d470:	ldr	w8, [x27, #3576]
  40d474:	add	w9, w8, #0x1
  40d478:	str	w9, [x27, #3576]
  40d47c:	tbnz	w8, #31, 40d4ac <ferror@plt+0xb8bc>
  40d480:	lsl	w8, w8, #3
  40d484:	add	w19, w8, #0x10
  40d488:	mov	w0, #0x9                   	// #9
  40d48c:	bl	411e00 <ferror@plt+0x10210>
  40d490:	sub	w19, w19, #0x8
  40d494:	cmp	w19, #0xf
  40d498:	b.gt	40d488 <ferror@plt+0xb898>
  40d49c:	sub	w8, w19, #0x8
  40d4a0:	cmp	w8, #0x1
  40d4a4:	b.ge	40d4b8 <ferror@plt+0xb8c8>  // b.tcont
  40d4a8:	b	40d4d0 <ferror@plt+0xb8e0>
  40d4ac:	lsl	w8, w9, #3
  40d4b0:	cmp	w8, #0x1
  40d4b4:	b.lt	40d4d0 <ferror@plt+0xb8e0>  // b.tstop
  40d4b8:	add	w19, w8, #0x1
  40d4bc:	mov	w0, #0x20                  	// #32
  40d4c0:	bl	411e00 <ferror@plt+0x10210>
  40d4c4:	sub	w19, w19, #0x1
  40d4c8:	cmp	w19, #0x1
  40d4cc:	b.gt	40d4bc <ferror@plt+0xb8cc>
  40d4d0:	adrp	x0, 432000 <ferror@plt+0x30410>
  40d4d4:	add	x0, x0, #0xcd4
  40d4d8:	bl	411dd4 <ferror@plt+0x101e4>
  40d4dc:	ldr	w8, [x27, #3576]
  40d4e0:	cmp	w8, #0x1
  40d4e4:	lsl	w19, w8, #3
  40d4e8:	b.lt	40d510 <ferror@plt+0xb920>  // b.tstop
  40d4ec:	mov	w0, #0x9                   	// #9
  40d4f0:	bl	411e00 <ferror@plt+0x10210>
  40d4f4:	sub	w8, w19, #0x8
  40d4f8:	cmp	w19, #0xf
  40d4fc:	mov	w19, w8
  40d500:	b.gt	40d4ec <ferror@plt+0xb8fc>
  40d504:	cmp	w8, #0x1
  40d508:	b.ge	40d51c <ferror@plt+0xb92c>  // b.tcont
  40d50c:	b	40d534 <ferror@plt+0xb944>
  40d510:	mov	w8, w19
  40d514:	cmp	w8, #0x1
  40d518:	b.lt	40d534 <ferror@plt+0xb944>  // b.tstop
  40d51c:	add	w19, w8, #0x1
  40d520:	mov	w0, #0x20                  	// #32
  40d524:	bl	411e00 <ferror@plt+0x10210>
  40d528:	sub	w19, w19, #0x1
  40d52c:	cmp	w19, #0x1
  40d530:	b.gt	40d520 <ferror@plt+0xb930>
  40d534:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d538:	add	x0, x0, #0xaba
  40d53c:	bl	411dd4 <ferror@plt+0x101e4>
  40d540:	ldr	w8, [x27, #3576]
  40d544:	cmp	w8, #0x1
  40d548:	lsl	w19, w8, #3
  40d54c:	b.lt	40d574 <ferror@plt+0xb984>  // b.tstop
  40d550:	mov	w0, #0x9                   	// #9
  40d554:	bl	411e00 <ferror@plt+0x10210>
  40d558:	sub	w8, w19, #0x8
  40d55c:	cmp	w19, #0xf
  40d560:	mov	w19, w8
  40d564:	b.gt	40d550 <ferror@plt+0xb960>
  40d568:	cmp	w8, #0x1
  40d56c:	b.ge	40d580 <ferror@plt+0xb990>  // b.tcont
  40d570:	b	40d598 <ferror@plt+0xb9a8>
  40d574:	mov	w8, w19
  40d578:	cmp	w8, #0x1
  40d57c:	b.lt	40d598 <ferror@plt+0xb9a8>  // b.tstop
  40d580:	add	w19, w8, #0x1
  40d584:	mov	w0, #0x20                  	// #32
  40d588:	bl	411e00 <ferror@plt+0x10210>
  40d58c:	sub	w19, w19, #0x1
  40d590:	cmp	w19, #0x1
  40d594:	b.gt	40d584 <ferror@plt+0xb994>
  40d598:	ldr	w8, [x23, #2600]
  40d59c:	ldr	w9, [x24, #3924]
  40d5a0:	adrp	x10, 425000 <ferror@plt+0x23410>
  40d5a4:	adrp	x11, 425000 <ferror@plt+0x23410>
  40d5a8:	add	x10, x10, #0xaea
  40d5ac:	add	x11, x11, #0x634
  40d5b0:	cmp	w8, #0x0
  40d5b4:	csel	x8, x11, x10, eq  // eq = none
  40d5b8:	cmp	w9, #0x0
  40d5bc:	adrp	x9, 43a000 <ferror@plt+0x38410>
  40d5c0:	add	x9, x9, #0x998
  40d5c4:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d5c8:	csel	x1, x9, x8, eq  // eq = none
  40d5cc:	add	x0, x0, #0xac3
  40d5d0:	bl	4123d4 <ferror@plt+0x107e4>
  40d5d4:	ldr	w8, [x27, #3576]
  40d5d8:	add	w9, w8, #0x1
  40d5dc:	str	w9, [x27, #3576]
  40d5e0:	tbnz	w8, #31, 40d610 <ferror@plt+0xba20>
  40d5e4:	lsl	w8, w8, #3
  40d5e8:	add	w19, w8, #0x10
  40d5ec:	mov	w0, #0x9                   	// #9
  40d5f0:	bl	411e00 <ferror@plt+0x10210>
  40d5f4:	sub	w19, w19, #0x8
  40d5f8:	cmp	w19, #0xf
  40d5fc:	b.gt	40d5ec <ferror@plt+0xb9fc>
  40d600:	sub	w8, w19, #0x8
  40d604:	cmp	w8, #0x1
  40d608:	b.ge	40d61c <ferror@plt+0xba2c>  // b.tcont
  40d60c:	b	40d634 <ferror@plt+0xba44>
  40d610:	lsl	w8, w9, #3
  40d614:	cmp	w8, #0x1
  40d618:	b.lt	40d634 <ferror@plt+0xba44>  // b.tstop
  40d61c:	add	w19, w8, #0x1
  40d620:	mov	w0, #0x20                  	// #32
  40d624:	bl	411e00 <ferror@plt+0x10210>
  40d628:	sub	w19, w19, #0x1
  40d62c:	cmp	w19, #0x1
  40d630:	b.gt	40d620 <ferror@plt+0xba30>
  40d634:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d638:	add	x0, x0, #0xb04
  40d63c:	bl	411dd4 <ferror@plt+0x101e4>
  40d640:	ldr	w8, [x27, #3576]
  40d644:	add	w9, w8, #0x1
  40d648:	str	w9, [x27, #3576]
  40d64c:	tbnz	w8, #31, 40d67c <ferror@plt+0xba8c>
  40d650:	lsl	w8, w8, #3
  40d654:	add	w19, w8, #0x10
  40d658:	mov	w0, #0x9                   	// #9
  40d65c:	bl	411e00 <ferror@plt+0x10210>
  40d660:	sub	w19, w19, #0x8
  40d664:	cmp	w19, #0xf
  40d668:	b.gt	40d658 <ferror@plt+0xba68>
  40d66c:	sub	w8, w19, #0x8
  40d670:	cmp	w8, #0x1
  40d674:	b.ge	40d688 <ferror@plt+0xba98>  // b.tcont
  40d678:	b	40d6a0 <ferror@plt+0xbab0>
  40d67c:	lsl	w8, w9, #3
  40d680:	cmp	w8, #0x1
  40d684:	b.lt	40d6a0 <ferror@plt+0xbab0>  // b.tstop
  40d688:	add	w19, w8, #0x1
  40d68c:	mov	w0, #0x20                  	// #32
  40d690:	bl	411e00 <ferror@plt+0x10210>
  40d694:	sub	w19, w19, #0x1
  40d698:	cmp	w19, #0x1
  40d69c:	b.gt	40d68c <ferror@plt+0xba9c>
  40d6a0:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d6a4:	add	x0, x0, #0xb1f
  40d6a8:	bl	411dd4 <ferror@plt+0x101e4>
  40d6ac:	ldr	w8, [x27, #3576]
  40d6b0:	sub	w9, w8, #0x2
  40d6b4:	cmp	w8, #0x3
  40d6b8:	str	w9, [x27, #3576]
  40d6bc:	b.lt	40d6ec <ferror@plt+0xbafc>  // b.tstop
  40d6c0:	lsl	w8, w8, #3
  40d6c4:	sub	w19, w8, #0x8
  40d6c8:	mov	w0, #0x9                   	// #9
  40d6cc:	bl	411e00 <ferror@plt+0x10210>
  40d6d0:	sub	w19, w19, #0x8
  40d6d4:	cmp	w19, #0xf
  40d6d8:	b.gt	40d6c8 <ferror@plt+0xbad8>
  40d6dc:	sub	w8, w19, #0x8
  40d6e0:	cmp	w8, #0x1
  40d6e4:	b.ge	40d6f8 <ferror@plt+0xbb08>  // b.tcont
  40d6e8:	b	40d710 <ferror@plt+0xbb20>
  40d6ec:	lsl	w8, w9, #3
  40d6f0:	cmp	w8, #0x1
  40d6f4:	b.lt	40d710 <ferror@plt+0xbb20>  // b.tstop
  40d6f8:	add	w19, w8, #0x1
  40d6fc:	mov	w0, #0x20                  	// #32
  40d700:	bl	411e00 <ferror@plt+0x10210>
  40d704:	sub	w19, w19, #0x1
  40d708:	cmp	w19, #0x1
  40d70c:	b.gt	40d6fc <ferror@plt+0xbb0c>
  40d710:	adrp	x0, 432000 <ferror@plt+0x30410>
  40d714:	add	x0, x0, #0xe9e
  40d718:	bl	411dd4 <ferror@plt+0x101e4>
  40d71c:	ldr	w8, [x27, #3576]
  40d720:	adrp	x0, 42a000 <ferror@plt+0x28410>
  40d724:	add	x0, x0, #0xcdc
  40d728:	sub	w8, w8, #0x1
  40d72c:	str	w8, [x27, #3576]
  40d730:	bl	411dd4 <ferror@plt+0x101e4>
  40d734:	bl	412454 <ferror@plt+0x10864>
  40d738:	ldr	w8, [x21, #1300]
  40d73c:	cbz	w8, 40df3c <ferror@plt+0xc34c>
  40d740:	ldr	w8, [x27, #3576]
  40d744:	cmp	w8, #0x1
  40d748:	lsl	w19, w8, #3
  40d74c:	b.lt	40d774 <ferror@plt+0xbb84>  // b.tstop
  40d750:	mov	w0, #0x9                   	// #9
  40d754:	bl	411e00 <ferror@plt+0x10210>
  40d758:	sub	w8, w19, #0x8
  40d75c:	cmp	w19, #0xf
  40d760:	mov	w19, w8
  40d764:	b.gt	40d750 <ferror@plt+0xbb60>
  40d768:	cmp	w8, #0x1
  40d76c:	b.ge	40d780 <ferror@plt+0xbb90>  // b.tcont
  40d770:	b	40d798 <ferror@plt+0xbba8>
  40d774:	mov	w8, w19
  40d778:	cmp	w8, #0x1
  40d77c:	b.lt	40d798 <ferror@plt+0xbba8>  // b.tstop
  40d780:	add	w19, w8, #0x1
  40d784:	mov	w0, #0x20                  	// #32
  40d788:	bl	411e00 <ferror@plt+0x10210>
  40d78c:	sub	w19, w19, #0x1
  40d790:	cmp	w19, #0x1
  40d794:	b.gt	40d784 <ferror@plt+0xbb94>
  40d798:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d79c:	add	x0, x0, #0xb34
  40d7a0:	bl	411dd4 <ferror@plt+0x101e4>
  40d7a4:	ldr	w8, [x27, #3576]
  40d7a8:	add	w9, w8, #0x1
  40d7ac:	str	w9, [x27, #3576]
  40d7b0:	tbnz	w8, #31, 40d7e0 <ferror@plt+0xbbf0>
  40d7b4:	lsl	w8, w8, #3
  40d7b8:	add	w19, w8, #0x10
  40d7bc:	mov	w0, #0x9                   	// #9
  40d7c0:	bl	411e00 <ferror@plt+0x10210>
  40d7c4:	sub	w19, w19, #0x8
  40d7c8:	cmp	w19, #0xf
  40d7cc:	b.gt	40d7bc <ferror@plt+0xbbcc>
  40d7d0:	sub	w8, w19, #0x8
  40d7d4:	cmp	w8, #0x1
  40d7d8:	b.ge	40d7ec <ferror@plt+0xbbfc>  // b.tcont
  40d7dc:	b	40d804 <ferror@plt+0xbc14>
  40d7e0:	lsl	w8, w9, #3
  40d7e4:	cmp	w8, #0x1
  40d7e8:	b.lt	40d804 <ferror@plt+0xbc14>  // b.tstop
  40d7ec:	add	w19, w8, #0x1
  40d7f0:	mov	w0, #0x20                  	// #32
  40d7f4:	bl	411e00 <ferror@plt+0x10210>
  40d7f8:	sub	w19, w19, #0x1
  40d7fc:	cmp	w19, #0x1
  40d800:	b.gt	40d7f0 <ferror@plt+0xbc00>
  40d804:	adrp	x0, 432000 <ferror@plt+0x30410>
  40d808:	add	x0, x0, #0xcd4
  40d80c:	bl	411dd4 <ferror@plt+0x101e4>
  40d810:	ldr	w8, [x27, #3576]
  40d814:	cmp	w8, #0x1
  40d818:	lsl	w19, w8, #3
  40d81c:	b.lt	40d844 <ferror@plt+0xbc54>  // b.tstop
  40d820:	mov	w0, #0x9                   	// #9
  40d824:	bl	411e00 <ferror@plt+0x10210>
  40d828:	sub	w8, w19, #0x8
  40d82c:	cmp	w19, #0xf
  40d830:	mov	w19, w8
  40d834:	b.gt	40d820 <ferror@plt+0xbc30>
  40d838:	cmp	w8, #0x1
  40d83c:	b.ge	40d850 <ferror@plt+0xbc60>  // b.tcont
  40d840:	b	40d868 <ferror@plt+0xbc78>
  40d844:	mov	w8, w19
  40d848:	cmp	w8, #0x1
  40d84c:	b.lt	40d868 <ferror@plt+0xbc78>  // b.tstop
  40d850:	add	w19, w8, #0x1
  40d854:	mov	w0, #0x20                  	// #32
  40d858:	bl	411e00 <ferror@plt+0x10210>
  40d85c:	sub	w19, w19, #0x1
  40d860:	cmp	w19, #0x1
  40d864:	b.gt	40d854 <ferror@plt+0xbc64>
  40d868:	adrp	x0, 424000 <ferror@plt+0x22410>
  40d86c:	add	x0, x0, #0x332
  40d870:	bl	411dd4 <ferror@plt+0x101e4>
  40d874:	ldr	w10, [x28, #3032]
  40d878:	ldr	w8, [x27, #3576]
  40d87c:	adrp	x11, 425000 <ferror@plt+0x23410>
  40d880:	adrp	x12, 425000 <ferror@plt+0x23410>
  40d884:	add	x11, x11, #0xb49
  40d888:	add	x12, x12, #0xb70
  40d88c:	cmp	w10, #0x0
  40d890:	add	w9, w8, #0x1
  40d894:	csel	x19, x12, x11, eq  // eq = none
  40d898:	str	w9, [x27, #3576]
  40d89c:	tbnz	w8, #31, 40d8cc <ferror@plt+0xbcdc>
  40d8a0:	lsl	w8, w8, #3
  40d8a4:	add	w21, w8, #0x10
  40d8a8:	mov	w0, #0x9                   	// #9
  40d8ac:	bl	411e00 <ferror@plt+0x10210>
  40d8b0:	sub	w21, w21, #0x8
  40d8b4:	cmp	w21, #0xf
  40d8b8:	b.gt	40d8a8 <ferror@plt+0xbcb8>
  40d8bc:	sub	w8, w21, #0x8
  40d8c0:	cmp	w8, #0x1
  40d8c4:	b.ge	40d8d8 <ferror@plt+0xbce8>  // b.tcont
  40d8c8:	b	40d8f0 <ferror@plt+0xbd00>
  40d8cc:	lsl	w8, w9, #3
  40d8d0:	cmp	w8, #0x1
  40d8d4:	b.lt	40d8f0 <ferror@plt+0xbd00>  // b.tstop
  40d8d8:	add	w21, w8, #0x1
  40d8dc:	mov	w0, #0x20                  	// #32
  40d8e0:	bl	411e00 <ferror@plt+0x10210>
  40d8e4:	sub	w21, w21, #0x1
  40d8e8:	cmp	w21, #0x1
  40d8ec:	b.gt	40d8dc <ferror@plt+0xbcec>
  40d8f0:	mov	x0, x19
  40d8f4:	bl	411dd4 <ferror@plt+0x101e4>
  40d8f8:	ldr	w8, [x27, #3576]
  40d8fc:	subs	w9, w8, #0x1
  40d900:	str	w9, [x27, #3576]
  40d904:	b.le	40d930 <ferror@plt+0xbd40>
  40d908:	lsl	w19, w8, #3
  40d90c:	mov	w0, #0x9                   	// #9
  40d910:	bl	411e00 <ferror@plt+0x10210>
  40d914:	sub	w19, w19, #0x8
  40d918:	cmp	w19, #0xf
  40d91c:	b.gt	40d90c <ferror@plt+0xbd1c>
  40d920:	sub	w8, w19, #0x8
  40d924:	cmp	w8, #0x1
  40d928:	b.ge	40d93c <ferror@plt+0xbd4c>  // b.tcont
  40d92c:	b	40d954 <ferror@plt+0xbd64>
  40d930:	lsl	w8, w9, #3
  40d934:	cmp	w8, #0x1
  40d938:	b.lt	40d954 <ferror@plt+0xbd64>  // b.tstop
  40d93c:	add	w19, w8, #0x1
  40d940:	mov	w0, #0x20                  	// #32
  40d944:	bl	411e00 <ferror@plt+0x10210>
  40d948:	sub	w19, w19, #0x1
  40d94c:	cmp	w19, #0x1
  40d950:	b.gt	40d940 <ferror@plt+0xbd50>
  40d954:	ldr	w1, [x22, #568]
  40d958:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d95c:	add	x0, x0, #0xb9d
  40d960:	bl	412120 <ferror@plt+0x10530>
  40d964:	ldr	w9, [x27, #3576]
  40d968:	ldr	w10, [x28, #3032]
  40d96c:	add	w8, w9, #0x1
  40d970:	str	w8, [x27, #3576]
  40d974:	lsl	w8, w8, #3
  40d978:	cbz	w10, 40da20 <ferror@plt+0xbe30>
  40d97c:	tbnz	w9, #31, 40d9a0 <ferror@plt+0xbdb0>
  40d980:	lsl	w8, w9, #3
  40d984:	add	w19, w8, #0x10
  40d988:	mov	w0, #0x9                   	// #9
  40d98c:	bl	411e00 <ferror@plt+0x10210>
  40d990:	sub	w19, w19, #0x8
  40d994:	cmp	w19, #0xf
  40d998:	b.gt	40d988 <ferror@plt+0xbd98>
  40d99c:	sub	w8, w19, #0x8
  40d9a0:	cmp	w8, #0x1
  40d9a4:	b.lt	40d9c0 <ferror@plt+0xbdd0>  // b.tstop
  40d9a8:	add	w19, w8, #0x1
  40d9ac:	mov	w0, #0x20                  	// #32
  40d9b0:	bl	411e00 <ferror@plt+0x10210>
  40d9b4:	sub	w19, w19, #0x1
  40d9b8:	cmp	w19, #0x1
  40d9bc:	b.gt	40d9ac <ferror@plt+0xbdbc>
  40d9c0:	adrp	x0, 425000 <ferror@plt+0x23410>
  40d9c4:	add	x0, x0, #0xbb6
  40d9c8:	bl	411dd4 <ferror@plt+0x101e4>
  40d9cc:	ldr	w8, [x27, #3576]
  40d9d0:	cmp	w8, #0x1
  40d9d4:	lsl	w19, w8, #3
  40d9d8:	b.lt	40dac4 <ferror@plt+0xbed4>  // b.tstop
  40d9dc:	mov	w0, #0x9                   	// #9
  40d9e0:	bl	411e00 <ferror@plt+0x10210>
  40d9e4:	sub	w8, w19, #0x8
  40d9e8:	cmp	w19, #0xf
  40d9ec:	mov	w19, w8
  40d9f0:	b.gt	40d9dc <ferror@plt+0xbdec>
  40d9f4:	cmp	w8, #0x1
  40d9f8:	b.lt	40dad0 <ferror@plt+0xbee0>  // b.tstop
  40d9fc:	adrp	x19, 425000 <ferror@plt+0x23410>
  40da00:	add	w21, w8, #0x1
  40da04:	add	x19, x19, #0xbfd
  40da08:	mov	w0, #0x20                  	// #32
  40da0c:	bl	411e00 <ferror@plt+0x10210>
  40da10:	sub	w21, w21, #0x1
  40da14:	cmp	w21, #0x1
  40da18:	b.gt	40da08 <ferror@plt+0xbe18>
  40da1c:	b	40daf0 <ferror@plt+0xbf00>
  40da20:	tbnz	w9, #31, 40da44 <ferror@plt+0xbe54>
  40da24:	lsl	w8, w9, #3
  40da28:	add	w19, w8, #0x10
  40da2c:	mov	w0, #0x9                   	// #9
  40da30:	bl	411e00 <ferror@plt+0x10210>
  40da34:	sub	w19, w19, #0x8
  40da38:	cmp	w19, #0xf
  40da3c:	b.gt	40da2c <ferror@plt+0xbe3c>
  40da40:	sub	w8, w19, #0x8
  40da44:	cmp	w8, #0x1
  40da48:	b.lt	40da64 <ferror@plt+0xbe74>  // b.tstop
  40da4c:	add	w19, w8, #0x1
  40da50:	mov	w0, #0x20                  	// #32
  40da54:	bl	411e00 <ferror@plt+0x10210>
  40da58:	sub	w19, w19, #0x1
  40da5c:	cmp	w19, #0x1
  40da60:	b.gt	40da50 <ferror@plt+0xbe60>
  40da64:	adrp	x0, 425000 <ferror@plt+0x23410>
  40da68:	add	x0, x0, #0xc22
  40da6c:	bl	411dd4 <ferror@plt+0x101e4>
  40da70:	ldr	w8, [x27, #3576]
  40da74:	cmp	w8, #0x1
  40da78:	lsl	w19, w8, #3
  40da7c:	b.lt	40dadc <ferror@plt+0xbeec>  // b.tstop
  40da80:	mov	w0, #0x9                   	// #9
  40da84:	bl	411e00 <ferror@plt+0x10210>
  40da88:	sub	w8, w19, #0x8
  40da8c:	cmp	w19, #0xf
  40da90:	mov	w19, w8
  40da94:	b.gt	40da80 <ferror@plt+0xbe90>
  40da98:	cmp	w8, #0x1
  40da9c:	b.lt	40dae8 <ferror@plt+0xbef8>  // b.tstop
  40daa0:	adrp	x19, 425000 <ferror@plt+0x23410>
  40daa4:	add	w21, w8, #0x1
  40daa8:	add	x19, x19, #0xc5e
  40daac:	mov	w0, #0x20                  	// #32
  40dab0:	bl	411e00 <ferror@plt+0x10210>
  40dab4:	sub	w21, w21, #0x1
  40dab8:	cmp	w21, #0x1
  40dabc:	b.gt	40daac <ferror@plt+0xbebc>
  40dac0:	b	40daf0 <ferror@plt+0xbf00>
  40dac4:	mov	w8, w19
  40dac8:	cmp	w8, #0x1
  40dacc:	b.ge	40d9fc <ferror@plt+0xbe0c>  // b.tcont
  40dad0:	adrp	x19, 425000 <ferror@plt+0x23410>
  40dad4:	add	x19, x19, #0xbfd
  40dad8:	b	40daf0 <ferror@plt+0xbf00>
  40dadc:	mov	w8, w19
  40dae0:	cmp	w8, #0x1
  40dae4:	b.ge	40daa0 <ferror@plt+0xbeb0>  // b.tcont
  40dae8:	adrp	x19, 425000 <ferror@plt+0x23410>
  40daec:	add	x19, x19, #0xc5e
  40daf0:	mov	x0, x19
  40daf4:	bl	411dd4 <ferror@plt+0x101e4>
  40daf8:	ldr	w8, [x27, #3576]
  40dafc:	subs	w9, w8, #0x1
  40db00:	str	w9, [x27, #3576]
  40db04:	b.le	40db30 <ferror@plt+0xbf40>
  40db08:	lsl	w19, w8, #3
  40db0c:	mov	w0, #0x9                   	// #9
  40db10:	bl	411e00 <ferror@plt+0x10210>
  40db14:	sub	w19, w19, #0x8
  40db18:	cmp	w19, #0xf
  40db1c:	b.gt	40db0c <ferror@plt+0xbf1c>
  40db20:	sub	w8, w19, #0x8
  40db24:	cmp	w8, #0x1
  40db28:	b.ge	40db3c <ferror@plt+0xbf4c>  // b.tcont
  40db2c:	b	40db54 <ferror@plt+0xbf64>
  40db30:	lsl	w8, w9, #3
  40db34:	cmp	w8, #0x1
  40db38:	b.lt	40db54 <ferror@plt+0xbf64>  // b.tstop
  40db3c:	add	w19, w8, #0x1
  40db40:	mov	w0, #0x20                  	// #32
  40db44:	bl	411e00 <ferror@plt+0x10210>
  40db48:	sub	w19, w19, #0x1
  40db4c:	cmp	w19, #0x1
  40db50:	b.gt	40db40 <ferror@plt+0xbf50>
  40db54:	ldr	w1, [x22, #568]
  40db58:	adrp	x0, 425000 <ferror@plt+0x23410>
  40db5c:	add	x0, x0, #0xc90
  40db60:	bl	412120 <ferror@plt+0x10530>
  40db64:	ldr	w9, [x27, #3576]
  40db68:	ldr	w10, [x28, #3032]
  40db6c:	add	w8, w9, #0x1
  40db70:	str	w8, [x27, #3576]
  40db74:	lsl	w8, w8, #3
  40db78:	cbz	w10, 40dbcc <ferror@plt+0xbfdc>
  40db7c:	tbnz	w9, #31, 40dba0 <ferror@plt+0xbfb0>
  40db80:	lsl	w8, w9, #3
  40db84:	add	w19, w8, #0x10
  40db88:	mov	w0, #0x9                   	// #9
  40db8c:	bl	411e00 <ferror@plt+0x10210>
  40db90:	sub	w19, w19, #0x8
  40db94:	cmp	w19, #0xf
  40db98:	b.gt	40db88 <ferror@plt+0xbf98>
  40db9c:	sub	w8, w19, #0x8
  40dba0:	cmp	w8, #0x1
  40dba4:	b.lt	40dc70 <ferror@plt+0xc080>  // b.tstop
  40dba8:	adrp	x19, 425000 <ferror@plt+0x23410>
  40dbac:	add	w21, w8, #0x1
  40dbb0:	add	x19, x19, #0xcaa
  40dbb4:	mov	w0, #0x20                  	// #32
  40dbb8:	bl	411e00 <ferror@plt+0x10210>
  40dbbc:	sub	w21, w21, #0x1
  40dbc0:	cmp	w21, #0x1
  40dbc4:	b.gt	40dbb4 <ferror@plt+0xbfc4>
  40dbc8:	b	40dc90 <ferror@plt+0xc0a0>
  40dbcc:	tbnz	w9, #31, 40dbf0 <ferror@plt+0xc000>
  40dbd0:	lsl	w8, w9, #3
  40dbd4:	add	w19, w8, #0x10
  40dbd8:	mov	w0, #0x9                   	// #9
  40dbdc:	bl	411e00 <ferror@plt+0x10210>
  40dbe0:	sub	w19, w19, #0x8
  40dbe4:	cmp	w19, #0xf
  40dbe8:	b.gt	40dbd8 <ferror@plt+0xbfe8>
  40dbec:	sub	w8, w19, #0x8
  40dbf0:	cmp	w8, #0x1
  40dbf4:	b.lt	40dc10 <ferror@plt+0xc020>  // b.tstop
  40dbf8:	add	w19, w8, #0x1
  40dbfc:	mov	w0, #0x20                  	// #32
  40dc00:	bl	411e00 <ferror@plt+0x10210>
  40dc04:	sub	w19, w19, #0x1
  40dc08:	cmp	w19, #0x1
  40dc0c:	b.gt	40dbfc <ferror@plt+0xc00c>
  40dc10:	adrp	x0, 425000 <ferror@plt+0x23410>
  40dc14:	add	x0, x0, #0xcec
  40dc18:	bl	411dd4 <ferror@plt+0x101e4>
  40dc1c:	ldr	w8, [x27, #3576]
  40dc20:	cmp	w8, #0x1
  40dc24:	lsl	w19, w8, #3
  40dc28:	b.lt	40dc7c <ferror@plt+0xc08c>  // b.tstop
  40dc2c:	mov	w0, #0x9                   	// #9
  40dc30:	bl	411e00 <ferror@plt+0x10210>
  40dc34:	sub	w8, w19, #0x8
  40dc38:	cmp	w19, #0xf
  40dc3c:	mov	w19, w8
  40dc40:	b.gt	40dc2c <ferror@plt+0xc03c>
  40dc44:	cmp	w8, #0x1
  40dc48:	b.lt	40dc88 <ferror@plt+0xc098>  // b.tstop
  40dc4c:	adrp	x19, 425000 <ferror@plt+0x23410>
  40dc50:	add	w21, w8, #0x1
  40dc54:	add	x19, x19, #0xd24
  40dc58:	mov	w0, #0x20                  	// #32
  40dc5c:	bl	411e00 <ferror@plt+0x10210>
  40dc60:	sub	w21, w21, #0x1
  40dc64:	cmp	w21, #0x1
  40dc68:	b.gt	40dc58 <ferror@plt+0xc068>
  40dc6c:	b	40dc90 <ferror@plt+0xc0a0>
  40dc70:	adrp	x19, 425000 <ferror@plt+0x23410>
  40dc74:	add	x19, x19, #0xcaa
  40dc78:	b	40dc90 <ferror@plt+0xc0a0>
  40dc7c:	mov	w8, w19
  40dc80:	cmp	w8, #0x1
  40dc84:	b.ge	40dc4c <ferror@plt+0xc05c>  // b.tcont
  40dc88:	adrp	x19, 425000 <ferror@plt+0x23410>
  40dc8c:	add	x19, x19, #0xd24
  40dc90:	mov	x0, x19
  40dc94:	bl	411dd4 <ferror@plt+0x101e4>
  40dc98:	ldr	w8, [x27, #3576]
  40dc9c:	subs	w9, w8, #0x1
  40dca0:	str	w9, [x27, #3576]
  40dca4:	b.le	40dcd0 <ferror@plt+0xc0e0>
  40dca8:	lsl	w19, w8, #3
  40dcac:	mov	w0, #0x9                   	// #9
  40dcb0:	bl	411e00 <ferror@plt+0x10210>
  40dcb4:	sub	w19, w19, #0x8
  40dcb8:	cmp	w19, #0xf
  40dcbc:	b.gt	40dcac <ferror@plt+0xc0bc>
  40dcc0:	sub	w8, w19, #0x8
  40dcc4:	cmp	w8, #0x1
  40dcc8:	b.ge	40dcdc <ferror@plt+0xc0ec>  // b.tcont
  40dccc:	b	40dcf4 <ferror@plt+0xc104>
  40dcd0:	lsl	w8, w9, #3
  40dcd4:	cmp	w8, #0x1
  40dcd8:	b.lt	40dcf4 <ferror@plt+0xc104>  // b.tstop
  40dcdc:	add	w19, w8, #0x1
  40dce0:	mov	w0, #0x20                  	// #32
  40dce4:	bl	411e00 <ferror@plt+0x10210>
  40dce8:	sub	w19, w19, #0x1
  40dcec:	cmp	w19, #0x1
  40dcf0:	b.gt	40dce0 <ferror@plt+0xc0f0>
  40dcf4:	ldr	w8, [x22, #568]
  40dcf8:	adrp	x0, 425000 <ferror@plt+0x23410>
  40dcfc:	add	x0, x0, #0xc90
  40dd00:	add	w1, w8, #0x1
  40dd04:	bl	412120 <ferror@plt+0x10530>
  40dd08:	ldr	w10, [x28, #3032]
  40dd0c:	ldr	w8, [x27, #3576]
  40dd10:	adrp	x11, 425000 <ferror@plt+0x23410>
  40dd14:	adrp	x12, 425000 <ferror@plt+0x23410>
  40dd18:	add	x11, x11, #0xd37
  40dd1c:	add	x12, x12, #0xd64
  40dd20:	cmp	w10, #0x0
  40dd24:	add	w9, w8, #0x1
  40dd28:	csel	x19, x12, x11, eq  // eq = none
  40dd2c:	str	w9, [x27, #3576]
  40dd30:	tbnz	w8, #31, 40dd60 <ferror@plt+0xc170>
  40dd34:	lsl	w8, w8, #3
  40dd38:	add	w21, w8, #0x10
  40dd3c:	mov	w0, #0x9                   	// #9
  40dd40:	bl	411e00 <ferror@plt+0x10210>
  40dd44:	sub	w21, w21, #0x8
  40dd48:	cmp	w21, #0xf
  40dd4c:	b.gt	40dd3c <ferror@plt+0xc14c>
  40dd50:	sub	w8, w21, #0x8
  40dd54:	cmp	w8, #0x1
  40dd58:	b.ge	40dd6c <ferror@plt+0xc17c>  // b.tcont
  40dd5c:	b	40dd84 <ferror@plt+0xc194>
  40dd60:	lsl	w8, w9, #3
  40dd64:	cmp	w8, #0x1
  40dd68:	b.lt	40dd84 <ferror@plt+0xc194>  // b.tstop
  40dd6c:	add	w21, w8, #0x1
  40dd70:	mov	w0, #0x20                  	// #32
  40dd74:	bl	411e00 <ferror@plt+0x10210>
  40dd78:	sub	w21, w21, #0x1
  40dd7c:	cmp	w21, #0x1
  40dd80:	b.gt	40dd70 <ferror@plt+0xc180>
  40dd84:	mov	x0, x19
  40dd88:	bl	411dd4 <ferror@plt+0x101e4>
  40dd8c:	ldr	w8, [x27, #3576]
  40dd90:	subs	w9, w8, #0x1
  40dd94:	str	w9, [x27, #3576]
  40dd98:	b.le	40ddc4 <ferror@plt+0xc1d4>
  40dd9c:	lsl	w19, w8, #3
  40dda0:	mov	w0, #0x9                   	// #9
  40dda4:	bl	411e00 <ferror@plt+0x10210>
  40dda8:	sub	w19, w19, #0x8
  40ddac:	cmp	w19, #0xf
  40ddb0:	b.gt	40dda0 <ferror@plt+0xc1b0>
  40ddb4:	sub	w8, w19, #0x8
  40ddb8:	cmp	w8, #0x1
  40ddbc:	b.ge	40ddd0 <ferror@plt+0xc1e0>  // b.tcont
  40ddc0:	b	40dde8 <ferror@plt+0xc1f8>
  40ddc4:	lsl	w8, w9, #3
  40ddc8:	cmp	w8, #0x1
  40ddcc:	b.lt	40dde8 <ferror@plt+0xc1f8>  // b.tstop
  40ddd0:	add	w19, w8, #0x1
  40ddd4:	mov	w0, #0x20                  	// #32
  40ddd8:	bl	411e00 <ferror@plt+0x10210>
  40dddc:	sub	w19, w19, #0x1
  40dde0:	cmp	w19, #0x1
  40dde4:	b.gt	40ddd4 <ferror@plt+0xc1e4>
  40dde8:	adrp	x0, 432000 <ferror@plt+0x30410>
  40ddec:	add	x0, x0, #0xea4
  40ddf0:	bl	411dd4 <ferror@plt+0x101e4>
  40ddf4:	ldr	w9, [x27, #3576]
  40ddf8:	ldr	w10, [x28, #3032]
  40ddfc:	add	w8, w9, #0x1
  40de00:	str	w8, [x27, #3576]
  40de04:	lsl	w8, w8, #3
  40de08:	cbz	w10, 40de5c <ferror@plt+0xc26c>
  40de0c:	tbnz	w9, #31, 40de30 <ferror@plt+0xc240>
  40de10:	lsl	w8, w9, #3
  40de14:	add	w19, w8, #0x10
  40de18:	mov	w0, #0x9                   	// #9
  40de1c:	bl	411e00 <ferror@plt+0x10210>
  40de20:	sub	w19, w19, #0x8
  40de24:	cmp	w19, #0xf
  40de28:	b.gt	40de18 <ferror@plt+0xc228>
  40de2c:	sub	w8, w19, #0x8
  40de30:	cmp	w8, #0x1
  40de34:	b.lt	40deac <ferror@plt+0xc2bc>  // b.tstop
  40de38:	adrp	x19, 425000 <ferror@plt+0x23410>
  40de3c:	add	w21, w8, #0x1
  40de40:	add	x19, x19, #0xd97
  40de44:	mov	w0, #0x20                  	// #32
  40de48:	bl	411e00 <ferror@plt+0x10210>
  40de4c:	sub	w21, w21, #0x1
  40de50:	cmp	w21, #0x1
  40de54:	b.gt	40de44 <ferror@plt+0xc254>
  40de58:	b	40dec0 <ferror@plt+0xc2d0>
  40de5c:	tbnz	w9, #31, 40de80 <ferror@plt+0xc290>
  40de60:	lsl	w8, w9, #3
  40de64:	add	w19, w8, #0x10
  40de68:	mov	w0, #0x9                   	// #9
  40de6c:	bl	411e00 <ferror@plt+0x10210>
  40de70:	sub	w19, w19, #0x8
  40de74:	cmp	w19, #0xf
  40de78:	b.gt	40de68 <ferror@plt+0xc278>
  40de7c:	sub	w8, w19, #0x8
  40de80:	cmp	w8, #0x1
  40de84:	b.lt	40deb8 <ferror@plt+0xc2c8>  // b.tstop
  40de88:	adrp	x19, 425000 <ferror@plt+0x23410>
  40de8c:	add	w21, w8, #0x1
  40de90:	add	x19, x19, #0xdd4
  40de94:	mov	w0, #0x20                  	// #32
  40de98:	bl	411e00 <ferror@plt+0x10210>
  40de9c:	sub	w21, w21, #0x1
  40dea0:	cmp	w21, #0x1
  40dea4:	b.gt	40de94 <ferror@plt+0xc2a4>
  40dea8:	b	40dec0 <ferror@plt+0xc2d0>
  40deac:	adrp	x19, 425000 <ferror@plt+0x23410>
  40deb0:	add	x19, x19, #0xd97
  40deb4:	b	40dec0 <ferror@plt+0xc2d0>
  40deb8:	adrp	x19, 425000 <ferror@plt+0x23410>
  40debc:	add	x19, x19, #0xdd4
  40dec0:	mov	x0, x19
  40dec4:	bl	411dd4 <ferror@plt+0x101e4>
  40dec8:	ldr	w8, [x27, #3576]
  40decc:	subs	w9, w8, #0x1
  40ded0:	str	w9, [x27, #3576]
  40ded4:	b.le	40df00 <ferror@plt+0xc310>
  40ded8:	lsl	w19, w8, #3
  40dedc:	mov	w0, #0x9                   	// #9
  40dee0:	bl	411e00 <ferror@plt+0x10210>
  40dee4:	sub	w19, w19, #0x8
  40dee8:	cmp	w19, #0xf
  40deec:	b.gt	40dedc <ferror@plt+0xc2ec>
  40def0:	sub	w8, w19, #0x8
  40def4:	cmp	w8, #0x1
  40def8:	b.ge	40df0c <ferror@plt+0xc31c>  // b.tcont
  40defc:	b	40df24 <ferror@plt+0xc334>
  40df00:	lsl	w8, w9, #3
  40df04:	cmp	w8, #0x1
  40df08:	b.lt	40df24 <ferror@plt+0xc334>  // b.tstop
  40df0c:	add	w19, w8, #0x1
  40df10:	mov	w0, #0x20                  	// #32
  40df14:	bl	411e00 <ferror@plt+0x10210>
  40df18:	sub	w19, w19, #0x1
  40df1c:	cmp	w19, #0x1
  40df20:	b.gt	40df10 <ferror@plt+0xc320>
  40df24:	adrp	x0, 432000 <ferror@plt+0x30410>
  40df28:	add	x0, x0, #0xe9e
  40df2c:	bl	411dd4 <ferror@plt+0x101e4>
  40df30:	ldr	w8, [x27, #3576]
  40df34:	sub	w8, w8, #0x1
  40df38:	str	w8, [x27, #3576]
  40df3c:	bl	412454 <ferror@plt+0x10864>
  40df40:	ldr	w8, [x27, #3576]
  40df44:	add	w8, w8, #0x1
  40df48:	str	w8, [x27, #3576]
  40df4c:	bl	405ff0 <ferror@plt+0x4400>
  40df50:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40df54:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40df58:	ldr	x8, [x8, #560]
  40df5c:	ldrsw	x9, [x9, #2656]
  40df60:	add	x0, x8, x9
  40df64:	bl	412114 <ferror@plt+0x10524>
  40df68:	adrp	x28, 45e000 <ferror@plt+0x5c410>
  40df6c:	ldr	x0, [x28, #3272]
  40df70:	mov	w1, wzr
  40df74:	bl	411ec0 <ferror@plt+0x102d0>
  40df78:	ldr	w8, [x25, #1340]
  40df7c:	cmp	w8, #0x1
  40df80:	b.lt	40e094 <ferror@plt+0xc4a4>  // b.tstop
  40df84:	adrp	x19, 425000 <ferror@plt+0x23410>
  40df88:	mov	w9, wzr
  40df8c:	mov	w21, #0x1                   	// #1
  40df90:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  40df94:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x5330>
  40df98:	add	x19, x19, #0xe11
  40df9c:	b	40dfc4 <ferror@plt+0xc3d4>
  40dfa0:	ldr	x8, [x23, #576]
  40dfa4:	mov	x0, x19
  40dfa8:	ldr	x1, [x8, x21, lsl #3]
  40dfac:	bl	4123d4 <ferror@plt+0x107e4>
  40dfb0:	ldr	w8, [x25, #1340]
  40dfb4:	mov	w9, #0x1                   	// #1
  40dfb8:	cmp	x21, w8, sxtw
  40dfbc:	add	x21, x21, #0x1
  40dfc0:	b.ge	40e018 <ferror@plt+0xc428>  // b.tcont
  40dfc4:	ldr	x10, [x22, #2664]
  40dfc8:	ldr	w10, [x10, x21, lsl #2]
  40dfcc:	cbnz	w10, 40dfb8 <ferror@plt+0xc3c8>
  40dfd0:	ldr	w8, [x27, #3576]
  40dfd4:	cmp	w8, #0x1
  40dfd8:	lsl	w24, w8, #3
  40dfdc:	b.lt	40dff4 <ferror@plt+0xc404>  // b.tstop
  40dfe0:	mov	w0, #0x9                   	// #9
  40dfe4:	bl	411e00 <ferror@plt+0x10210>
  40dfe8:	cmp	w24, #0xf
  40dfec:	sub	w24, w24, #0x8
  40dff0:	b.gt	40dfe0 <ferror@plt+0xc3f0>
  40dff4:	cmp	w24, #0x1
  40dff8:	b.lt	40dfa0 <ferror@plt+0xc3b0>  // b.tstop
  40dffc:	add	w24, w24, #0x1
  40e000:	mov	w0, #0x20                  	// #32
  40e004:	bl	411e00 <ferror@plt+0x10210>
  40e008:	sub	w24, w24, #0x1
  40e00c:	cmp	w24, #0x1
  40e010:	b.gt	40e000 <ferror@plt+0xc410>
  40e014:	b	40dfa0 <ferror@plt+0xc3b0>
  40e018:	cbz	w9, 40e094 <ferror@plt+0xc4a4>
  40e01c:	ldr	w8, [x27, #3576]
  40e020:	add	w9, w8, #0x1
  40e024:	str	w9, [x27, #3576]
  40e028:	tbnz	w8, #31, 40e058 <ferror@plt+0xc468>
  40e02c:	lsl	w8, w8, #3
  40e030:	add	w19, w8, #0x10
  40e034:	mov	w0, #0x9                   	// #9
  40e038:	bl	411e00 <ferror@plt+0x10210>
  40e03c:	sub	w19, w19, #0x8
  40e040:	cmp	w19, #0xf
  40e044:	b.gt	40e034 <ferror@plt+0xc444>
  40e048:	sub	w8, w19, #0x8
  40e04c:	cmp	w8, #0x1
  40e050:	b.ge	40e064 <ferror@plt+0xc474>  // b.tcont
  40e054:	b	40e07c <ferror@plt+0xc48c>
  40e058:	lsl	w8, w9, #3
  40e05c:	cmp	w8, #0x1
  40e060:	b.lt	40e07c <ferror@plt+0xc48c>  // b.tstop
  40e064:	add	w19, w8, #0x1
  40e068:	mov	w0, #0x20                  	// #32
  40e06c:	bl	411e00 <ferror@plt+0x10210>
  40e070:	sub	w19, w19, #0x1
  40e074:	cmp	w19, #0x1
  40e078:	b.gt	40e068 <ferror@plt+0xc478>
  40e07c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40e080:	add	x0, x0, #0xe29
  40e084:	bl	411dd4 <ferror@plt+0x101e4>
  40e088:	ldr	w8, [x27, #3576]
  40e08c:	sub	w8, w8, #0x1
  40e090:	str	w8, [x27, #3576]
  40e094:	bl	412454 <ferror@plt+0x10864>
  40e098:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40e09c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e0a0:	ldr	w8, [x8, #2628]
  40e0a4:	ldr	w9, [x9, #2428]
  40e0a8:	mov	w10, #0x4                   	// #4
  40e0ac:	str	w10, [x27, #3576]
  40e0b0:	orr	w8, w9, w8
  40e0b4:	cbz	w8, 40e0e4 <ferror@plt+0xc4f4>
  40e0b8:	mov	w0, #0x9                   	// #9
  40e0bc:	bl	411e00 <ferror@plt+0x10210>
  40e0c0:	mov	w0, #0x9                   	// #9
  40e0c4:	bl	411e00 <ferror@plt+0x10210>
  40e0c8:	mov	w0, #0x9                   	// #9
  40e0cc:	bl	411e00 <ferror@plt+0x10210>
  40e0d0:	mov	w0, #0x9                   	// #9
  40e0d4:	bl	411e00 <ferror@plt+0x10210>
  40e0d8:	adrp	x19, 432000 <ferror@plt+0x30410>
  40e0dc:	add	x19, x19, #0xf7f
  40e0e0:	b	40e198 <ferror@plt+0xc5a8>
  40e0e4:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  40e0e8:	ldr	w8, [x26, #2752]
  40e0ec:	ldr	w9, [x9, #1328]
  40e0f0:	mov	w0, #0x9                   	// #9
  40e0f4:	orr	w19, w9, w8
  40e0f8:	bl	411e00 <ferror@plt+0x10210>
  40e0fc:	mov	w0, #0x9                   	// #9
  40e100:	bl	411e00 <ferror@plt+0x10210>
  40e104:	mov	w0, #0x9                   	// #9
  40e108:	bl	411e00 <ferror@plt+0x10210>
  40e10c:	mov	w0, #0x9                   	// #9
  40e110:	bl	411e00 <ferror@plt+0x10210>
  40e114:	cbz	w19, 40e124 <ferror@plt+0xc534>
  40e118:	adrp	x19, 432000 <ferror@plt+0x30410>
  40e11c:	add	x19, x19, #0xf7f
  40e120:	b	40e198 <ferror@plt+0xc5a8>
  40e124:	adrp	x0, 423000 <ferror@plt+0x21410>
  40e128:	add	x0, x0, #0xe11
  40e12c:	bl	411dd4 <ferror@plt+0x101e4>
  40e130:	ldr	w8, [x27, #3576]
  40e134:	cmp	w8, #0x1
  40e138:	lsl	w19, w8, #3
  40e13c:	b.lt	40e184 <ferror@plt+0xc594>  // b.tstop
  40e140:	mov	w0, #0x9                   	// #9
  40e144:	bl	411e00 <ferror@plt+0x10210>
  40e148:	sub	w8, w19, #0x8
  40e14c:	cmp	w19, #0xf
  40e150:	mov	w19, w8
  40e154:	b.gt	40e140 <ferror@plt+0xc550>
  40e158:	cmp	w8, #0x1
  40e15c:	b.lt	40e190 <ferror@plt+0xc5a0>  // b.tstop
  40e160:	adrp	x19, 423000 <ferror@plt+0x21410>
  40e164:	add	w21, w8, #0x1
  40e168:	add	x19, x19, #0xe37
  40e16c:	mov	w0, #0x20                  	// #32
  40e170:	bl	411e00 <ferror@plt+0x10210>
  40e174:	sub	w21, w21, #0x1
  40e178:	cmp	w21, #0x1
  40e17c:	b.gt	40e16c <ferror@plt+0xc57c>
  40e180:	b	40e198 <ferror@plt+0xc5a8>
  40e184:	mov	w8, w19
  40e188:	cmp	w8, #0x1
  40e18c:	b.ge	40e160 <ferror@plt+0xc570>  // b.tcont
  40e190:	adrp	x19, 423000 <ferror@plt+0x21410>
  40e194:	add	x19, x19, #0xe37
  40e198:	mov	x0, x19
  40e19c:	bl	411dd4 <ferror@plt+0x101e4>
  40e1a0:	mov	w19, #0x1                   	// #1
  40e1a4:	str	w19, [x27, #3576]
  40e1a8:	bl	412454 <ferror@plt+0x10864>
  40e1ac:	bl	409af4 <ferror@plt+0x7f04>
  40e1b0:	mov	w8, #0x2                   	// #2
  40e1b4:	str	w8, [x27, #3576]
  40e1b8:	bl	412454 <ferror@plt+0x10864>
  40e1bc:	mov	w0, #0x1                   	// #1
  40e1c0:	bl	408e60 <ferror@plt+0x7270>
  40e1c4:	str	w19, [x27, #3576]
  40e1c8:	bl	412454 <ferror@plt+0x10864>
  40e1cc:	bl	409354 <ferror@plt+0x7764>
  40e1d0:	bl	412454 <ferror@plt+0x10864>
  40e1d4:	bl	412454 <ferror@plt+0x10864>
  40e1d8:	ldr	w8, [x20, #3048]
  40e1dc:	cbz	w8, 40e214 <ferror@plt+0xc624>
  40e1e0:	ldr	w8, [x27, #3576]
  40e1e4:	cmp	w8, #0x1
  40e1e8:	lsl	w19, w8, #3
  40e1ec:	b.lt	40e254 <ferror@plt+0xc664>  // b.tstop
  40e1f0:	mov	w0, #0x9                   	// #9
  40e1f4:	bl	411e00 <ferror@plt+0x10210>
  40e1f8:	sub	w8, w19, #0x8
  40e1fc:	cmp	w19, #0xf
  40e200:	mov	w19, w8
  40e204:	b.gt	40e1f0 <ferror@plt+0xc600>
  40e208:	cmp	w8, #0x1
  40e20c:	b.ge	40e260 <ferror@plt+0xc670>  // b.tcont
  40e210:	b	40e278 <ferror@plt+0xc688>
  40e214:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e218:	ldr	w8, [x8, #2512]
  40e21c:	cbz	w8, 40e400 <ferror@plt+0xc810>
  40e220:	ldr	w8, [x27, #3576]
  40e224:	cmp	w8, #0x1
  40e228:	lsl	w19, w8, #3
  40e22c:	b.lt	40e358 <ferror@plt+0xc768>  // b.tstop
  40e230:	mov	w0, #0x9                   	// #9
  40e234:	bl	411e00 <ferror@plt+0x10210>
  40e238:	sub	w8, w19, #0x8
  40e23c:	cmp	w19, #0xf
  40e240:	mov	w19, w8
  40e244:	b.gt	40e230 <ferror@plt+0xc640>
  40e248:	cmp	w8, #0x1
  40e24c:	b.ge	40e364 <ferror@plt+0xc774>  // b.tcont
  40e250:	b	40e37c <ferror@plt+0xc78c>
  40e254:	mov	w8, w19
  40e258:	cmp	w8, #0x1
  40e25c:	b.lt	40e278 <ferror@plt+0xc688>  // b.tstop
  40e260:	add	w19, w8, #0x1
  40e264:	mov	w0, #0x20                  	// #32
  40e268:	bl	411e00 <ferror@plt+0x10210>
  40e26c:	sub	w19, w19, #0x1
  40e270:	cmp	w19, #0x1
  40e274:	b.gt	40e264 <ferror@plt+0xc674>
  40e278:	adrp	x0, 425000 <ferror@plt+0x23410>
  40e27c:	add	x0, x0, #0xe38
  40e280:	bl	411dd4 <ferror@plt+0x101e4>
  40e284:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e288:	ldr	w8, [x8, #2512]
  40e28c:	cbz	w8, 40e400 <ferror@plt+0xc810>
  40e290:	ldr	w8, [x27, #3576]
  40e294:	cmp	w8, #0x1
  40e298:	lsl	w19, w8, #3
  40e29c:	b.lt	40e2c4 <ferror@plt+0xc6d4>  // b.tstop
  40e2a0:	mov	w0, #0x9                   	// #9
  40e2a4:	bl	411e00 <ferror@plt+0x10210>
  40e2a8:	sub	w8, w19, #0x8
  40e2ac:	cmp	w19, #0xf
  40e2b0:	mov	w19, w8
  40e2b4:	b.gt	40e2a0 <ferror@plt+0xc6b0>
  40e2b8:	cmp	w8, #0x1
  40e2bc:	b.ge	40e2d0 <ferror@plt+0xc6e0>  // b.tcont
  40e2c0:	b	40e2e8 <ferror@plt+0xc6f8>
  40e2c4:	mov	w8, w19
  40e2c8:	cmp	w8, #0x1
  40e2cc:	b.lt	40e2e8 <ferror@plt+0xc6f8>  // b.tstop
  40e2d0:	add	w19, w8, #0x1
  40e2d4:	mov	w0, #0x20                  	// #32
  40e2d8:	bl	411e00 <ferror@plt+0x10210>
  40e2dc:	sub	w19, w19, #0x1
  40e2e0:	cmp	w19, #0x1
  40e2e4:	b.gt	40e2d4 <ferror@plt+0xc6e4>
  40e2e8:	adrp	x0, 425000 <ferror@plt+0x23410>
  40e2ec:	add	x0, x0, #0xe6b
  40e2f0:	bl	411dd4 <ferror@plt+0x101e4>
  40e2f4:	ldr	w8, [x27, #3576]
  40e2f8:	add	w9, w8, #0x1
  40e2fc:	str	w9, [x27, #3576]
  40e300:	tbnz	w8, #31, 40e330 <ferror@plt+0xc740>
  40e304:	lsl	w8, w8, #3
  40e308:	add	w19, w8, #0x10
  40e30c:	mov	w0, #0x9                   	// #9
  40e310:	bl	411e00 <ferror@plt+0x10210>
  40e314:	sub	w19, w19, #0x8
  40e318:	cmp	w19, #0xf
  40e31c:	b.gt	40e30c <ferror@plt+0xc71c>
  40e320:	sub	w8, w19, #0x8
  40e324:	cmp	w8, #0x1
  40e328:	b.ge	40e33c <ferror@plt+0xc74c>  // b.tcont
  40e32c:	b	40e3e8 <ferror@plt+0xc7f8>
  40e330:	lsl	w8, w9, #3
  40e334:	cmp	w8, #0x1
  40e338:	b.lt	40e3e8 <ferror@plt+0xc7f8>  // b.tstop
  40e33c:	add	w19, w8, #0x1
  40e340:	mov	w0, #0x20                  	// #32
  40e344:	bl	411e00 <ferror@plt+0x10210>
  40e348:	sub	w19, w19, #0x1
  40e34c:	cmp	w19, #0x1
  40e350:	b.gt	40e340 <ferror@plt+0xc750>
  40e354:	b	40e3e8 <ferror@plt+0xc7f8>
  40e358:	mov	w8, w19
  40e35c:	cmp	w8, #0x1
  40e360:	b.lt	40e37c <ferror@plt+0xc78c>  // b.tstop
  40e364:	add	w19, w8, #0x1
  40e368:	mov	w0, #0x20                  	// #32
  40e36c:	bl	411e00 <ferror@plt+0x10210>
  40e370:	sub	w19, w19, #0x1
  40e374:	cmp	w19, #0x1
  40e378:	b.gt	40e368 <ferror@plt+0xc778>
  40e37c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40e380:	add	x0, x0, #0xe96
  40e384:	bl	411dd4 <ferror@plt+0x101e4>
  40e388:	ldr	w8, [x27, #3576]
  40e38c:	add	w9, w8, #0x1
  40e390:	str	w9, [x27, #3576]
  40e394:	tbnz	w8, #31, 40e3c4 <ferror@plt+0xc7d4>
  40e398:	lsl	w8, w8, #3
  40e39c:	add	w19, w8, #0x10
  40e3a0:	mov	w0, #0x9                   	// #9
  40e3a4:	bl	411e00 <ferror@plt+0x10210>
  40e3a8:	sub	w19, w19, #0x8
  40e3ac:	cmp	w19, #0xf
  40e3b0:	b.gt	40e3a0 <ferror@plt+0xc7b0>
  40e3b4:	sub	w8, w19, #0x8
  40e3b8:	cmp	w8, #0x1
  40e3bc:	b.ge	40e3d0 <ferror@plt+0xc7e0>  // b.tcont
  40e3c0:	b	40e3e8 <ferror@plt+0xc7f8>
  40e3c4:	lsl	w8, w9, #3
  40e3c8:	cmp	w8, #0x1
  40e3cc:	b.lt	40e3e8 <ferror@plt+0xc7f8>  // b.tstop
  40e3d0:	add	w19, w8, #0x1
  40e3d4:	mov	w0, #0x20                  	// #32
  40e3d8:	bl	411e00 <ferror@plt+0x10210>
  40e3dc:	sub	w19, w19, #0x1
  40e3e0:	cmp	w19, #0x1
  40e3e4:	b.gt	40e3d4 <ferror@plt+0xc7e4>
  40e3e8:	adrp	x0, 425000 <ferror@plt+0x23410>
  40e3ec:	add	x0, x0, #0xb1f
  40e3f0:	bl	411dd4 <ferror@plt+0x101e4>
  40e3f4:	ldr	w8, [x27, #3576]
  40e3f8:	sub	w8, w8, #0x1
  40e3fc:	str	w8, [x27, #3576]
  40e400:	bl	412454 <ferror@plt+0x10864>
  40e404:	ldr	x0, [x28, #3272]
  40e408:	mov	w1, #0x1                   	// #1
  40e40c:	bl	411ec0 <ferror@plt+0x102d0>
  40e410:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e414:	ldr	w8, [x8, #2536]
  40e418:	cmp	w8, #0x3
  40e41c:	b.ne	40e468 <ferror@plt+0xc878>  // b.any
  40e420:	adrp	x0, 425000 <ferror@plt+0x23410>
  40e424:	add	x0, x0, #0xea7
  40e428:	bl	411dd4 <ferror@plt+0x101e4>
  40e42c:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e430:	ldrb	w8, [x19, #32]
  40e434:	cbz	w8, 40e484 <ferror@plt+0xc894>
  40e438:	bl	41c5b4 <ferror@plt+0x1a9c4>
  40e43c:	ldrb	w8, [x19, #32]
  40e440:	cbz	w8, 40e4a8 <ferror@plt+0xc8b8>
  40e444:	ldp	x20, x19, [sp, #80]
  40e448:	ldp	x22, x21, [sp, #64]
  40e44c:	ldp	x24, x23, [sp, #48]
  40e450:	ldp	x26, x25, [sp, #32]
  40e454:	ldp	x28, x27, [sp, #16]
  40e458:	adrp	x0, 42a000 <ferror@plt+0x28410>
  40e45c:	add	x0, x0, #0xcdc
  40e460:	ldp	x29, x30, [sp], #96
  40e464:	b	411dd4 <ferror@plt+0x101e4>
  40e468:	ldp	x20, x19, [sp, #80]
  40e46c:	ldp	x22, x21, [sp, #64]
  40e470:	ldp	x24, x23, [sp, #48]
  40e474:	ldp	x26, x25, [sp, #32]
  40e478:	ldp	x28, x27, [sp, #16]
  40e47c:	ldp	x29, x30, [sp], #96
  40e480:	ret
  40e484:	ldr	x3, [x28, #3272]
  40e488:	adrp	x0, 424000 <ferror@plt+0x22410>
  40e48c:	add	x0, x0, #0x63
  40e490:	mov	w1, #0x2                   	// #2
  40e494:	mov	w2, #0x1                   	// #1
  40e498:	bl	401a80 <fwrite@plt>
  40e49c:	bl	41c5b4 <ferror@plt+0x1a9c4>
  40e4a0:	ldrb	w8, [x19, #32]
  40e4a4:	cbnz	w8, 40e444 <ferror@plt+0xc854>
  40e4a8:	ldr	x3, [x28, #3272]
  40e4ac:	adrp	x0, 444000 <ferror@plt+0x42410>
  40e4b0:	add	x0, x0, #0x94e
  40e4b4:	mov	w1, #0x2                   	// #2
  40e4b8:	mov	w2, #0x1                   	// #1
  40e4bc:	bl	401a80 <fwrite@plt>
  40e4c0:	b	40e444 <ferror@plt+0xc854>
  40e4c4:	sub	sp, sp, #0x50
  40e4c8:	stp	x22, x21, [sp, #48]
  40e4cc:	mov	w21, w0
  40e4d0:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e4d4:	add	x0, x0, #0xa88
  40e4d8:	stp	x29, x30, [sp, #16]
  40e4dc:	stp	x24, x23, [sp, #32]
  40e4e0:	stp	x20, x19, [sp, #64]
  40e4e4:	add	x29, sp, #0x10
  40e4e8:	mov	x20, x1
  40e4ec:	bl	4017c0 <_setjmp@plt>
  40e4f0:	cbz	w0, 40e580 <ferror@plt+0xc990>
  40e4f4:	adrp	x21, 45e000 <ferror@plt+0x5c410>
  40e4f8:	ldr	x20, [x21, #3272]
  40e4fc:	mov	w19, w0
  40e500:	cbz	x20, 40e52c <ferror@plt+0xc93c>
  40e504:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40e508:	ldrb	w8, [x8, #3656]
  40e50c:	tbnz	w8, #0, 40e52c <ferror@plt+0xc93c>
  40e510:	mov	x0, x20
  40e514:	bl	401bf0 <ferror@plt>
  40e518:	cbnz	w0, 40e52c <ferror@plt+0xc93c>
  40e51c:	mov	x0, x20
  40e520:	bl	401ab0 <fflush@plt>
  40e524:	ldr	x0, [x21, #3272]
  40e528:	bl	401890 <fclose@plt>
  40e52c:	sub	x0, x29, #0x4
  40e530:	bl	401a90 <wait@plt>
  40e534:	cmp	w0, #0x1
  40e538:	b.lt	40e564 <ferror@plt+0xc974>  // b.tstop
  40e53c:	mov	w20, #0xff7f                	// #65407
  40e540:	mov	w21, #0x2                   	// #2
  40e544:	ldur	w8, [x29, #-4]
  40e548:	sub	x0, x29, #0x4
  40e54c:	tst	w8, w20
  40e550:	ccmp	w19, #0x2, #0x0, ne  // ne = any
  40e554:	csel	w19, w21, w19, lt  // lt = tstop
  40e558:	bl	401a90 <wait@plt>
  40e55c:	cmp	w0, #0x0
  40e560:	b.gt	40e544 <ferror@plt+0xc954>
  40e564:	sub	w0, w19, #0x1
  40e568:	ldp	x20, x19, [sp, #64]
  40e56c:	ldp	x22, x21, [sp, #48]
  40e570:	ldp	x24, x23, [sp, #32]
  40e574:	ldp	x29, x30, [sp, #16]
  40e578:	add	sp, sp, #0x50
  40e57c:	ret
  40e580:	mov	w0, w21
  40e584:	mov	x1, x20
  40e588:	bl	40e660 <ferror@plt+0xca70>
  40e58c:	bl	40f2c4 <ferror@plt+0xd6d4>
  40e590:	bl	412454 <ferror@plt+0x10864>
  40e594:	bl	403968 <ferror@plt+0x1d78>
  40e598:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  40e59c:	ldr	w8, [x22, #568]
  40e5a0:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e5a4:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e5a8:	cmp	w8, #0x1
  40e5ac:	b.lt	40e604 <ferror@plt+0xca14>  // b.tstop
  40e5b0:	adrp	x19, 426000 <ferror@plt+0x24410>
  40e5b4:	mov	w23, #0x1                   	// #1
  40e5b8:	add	x19, x19, #0x30f
  40e5bc:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x5330>
  40e5c0:	ldr	x9, [x21, #3072]
  40e5c4:	ldr	w9, [x9, x23, lsl #2]
  40e5c8:	cbnz	w9, 40e5f8 <ferror@plt+0xca08>
  40e5cc:	ldr	w9, [x20, #328]
  40e5d0:	cmp	x23, x9
  40e5d4:	b.eq	40e5f8 <ferror@plt+0xca08>  // b.none
  40e5d8:	mov	w2, #0x5                   	// #5
  40e5dc:	mov	x0, xzr
  40e5e0:	mov	x1, x19
  40e5e4:	bl	401ae0 <dcgettext@plt>
  40e5e8:	ldr	x8, [x24, #608]
  40e5ec:	ldr	w1, [x8, x23, lsl #2]
  40e5f0:	bl	417364 <ferror@plt+0x15774>
  40e5f4:	ldr	w8, [x22, #568]
  40e5f8:	cmp	x23, w8, sxtw
  40e5fc:	add	x23, x23, #0x1
  40e600:	b.lt	40e5c0 <ferror@plt+0xc9d0>  // b.tstop
  40e604:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40e608:	ldr	w8, [x8, #2380]
  40e60c:	cbz	w8, 40e654 <ferror@plt+0xca64>
  40e610:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e614:	ldr	w8, [x8, #2752]
  40e618:	cbnz	w8, 40e654 <ferror@plt+0xca64>
  40e61c:	ldr	x8, [x21, #3072]
  40e620:	ldrsw	x9, [x20, #328]
  40e624:	ldr	w8, [x8, x9, lsl #2]
  40e628:	cbz	w8, 40e654 <ferror@plt+0xca64>
  40e62c:	adrp	x1, 426000 <ferror@plt+0x24410>
  40e630:	add	x1, x1, #0x326
  40e634:	mov	w2, #0x5                   	// #5
  40e638:	mov	x0, xzr
  40e63c:	bl	401ae0 <dcgettext@plt>
  40e640:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40e644:	ldr	x8, [x8, #608]
  40e648:	ldrsw	x9, [x20, #328]
  40e64c:	ldr	w1, [x8, x9, lsl #2]
  40e650:	bl	417364 <ferror@plt+0x15774>
  40e654:	bl	40ad90 <ferror@plt+0x91a0>
  40e658:	mov	w0, wzr
  40e65c:	bl	40fa00 <ferror@plt+0xde10>
  40e660:	sub	sp, sp, #0x90
  40e664:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40e668:	adrp	x14, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e66c:	mov	w15, #0x800                 	// #2048
  40e670:	str	w15, [x14, #3036]
  40e674:	mov	w14, #0x1                   	// #1
  40e678:	str	wzr, [x8, #3928]
  40e67c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e680:	adrp	x2, 465000 <stdin@@GLIBC_2.17+0x6330>
  40e684:	mov	w13, #0xffffffff            	// #-1
  40e688:	adrp	x3, 464000 <stdin@@GLIBC_2.17+0x5330>
  40e68c:	adrp	x4, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e690:	adrp	x5, 463000 <stdin@@GLIBC_2.17+0x4330>
  40e694:	strb	w14, [x8, #2440]
  40e698:	adrp	x8, 426000 <ferror@plt+0x24410>
  40e69c:	str	w13, [x2, #592]
  40e6a0:	str	w13, [x3, #584]
  40e6a4:	str	w13, [x4, #3008]
  40e6a8:	str	w13, [x5, #1328]
  40e6ac:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x5330>
  40e6b0:	add	x8, x8, #0x835
  40e6b4:	str	x8, [x13, #536]
  40e6b8:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40e6bc:	str	xzr, [x8, #3648]
  40e6c0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e6c4:	stp	x28, x27, [sp, #64]
  40e6c8:	stp	x26, x25, [sp, #80]
  40e6cc:	stp	x24, x23, [sp, #96]
  40e6d0:	stp	x20, x19, [sp, #128]
  40e6d4:	mov	x28, x1
  40e6d8:	str	w0, [sp, #12]
  40e6dc:	adrp	x27, 465000 <stdin@@GLIBC_2.17+0x6330>
  40e6e0:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e6e4:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e6e8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e6ec:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  40e6f0:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e6f4:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e6f8:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x4330>
  40e6fc:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e700:	adrp	x1, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e704:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e708:	str	wzr, [x8, #3040]
  40e70c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e710:	stp	x29, x30, [sp, #48]
  40e714:	stp	x22, x21, [sp, #112]
  40e718:	adrp	x7, 463000 <stdin@@GLIBC_2.17+0x4330>
  40e71c:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x5330>
  40e720:	adrp	x26, 465000 <stdin@@GLIBC_2.17+0x6330>
  40e724:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e728:	adrp	x30, 463000 <stdin@@GLIBC_2.17+0x4330>
  40e72c:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e730:	adrp	x16, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e734:	adrp	x17, 465000 <stdin@@GLIBC_2.17+0x6330>
  40e738:	adrp	x18, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e73c:	adrp	x6, 464000 <stdin@@GLIBC_2.17+0x5330>
  40e740:	adrp	x15, 463000 <stdin@@GLIBC_2.17+0x4330>
  40e744:	str	wzr, [x9, #2528]
  40e748:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e74c:	str	wzr, [x10, #3924]
  40e750:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e754:	str	wzr, [x11, #2752]
  40e758:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e75c:	str	wzr, [x12, #1336]
  40e760:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x4330>
  40e764:	str	w14, [x23, #3100]
  40e768:	str	wzr, [x27, #584]
  40e76c:	str	wzr, [x24, #3112]
  40e770:	str	wzr, [x25, #2532]
  40e774:	str	wzr, [x20, #2636]
  40e778:	str	wzr, [x0, #2600]
  40e77c:	str	wzr, [x1, #2512]
  40e780:	str	wzr, [x8, #3080]
  40e784:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e788:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e78c:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e790:	adrp	x27, 465000 <stdin@@GLIBC_2.17+0x6330>
  40e794:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e798:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  40e79c:	mov	w0, #0x800                 	// #2048
  40e7a0:	mov	w1, #0x1                   	// #1
  40e7a4:	add	x29, sp, #0x30
  40e7a8:	str	w14, [x6, #588]
  40e7ac:	str	w14, [x15, #1320]
  40e7b0:	str	w14, [x9, #2624]
  40e7b4:	str	wzr, [x7, #2380]
  40e7b8:	str	wzr, [x21, #616]
  40e7bc:	str	wzr, [x26, #3932]
  40e7c0:	str	wzr, [x22, #2428]
  40e7c4:	str	wzr, [x30, #1300]
  40e7c8:	str	wzr, [x19, #3032]
  40e7cc:	str	wzr, [x16, #2628]
  40e7d0:	str	wzr, [x17, #2628]
  40e7d4:	str	wzr, [x18, #2672]
  40e7d8:	str	wzr, [x10, #2436]
  40e7dc:	str	wzr, [x11, #3108]
  40e7e0:	str	wzr, [x12, #1324]
  40e7e4:	str	xzr, [x8, #2584]
  40e7e8:	str	wzr, [x24, #2648]
  40e7ec:	str	wzr, [x23, #3044]
  40e7f0:	strb	wzr, [x27, #2656]
  40e7f4:	strb	wzr, [x25, #3052]
  40e7f8:	str	xzr, [x20, #3640]
  40e7fc:	bl	411830 <ferror@plt+0xfc40>
  40e800:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40e804:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  40e808:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e80c:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e810:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e814:	str	x0, [x8, #560]
  40e818:	str	wzr, [x9, #600]
  40e81c:	str	wzr, [x10, #2656]
  40e820:	str	wzr, [x11, #2740]
  40e824:	str	wzr, [x12, #3088]
  40e828:	strb	wzr, [x0]
  40e82c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e830:	add	x0, x0, #0xe8
  40e834:	mov	w1, #0x1                   	// #1
  40e838:	bl	40253c <ferror@plt+0x94c>
  40e83c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e840:	add	x0, x0, #0xc8
  40e844:	mov	w1, #0x8                   	// #8
  40e848:	bl	40253c <ferror@plt+0x94c>
  40e84c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e850:	add	x0, x0, #0x108
  40e854:	mov	w1, #0x1                   	// #1
  40e858:	bl	40253c <ferror@plt+0x94c>
  40e85c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e860:	add	x0, x0, #0x128
  40e864:	mov	w1, #0x1                   	// #1
  40e868:	bl	40253c <ferror@plt+0x94c>
  40e86c:	adrp	x8, 426000 <ferror@plt+0x24410>
  40e870:	add	x8, x8, #0x270
  40e874:	ldr	q0, [x8]
  40e878:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e87c:	add	x21, x21, #0xa8
  40e880:	mov	w1, #0x8                   	// #8
  40e884:	mov	x0, x21
  40e888:	str	q0, [sp, #16]
  40e88c:	bl	40253c <ferror@plt+0x94c>
  40e890:	add	x1, sp, #0x10
  40e894:	mov	w2, #0x2                   	// #2
  40e898:	mov	x0, x21
  40e89c:	bl	4020d8 <ferror@plt+0x4e8>
  40e8a0:	bl	4177cc <ferror@plt+0x15bdc>
  40e8a4:	bl	417408 <ferror@plt+0x15818>
  40e8a8:	ldr	x0, [x28]
  40e8ac:	bl	401930 <__xpg_basename@plt>
  40e8b0:	adrp	x22, 456000 <ferror@plt+0x54410>
  40e8b4:	str	x0, [x22, #608]
  40e8b8:	cbz	x0, 40e8e0 <ferror@plt+0xccf0>
  40e8bc:	mov	x21, x0
  40e8c0:	bl	401790 <strlen@plt>
  40e8c4:	add	x8, x0, x21
  40e8c8:	ldurb	w8, [x8, #-1]
  40e8cc:	cmp	w8, #0x2b
  40e8d0:	b.ne	40e8e0 <ferror@plt+0xccf0>  // b.any
  40e8d4:	mov	w8, #0x1                   	// #1
  40e8d8:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40e8dc:	str	w8, [x9, #3032]
  40e8e0:	ldr	w1, [sp, #12]
  40e8e4:	adrp	x0, 456000 <ferror@plt+0x54410>
  40e8e8:	add	x0, x0, #0x2d0
  40e8ec:	mov	x2, x28
  40e8f0:	mov	w3, wzr
  40e8f4:	bl	41782c <ferror@plt+0x15c3c>
  40e8f8:	cbz	x0, 40f290 <ferror@plt+0xd6a0>
  40e8fc:	add	x1, sp, #0x10
  40e900:	sub	x2, x29, #0x4
  40e904:	mov	x21, x0
  40e908:	bl	418268 <ferror@plt+0x16678>
  40e90c:	cbz	w0, 40f0b0 <ferror@plt+0xd4c0>
  40e910:	adrp	x26, 426000 <ferror@plt+0x24410>
  40e914:	mov	w19, wzr
  40e918:	add	x26, x26, #0x170
  40e91c:	b	40e94c <ferror@plt+0xcd5c>
  40e920:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e924:	adrp	x1, 426000 <ferror@plt+0x24410>
  40e928:	add	x0, x0, #0xa8
  40e92c:	add	x1, x1, #0xdb9
  40e930:	mov	x2, xzr
  40e934:	bl	4022f0 <ferror@plt+0x700>
  40e938:	add	x1, sp, #0x10
  40e93c:	sub	x2, x29, #0x4
  40e940:	mov	x0, x21
  40e944:	bl	418268 <ferror@plt+0x16678>
  40e948:	cbz	w0, 40f0b0 <ferror@plt+0xd4c0>
  40e94c:	tbnz	w0, #31, 40f220 <ferror@plt+0xd630>
  40e950:	sub	w8, w0, #0x1
  40e954:	cmp	w8, #0x56
  40e958:	b.hi	40e938 <ferror@plt+0xcd48>  // b.pmore
  40e95c:	adr	x9, 40e920 <ferror@plt+0xcd30>
  40e960:	ldrh	w10, [x26, x8, lsl #1]
  40e964:	add	x9, x9, x10, lsl #2
  40e968:	br	x9
  40e96c:	mov	w8, #0x80                  	// #128
  40e970:	b	40ec40 <ferror@plt+0xd050>
  40e974:	mov	w8, #0x1                   	// #1
  40e978:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  40e97c:	str	w8, [x9, #3932]
  40e980:	b	40e938 <ferror@plt+0xcd48>
  40e984:	mov	w8, #0x1                   	// #1
  40e988:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e98c:	str	w8, [x9, #2512]
  40e990:	b	40e938 <ferror@plt+0xcd48>
  40e994:	mov	w8, #0x1                   	// #1
  40e998:	str	w8, [x23, #3044]
  40e99c:	b	40e938 <ferror@plt+0xcd48>
  40e9a0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e9a4:	mov	w9, #0x1                   	// #1
  40e9a8:	strb	w9, [x8, #32]
  40e9ac:	b	40e938 <ferror@plt+0xcd48>
  40e9b0:	mov	w8, #0x1                   	// #1
  40e9b4:	str	w8, [x24, #2648]
  40e9b8:	b	40e938 <ferror@plt+0xcd48>
  40e9bc:	mov	w8, #0x1                   	// #1
  40e9c0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  40e9c4:	str	w8, [x9, #616]
  40e9c8:	b	40e938 <ferror@plt+0xcd48>
  40e9cc:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e9d0:	adrp	x1, 426000 <ferror@plt+0x24410>
  40e9d4:	add	x0, x0, #0xa8
  40e9d8:	add	x1, x1, #0xd63
  40e9dc:	b	40e930 <ferror@plt+0xcd40>
  40e9e0:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e9e4:	adrp	x1, 426000 <ferror@plt+0x24410>
  40e9e8:	add	x0, x0, #0xa8
  40e9ec:	add	x1, x1, #0xda8
  40e9f0:	b	40e930 <ferror@plt+0xcd40>
  40e9f4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40e9f8:	adrp	x1, 426000 <ferror@plt+0x24410>
  40e9fc:	add	x0, x0, #0xa8
  40ea00:	add	x1, x1, #0xcc7
  40ea04:	b	40e930 <ferror@plt+0xcd40>
  40ea08:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ea0c:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ea10:	add	x0, x0, #0xa8
  40ea14:	add	x1, x1, #0xd87
  40ea18:	b	40e930 <ferror@plt+0xcd40>
  40ea1c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ea20:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ea24:	add	x0, x0, #0xa8
  40ea28:	add	x1, x1, #0xd77
  40ea2c:	b	40e930 <ferror@plt+0xcd40>
  40ea30:	mov	w8, #0x1                   	// #1
  40ea34:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  40ea38:	str	w8, [x9, #584]
  40ea3c:	b	40e938 <ferror@plt+0xcd48>
  40ea40:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ea44:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ea48:	add	x0, x0, #0xa8
  40ea4c:	add	x1, x1, #0xd05
  40ea50:	b	40e930 <ferror@plt+0xcd40>
  40ea54:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ea58:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ea5c:	add	x0, x0, #0xa8
  40ea60:	add	x1, x1, #0xcb8
  40ea64:	b	40e930 <ferror@plt+0xcd40>
  40ea68:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ea6c:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ea70:	add	x0, x0, #0xa8
  40ea74:	add	x1, x1, #0xd97
  40ea78:	b	40e930 <ferror@plt+0xcd40>
  40ea7c:	ldr	x8, [sp, #16]
  40ea80:	mov	w9, #0x1                   	// #1
  40ea84:	strb	w9, [x25, #3052]
  40ea88:	str	x8, [x20, #3640]
  40ea8c:	b	40e938 <ferror@plt+0xcd48>
  40ea90:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40ea94:	mov	w9, #0x1                   	// #1
  40ea98:	str	w9, [x8, #3584]
  40ea9c:	b	40e938 <ferror@plt+0xcd48>
  40eaa0:	mov	w8, #0x1                   	// #1
  40eaa4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40eaa8:	str	w8, [x9, #3112]
  40eaac:	b	40e938 <ferror@plt+0xcd48>
  40eab0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40eab4:	str	wzr, [x8, #1320]
  40eab8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40eabc:	str	wzr, [x8, #588]
  40eac0:	mov	w8, #0x1                   	// #1
  40eac4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40eac8:	str	w8, [x9, #2428]
  40eacc:	str	w8, [x23, #3044]
  40ead0:	b	40e938 <ferror@plt+0xcd48>
  40ead4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ead8:	adrp	x1, 426000 <ferror@plt+0x24410>
  40eadc:	add	x0, x0, #0xa8
  40eae0:	add	x1, x1, #0xc55
  40eae4:	b	40e930 <ferror@plt+0xcd40>
  40eae8:	str	x28, [sp]
  40eaec:	ldr	x28, [sp, #16]
  40eaf0:	ldrb	w8, [x28]
  40eaf4:	cbz	w8, 40eb08 <ferror@plt+0xcf18>
  40eaf8:	cmp	w8, #0x3d
  40eafc:	b.eq	40eb08 <ferror@plt+0xcf18>  // b.none
  40eb00:	ldrb	w8, [x28, #1]!
  40eb04:	cbnz	w8, 40eaf8 <ferror@plt+0xcf08>
  40eb08:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40eb0c:	adrp	x1, 423000 <ferror@plt+0x21410>
  40eb10:	add	x0, x0, #0xe8
  40eb14:	add	x1, x1, #0x69e
  40eb18:	mov	x20, x25
  40eb1c:	mov	x25, x27
  40eb20:	bl	401e1c <ferror@plt+0x22c>
  40eb24:	ldrb	w8, [x28]
  40eb28:	ldr	x1, [sp, #16]
  40eb2c:	cbz	w8, 40ef98 <ferror@plt+0xd3a8>
  40eb30:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  40eb34:	add	x22, x22, #0xe8
  40eb38:	sub	w2, w28, w1
  40eb3c:	mov	x0, x22
  40eb40:	bl	4021ac <ferror@plt+0x5bc>
  40eb44:	adrp	x1, 426000 <ferror@plt+0x24410>
  40eb48:	add	x1, x1, #0xc7
  40eb4c:	mov	x0, x22
  40eb50:	bl	401e1c <ferror@plt+0x22c>
  40eb54:	add	x1, x28, #0x1
  40eb58:	mov	x0, x22
  40eb5c:	bl	401e1c <ferror@plt+0x22c>
  40eb60:	adrp	x1, 423000 <ferror@plt+0x21410>
  40eb64:	add	x1, x1, #0xb33
  40eb68:	b	40efb0 <ferror@plt+0xd3c0>
  40eb6c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40eb70:	str	wzr, [x8, #2636]
  40eb74:	b	40e938 <ferror@plt+0xcd48>
  40eb78:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40eb7c:	adrp	x1, 444000 <ferror@plt+0x42410>
  40eb80:	adrp	x2, 42c000 <ferror@plt+0x2a410>
  40eb84:	add	x0, x0, #0xe8
  40eb88:	add	x1, x1, #0x9b7
  40eb8c:	add	x2, x2, #0xa46
  40eb90:	bl	40228c <ferror@plt+0x69c>
  40eb94:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40eb98:	str	wzr, [x8, #2624]
  40eb9c:	b	40e938 <ferror@plt+0xcd48>
  40eba0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40eba4:	str	wzr, [x8, #1324]
  40eba8:	b	40e938 <ferror@plt+0xcd48>
  40ebac:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40ebb0:	str	wzr, [x8, #1328]
  40ebb4:	b	40e938 <ferror@plt+0xcd48>
  40ebb8:	mov	w8, #0x1                   	// #1
  40ebbc:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  40ebc0:	str	w8, [x9, #2380]
  40ebc4:	b	40e938 <ferror@plt+0xcd48>
  40ebc8:	mov	w8, #0x1                   	// #1
  40ebcc:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  40ebd0:	str	w8, [x9, #584]
  40ebd4:	b	40e938 <ferror@plt+0xcd48>
  40ebd8:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ebdc:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ebe0:	add	x0, x0, #0xa8
  40ebe4:	add	x1, x1, #0xd2b
  40ebe8:	b	40e930 <ferror@plt+0xcd40>
  40ebec:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ebf0:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ebf4:	add	x0, x0, #0xa8
  40ebf8:	add	x1, x1, #0xc3c
  40ebfc:	b	40e930 <ferror@plt+0xcd40>
  40ec00:	mov	w8, #0x1                   	// #1
  40ec04:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  40ec08:	str	w8, [x9, #1328]
  40ec0c:	b	40e938 <ferror@plt+0xcd48>
  40ec10:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40ec14:	str	wzr, [x8, #588]
  40ec18:	b	40e938 <ferror@plt+0xcd48>
  40ec1c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ec20:	adrp	x1, 444000 <ferror@plt+0x42410>
  40ec24:	adrp	x2, 43a000 <ferror@plt+0x38410>
  40ec28:	add	x0, x0, #0xe8
  40ec2c:	add	x1, x1, #0x9b7
  40ec30:	add	x2, x2, #0x998
  40ec34:	bl	40228c <ferror@plt+0x69c>
  40ec38:	b	40e938 <ferror@plt+0xcd48>
  40ec3c:	mov	w8, #0x100                 	// #256
  40ec40:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ec44:	str	w8, [x9, #3008]
  40ec48:	b	40e938 <ferror@plt+0xcd48>
  40ec4c:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  40ec50:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  40ec54:	ldr	x9, [x9, #1688]
  40ec58:	ldr	x8, [x8, #1680]
  40ec5c:	lsl	x9, x9, #2
  40ec60:	ldr	w10, [x8, x9]
  40ec64:	orr	w10, w10, #0x1
  40ec68:	str	w10, [x8, x9]
  40ec6c:	b	40e938 <ferror@plt+0xcd48>
  40ec70:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40ec74:	str	wzr, [x8, #2380]
  40ec78:	b	40e938 <ferror@plt+0xcd48>
  40ec7c:	ldr	x8, [sp, #16]
  40ec80:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  40ec84:	str	x8, [x9, #3664]
  40ec88:	b	40e938 <ferror@plt+0xcd48>
  40ec8c:	mov	w8, #0x1                   	// #1
  40ec90:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ec94:	str	w8, [x9, #2600]
  40ec98:	b	40e938 <ferror@plt+0xcd48>
  40ec9c:	mov	w8, #0x1                   	// #1
  40eca0:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  40eca4:	str	w8, [x9, #1320]
  40eca8:	b	40e938 <ferror@plt+0xcd48>
  40ecac:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ecb0:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ecb4:	add	x0, x0, #0xa8
  40ecb8:	add	x1, x1, #0xd4f
  40ecbc:	b	40e930 <ferror@plt+0xcd40>
  40ecc0:	mov	w8, #0x1                   	// #1
  40ecc4:	b	40ece4 <ferror@plt+0xd0f4>
  40ecc8:	mov	w8, #0x1                   	// #1
  40eccc:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ecd0:	str	w8, [x9, #2628]
  40ecd4:	b	40e938 <ferror@plt+0xcd48>
  40ecd8:	mov	w8, #0x1                   	// #1
  40ecdc:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ece0:	str	w8, [x9, #2436]
  40ece4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ece8:	str	w8, [x9, #3108]
  40ecec:	b	40e938 <ferror@plt+0xcd48>
  40ecf0:	cbz	w19, 40efd0 <ferror@plt+0xd3e0>
  40ecf4:	ldr	x8, [sp, #16]
  40ecf8:	cbnz	x8, 40eff4 <ferror@plt+0xd404>
  40ecfc:	b	40e938 <ferror@plt+0xcd48>
  40ed00:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ed04:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ed08:	add	x0, x0, #0xa8
  40ed0c:	add	x1, x1, #0xd3d
  40ed10:	b	40e930 <ferror@plt+0xcd40>
  40ed14:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ed18:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ed1c:	add	x0, x0, #0xa8
  40ed20:	add	x1, x1, #0xd18
  40ed24:	b	40e930 <ferror@plt+0xcd40>
  40ed28:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ed2c:	str	wzr, [x8, #3100]
  40ed30:	b	40e938 <ferror@plt+0xcd48>
  40ed34:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ed38:	str	wzr, [x8, #2512]
  40ed3c:	b	40e938 <ferror@plt+0xcd48>
  40ed40:	mov	w8, #0x1                   	// #1
  40ed44:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ed48:	str	w8, [x9, #2636]
  40ed4c:	b	40e938 <ferror@plt+0xcd48>
  40ed50:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ed54:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ed58:	add	x0, x0, #0xa8
  40ed5c:	add	x1, x1, #0xc92
  40ed60:	b	40e930 <ferror@plt+0xcd40>
  40ed64:	mov	w8, #0x1                   	// #1
  40ed68:	strb	w8, [x27, #2656]
  40ed6c:	b	40e938 <ferror@plt+0xcd48>
  40ed70:	mov	w8, #0x1                   	// #1
  40ed74:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ed78:	str	w8, [x9, #2624]
  40ed7c:	b	40e938 <ferror@plt+0xcd48>
  40ed80:	mov	w8, #0x1                   	// #1
  40ed84:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  40ed88:	str	w8, [x9, #1300]
  40ed8c:	b	40e938 <ferror@plt+0xcd48>
  40ed90:	mov	w8, #0x1                   	// #1
  40ed94:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ed98:	str	w8, [x9, #3032]
  40ed9c:	b	40e938 <ferror@plt+0xcd48>
  40eda0:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40eda4:	str	wzr, [x8, #592]
  40eda8:	b	40e938 <ferror@plt+0xcd48>
  40edac:	mov	w8, #0x1                   	// #1
  40edb0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  40edb4:	str	w8, [x9, #588]
  40edb8:	b	40e938 <ferror@plt+0xcd48>
  40edbc:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40edc0:	adrp	x1, 426000 <ferror@plt+0x24410>
  40edc4:	add	x0, x0, #0xa8
  40edc8:	add	x1, x1, #0xc7e
  40edcc:	b	40e930 <ferror@plt+0xcd40>
  40edd0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40edd4:	str	wzr, [x8, #1320]
  40edd8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40eddc:	str	wzr, [x8, #588]
  40ede0:	mov	w8, #0x1                   	// #1
  40ede4:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  40ede8:	str	w8, [x9, #2628]
  40edec:	str	w8, [x23, #3044]
  40edf0:	b	40e938 <ferror@plt+0xcd48>
  40edf4:	mov	w8, #0x1                   	// #1
  40edf8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40edfc:	str	w8, [x9, #2532]
  40ee00:	b	40e938 <ferror@plt+0xcd48>
  40ee04:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ee08:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ee0c:	add	x0, x0, #0xa8
  40ee10:	add	x1, x1, #0xddd
  40ee14:	b	40e930 <ferror@plt+0xcd40>
  40ee18:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ee1c:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ee20:	add	x0, x0, #0xa8
  40ee24:	add	x1, x1, #0xcf0
  40ee28:	b	40e930 <ferror@plt+0xcd40>
  40ee2c:	ldr	x8, [sp, #16]
  40ee30:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  40ee34:	str	x8, [x9, #3624]
  40ee38:	b	40e938 <ferror@plt+0xcd48>
  40ee3c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ee40:	str	wzr, [x8, #2600]
  40ee44:	b	40e938 <ferror@plt+0xcd48>
  40ee48:	ldr	x8, [sp, #16]
  40ee4c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  40ee50:	str	x8, [x9, #536]
  40ee54:	b	40e938 <ferror@plt+0xcd48>
  40ee58:	mov	w8, #0x1                   	// #1
  40ee5c:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ee60:	str	w8, [x9, #2672]
  40ee64:	b	40e938 <ferror@plt+0xcd48>
  40ee68:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ee6c:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ee70:	add	x0, x0, #0xa8
  40ee74:	add	x1, x1, #0xcdc
  40ee78:	b	40e930 <ferror@plt+0xcd40>
  40ee7c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ee80:	str	wzr, [x8, #2628]
  40ee84:	b	40e938 <ferror@plt+0xcd48>
  40ee88:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40ee8c:	str	wzr, [x8, #1300]
  40ee90:	b	40e938 <ferror@plt+0xcd48>
  40ee94:	ldr	x0, [sp, #16]
  40ee98:	mov	x1, xzr
  40ee9c:	mov	w2, wzr
  40eea0:	bl	401a10 <strtol@plt>
  40eea4:	adrp	x8, 456000 <ferror@plt+0x54410>
  40eea8:	str	w0, [x8, #632]
  40eeac:	b	40e938 <ferror@plt+0xcd48>
  40eeb0:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40eeb4:	adrp	x1, 426000 <ferror@plt+0x24410>
  40eeb8:	add	x0, x0, #0xa8
  40eebc:	add	x1, x1, #0xdcb
  40eec0:	b	40e930 <ferror@plt+0xcd40>
  40eec4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40eec8:	str	wzr, [x8, #1320]
  40eecc:	b	40e938 <ferror@plt+0xcd48>
  40eed0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40eed4:	str	wzr, [x8, #2672]
  40eed8:	b	40e938 <ferror@plt+0xcd48>
  40eedc:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40eee0:	str	wzr, [x8, #584]
  40eee4:	b	40e938 <ferror@plt+0xcd48>
  40eee8:	mov	w8, #0x1                   	// #1
  40eeec:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  40eef0:	str	w8, [x9, #1324]
  40eef4:	b	40e938 <ferror@plt+0xcd48>
  40eef8:	ldr	x8, [sp, #16]
  40eefc:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  40ef00:	mov	w10, #0x1                   	// #1
  40ef04:	str	x8, [x9, #3616]
  40ef08:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ef0c:	str	w10, [x8, #3080]
  40ef10:	b	40e938 <ferror@plt+0xcd48>
  40ef14:	mov	w8, #0x1                   	// #1
  40ef18:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  40ef1c:	str	w8, [x9, #592]
  40ef20:	b	40e938 <ferror@plt+0xcd48>
  40ef24:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ef28:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ef2c:	add	x0, x0, #0xa8
  40ef30:	add	x1, x1, #0xdef
  40ef34:	b	40e930 <ferror@plt+0xcd40>
  40ef38:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ef3c:	ldr	w8, [x9, #3040]
  40ef40:	add	w8, w8, #0x1
  40ef44:	str	w8, [x9, #3040]
  40ef48:	b	40e938 <ferror@plt+0xcd48>
  40ef4c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ef50:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ef54:	add	x0, x0, #0xa8
  40ef58:	add	x1, x1, #0xc6d
  40ef5c:	b	40e930 <ferror@plt+0xcd40>
  40ef60:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ef64:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ef68:	add	x0, x0, #0xa8
  40ef6c:	add	x1, x1, #0xca5
  40ef70:	b	40e930 <ferror@plt+0xcd40>
  40ef74:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ef78:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ef7c:	add	x0, x0, #0xa8
  40ef80:	add	x1, x1, #0xc23
  40ef84:	b	40e930 <ferror@plt+0xcd40>
  40ef88:	ldr	x8, [sp, #16]
  40ef8c:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ef90:	str	x8, [x9, #2584]
  40ef94:	b	40e938 <ferror@plt+0xcd48>
  40ef98:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ef9c:	add	x22, x22, #0xe8
  40efa0:	mov	x0, x22
  40efa4:	bl	401e1c <ferror@plt+0x22c>
  40efa8:	adrp	x1, 423000 <ferror@plt+0x21410>
  40efac:	add	x1, x1, #0xb19
  40efb0:	mov	x0, x22
  40efb4:	bl	401e1c <ferror@plt+0x22c>
  40efb8:	ldr	x28, [sp]
  40efbc:	mov	x27, x25
  40efc0:	mov	x25, x20
  40efc4:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  40efc8:	adrp	x22, 456000 <ferror@plt+0x54410>
  40efcc:	b	40e938 <ferror@plt+0xcd48>
  40efd0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40efd4:	str	wzr, [x8, #588]
  40efd8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40efdc:	str	wzr, [x8, #1320]
  40efe0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40efe4:	mov	w19, #0x1                   	// #1
  40efe8:	str	wzr, [x8, #2428]
  40efec:	ldr	x8, [sp, #16]
  40eff0:	cbz	x8, 40e938 <ferror@plt+0xcd48>
  40eff4:	mov	x22, xzr
  40eff8:	b	40f010 <ferror@plt+0xd420>
  40effc:	mov	w9, #0x1                   	// #1
  40f000:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x5330>
  40f004:	str	w9, [x10, #588]
  40f008:	add	x22, x22, #0x1
  40f00c:	cbz	x8, 40efc4 <ferror@plt+0xd3d4>
  40f010:	ldrb	w9, [x8, x22]
  40f014:	sub	w10, w9, #0x46
  40f018:	cmp	w10, #0x2c
  40f01c:	b.hi	40f084 <ferror@plt+0xd494>  // b.pmore
  40f020:	adrp	x9, 426000 <ferror@plt+0x24410>
  40f024:	add	x9, x9, #0x21e
  40f028:	adr	x11, 40effc <ferror@plt+0xd40c>
  40f02c:	ldrb	w12, [x9, x10]
  40f030:	add	x11, x11, x12, lsl #2
  40f034:	br	x11
  40f038:	mov	w9, #0x1                   	// #1
  40f03c:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f040:	str	w9, [x10, #2628]
  40f044:	b	40f008 <ferror@plt+0xd418>
  40f048:	mov	w9, #0x1                   	// #1
  40f04c:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f050:	str	w9, [x10, #2628]
  40f054:	b	40f008 <ferror@plt+0xd418>
  40f058:	mov	w9, #0x1                   	// #1
  40f05c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f060:	str	w9, [x10, #2428]
  40f064:	b	40f008 <ferror@plt+0xd418>
  40f068:	mov	w9, #0x1                   	// #1
  40f06c:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x4330>
  40f070:	str	w9, [x10, #1320]
  40f074:	b	40f008 <ferror@plt+0xd418>
  40f078:	mov	w9, #0x1                   	// #1
  40f07c:	str	w9, [x23, #3044]
  40f080:	b	40f008 <ferror@plt+0xd418>
  40f084:	cbz	w9, 40efc4 <ferror@plt+0xd3d4>
  40f088:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f08c:	add	x1, x1, #0xc0c
  40f090:	mov	w2, #0x5                   	// #5
  40f094:	mov	x0, xzr
  40f098:	bl	401ae0 <dcgettext@plt>
  40f09c:	ldr	x8, [sp, #16]
  40f0a0:	ldrb	w1, [x8, x22]
  40f0a4:	bl	411ae0 <ferror@plt+0xfef0>
  40f0a8:	ldr	x8, [sp, #16]
  40f0ac:	b	40f008 <ferror@plt+0xd418>
  40f0b0:	mov	x0, x21
  40f0b4:	bl	418858 <ferror@plt+0x16c68>
  40f0b8:	ldursw	x8, [x29, #-4]
  40f0bc:	ldr	w11, [sp, #12]
  40f0c0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f0c4:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f0c8:	sub	w11, w11, w8
  40f0cc:	add	x8, x28, x8, lsl #3
  40f0d0:	cmp	w11, #0x1
  40f0d4:	str	w11, [x9, #344]
  40f0d8:	str	x8, [x10, #2608]
  40f0dc:	b.lt	40f0e8 <ferror@plt+0xd4f8>  // b.tstop
  40f0e0:	ldr	x0, [x8]
  40f0e4:	b	40f0ec <ferror@plt+0xd4fc>
  40f0e8:	mov	x0, xzr
  40f0ec:	bl	4234e4 <ferror@plt+0x218f4>
  40f0f0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f0f4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f0f8:	str	wzr, [x8, #360]
  40f0fc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40f100:	str	wzr, [x9, #2492]
  40f104:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f108:	str	wzr, [x8, #1340]
  40f10c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f110:	str	wzr, [x9, #3028]
  40f114:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f118:	str	wzr, [x8, #328]
  40f11c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f120:	str	wzr, [x9, #2624]
  40f124:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f128:	str	wzr, [x8, #568]
  40f12c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40f130:	str	wzr, [x9, #2652]
  40f134:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f138:	str	wzr, [x8, #624]
  40f13c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f140:	str	wzr, [x9, #3068]
  40f144:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f148:	str	wzr, [x8, #2576]
  40f14c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40f150:	str	wzr, [x9, #2456]
  40f154:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f158:	str	wzr, [x8, #264]
  40f15c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40f160:	str	wzr, [x9, #3920]
  40f164:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  40f168:	str	wzr, [x8, #620]
  40f16c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f170:	str	wzr, [x9, #544]
  40f174:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  40f178:	str	wzr, [x8, #2432]
  40f17c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f180:	str	wzr, [x9, #2632]
  40f184:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  40f188:	str	wzr, [x8, #2408]
  40f18c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40f190:	str	wzr, [x9, #1304]
  40f194:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f198:	str	wzr, [x8, #2636]
  40f19c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f1a0:	str	wzr, [x9, #2424]
  40f1a4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f1a8:	str	wzr, [x8, #2444]
  40f1ac:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40f1b0:	str	wzr, [x9, #3104]
  40f1b4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f1b8:	str	wzr, [x8, #2376]
  40f1bc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f1c0:	str	wzr, [x9, #3092]
  40f1c4:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  40f1c8:	str	wzr, [x8, #3048]
  40f1cc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f1d0:	str	wzr, [x9, #2372]
  40f1d4:	mov	w9, #0x1                   	// #1
  40f1d8:	str	w9, [x8, #2536]
  40f1dc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40f1e0:	str	w9, [x8, #1332]
  40f1e4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f1e8:	str	wzr, [x8, #2652]
  40f1ec:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f1f0:	str	w9, [x8, #2604]
  40f1f4:	bl	411294 <ferror@plt+0xf6a4>
  40f1f8:	ldp	x20, x19, [sp, #128]
  40f1fc:	ldp	x22, x21, [sp, #112]
  40f200:	ldp	x24, x23, [sp, #96]
  40f204:	ldp	x26, x25, [sp, #80]
  40f208:	ldp	x28, x27, [sp, #64]
  40f20c:	ldp	x29, x30, [sp, #48]
  40f210:	add	sp, sp, #0x90
  40f214:	ret
  40f218:	bl	4111c0 <ferror@plt+0xf5d0>
  40f21c:	b	40f280 <ferror@plt+0xd690>
  40f220:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40f224:	ldr	x19, [x8, #3264]
  40f228:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f22c:	add	x1, x1, #0xbe5
  40f230:	mov	w2, #0x5                   	// #5
  40f234:	mov	x0, xzr
  40f238:	bl	401ae0 <dcgettext@plt>
  40f23c:	ldr	x2, [x22, #608]
  40f240:	mov	x1, x0
  40f244:	mov	x0, x19
  40f248:	bl	401bc0 <fprintf@plt>
  40f24c:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f250:	add	x0, x0, #0xa88
  40f254:	mov	w1, #0x2                   	// #2
  40f258:	bl	401b20 <longjmp@plt>
  40f25c:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f260:	add	x1, x1, #0xc35
  40f264:	mov	w2, #0x5                   	// #5
  40f268:	mov	x0, xzr
  40f26c:	bl	401ae0 <dcgettext@plt>
  40f270:	ldr	x1, [x22, #608]
  40f274:	adrp	x2, 456000 <ferror@plt+0x54410>
  40f278:	add	x2, x2, #0x280
  40f27c:	bl	401b60 <printf@plt>
  40f280:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f284:	add	x0, x0, #0xa88
  40f288:	mov	w1, #0x1                   	// #1
  40f28c:	bl	401b20 <longjmp@plt>
  40f290:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40f294:	ldr	x19, [x8, #3264]
  40f298:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f29c:	add	x1, x1, #0xbbc
  40f2a0:	mov	w2, #0x5                   	// #5
  40f2a4:	bl	401ae0 <dcgettext@plt>
  40f2a8:	mov	x1, x0
  40f2ac:	mov	x0, x19
  40f2b0:	bl	401bc0 <fprintf@plt>
  40f2b4:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f2b8:	add	x0, x0, #0xa88
  40f2bc:	mov	w1, #0x2                   	// #2
  40f2c0:	bl	401b20 <longjmp@plt>
  40f2c4:	stp	x29, x30, [sp, #-80]!
  40f2c8:	mov	w1, #0x1                   	// #1
  40f2cc:	mov	x0, xzr
  40f2d0:	stp	x26, x25, [sp, #16]
  40f2d4:	stp	x24, x23, [sp, #32]
  40f2d8:	stp	x22, x21, [sp, #48]
  40f2dc:	stp	x20, x19, [sp, #64]
  40f2e0:	mov	x29, sp
  40f2e4:	bl	411ec0 <ferror@plt+0x102d0>
  40f2e8:	bl	414acc <ferror@plt+0x12edc>
  40f2ec:	cbnz	w0, 40f9e0 <ferror@plt+0xddf0>
  40f2f0:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f2f4:	ldr	w8, [x8, #3928]
  40f2f8:	cbnz	w8, 40f9f8 <ferror@plt+0xde08>
  40f2fc:	adrp	x0, 426000 <ferror@plt+0x24410>
  40f300:	add	x0, x0, #0xe13
  40f304:	bl	401b90 <getenv@plt>
  40f308:	cbz	x0, 40f318 <ferror@plt+0xd728>
  40f30c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f310:	mov	w9, #0x1                   	// #1
  40f314:	str	w9, [x8, #3112]
  40f318:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f31c:	ldr	w8, [x8, #584]
  40f320:	cbz	w8, 40f540 <ferror@plt+0xd950>
  40f324:	adrp	x0, 426000 <ferror@plt+0x24410>
  40f328:	adrp	x1, 428000 <ferror@plt+0x26410>
  40f32c:	add	x0, x0, #0x263
  40f330:	add	x1, x1, #0x835
  40f334:	bl	4018a0 <fopen@plt>
  40f338:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f33c:	str	x0, [x8, #608]
  40f340:	cbnz	x0, 40f360 <ferror@plt+0xd770>
  40f344:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f348:	add	x1, x1, #0xe23
  40f34c:	mov	w2, #0x5                   	// #5
  40f350:	bl	401ae0 <dcgettext@plt>
  40f354:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f358:	add	x1, x1, #0x263
  40f35c:	bl	411ae0 <ferror@plt+0xfef0>
  40f360:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40f364:	ldr	w8, [x8, #584]
  40f368:	cmp	w8, #0x1
  40f36c:	b.hi	40f378 <ferror@plt+0xd788>  // b.pmore
  40f370:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f374:	str	w8, [x9, #3924]
  40f378:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f37c:	ldr	w8, [x8, #592]
  40f380:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f384:	cmp	w8, #0x1
  40f388:	b.hi	40f390 <ferror@plt+0xd7a0>  // b.pmore
  40f38c:	str	w8, [x20, #2752]
  40f390:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f394:	ldr	w8, [x24, #3040]
  40f398:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f39c:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x4330>
  40f3a0:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f3a4:	cmp	w8, #0x1
  40f3a8:	b.lt	40f3f0 <ferror@plt+0xd800>  // b.tstop
  40f3ac:	ldr	w8, [x22, #2532]
  40f3b0:	cbnz	w8, 40f8ac <ferror@plt+0xdcbc>
  40f3b4:	ldr	w8, [x21, #2512]
  40f3b8:	cbnz	w8, 40f948 <ferror@plt+0xdd58>
  40f3bc:	ldr	w8, [x24, #3040]
  40f3c0:	cmp	w8, #0x2
  40f3c4:	b.lt	40f3e0 <ferror@plt+0xd7f0>  // b.tstop
  40f3c8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40f3cc:	ldr	w8, [x8, #1328]
  40f3d0:	cbnz	w8, 40f980 <ferror@plt+0xdd90>
  40f3d4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f3d8:	ldr	w8, [x8, #3924]
  40f3dc:	cbnz	w8, 40f9b4 <ferror@plt+0xddc4>
  40f3e0:	ldr	w8, [x20, #2752]
  40f3e4:	cbnz	w8, 40f8e0 <ferror@plt+0xdcf0>
  40f3e8:	ldr	w8, [x23, #2372]
  40f3ec:	cbnz	w8, 40f910 <ferror@plt+0xdd20>
  40f3f0:	ldr	w8, [x20, #2752]
  40f3f4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f3f8:	cbz	w8, 40f404 <ferror@plt+0xd814>
  40f3fc:	mov	w10, #0x1                   	// #1
  40f400:	str	w10, [x9, #2496]
  40f404:	ldr	w10, [x23, #2372]
  40f408:	cbz	w10, 40f414 <ferror@plt+0xd824>
  40f40c:	mov	w8, #0x1                   	// #1
  40f410:	str	w8, [x20, #2752]
  40f414:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f418:	adrp	x26, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f41c:	ldr	w10, [x10, #2428]
  40f420:	ldr	w11, [x26, #2628]
  40f424:	orr	w10, w11, w10
  40f428:	cbz	w10, 40f474 <ferror@plt+0xd884>
  40f42c:	cbz	w8, 40f474 <ferror@plt+0xd884>
  40f430:	ldr	w8, [x9, #2496]
  40f434:	ldr	w9, [x21, #2512]
  40f438:	adrp	x10, 427000 <ferror@plt+0x25410>
  40f43c:	adrp	x11, 427000 <ferror@plt+0x25410>
  40f440:	add	x10, x10, #0x32
  40f444:	add	x11, x11, #0x5e
  40f448:	adrp	x12, 427000 <ferror@plt+0x25410>
  40f44c:	cmp	w9, #0x0
  40f450:	add	x12, x12, #0xe
  40f454:	csel	x9, x11, x10, eq  // eq = none
  40f458:	cmp	w8, #0x0
  40f45c:	csel	x1, x9, x12, eq  // eq = none
  40f460:	mov	w2, #0x5                   	// #5
  40f464:	mov	x0, xzr
  40f468:	bl	401ae0 <dcgettext@plt>
  40f46c:	bl	411e0c <ferror@plt+0x1021c>
  40f470:	ldr	w8, [x20, #2752]
  40f474:	cbz	w8, 40f488 <ferror@plt+0xd898>
  40f478:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f47c:	add	x0, x0, #0x9b
  40f480:	mov	x1, xzr
  40f484:	bl	412428 <ferror@plt+0x10838>
  40f488:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f48c:	ldr	w8, [x23, #2624]
  40f490:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f494:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x4330>
  40f498:	cbnz	w8, 40f4d8 <ferror@plt+0xd8e8>
  40f49c:	ldr	w8, [x25, #3032]
  40f4a0:	cbnz	w8, 40f4cc <ferror@plt+0xd8dc>
  40f4a4:	ldr	w8, [x24, #1324]
  40f4a8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  40f4ac:	ldr	x1, [x9, #536]
  40f4b0:	adrp	x9, 427000 <ferror@plt+0x25410>
  40f4b4:	adrp	x10, 427000 <ferror@plt+0x25410>
  40f4b8:	add	x9, x9, #0xad
  40f4bc:	add	x10, x10, #0xda
  40f4c0:	cmp	w8, #0x0
  40f4c4:	csel	x0, x10, x9, eq  // eq = none
  40f4c8:	bl	4123d4 <ferror@plt+0x107e4>
  40f4cc:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f4d0:	add	x0, x0, #0xfe
  40f4d4:	bl	411dd4 <ferror@plt+0x101e4>
  40f4d8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40f4dc:	ldr	w8, [x8, #1300]
  40f4e0:	cbz	w8, 40f4f0 <ferror@plt+0xd900>
  40f4e4:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f4e8:	add	x0, x0, #0x115
  40f4ec:	bl	411dd4 <ferror@plt+0x101e4>
  40f4f0:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f4f4:	add	x0, x0, #0xea7
  40f4f8:	bl	411dd4 <ferror@plt+0x101e4>
  40f4fc:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f500:	add	x0, x0, #0x129
  40f504:	bl	411dd4 <ferror@plt+0x101e4>
  40f508:	adrp	x0, 42a000 <ferror@plt+0x28410>
  40f50c:	add	x0, x0, #0xcdc
  40f510:	bl	411dd4 <ferror@plt+0x101e4>
  40f514:	ldr	w8, [x25, #3032]
  40f518:	cbz	w8, 40f55c <ferror@plt+0xd96c>
  40f51c:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f520:	add	x0, x0, #0x147
  40f524:	bl	411dd4 <ferror@plt+0x101e4>
  40f528:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40f52c:	ldr	w8, [x8, #1328]
  40f530:	cbz	w8, 40f650 <ferror@plt+0xda60>
  40f534:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f538:	add	x0, x0, #0x161
  40f53c:	b	40f64c <ferror@plt+0xda5c>
  40f540:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f544:	str	xzr, [x8, #608]
  40f548:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40f54c:	ldr	w8, [x8, #584]
  40f550:	cmp	w8, #0x1
  40f554:	b.ls	40f370 <ferror@plt+0xd780>  // b.plast
  40f558:	b	40f378 <ferror@plt+0xd788>
  40f55c:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f560:	add	x0, x0, #0xea7
  40f564:	bl	411dd4 <ferror@plt+0x101e4>
  40f568:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f56c:	ldr	w9, [x8, #2672]
  40f570:	ldr	w8, [x24, #1324]
  40f574:	cbz	w9, 40f640 <ferror@plt+0xda50>
  40f578:	cbz	w8, 40f5d0 <ferror@plt+0xd9e0>
  40f57c:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f580:	add	x0, x0, #0x178
  40f584:	bl	411dd4 <ferror@plt+0x101e4>
  40f588:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f58c:	add	x0, x0, #0x183
  40f590:	bl	411dd4 <ferror@plt+0x101e4>
  40f594:	adrp	x19, 427000 <ferror@plt+0x25410>
  40f598:	add	x19, x19, #0x196
  40f59c:	mov	x0, x19
  40f5a0:	bl	411dd4 <ferror@plt+0x101e4>
  40f5a4:	adrp	x20, 427000 <ferror@plt+0x25410>
  40f5a8:	add	x20, x20, #0x1a9
  40f5ac:	mov	x0, x20
  40f5b0:	bl	411dd4 <ferror@plt+0x101e4>
  40f5b4:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f5b8:	add	x0, x0, #0x1b0
  40f5bc:	bl	411dd4 <ferror@plt+0x101e4>
  40f5c0:	mov	x0, x19
  40f5c4:	bl	411dd4 <ferror@plt+0x101e4>
  40f5c8:	mov	x0, x20
  40f5cc:	bl	411dd4 <ferror@plt+0x101e4>
  40f5d0:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f5d4:	add	x0, x0, #0x178
  40f5d8:	bl	411dd4 <ferror@plt+0x101e4>
  40f5dc:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f5e0:	add	x0, x0, #0x1b6
  40f5e4:	bl	411dd4 <ferror@plt+0x101e4>
  40f5e8:	adrp	x19, 456000 <ferror@plt+0x54410>
  40f5ec:	add	x19, x19, #0x286
  40f5f0:	mov	x0, x19
  40f5f4:	bl	411dd4 <ferror@plt+0x101e4>
  40f5f8:	adrp	x20, 427000 <ferror@plt+0x25410>
  40f5fc:	add	x20, x20, #0x1b0
  40f600:	mov	x0, x20
  40f604:	bl	411dd4 <ferror@plt+0x101e4>
  40f608:	add	x21, x19, #0x22
  40f60c:	mov	x0, x21
  40f610:	bl	411dd4 <ferror@plt+0x101e4>
  40f614:	adrp	x19, 427000 <ferror@plt+0x25410>
  40f618:	add	x19, x19, #0x1a9
  40f61c:	mov	x0, x19
  40f620:	bl	411dd4 <ferror@plt+0x101e4>
  40f624:	mov	x0, x20
  40f628:	bl	411dd4 <ferror@plt+0x101e4>
  40f62c:	mov	x0, x21
  40f630:	bl	411dd4 <ferror@plt+0x101e4>
  40f634:	mov	x0, x19
  40f638:	bl	411dd4 <ferror@plt+0x101e4>
  40f63c:	b	40f644 <ferror@plt+0xda54>
  40f640:	cbz	w8, 40f7a0 <ferror@plt+0xdbb0>
  40f644:	adrp	x0, 42a000 <ferror@plt+0x28410>
  40f648:	add	x0, x0, #0xcdc
  40f64c:	bl	411dd4 <ferror@plt+0x101e4>
  40f650:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f654:	add	x0, x0, #0xea7
  40f658:	bl	411dd4 <ferror@plt+0x101e4>
  40f65c:	ldr	w8, [x26, #2628]
  40f660:	cbz	w8, 40f674 <ferror@plt+0xda84>
  40f664:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f668:	add	x0, x0, #0x1ca
  40f66c:	bl	411dd4 <ferror@plt+0x101e4>
  40f670:	b	40f67c <ferror@plt+0xda8c>
  40f674:	ldr	w8, [x25, #3032]
  40f678:	cbz	w8, 40f784 <ferror@plt+0xdb94>
  40f67c:	adrp	x0, 42a000 <ferror@plt+0x28410>
  40f680:	add	x0, x0, #0xcdc
  40f684:	bl	411dd4 <ferror@plt+0x101e4>
  40f688:	ldr	w8, [x22, #2532]
  40f68c:	cbz	w8, 40f69c <ferror@plt+0xdaac>
  40f690:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f694:	add	x0, x0, #0x218
  40f698:	bl	411dd4 <ferror@plt+0x101e4>
  40f69c:	ldr	w8, [x25, #3032]
  40f6a0:	ldr	w9, [x24, #1324]
  40f6a4:	orr	w9, w9, w8
  40f6a8:	cbz	w9, 40f72c <ferror@plt+0xdb3c>
  40f6ac:	cbz	w8, 40f764 <ferror@plt+0xdb74>
  40f6b0:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f6b4:	add	x0, x0, #0x25a
  40f6b8:	bl	411dd4 <ferror@plt+0x101e4>
  40f6bc:	ldr	w8, [x23, #2624]
  40f6c0:	cbnz	w8, 40f6d0 <ferror@plt+0xdae0>
  40f6c4:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f6c8:	add	x0, x0, #0x272
  40f6cc:	bl	411dd4 <ferror@plt+0x101e4>
  40f6d0:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f6d4:	ldr	x8, [x19, #2584]
  40f6d8:	cbz	x8, 40f80c <ferror@plt+0xdc1c>
  40f6dc:	adrp	x0, 431000 <ferror@plt+0x2f410>
  40f6e0:	add	x0, x0, #0xc0e
  40f6e4:	bl	411dd4 <ferror@plt+0x101e4>
  40f6e8:	adrp	x0, 432000 <ferror@plt+0x30410>
  40f6ec:	add	x0, x0, #0xcd3
  40f6f0:	bl	411dd4 <ferror@plt+0x101e4>
  40f6f4:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f6f8:	add	x0, x0, #0x29b
  40f6fc:	bl	411dd4 <ferror@plt+0x101e4>
  40f700:	adrp	x0, 435000 <ferror@plt+0x33410>
  40f704:	add	x0, x0, #0x47b
  40f708:	bl	411dd4 <ferror@plt+0x101e4>
  40f70c:	adrp	x0, 432000 <ferror@plt+0x30410>
  40f710:	add	x0, x0, #0xe9d
  40f714:	bl	411dd4 <ferror@plt+0x101e4>
  40f718:	ldr	x1, [x19, #2584]
  40f71c:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f720:	add	x0, x0, #0x2e1
  40f724:	bl	4123d4 <ferror@plt+0x107e4>
  40f728:	b	40f80c <ferror@plt+0xdc1c>
  40f72c:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f730:	add	x0, x0, #0x233
  40f734:	bl	411dd4 <ferror@plt+0x101e4>
  40f738:	adrp	x0, 425000 <ferror@plt+0x23410>
  40f73c:	add	x0, x0, #0xea7
  40f740:	bl	411dd4 <ferror@plt+0x101e4>
  40f744:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f748:	add	x0, x0, #0x248
  40f74c:	bl	411dd4 <ferror@plt+0x101e4>
  40f750:	adrp	x0, 42a000 <ferror@plt+0x28410>
  40f754:	add	x0, x0, #0xcdc
  40f758:	bl	411dd4 <ferror@plt+0x101e4>
  40f75c:	ldr	w8, [x25, #3032]
  40f760:	cbnz	w8, 40f6b0 <ferror@plt+0xdac0>
  40f764:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f768:	ldr	w9, [x8, #2600]
  40f76c:	ldr	w8, [x24, #1324]
  40f770:	cbz	w9, 40f790 <ferror@plt+0xdba0>
  40f774:	cbnz	w8, 40f7e8 <ferror@plt+0xdbf8>
  40f778:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f77c:	add	x0, x0, #0x303
  40f780:	b	40f7e4 <ferror@plt+0xdbf4>
  40f784:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f788:	add	x0, x0, #0x1fd
  40f78c:	b	40f66c <ferror@plt+0xda7c>
  40f790:	cbz	w8, 40f7ac <ferror@plt+0xdbbc>
  40f794:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f798:	add	x0, x0, #0x31a
  40f79c:	b	40f7e4 <ferror@plt+0xdbf4>
  40f7a0:	adrp	x19, 456000 <ferror@plt+0x54410>
  40f7a4:	add	x19, x19, #0x286
  40f7a8:	b	40f634 <ferror@plt+0xda44>
  40f7ac:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f7b0:	add	x0, x0, #0x336
  40f7b4:	bl	411dd4 <ferror@plt+0x101e4>
  40f7b8:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f7bc:	add	x0, x0, #0x34b
  40f7c0:	bl	411dd4 <ferror@plt+0x101e4>
  40f7c4:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f7c8:	add	x0, x0, #0x35d
  40f7cc:	bl	411dd4 <ferror@plt+0x101e4>
  40f7d0:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f7d4:	add	x0, x0, #0x1a9
  40f7d8:	bl	411dd4 <ferror@plt+0x101e4>
  40f7dc:	adrp	x0, 427000 <ferror@plt+0x25410>
  40f7e0:	add	x0, x0, #0x147
  40f7e4:	bl	411dd4 <ferror@plt+0x101e4>
  40f7e8:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f7ec:	ldr	x8, [x8, #2584]
  40f7f0:	cbz	x8, 40f80c <ferror@plt+0xdc1c>
  40f7f4:	adrp	x1, 427000 <ferror@plt+0x25410>
  40f7f8:	add	x1, x1, #0x36f
  40f7fc:	mov	w2, #0x5                   	// #5
  40f800:	mov	x0, xzr
  40f804:	bl	401ae0 <dcgettext@plt>
  40f808:	bl	411e0c <ferror@plt+0x1021c>
  40f80c:	adrp	x20, 464000 <stdin@@GLIBC_2.17+0x5330>
  40f810:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f814:	ldr	w8, [x20, #588]
  40f818:	ldr	w2, [x21, #3008]
  40f81c:	adrp	x19, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f820:	add	x19, x19, #0xa70
  40f824:	cbz	w8, 40f850 <ferror@plt+0xdc60>
  40f828:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  40f82c:	adrp	x1, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f830:	add	x0, x0, #0x540
  40f834:	add	x1, x1, #0xa70
  40f838:	bl	404f18 <ferror@plt+0x3328>
  40f83c:	ldr	w8, [x20, #588]
  40f840:	ldr	w2, [x21, #3008]
  40f844:	cmp	w8, #0x0
  40f848:	cset	w8, eq  // eq = none
  40f84c:	b	40f858 <ferror@plt+0xdc68>
  40f850:	mov	w8, #0x1                   	// #1
  40f854:	mov	w0, w2
  40f858:	ldr	w9, [x19, w2, sxtw #2]
  40f85c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f860:	str	w0, [x10, #2432]
  40f864:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  40f868:	cmp	w9, #0x0
  40f86c:	str	w9, [x19]
  40f870:	cneg	w9, w9, mi  // mi = first
  40f874:	str	w9, [x10, #3024]
  40f878:	tbz	w8, #0, 40f894 <ferror@plt+0xdca4>
  40f87c:	ldp	x20, x19, [sp, #64]
  40f880:	ldp	x22, x21, [sp, #48]
  40f884:	ldp	x24, x23, [sp, #32]
  40f888:	ldp	x26, x25, [sp, #16]
  40f88c:	ldp	x29, x30, [sp], #80
  40f890:	ret
  40f894:	ldp	x20, x19, [sp, #64]
  40f898:	ldp	x22, x21, [sp, #48]
  40f89c:	ldp	x24, x23, [sp, #32]
  40f8a0:	ldp	x26, x25, [sp, #16]
  40f8a4:	ldp	x29, x30, [sp], #80
  40f8a8:	b	404e6c <ferror@plt+0x327c>
  40f8ac:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40f8b0:	ldr	x19, [x8, #3264]
  40f8b4:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f8b8:	add	x1, x1, #0xe4c
  40f8bc:	mov	w2, #0x5                   	// #5
  40f8c0:	mov	x0, xzr
  40f8c4:	bl	401ae0 <dcgettext@plt>
  40f8c8:	mov	x1, x0
  40f8cc:	mov	x0, x19
  40f8d0:	bl	401bc0 <fprintf@plt>
  40f8d4:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f8d8:	add	x1, x1, #0xe92
  40f8dc:	b	40f950 <ferror@plt+0xdd60>
  40f8e0:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40f8e4:	ldr	x19, [x8, #3264]
  40f8e8:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f8ec:	add	x1, x1, #0xf9e
  40f8f0:	mov	w2, #0x5                   	// #5
  40f8f4:	mov	x0, xzr
  40f8f8:	bl	401ae0 <dcgettext@plt>
  40f8fc:	mov	x1, x0
  40f900:	mov	x0, x19
  40f904:	bl	401bc0 <fprintf@plt>
  40f908:	ldr	w8, [x23, #2372]
  40f90c:	cbz	w8, 40f3f0 <ferror@plt+0xd800>
  40f910:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40f914:	ldr	x19, [x8, #3264]
  40f918:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f91c:	add	x1, x1, #0xfca
  40f920:	mov	w2, #0x5                   	// #5
  40f924:	mov	x0, xzr
  40f928:	bl	401ae0 <dcgettext@plt>
  40f92c:	mov	x1, x0
  40f930:	mov	x0, x19
  40f934:	bl	401bc0 <fprintf@plt>
  40f938:	ldr	w8, [x20, #2752]
  40f93c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40f940:	cbnz	w8, 40f3fc <ferror@plt+0xd80c>
  40f944:	b	40f404 <ferror@plt+0xd814>
  40f948:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f94c:	add	x1, x1, #0xed9
  40f950:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40f954:	ldr	x19, [x8, #3264]
  40f958:	mov	w2, #0x5                   	// #5
  40f95c:	mov	x0, xzr
  40f960:	bl	401ae0 <dcgettext@plt>
  40f964:	mov	x1, x0
  40f968:	mov	x0, x19
  40f96c:	bl	401bc0 <fprintf@plt>
  40f970:	ldr	w8, [x24, #3040]
  40f974:	cmp	w8, #0x2
  40f978:	b.ge	40f3c8 <ferror@plt+0xd7d8>  // b.tcont
  40f97c:	b	40f3e0 <ferror@plt+0xd7f0>
  40f980:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40f984:	ldr	x19, [x8, #3264]
  40f988:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f98c:	add	x1, x1, #0xf3a
  40f990:	mov	w2, #0x5                   	// #5
  40f994:	mov	x0, xzr
  40f998:	bl	401ae0 <dcgettext@plt>
  40f99c:	mov	x1, x0
  40f9a0:	mov	x0, x19
  40f9a4:	bl	401bc0 <fprintf@plt>
  40f9a8:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40f9ac:	ldr	w8, [x8, #3924]
  40f9b0:	cbz	w8, 40f3e0 <ferror@plt+0xd7f0>
  40f9b4:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40f9b8:	ldr	x19, [x8, #3264]
  40f9bc:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f9c0:	add	x1, x1, #0xf70
  40f9c4:	mov	w2, #0x5                   	// #5
  40f9c8:	mov	x0, xzr
  40f9cc:	bl	401ae0 <dcgettext@plt>
  40f9d0:	mov	x1, x0
  40f9d4:	mov	x0, x19
  40f9d8:	bl	401bc0 <fprintf@plt>
  40f9dc:	b	40f3e0 <ferror@plt+0xd7f0>
  40f9e0:	adrp	x1, 426000 <ferror@plt+0x24410>
  40f9e4:	add	x1, x1, #0xe01
  40f9e8:	mov	w2, #0x5                   	// #5
  40f9ec:	mov	x0, xzr
  40f9f0:	bl	401ae0 <dcgettext@plt>
  40f9f4:	bl	416fe8 <ferror@plt+0x153f8>
  40f9f8:	mov	w0, #0x1                   	// #1
  40f9fc:	bl	40fa00 <ferror@plt+0xde10>
  40fa00:	stp	x29, x30, [sp, #-96]!
  40fa04:	adrp	x8, 456000 <ferror@plt+0x54410>
  40fa08:	ldr	w9, [x8, #636]
  40fa0c:	stp	x20, x19, [sp, #80]
  40fa10:	mov	w19, w0
  40fa14:	stp	x28, x27, [sp, #16]
  40fa18:	adds	w9, w9, #0x1
  40fa1c:	stp	x26, x25, [sp, #32]
  40fa20:	stp	x24, x23, [sp, #48]
  40fa24:	stp	x22, x21, [sp, #64]
  40fa28:	mov	x29, sp
  40fa2c:	str	w9, [x8, #636]
  40fa30:	b.cc	410620 <ferror@plt+0xea30>  // b.lo, b.ul, b.last
  40fa34:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40fa38:	ldr	x20, [x8, #3592]
  40fa3c:	cbz	x20, 40fa84 <ferror@plt+0xde94>
  40fa40:	mov	x0, x20
  40fa44:	bl	401bf0 <ferror@plt>
  40fa48:	cbnz	w0, 40fa64 <ferror@plt+0xde74>
  40fa4c:	mov	x0, x20
  40fa50:	bl	401890 <fclose@plt>
  40fa54:	cbz	w0, 40fa84 <ferror@plt+0xde94>
  40fa58:	adrp	x1, 426000 <ferror@plt+0x24410>
  40fa5c:	add	x1, x1, #0x6f1
  40fa60:	b	40fa6c <ferror@plt+0xde7c>
  40fa64:	adrp	x1, 426000 <ferror@plt+0x24410>
  40fa68:	add	x1, x1, #0x6cc
  40fa6c:	mov	w2, #0x5                   	// #5
  40fa70:	mov	x0, xzr
  40fa74:	bl	401ae0 <dcgettext@plt>
  40fa78:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40fa7c:	ldr	x1, [x8, #3664]
  40fa80:	bl	411ae0 <ferror@plt+0xfef0>
  40fa84:	cbz	w19, 40fb18 <ferror@plt+0xdf28>
  40fa88:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40fa8c:	ldrb	w8, [x8, #3660]
  40fa90:	cbz	w8, 40fb18 <ferror@plt+0xdf28>
  40fa94:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40fa98:	ldr	x20, [x8, #3272]
  40fa9c:	mov	x0, x20
  40faa0:	bl	401bf0 <ferror@plt>
  40faa4:	cbnz	w0, 40faec <ferror@plt+0xdefc>
  40faa8:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40faac:	mov	w9, #0x1                   	// #1
  40fab0:	mov	x0, x20
  40fab4:	strb	w9, [x8, #3656]
  40fab8:	bl	401890 <fclose@plt>
  40fabc:	cbnz	w0, 40faf8 <ferror@plt+0xdf08>
  40fac0:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  40fac4:	ldr	x0, [x20, #3616]
  40fac8:	bl	401bb0 <unlink@plt>
  40facc:	cbz	w0, 40fb18 <ferror@plt+0xdf28>
  40fad0:	adrp	x1, 426000 <ferror@plt+0x24410>
  40fad4:	add	x1, x1, #0x710
  40fad8:	mov	w2, #0x5                   	// #5
  40fadc:	mov	x0, xzr
  40fae0:	bl	401ae0 <dcgettext@plt>
  40fae4:	ldr	x1, [x20, #3616]
  40fae8:	b	40fb14 <ferror@plt+0xdf24>
  40faec:	adrp	x1, 423000 <ferror@plt+0x21410>
  40faf0:	add	x1, x1, #0xc09
  40faf4:	b	40fb00 <ferror@plt+0xdf10>
  40faf8:	adrp	x1, 423000 <ferror@plt+0x21410>
  40fafc:	add	x1, x1, #0xc26
  40fb00:	mov	w2, #0x5                   	// #5
  40fb04:	mov	x0, xzr
  40fb08:	bl	401ae0 <dcgettext@plt>
  40fb0c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40fb10:	ldr	x1, [x8, #3616]
  40fb14:	bl	411ae0 <ferror@plt+0xfef0>
  40fb18:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  40fb1c:	ldr	w8, [x23, #584]
  40fb20:	cbz	w8, 40fbfc <ferror@plt+0xe00c>
  40fb24:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  40fb28:	ldr	x20, [x21, #608]
  40fb2c:	cbz	x20, 40fbfc <ferror@plt+0xe00c>
  40fb30:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x3330>
  40fb34:	ldr	w8, [x22, #3092]
  40fb38:	cbnz	w8, 40fb48 <ferror@plt+0xdf58>
  40fb3c:	adrp	x1, 426000 <ferror@plt+0x24410>
  40fb40:	add	x1, x1, #0x72e
  40fb44:	b	40fb68 <ferror@plt+0xdf78>
  40fb48:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  40fb4c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  40fb50:	ldr	w8, [x8, #2628]
  40fb54:	ldr	w9, [x9, #2428]
  40fb58:	orr	w8, w9, w8
  40fb5c:	cbnz	w8, 40fba8 <ferror@plt+0xdfb8>
  40fb60:	adrp	x1, 426000 <ferror@plt+0x24410>
  40fb64:	add	x1, x1, #0x765
  40fb68:	mov	w2, #0x5                   	// #5
  40fb6c:	mov	x0, xzr
  40fb70:	bl	401ae0 <dcgettext@plt>
  40fb74:	mov	x1, x0
  40fb78:	mov	x0, x20
  40fb7c:	bl	401bc0 <fprintf@plt>
  40fb80:	ldr	x20, [x21, #608]
  40fb84:	mov	x0, x20
  40fb88:	bl	401bf0 <ferror@plt>
  40fb8c:	cbnz	w0, 40fbdc <ferror@plt+0xdfec>
  40fb90:	mov	x0, x20
  40fb94:	bl	401890 <fclose@plt>
  40fb98:	cbz	w0, 40fbfc <ferror@plt+0xe00c>
  40fb9c:	adrp	x1, 426000 <ferror@plt+0x24410>
  40fba0:	add	x1, x1, #0x7a5
  40fba4:	b	40fbe4 <ferror@plt+0xdff4>
  40fba8:	adrp	x1, 426000 <ferror@plt+0x24410>
  40fbac:	add	x1, x1, #0x73e
  40fbb0:	mov	w2, #0x5                   	// #5
  40fbb4:	mov	x0, xzr
  40fbb8:	bl	401ae0 <dcgettext@plt>
  40fbbc:	ldr	w2, [x22, #3092]
  40fbc0:	mov	x1, x0
  40fbc4:	mov	x0, x20
  40fbc8:	bl	401bc0 <fprintf@plt>
  40fbcc:	ldr	x20, [x21, #608]
  40fbd0:	mov	x0, x20
  40fbd4:	bl	401bf0 <ferror@plt>
  40fbd8:	cbz	w0, 40fb90 <ferror@plt+0xdfa0>
  40fbdc:	adrp	x1, 426000 <ferror@plt+0x24410>
  40fbe0:	add	x1, x1, #0x788
  40fbe4:	mov	w2, #0x5                   	// #5
  40fbe8:	mov	x0, xzr
  40fbec:	bl	401ae0 <dcgettext@plt>
  40fbf0:	adrp	x1, 426000 <ferror@plt+0x24410>
  40fbf4:	add	x1, x1, #0x263
  40fbf8:	bl	411ae0 <ferror@plt+0xfef0>
  40fbfc:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  40fc00:	ldr	w8, [x21, #3932]
  40fc04:	cbz	w8, 410620 <ferror@plt+0xea30>
  40fc08:	adrp	x22, 45e000 <ferror@plt+0x5c410>
  40fc0c:	ldr	x20, [x22, #3264]
  40fc10:	adrp	x1, 426000 <ferror@plt+0x24410>
  40fc14:	add	x1, x1, #0x7c2
  40fc18:	mov	w2, #0x5                   	// #5
  40fc1c:	mov	x0, xzr
  40fc20:	bl	401ae0 <dcgettext@plt>
  40fc24:	adrp	x8, 456000 <ferror@plt+0x54410>
  40fc28:	ldr	x2, [x8, #608]
  40fc2c:	adrp	x3, 456000 <ferror@plt+0x54410>
  40fc30:	mov	x1, x0
  40fc34:	add	x3, x3, #0x280
  40fc38:	mov	x0, x20
  40fc3c:	bl	401bc0 <fprintf@plt>
  40fc40:	ldr	x20, [x22, #3264]
  40fc44:	adrp	x1, 426000 <ferror@plt+0x24410>
  40fc48:	add	x1, x1, #0x7e3
  40fc4c:	mov	w2, #0x5                   	// #5
  40fc50:	mov	x0, xzr
  40fc54:	bl	401ae0 <dcgettext@plt>
  40fc58:	mov	x1, x0
  40fc5c:	mov	x0, x20
  40fc60:	bl	401bc0 <fprintf@plt>
  40fc64:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40fc68:	ldr	w8, [x8, #3032]
  40fc6c:	cbnz	w8, 40fcd4 <ferror@plt+0xe0e4>
  40fc70:	ldr	w8, [x23, #584]
  40fc74:	cbnz	w8, 40fce8 <ferror@plt+0xe0f8>
  40fc78:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40fc7c:	ldr	w8, [x8, #1300]
  40fc80:	cbz	w8, 40fc90 <ferror@plt+0xe0a0>
  40fc84:	ldr	x1, [x22, #3264]
  40fc88:	mov	w0, #0x64                  	// #100
  40fc8c:	bl	401800 <putc@plt>
  40fc90:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  40fc94:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  40fc98:	ldr	x8, [x8, #1680]
  40fc9c:	ldr	x9, [x9, #1688]
  40fca0:	ldr	w8, [x8, x9, lsl #2]
  40fca4:	tbnz	w8, #0, 40fd04 <ferror@plt+0xe114>
  40fca8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40fcac:	ldr	w8, [x8, #2532]
  40fcb0:	cbnz	w8, 40fd1c <ferror@plt+0xe12c>
  40fcb4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40fcb8:	ldr	w8, [x8, #3112]
  40fcbc:	cbnz	w8, 40fd34 <ferror@plt+0xe144>
  40fcc0:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x3330>
  40fcc4:	ldr	w8, [x20, #3040]
  40fcc8:	cmp	w8, #0x1
  40fccc:	b.ge	40fd50 <ferror@plt+0xe160>  // b.tcont
  40fcd0:	b	40fd74 <ferror@plt+0xe184>
  40fcd4:	ldr	x1, [x22, #3264]
  40fcd8:	mov	w0, #0x2b                  	// #43
  40fcdc:	bl	401800 <putc@plt>
  40fce0:	ldr	w8, [x23, #584]
  40fce4:	cbz	w8, 40fc78 <ferror@plt+0xe088>
  40fce8:	ldr	x1, [x22, #3264]
  40fcec:	mov	w0, #0x62                  	// #98
  40fcf0:	bl	401800 <putc@plt>
  40fcf4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40fcf8:	ldr	w8, [x8, #1300]
  40fcfc:	cbnz	w8, 40fc84 <ferror@plt+0xe094>
  40fd00:	b	40fc90 <ferror@plt+0xe0a0>
  40fd04:	ldr	x1, [x22, #3264]
  40fd08:	mov	w0, #0x69                  	// #105
  40fd0c:	bl	401800 <putc@plt>
  40fd10:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40fd14:	ldr	w8, [x8, #2532]
  40fd18:	cbz	w8, 40fcb4 <ferror@plt+0xe0c4>
  40fd1c:	ldr	x1, [x22, #3264]
  40fd20:	mov	w0, #0x6c                  	// #108
  40fd24:	bl	401800 <putc@plt>
  40fd28:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40fd2c:	ldr	w8, [x8, #3112]
  40fd30:	cbz	w8, 40fcc0 <ferror@plt+0xe0d0>
  40fd34:	ldr	x1, [x22, #3264]
  40fd38:	mov	w0, #0x58                  	// #88
  40fd3c:	bl	401800 <putc@plt>
  40fd40:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x3330>
  40fd44:	ldr	w8, [x20, #3040]
  40fd48:	cmp	w8, #0x1
  40fd4c:	b.lt	40fd74 <ferror@plt+0xe184>  // b.tstop
  40fd50:	ldr	x1, [x22, #3264]
  40fd54:	mov	w0, #0x70                  	// #112
  40fd58:	bl	401800 <putc@plt>
  40fd5c:	ldr	w8, [x20, #3040]
  40fd60:	cmp	w8, #0x2
  40fd64:	b.lt	40fd74 <ferror@plt+0xe184>  // b.tstop
  40fd68:	ldr	x1, [x22, #3264]
  40fd6c:	mov	w0, #0x70                  	// #112
  40fd70:	bl	401800 <putc@plt>
  40fd74:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40fd78:	ldr	w8, [x8, #2380]
  40fd7c:	cbnz	w8, 40fe10 <ferror@plt+0xe220>
  40fd80:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40fd84:	ldr	w8, [x8, #1324]
  40fd88:	cbnz	w8, 40fe28 <ferror@plt+0xe238>
  40fd8c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40fd90:	ldr	w8, [x8, #3108]
  40fd94:	cbnz	w8, 40fe4c <ferror@plt+0xe25c>
  40fd98:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40fd9c:	ldr	w8, [x8, #2436]
  40fda0:	cbnz	w8, 40fe70 <ferror@plt+0xe280>
  40fda4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40fda8:	ldr	w8, [x8, #2648]
  40fdac:	cbnz	w8, 40fe94 <ferror@plt+0xe2a4>
  40fdb0:	ldr	w8, [x21, #3932]
  40fdb4:	cbnz	w8, 40fea8 <ferror@plt+0xe2b8>
  40fdb8:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40fdbc:	ldr	w8, [x8, #2636]
  40fdc0:	cbnz	w8, 40fec0 <ferror@plt+0xe2d0>
  40fdc4:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x4330>
  40fdc8:	ldr	w8, [x20, #1328]
  40fdcc:	cbz	w8, 40fed8 <ferror@plt+0xe2e8>
  40fdd0:	cmp	w8, #0x1
  40fdd4:	b.eq	40fef0 <ferror@plt+0xe300>  // b.none
  40fdd8:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40fddc:	ldr	w8, [x8, #3100]
  40fde0:	cbz	w8, 40ff08 <ferror@plt+0xe318>
  40fde4:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40fde8:	ldr	w8, [x8, #616]
  40fdec:	cbnz	w8, 40ff20 <ferror@plt+0xe330>
  40fdf0:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  40fdf4:	ldr	w8, [x23, #3008]
  40fdf8:	cmn	w8, #0x1
  40fdfc:	b.ne	40ff3c <ferror@plt+0xe34c>  // b.any
  40fe00:	ldr	x1, [x22, #3264]
  40fe04:	mov	w8, #0x100                 	// #256
  40fe08:	str	w8, [x23, #3008]
  40fe0c:	b	40ff50 <ferror@plt+0xe360>
  40fe10:	ldr	x1, [x22, #3264]
  40fe14:	mov	w0, #0x73                  	// #115
  40fe18:	bl	401800 <putc@plt>
  40fe1c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  40fe20:	ldr	w8, [x8, #1324]
  40fe24:	cbz	w8, 40fd8c <ferror@plt+0xe19c>
  40fe28:	ldr	x3, [x22, #3264]
  40fe2c:	adrp	x0, 426000 <ferror@plt+0x24410>
  40fe30:	add	x0, x0, #0x7f8
  40fe34:	mov	w1, #0xb                   	// #11
  40fe38:	mov	w2, #0x1                   	// #1
  40fe3c:	bl	401a80 <fwrite@plt>
  40fe40:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40fe44:	ldr	w8, [x8, #3108]
  40fe48:	cbz	w8, 40fd98 <ferror@plt+0xe1a8>
  40fe4c:	ldr	x3, [x22, #3264]
  40fe50:	adrp	x0, 426000 <ferror@plt+0x24410>
  40fe54:	add	x0, x0, #0x804
  40fe58:	mov	w1, #0xe                   	// #14
  40fe5c:	mov	w2, #0x1                   	// #1
  40fe60:	bl	401a80 <fwrite@plt>
  40fe64:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  40fe68:	ldr	w8, [x8, #2436]
  40fe6c:	cbz	w8, 40fda4 <ferror@plt+0xe1b4>
  40fe70:	ldr	x3, [x22, #3264]
  40fe74:	adrp	x0, 426000 <ferror@plt+0x24410>
  40fe78:	add	x0, x0, #0x813
  40fe7c:	mov	w1, #0x11                  	// #17
  40fe80:	mov	w2, #0x1                   	// #1
  40fe84:	bl	401a80 <fwrite@plt>
  40fe88:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40fe8c:	ldr	w8, [x8, #2648]
  40fe90:	cbz	w8, 40fdb0 <ferror@plt+0xe1c0>
  40fe94:	ldr	x1, [x22, #3264]
  40fe98:	mov	w0, #0x74                  	// #116
  40fe9c:	bl	401800 <putc@plt>
  40fea0:	ldr	w8, [x21, #3932]
  40fea4:	cbz	w8, 40fdb8 <ferror@plt+0xe1c8>
  40fea8:	ldr	x1, [x22, #3264]
  40feac:	mov	w0, #0x76                  	// #118
  40feb0:	bl	401800 <putc@plt>
  40feb4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40feb8:	ldr	w8, [x8, #2636]
  40febc:	cbz	w8, 40fdc4 <ferror@plt+0xe1d4>
  40fec0:	ldr	x1, [x22, #3264]
  40fec4:	mov	w0, #0x77                  	// #119
  40fec8:	bl	401800 <putc@plt>
  40fecc:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x4330>
  40fed0:	ldr	w8, [x20, #1328]
  40fed4:	cbnz	w8, 40fdd0 <ferror@plt+0xe1e0>
  40fed8:	ldr	x1, [x22, #3264]
  40fedc:	mov	w0, #0x42                  	// #66
  40fee0:	bl	401800 <putc@plt>
  40fee4:	ldr	w8, [x20, #1328]
  40fee8:	cmp	w8, #0x1
  40feec:	b.ne	40fdd8 <ferror@plt+0xe1e8>  // b.any
  40fef0:	ldr	x1, [x22, #3264]
  40fef4:	mov	w0, #0x49                  	// #73
  40fef8:	bl	401800 <putc@plt>
  40fefc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ff00:	ldr	w8, [x8, #3100]
  40ff04:	cbnz	w8, 40fde4 <ferror@plt+0xe1f4>
  40ff08:	ldr	x1, [x22, #3264]
  40ff0c:	mov	w0, #0x4c                  	// #76
  40ff10:	bl	401800 <putc@plt>
  40ff14:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40ff18:	ldr	w8, [x8, #616]
  40ff1c:	cbz	w8, 40fdf0 <ferror@plt+0xe200>
  40ff20:	ldr	x1, [x22, #3264]
  40ff24:	mov	w0, #0x54                  	// #84
  40ff28:	bl	401800 <putc@plt>
  40ff2c:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ff30:	ldr	w8, [x23, #3008]
  40ff34:	cmn	w8, #0x1
  40ff38:	b.eq	40fe00 <ferror@plt+0xe210>  // b.none
  40ff3c:	ldr	x1, [x22, #3264]
  40ff40:	cmp	w8, #0x80
  40ff44:	b.ne	40ff50 <ferror@plt+0xe360>  // b.any
  40ff48:	mov	w0, #0x37                  	// #55
  40ff4c:	b	40ff54 <ferror@plt+0xe364>
  40ff50:	mov	w0, #0x38                  	// #56
  40ff54:	bl	401800 <putc@plt>
  40ff58:	ldr	x3, [x22, #3264]
  40ff5c:	adrp	x0, 426000 <ferror@plt+0x24410>
  40ff60:	add	x0, x0, #0x825
  40ff64:	mov	w1, #0x3                   	// #3
  40ff68:	mov	w2, #0x1                   	// #1
  40ff6c:	bl	401a80 <fwrite@plt>
  40ff70:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ff74:	ldr	w8, [x8, #2628]
  40ff78:	cbnz	w8, 4100e4 <ferror@plt+0xe4f4>
  40ff7c:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  40ff80:	ldr	w8, [x21, #2428]
  40ff84:	cbnz	w8, 4100fc <ferror@plt+0xe50c>
  40ff88:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  40ff8c:	ldr	w8, [x24, #2628]
  40ff90:	cbnz	w8, 410114 <ferror@plt+0xe524>
  40ff94:	adrp	x28, 464000 <stdin@@GLIBC_2.17+0x5330>
  40ff98:	ldr	w8, [x28, #588]
  40ff9c:	cbnz	w8, 41012c <ferror@plt+0xe53c>
  40ffa0:	adrp	x26, 463000 <stdin@@GLIBC_2.17+0x4330>
  40ffa4:	ldr	w8, [x26, #1320]
  40ffa8:	cbnz	w8, 410144 <ferror@plt+0xe554>
  40ffac:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ffb0:	ldr	w8, [x8, #3044]
  40ffb4:	cbnz	w8, 41015c <ferror@plt+0xe56c>
  40ffb8:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  40ffbc:	ldr	w8, [x8, #3080]
  40ffc0:	cbnz	w8, 410174 <ferror@plt+0xe584>
  40ffc4:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  40ffc8:	ldr	x2, [x8, #3664]
  40ffcc:	cbz	x2, 40ffe0 <ferror@plt+0xe3f0>
  40ffd0:	ldr	x0, [x22, #3264]
  40ffd4:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ffd8:	add	x1, x1, #0x82f
  40ffdc:	bl	401bc0 <fprintf@plt>
  40ffe0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  40ffe4:	ldr	x20, [x8, #536]
  40ffe8:	adrp	x1, 426000 <ferror@plt+0x24410>
  40ffec:	add	x1, x1, #0x835
  40fff0:	mov	x0, x20
  40fff4:	bl	4019f0 <strcmp@plt>
  40fff8:	cbz	w0, 410010 <ferror@plt+0xe420>
  40fffc:	ldr	x0, [x22, #3264]
  410000:	adrp	x1, 426000 <ferror@plt+0x24410>
  410004:	add	x1, x1, #0x838
  410008:	mov	x2, x20
  41000c:	bl	401bc0 <fprintf@plt>
  410010:	ldr	x1, [x22, #3264]
  410014:	mov	w0, #0xa                   	// #10
  410018:	bl	401800 <putc@plt>
  41001c:	ldr	x20, [x22, #3264]
  410020:	adrp	x1, 426000 <ferror@plt+0x24410>
  410024:	add	x1, x1, #0x83e
  410028:	mov	w2, #0x5                   	// #5
  41002c:	mov	x0, xzr
  410030:	bl	401ae0 <dcgettext@plt>
  410034:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  410038:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  41003c:	ldr	w2, [x8, #360]
  410040:	ldr	w3, [x9, #568]
  410044:	mov	x1, x0
  410048:	mov	x0, x20
  41004c:	bl	401bc0 <fprintf@plt>
  410050:	ldr	x20, [x22, #3264]
  410054:	adrp	x1, 426000 <ferror@plt+0x24410>
  410058:	add	x1, x1, #0x852
  41005c:	mov	w2, #0x5                   	// #5
  410060:	mov	x0, xzr
  410064:	bl	401ae0 <dcgettext@plt>
  410068:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41006c:	adrp	x27, 464000 <stdin@@GLIBC_2.17+0x5330>
  410070:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  410074:	ldr	w2, [x9, #2492]
  410078:	ldr	w3, [x27, #2640]
  41007c:	ldr	w4, [x8, #2576]
  410080:	mov	x1, x0
  410084:	mov	x0, x20
  410088:	bl	401bc0 <fprintf@plt>
  41008c:	ldr	x20, [x22, #3264]
  410090:	adrp	x1, 426000 <ferror@plt+0x24410>
  410094:	add	x1, x1, #0x871
  410098:	mov	w2, #0x5                   	// #5
  41009c:	mov	x0, xzr
  4100a0:	bl	401ae0 <dcgettext@plt>
  4100a4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4100a8:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  4100ac:	ldr	w8, [x8, #568]
  4100b0:	ldr	w9, [x9, #2624]
  4100b4:	mov	x1, x0
  4100b8:	mov	x0, x20
  4100bc:	add	w8, w8, w9
  4100c0:	sub	w2, w8, #0x1
  4100c4:	bl	401bc0 <fprintf@plt>
  4100c8:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  4100cc:	ldr	w8, [x25, #3092]
  4100d0:	cbnz	w8, 41019c <ferror@plt+0xe5ac>
  4100d4:	ldr	x20, [x22, #3264]
  4100d8:	adrp	x1, 426000 <ferror@plt+0x24410>
  4100dc:	add	x1, x1, #0x87d
  4100e0:	b	4101b8 <ferror@plt+0xe5c8>
  4100e4:	ldr	x1, [x22, #3264]
  4100e8:	mov	w0, #0x61                  	// #97
  4100ec:	bl	401800 <putc@plt>
  4100f0:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  4100f4:	ldr	w8, [x21, #2428]
  4100f8:	cbz	w8, 40ff88 <ferror@plt+0xe398>
  4100fc:	ldr	x1, [x22, #3264]
  410100:	mov	w0, #0x66                  	// #102
  410104:	bl	401800 <putc@plt>
  410108:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  41010c:	ldr	w8, [x24, #2628]
  410110:	cbz	w8, 40ff94 <ferror@plt+0xe3a4>
  410114:	ldr	x1, [x22, #3264]
  410118:	mov	w0, #0x46                  	// #70
  41011c:	bl	401800 <putc@plt>
  410120:	adrp	x28, 464000 <stdin@@GLIBC_2.17+0x5330>
  410124:	ldr	w8, [x28, #588]
  410128:	cbz	w8, 40ffa0 <ferror@plt+0xe3b0>
  41012c:	ldr	x1, [x22, #3264]
  410130:	mov	w0, #0x65                  	// #101
  410134:	bl	401800 <putc@plt>
  410138:	adrp	x26, 463000 <stdin@@GLIBC_2.17+0x4330>
  41013c:	ldr	w8, [x26, #1320]
  410140:	cbz	w8, 40ffac <ferror@plt+0xe3bc>
  410144:	ldr	x1, [x22, #3264]
  410148:	mov	w0, #0x6d                  	// #109
  41014c:	bl	401800 <putc@plt>
  410150:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  410154:	ldr	w8, [x8, #3044]
  410158:	cbz	w8, 40ffb8 <ferror@plt+0xe3c8>
  41015c:	ldr	x1, [x22, #3264]
  410160:	mov	w0, #0x72                  	// #114
  410164:	bl	401800 <putc@plt>
  410168:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41016c:	ldr	w8, [x8, #3080]
  410170:	cbz	w8, 40ffc4 <ferror@plt+0xe3d4>
  410174:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  410178:	ldr	x0, [x22, #3264]
  41017c:	ldr	x2, [x8, #3616]
  410180:	adrp	x1, 426000 <ferror@plt+0x24410>
  410184:	add	x1, x1, #0x829
  410188:	bl	401bc0 <fprintf@plt>
  41018c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  410190:	ldr	x2, [x8, #3664]
  410194:	cbnz	x2, 40ffd0 <ferror@plt+0xe3e0>
  410198:	b	40ffe0 <ferror@plt+0xe3f0>
  41019c:	ldr	w8, [x24, #2628]
  4101a0:	ldr	w9, [x21, #2428]
  4101a4:	ldr	x20, [x22, #3264]
  4101a8:	orr	w8, w9, w8
  4101ac:	cbnz	w8, 410630 <ferror@plt+0xea40>
  4101b0:	adrp	x1, 426000 <ferror@plt+0x24410>
  4101b4:	add	x1, x1, #0x8b6
  4101b8:	mov	w2, #0x5                   	// #5
  4101bc:	mov	x0, xzr
  4101c0:	bl	401ae0 <dcgettext@plt>
  4101c4:	mov	x1, x0
  4101c8:	mov	x0, x20
  4101cc:	bl	401bc0 <fprintf@plt>
  4101d0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4101d4:	ldr	w8, [x8, #3048]
  4101d8:	cbz	w8, 410200 <ferror@plt+0xe610>
  4101dc:	ldr	x20, [x22, #3264]
  4101e0:	adrp	x1, 426000 <ferror@plt+0x24410>
  4101e4:	add	x1, x1, #0x8da
  4101e8:	mov	w2, #0x5                   	// #5
  4101ec:	mov	x0, xzr
  4101f0:	bl	401ae0 <dcgettext@plt>
  4101f4:	mov	x1, x0
  4101f8:	mov	x0, x20
  4101fc:	bl	401bc0 <fprintf@plt>
  410200:	ldr	x20, [x22, #3264]
  410204:	adrp	x1, 426000 <ferror@plt+0x24410>
  410208:	add	x1, x1, #0x8fd
  41020c:	mov	w2, #0x5                   	// #5
  410210:	mov	x0, xzr
  410214:	bl	401ae0 <dcgettext@plt>
  410218:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41021c:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  410220:	ldr	w2, [x8, #1340]
  410224:	ldr	w3, [x9, #2648]
  410228:	mov	x1, x0
  41022c:	mov	x0, x20
  410230:	bl	401bc0 <fprintf@plt>
  410234:	ldr	x20, [x22, #3264]
  410238:	adrp	x1, 426000 <ferror@plt+0x24410>
  41023c:	add	x1, x1, #0x917
  410240:	mov	w2, #0x5                   	// #5
  410244:	mov	x0, xzr
  410248:	bl	401ae0 <dcgettext@plt>
  41024c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  410250:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  410254:	ldr	w2, [x8, #544]
  410258:	ldr	w3, [x9, #620]
  41025c:	mov	x1, x0
  410260:	mov	x0, x20
  410264:	bl	401bc0 <fprintf@plt>
  410268:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  41026c:	ldr	w8, [x24, #3028]
  410270:	ldr	x20, [x22, #3264]
  410274:	cbnz	w8, 41029c <ferror@plt+0xe6ac>
  410278:	adrp	x1, 426000 <ferror@plt+0x24410>
  41027c:	add	x1, x1, #0x946
  410280:	mov	w2, #0x5                   	// #5
  410284:	mov	x0, xzr
  410288:	bl	401ae0 <dcgettext@plt>
  41028c:	mov	x1, x0
  410290:	mov	x0, x20
  410294:	bl	401bc0 <fprintf@plt>
  410298:	b	4102f8 <ferror@plt+0xe708>
  41029c:	adrp	x1, 426000 <ferror@plt+0x24410>
  4102a0:	add	x1, x1, #0x95e
  4102a4:	mov	w2, #0x5                   	// #5
  4102a8:	mov	x0, xzr
  4102ac:	bl	401ae0 <dcgettext@plt>
  4102b0:	ldrsw	x2, [x24, #3028]
  4102b4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4102b8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  4102bc:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x5330>
  4102c0:	ldr	w3, [x8, #2488]
  4102c4:	ldr	x8, [x9, #2416]
  4102c8:	ldr	x9, [x10, #552]
  4102cc:	lsl	x10, x2, #2
  4102d0:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  4102d4:	ldr	w8, [x8, x10]
  4102d8:	ldr	w9, [x9, x10]
  4102dc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4102e0:	ldr	w5, [x11, #348]
  4102e4:	ldr	w6, [x10, #2756]
  4102e8:	mov	x1, x0
  4102ec:	add	w4, w9, w8
  4102f0:	mov	x0, x20
  4102f4:	bl	401bc0 <fprintf@plt>
  4102f8:	ldr	x20, [x22, #3264]
  4102fc:	adrp	x1, 426000 <ferror@plt+0x24410>
  410300:	add	x1, x1, #0x9a2
  410304:	mov	w2, #0x5                   	// #5
  410308:	mov	x0, xzr
  41030c:	bl	401ae0 <dcgettext@plt>
  410310:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  410314:	ldr	w2, [x8, #624]
  410318:	mov	x1, x0
  41031c:	mov	x0, x20
  410320:	bl	401bc0 <fprintf@plt>
  410324:	ldr	x20, [x22, #3264]
  410328:	adrp	x1, 426000 <ferror@plt+0x24410>
  41032c:	add	x1, x1, #0x9c6
  410330:	mov	w2, #0x5                   	// #5
  410334:	mov	x0, xzr
  410338:	bl	401ae0 <dcgettext@plt>
  41033c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  410340:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  410344:	ldr	w2, [x8, #2444]
  410348:	ldr	w3, [x9, #2424]
  41034c:	mov	x1, x0
  410350:	mov	x0, x20
  410354:	bl	401bc0 <fprintf@plt>
  410358:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41035c:	ldr	w9, [x21, #2428]
  410360:	ldr	w8, [x10, #2492]
  410364:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x1330>
  410368:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  41036c:	cbnz	w9, 4104e8 <ferror@plt+0xe8f8>
  410370:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  410374:	ldr	w9, [x25, #2660]
  410378:	mov	x26, x23
  41037c:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  410380:	mov	x28, x10
  410384:	ldr	w10, [x23, #3012]
  410388:	ldr	x21, [x22, #3264]
  41038c:	add	w8, w9, w8
  410390:	adrp	x1, 426000 <ferror@plt+0x24410>
  410394:	add	w8, w8, w10
  410398:	add	x1, x1, #0xa00
  41039c:	mov	w2, #0x5                   	// #5
  4103a0:	mov	x0, xzr
  4103a4:	lsl	w20, w8, #1
  4103a8:	bl	401ae0 <dcgettext@plt>
  4103ac:	ldr	w8, [x28, #2492]
  4103b0:	ldr	w9, [x25, #2660]
  4103b4:	ldr	w3, [x27, #2640]
  4103b8:	mov	x1, x0
  4103bc:	mov	x0, x21
  4103c0:	add	w2, w9, w8
  4103c4:	bl	401bc0 <fprintf@plt>
  4103c8:	ldr	x21, [x22, #3264]
  4103cc:	adrp	x1, 426000 <ferror@plt+0x24410>
  4103d0:	add	x1, x1, #0xa22
  4103d4:	mov	w2, #0x5                   	// #5
  4103d8:	mov	x0, xzr
  4103dc:	bl	401ae0 <dcgettext@plt>
  4103e0:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4103e4:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  4103e8:	ldr	w2, [x23, #3012]
  4103ec:	ldr	w3, [x8, #588]
  4103f0:	ldr	w4, [x9, #2644]
  4103f4:	mov	x1, x0
  4103f8:	mov	x0, x21
  4103fc:	mov	x23, x26
  410400:	adrp	x26, 463000 <stdin@@GLIBC_2.17+0x4330>
  410404:	adrp	x28, 464000 <stdin@@GLIBC_2.17+0x5330>
  410408:	bl	401bc0 <fprintf@plt>
  41040c:	ldr	x21, [x22, #3264]
  410410:	adrp	x1, 426000 <ferror@plt+0x24410>
  410414:	add	x1, x1, #0xa4d
  410418:	mov	w2, #0x5                   	// #5
  41041c:	mov	x0, xzr
  410420:	bl	401ae0 <dcgettext@plt>
  410424:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  410428:	ldr	w8, [x25, #2660]
  41042c:	ldr	w9, [x24, #2472]
  410430:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  410434:	ldr	w11, [x11, #2432]
  410438:	ldr	w3, [x10, #2688]
  41043c:	mov	x1, x0
  410440:	mul	w2, w9, w8
  410444:	mul	w4, w11, w8
  410448:	mov	x0, x21
  41044c:	bl	401bc0 <fprintf@plt>
  410450:	ldr	x21, [x22, #3264]
  410454:	adrp	x1, 426000 <ferror@plt+0x24410>
  410458:	add	x1, x1, #0xa81
  41045c:	mov	w2, #0x5                   	// #5
  410460:	mov	x0, xzr
  410464:	bl	401ae0 <dcgettext@plt>
  410468:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41046c:	ldr	w2, [x8, #3064]
  410470:	mov	x1, x0
  410474:	mov	x0, x21
  410478:	bl	401bc0 <fprintf@plt>
  41047c:	ldr	x21, [x22, #3264]
  410480:	adrp	x1, 426000 <ferror@plt+0x24410>
  410484:	add	x1, x1, #0xa9b
  410488:	mov	w2, #0x5                   	// #5
  41048c:	mov	x0, xzr
  410490:	bl	401ae0 <dcgettext@plt>
  410494:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  410498:	ldr	w2, [x8, #3104]
  41049c:	mov	x1, x0
  4104a0:	mov	x0, x21
  4104a4:	bl	401bc0 <fprintf@plt>
  4104a8:	ldr	x21, [x22, #3264]
  4104ac:	adrp	x1, 426000 <ferror@plt+0x24410>
  4104b0:	add	x1, x1, #0xab0
  4104b4:	mov	w2, #0x5                   	// #5
  4104b8:	mov	x0, xzr
  4104bc:	bl	401ae0 <dcgettext@plt>
  4104c0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4104c4:	ldr	w2, [x25, #2660]
  4104c8:	ldr	w3, [x8, #2652]
  4104cc:	mov	x1, x0
  4104d0:	mov	x0, x21
  4104d4:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x1330>
  4104d8:	bl	401bc0 <fprintf@plt>
  4104dc:	ldr	w8, [x28, #588]
  4104e0:	cbnz	w8, 410520 <ferror@plt+0xe930>
  4104e4:	b	410554 <ferror@plt+0xe964>
  4104e8:	ldr	w9, [x25, #2432]
  4104ec:	ldr	x21, [x22, #3264]
  4104f0:	adrp	x1, 426000 <ferror@plt+0x24410>
  4104f4:	add	x1, x1, #0x9ec
  4104f8:	mov	w2, #0x5                   	// #5
  4104fc:	mov	x0, xzr
  410500:	mul	w20, w9, w8
  410504:	bl	401ae0 <dcgettext@plt>
  410508:	mov	x1, x0
  41050c:	mov	x0, x21
  410510:	mov	w2, w20
  410514:	bl	401bc0 <fprintf@plt>
  410518:	ldr	w8, [x28, #588]
  41051c:	cbz	w8, 410554 <ferror@plt+0xe964>
  410520:	ldr	w8, [x23, #3008]
  410524:	ldr	x21, [x22, #3264]
  410528:	adrp	x1, 426000 <ferror@plt+0x24410>
  41052c:	add	x1, x1, #0xad1
  410530:	mov	w2, #0x5                   	// #5
  410534:	mov	x0, xzr
  410538:	add	w20, w8, w20
  41053c:	bl	401ae0 <dcgettext@plt>
  410540:	ldr	w2, [x25, #2432]
  410544:	ldr	w3, [x23, #3008]
  410548:	mov	x1, x0
  41054c:	mov	x0, x21
  410550:	bl	401bc0 <fprintf@plt>
  410554:	ldr	w8, [x26, #1320]
  410558:	cbz	w8, 410590 <ferror@plt+0xe9a0>
  41055c:	ldr	w8, [x25, #2432]
  410560:	ldr	x21, [x22, #3264]
  410564:	adrp	x1, 426000 <ferror@plt+0x24410>
  410568:	add	x1, x1, #0xaf6
  41056c:	mov	w2, #0x5                   	// #5
  410570:	mov	x0, xzr
  410574:	add	w20, w8, w20
  410578:	bl	401ae0 <dcgettext@plt>
  41057c:	ldr	w2, [x24, #2472]
  410580:	ldr	w3, [x23, #3008]
  410584:	mov	x1, x0
  410588:	mov	x0, x21
  41058c:	bl	401bc0 <fprintf@plt>
  410590:	ldr	x21, [x22, #3264]
  410594:	adrp	x1, 426000 <ferror@plt+0x24410>
  410598:	add	x1, x1, #0xb20
  41059c:	mov	w2, #0x5                   	// #5
  4105a0:	mov	x0, xzr
  4105a4:	bl	401ae0 <dcgettext@plt>
  4105a8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  4105ac:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  4105b0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4105b4:	ldr	w2, [x8, #264]
  4105b8:	ldr	w3, [x9, #2636]
  4105bc:	ldr	w4, [x10, #2456]
  4105c0:	mov	x1, x0
  4105c4:	mov	x0, x21
  4105c8:	bl	401bc0 <fprintf@plt>
  4105cc:	ldr	x21, [x22, #3264]
  4105d0:	adrp	x1, 426000 <ferror@plt+0x24410>
  4105d4:	add	x1, x1, #0xb50
  4105d8:	mov	w2, #0x5                   	// #5
  4105dc:	mov	x0, xzr
  4105e0:	bl	401ae0 <dcgettext@plt>
  4105e4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4105e8:	ldr	w2, [x8, #3920]
  4105ec:	mov	x1, x0
  4105f0:	mov	x0, x21
  4105f4:	bl	401bc0 <fprintf@plt>
  4105f8:	ldr	x21, [x22, #3264]
  4105fc:	adrp	x1, 426000 <ferror@plt+0x24410>
  410600:	add	x1, x1, #0xb73
  410604:	mov	w2, #0x5                   	// #5
  410608:	mov	x0, xzr
  41060c:	bl	401ae0 <dcgettext@plt>
  410610:	mov	x1, x0
  410614:	mov	x0, x21
  410618:	mov	w2, w20
  41061c:	bl	401bc0 <fprintf@plt>
  410620:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  410624:	add	w1, w19, #0x1
  410628:	add	x0, x0, #0xa88
  41062c:	bl	401b20 <longjmp@plt>
  410630:	adrp	x1, 426000 <ferror@plt+0x24410>
  410634:	add	x1, x1, #0x88e
  410638:	mov	w2, #0x5                   	// #5
  41063c:	mov	x0, xzr
  410640:	bl	401ae0 <dcgettext@plt>
  410644:	ldr	w2, [x25, #3092]
  410648:	mov	x1, x0
  41064c:	mov	x0, x20
  410650:	bl	401bc0 <fprintf@plt>
  410654:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  410658:	ldr	w8, [x8, #3048]
  41065c:	cbnz	w8, 4101dc <ferror@plt+0xe5ec>
  410660:	b	410200 <ferror@plt+0xe610>
  410664:	stp	x29, x30, [sp, #-48]!
  410668:	str	x21, [sp, #16]
  41066c:	adrp	x21, 43e000 <ferror@plt+0x3c410>
  410670:	add	x21, x21, #0x16b
  410674:	stp	x20, x19, [sp, #32]
  410678:	mov	x19, x1
  41067c:	mov	w20, w0
  410680:	mov	w0, #0x5                   	// #5
  410684:	mov	x1, x21
  410688:	mov	x29, sp
  41068c:	bl	401be0 <setlocale@plt>
  410690:	mov	w0, wzr
  410694:	mov	x1, x21
  410698:	bl	401be0 <setlocale@plt>
  41069c:	adrp	x21, 426000 <ferror@plt+0x24410>
  4106a0:	add	x21, x21, #0x2c0
  4106a4:	mov	x0, x21
  4106a8:	bl	4019d0 <textdomain@plt>
  4106ac:	adrp	x1, 426000 <ferror@plt+0x24410>
  4106b0:	add	x1, x1, #0x356
  4106b4:	mov	x0, x21
  4106b8:	bl	4018d0 <bindtextdomain@plt>
  4106bc:	mov	w0, w20
  4106c0:	mov	x1, x19
  4106c4:	ldp	x20, x19, [sp, #32]
  4106c8:	ldr	x21, [sp, #16]
  4106cc:	ldp	x29, x30, [sp], #48
  4106d0:	b	40e4c4 <ferror@plt+0xc8d4>
  4106d4:	sub	sp, sp, #0xf0
  4106d8:	stp	x28, x27, [sp, #160]
  4106dc:	adrp	x28, 460000 <stdin@@GLIBC_2.17+0x1330>
  4106e0:	ldr	w8, [x28, #2532]
  4106e4:	stp	x26, x25, [sp, #176]
  4106e8:	stp	x24, x23, [sp, #192]
  4106ec:	stp	x20, x19, [sp, #224]
  4106f0:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x1330>
  4106f4:	adrp	x26, 465000 <stdin@@GLIBC_2.17+0x6330>
  4106f8:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x3330>
  4106fc:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  410700:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  410704:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  410708:	str	d8, [sp, #128]
  41070c:	stp	x29, x30, [sp, #144]
  410710:	stp	x22, x21, [sp, #208]
  410714:	add	x29, sp, #0x80
  410718:	cbz	w8, 4107a4 <ferror@plt+0xebb4>
  41071c:	ldr	w8, [x19, #3032]
  410720:	cbz	w8, 41073c <ferror@plt+0xeb4c>
  410724:	adrp	x1, 426000 <ferror@plt+0x24410>
  410728:	add	x1, x1, #0x368
  41072c:	mov	w2, #0x5                   	// #5
  410730:	mov	x0, xzr
  410734:	bl	401ae0 <dcgettext@plt>
  410738:	bl	411e0c <ferror@plt+0x1021c>
  41073c:	ldr	w8, [x27, #2428]
  410740:	ldr	w9, [x26, #2628]
  410744:	orr	w8, w9, w8
  410748:	cbz	w8, 410764 <ferror@plt+0xeb74>
  41074c:	adrp	x1, 426000 <ferror@plt+0x24410>
  410750:	add	x1, x1, #0x384
  410754:	mov	w2, #0x5                   	// #5
  410758:	mov	x0, xzr
  41075c:	bl	401ae0 <dcgettext@plt>
  410760:	bl	411e0c <ferror@plt+0x1021c>
  410764:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  410768:	ldr	w8, [x8, #1324]
  41076c:	ldr	w9, [x24, #3108]
  410770:	orr	w8, w9, w8
  410774:	cbz	w8, 410790 <ferror@plt+0xeba0>
  410778:	adrp	x1, 426000 <ferror@plt+0x24410>
  41077c:	add	x1, x1, #0x3a6
  410780:	mov	w2, #0x5                   	// #5
  410784:	mov	x0, xzr
  410788:	bl	401ae0 <dcgettext@plt>
  41078c:	bl	411e0c <ferror@plt+0x1021c>
  410790:	mov	w8, #0x1                   	// #1
  410794:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  410798:	str	w8, [x25, #2600]
  41079c:	str	w8, [x23, #2512]
  4107a0:	str	wzr, [x9, #3044]
  4107a4:	adrp	x20, 462000 <stdin@@GLIBC_2.17+0x3330>
  4107a8:	ldr	w8, [x20, #3008]
  4107ac:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x5330>
  4107b0:	cmn	w8, #0x1
  4107b4:	b.ne	4107e0 <ferror@plt+0xebf0>  // b.any
  4107b8:	ldr	w8, [x27, #2428]
  4107bc:	ldr	w9, [x26, #2628]
  4107c0:	ldr	w10, [x21, #588]
  4107c4:	mov	w11, #0x80                  	// #128
  4107c8:	orr	w8, w9, w8
  4107cc:	cmp	w10, #0x0
  4107d0:	ccmp	w8, #0x0, #0x4, eq  // eq = none
  4107d4:	mov	w8, #0x100                 	// #256
  4107d8:	csel	w8, w8, w11, eq  // eq = none
  4107dc:	str	w8, [x20, #3008]
  4107e0:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x4330>
  4107e4:	ldr	w8, [x22, #1328]
  4107e8:	ldr	w10, [x27, #2428]
  4107ec:	ldr	w9, [x26, #2628]
  4107f0:	cmn	w8, #0x1
  4107f4:	orr	w10, w9, w10
  4107f8:	b.eq	410970 <ferror@plt+0xed80>  // b.none
  4107fc:	cbz	w10, 410890 <ferror@plt+0xeca0>
  410800:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  410804:	ldr	w9, [x9, #1320]
  410808:	cbz	w9, 410828 <ferror@plt+0xec38>
  41080c:	adrp	x1, 426000 <ferror@plt+0x24410>
  410810:	add	x1, x1, #0x3dd
  410814:	mov	w2, #0x5                   	// #5
  410818:	mov	x0, xzr
  41081c:	bl	401ae0 <dcgettext@plt>
  410820:	bl	411e0c <ferror@plt+0x1021c>
  410824:	ldr	w8, [x22, #1328]
  410828:	cbz	w8, 410844 <ferror@plt+0xec54>
  41082c:	adrp	x1, 426000 <ferror@plt+0x24410>
  410830:	add	x1, x1, #0x407
  410834:	mov	w2, #0x5                   	// #5
  410838:	mov	x0, xzr
  41083c:	bl	401ae0 <dcgettext@plt>
  410840:	bl	411e0c <ferror@plt+0x1021c>
  410844:	ldr	w8, [x28, #2532]
  410848:	cbz	w8, 410864 <ferror@plt+0xec74>
  41084c:	adrp	x1, 426000 <ferror@plt+0x24410>
  410850:	add	x1, x1, #0x427
  410854:	mov	w2, #0x5                   	// #5
  410858:	mov	x0, xzr
  41085c:	bl	401ae0 <dcgettext@plt>
  410860:	bl	411e0c <ferror@plt+0x1021c>
  410864:	ldr	w8, [x27, #2428]
  410868:	ldr	w9, [x26, #2628]
  41086c:	cbz	w8, 410890 <ferror@plt+0xeca0>
  410870:	cbz	w9, 410890 <ferror@plt+0xeca0>
  410874:	adrp	x1, 426000 <ferror@plt+0x24410>
  410878:	add	x1, x1, #0x45c
  41087c:	mov	w2, #0x5                   	// #5
  410880:	mov	x0, xzr
  410884:	bl	401ae0 <dcgettext@plt>
  410888:	bl	411e0c <ferror@plt+0x1021c>
  41088c:	ldr	w9, [x26, #2628]
  410890:	ldr	w8, [x19, #3032]
  410894:	cbz	w8, 4108b8 <ferror@plt+0xecc8>
  410898:	cbz	w9, 4108b8 <ferror@plt+0xecc8>
  41089c:	adrp	x1, 426000 <ferror@plt+0x24410>
  4108a0:	add	x1, x1, #0x47f
  4108a4:	mov	w2, #0x5                   	// #5
  4108a8:	mov	x0, xzr
  4108ac:	bl	401ae0 <dcgettext@plt>
  4108b0:	bl	411e0c <ferror@plt+0x1021c>
  4108b4:	ldr	w8, [x19, #3032]
  4108b8:	cbz	w8, 4108e4 <ferror@plt+0xecf4>
  4108bc:	ldr	w9, [x25, #2600]
  4108c0:	cbz	w9, 4108e4 <ferror@plt+0xecf4>
  4108c4:	adrp	x1, 426000 <ferror@plt+0x24410>
  4108c8:	add	x1, x1, #0x49c
  4108cc:	mov	w2, #0x5                   	// #5
  4108d0:	mov	x0, xzr
  4108d4:	bl	401ae0 <dcgettext@plt>
  4108d8:	bl	417188 <ferror@plt+0x15598>
  4108dc:	ldr	w8, [x19, #3032]
  4108e0:	str	wzr, [x25, #2600]
  4108e4:	cbz	w8, 410910 <ferror@plt+0xed20>
  4108e8:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  4108ec:	ldr	w9, [x9, #1324]
  4108f0:	cbz	w9, 410910 <ferror@plt+0xed20>
  4108f4:	adrp	x1, 426000 <ferror@plt+0x24410>
  4108f8:	add	x1, x1, #0x4bf
  4108fc:	mov	w2, #0x5                   	// #5
  410900:	mov	x0, xzr
  410904:	bl	401ae0 <dcgettext@plt>
  410908:	bl	411e0c <ferror@plt+0x1021c>
  41090c:	ldr	w8, [x19, #3032]
  410910:	cbz	w8, 410934 <ferror@plt+0xed44>
  410914:	ldr	w8, [x24, #3108]
  410918:	cbz	w8, 410934 <ferror@plt+0xed44>
  41091c:	adrp	x1, 426000 <ferror@plt+0x24410>
  410920:	add	x1, x1, #0x4f2
  410924:	mov	w2, #0x5                   	// #5
  410928:	mov	x0, xzr
  41092c:	bl	401ae0 <dcgettext@plt>
  410930:	bl	411e0c <ferror@plt+0x1021c>
  410934:	ldr	w8, [x21, #588]
  410938:	cbz	w8, 41098c <ferror@plt+0xed9c>
  41093c:	ldrsw	x8, [x20, #3008]
  410940:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  410944:	str	wzr, [x9, #2676]
  410948:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  41094c:	cmp	w8, #0x1
  410950:	add	x9, x9, #0x540
  410954:	b.le	410a68 <ferror@plt+0xee78>
  410958:	and	x8, x8, #0xffffffff
  41095c:	sub	x11, x8, #0x1
  410960:	cmp	x11, #0x8
  410964:	b.cs	4109a8 <ferror@plt+0xedb8>  // b.hs, b.nlast
  410968:	mov	w10, #0x2                   	// #2
  41096c:	b	410a40 <ferror@plt+0xee50>
  410970:	cbz	w10, 410a70 <ferror@plt+0xee80>
  410974:	mov	w8, wzr
  410978:	str	wzr, [x22, #1328]
  41097c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  410980:	ldr	w9, [x9, #1320]
  410984:	cbnz	w9, 41080c <ferror@plt+0xec1c>
  410988:	b	410828 <ferror@plt+0xec38>
  41098c:	ldr	w8, [x20, #3008]
  410990:	cmp	w8, #0x1
  410994:	b.lt	410b0c <ferror@plt+0xef1c>  // b.tstop
  410998:	cmp	w8, #0x7
  41099c:	b.hi	410a84 <ferror@plt+0xee94>  // b.pmore
  4109a0:	mov	w9, #0x1                   	// #1
  4109a4:	b	410ae0 <ferror@plt+0xeef0>
  4109a8:	adrp	x10, 426000 <ferror@plt+0x24410>
  4109ac:	adrp	x14, 426000 <ferror@plt+0x24410>
  4109b0:	adrp	x15, 426000 <ferror@plt+0x24410>
  4109b4:	ldr	q0, [x10, #640]
  4109b8:	ldr	q3, [x14, #656]
  4109bc:	ldr	q4, [x15, #672]
  4109c0:	and	x12, x11, #0xfffffffffffffff8
  4109c4:	adrp	x13, 465000 <stdin@@GLIBC_2.17+0x6330>
  4109c8:	mov	w14, #0x8                   	// #8
  4109cc:	add	x13, x13, #0xa88
  4109d0:	movi	v1.2d, #0xffffffffffffffff
  4109d4:	movi	v2.4s, #0x3
  4109d8:	orr	x10, x12, #0x2
  4109dc:	movi	v5.4s, #0x4
  4109e0:	dup	v6.2d, x14
  4109e4:	movi	v7.4s, #0x8
  4109e8:	mov	x14, x12
  4109ec:	add	v16.2d, v3.2d, v1.2d
  4109f0:	xtn	v17.2s, v0.2d
  4109f4:	xtn	v18.2s, v16.2d
  4109f8:	fmov	x15, d16
  4109fc:	xtn	v16.2s, v3.2d
  410a00:	add	v17.2s, v17.2s, v1.2s
  410a04:	xtn2	v16.4s, v0.2d
  410a08:	mov	v18.d[1], v17.d[0]
  410a0c:	add	v17.4s, v4.4s, v5.4s
  410a10:	add	x15, x9, x15, lsl #2
  410a14:	add	v16.4s, v16.4s, v2.4s
  410a18:	add	v3.2d, v3.2d, v6.2d
  410a1c:	subs	x14, x14, #0x8
  410a20:	add	v0.2d, v0.2d, v6.2d
  410a24:	stp	q4, q17, [x15]
  410a28:	add	v4.4s, v4.4s, v7.4s
  410a2c:	stp	q18, q16, [x13, #-16]
  410a30:	add	x13, x13, #0x20
  410a34:	b.ne	4109ec <ferror@plt+0xedfc>  // b.any
  410a38:	cmp	x11, x12
  410a3c:	b.eq	410a68 <ferror@plt+0xee78>  // b.none
  410a40:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  410a44:	add	x11, x11, #0xa70
  410a48:	lsl	x12, x10, #2
  410a4c:	add	x14, x9, x12
  410a50:	sub	w13, w10, #0x1
  410a54:	cmp	x10, x8
  410a58:	stur	w10, [x14, #-4]
  410a5c:	add	x10, x10, #0x1
  410a60:	str	w13, [x11, x12]
  410a64:	b.cc	410a48 <ferror@plt+0xee58>  // b.lo, b.ul, b.last
  410a68:	str	wzr, [x9, x8, lsl #2]
  410a6c:	b	410b0c <ferror@plt+0xef1c>
  410a70:	mov	w8, #0x1                   	// #1
  410a74:	str	w8, [x22, #1328]
  410a78:	ldr	w8, [x19, #3032]
  410a7c:	cbnz	w8, 410898 <ferror@plt+0xeca8>
  410a80:	b	4108b8 <ferror@plt+0xecc8>
  410a84:	adrp	x9, 426000 <ferror@plt+0x24410>
  410a88:	ldr	q0, [x9, #688]
  410a8c:	and	x10, x8, #0xfffffff8
  410a90:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  410a94:	adrp	x12, 463000 <stdin@@GLIBC_2.17+0x4330>
  410a98:	mov	w13, #0xffff8001            	// #-32767
  410a9c:	add	x11, x11, #0xa84
  410aa0:	add	x12, x12, #0x554
  410aa4:	orr	x9, x10, #0x1
  410aa8:	movi	v1.4s, #0x4
  410aac:	dup	v2.4s, w13
  410ab0:	movi	v3.4s, #0x8
  410ab4:	mov	x13, x10
  410ab8:	add	v4.4s, v0.4s, v1.4s
  410abc:	stp	q0, q4, [x11, #-16]
  410ac0:	stp	q2, q2, [x12, #-16]
  410ac4:	add	v0.4s, v0.4s, v3.4s
  410ac8:	subs	x13, x13, #0x8
  410acc:	add	x11, x11, #0x20
  410ad0:	add	x12, x12, #0x20
  410ad4:	b.ne	410ab8 <ferror@plt+0xeec8>  // b.any
  410ad8:	cmp	x10, x8
  410adc:	b.eq	410b0c <ferror@plt+0xef1c>  // b.none
  410ae0:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  410ae4:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x4330>
  410ae8:	add	x10, x10, #0xa70
  410aec:	add	x11, x11, #0x540
  410af0:	mov	w12, #0xffff8001            	// #-32767
  410af4:	lsl	x13, x9, #2
  410af8:	cmp	x9, x8
  410afc:	str	w9, [x10, x13]
  410b00:	add	x9, x9, #0x1
  410b04:	str	w12, [x11, x13]
  410b08:	b.cc	410af4 <ferror@plt+0xef04>  // b.lo, b.ul, b.last
  410b0c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  410b10:	ldr	x2, [x8, #3632]
  410b14:	cbz	x2, 410b2c <ferror@plt+0xef3c>
  410b18:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  410b1c:	adrp	x1, 42e000 <ferror@plt+0x2c410>
  410b20:	add	x0, x0, #0xa8
  410b24:	add	x1, x1, #0x835
  410b28:	bl	4022f0 <ferror@plt+0x700>
  410b2c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  410b30:	ldr	w8, [x8, #2648]
  410b34:	adrp	x27, 462000 <stdin@@GLIBC_2.17+0x3330>
  410b38:	adrp	x26, 45e000 <ferror@plt+0x5c410>
  410b3c:	adrp	x28, 464000 <stdin@@GLIBC_2.17+0x5330>
  410b40:	cbnz	w8, 410bcc <ferror@plt+0xefdc>
  410b44:	ldr	w8, [x27, #3080]
  410b48:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  410b4c:	cbnz	w8, 410b90 <ferror@plt+0xefa0>
  410b50:	ldr	w8, [x19, #3032]
  410b54:	ldr	x3, [x28, #536]
  410b58:	adrp	x9, 426000 <ferror@plt+0x24410>
  410b5c:	adrp	x10, 43e000 <ferror@plt+0x3c410>
  410b60:	adrp	x19, 45e000 <ferror@plt+0x5c410>
  410b64:	add	x9, x9, #0x522
  410b68:	add	x10, x10, #0x17a
  410b6c:	cmp	w8, #0x0
  410b70:	add	x19, x19, #0xe58
  410b74:	adrp	x2, 426000 <ferror@plt+0x24410>
  410b78:	csel	x4, x10, x9, eq  // eq = none
  410b7c:	add	x2, x2, #0x24b
  410b80:	mov	w1, #0x800                 	// #2048
  410b84:	mov	x0, x19
  410b88:	bl	401860 <snprintf@plt>
  410b8c:	str	x19, [x20, #3616]
  410b90:	ldr	x0, [x20, #3616]
  410b94:	ldr	x2, [x26, #3272]
  410b98:	adrp	x1, 426000 <ferror@plt+0x24410>
  410b9c:	add	x1, x1, #0x525
  410ba0:	bl	401a60 <freopen@plt>
  410ba4:	cbnz	x0, 410bc0 <ferror@plt+0xefd0>
  410ba8:	adrp	x1, 426000 <ferror@plt+0x24410>
  410bac:	add	x1, x1, #0x528
  410bb0:	mov	w2, #0x5                   	// #5
  410bb4:	bl	401ae0 <dcgettext@plt>
  410bb8:	ldr	x1, [x20, #3616]
  410bbc:	bl	411ae0 <ferror@plt+0xfef0>
  410bc0:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  410bc4:	mov	w9, #0x1                   	// #1
  410bc8:	strb	w9, [x8, #3660]
  410bcc:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  410bd0:	ldr	x2, [x8, #3624]
  410bd4:	adrp	x1, 405000 <ferror@plt+0x3410>
  410bd8:	add	x1, x1, #0x5c8
  410bdc:	mov	x0, xzr
  410be0:	bl	405320 <ferror@plt+0x3730>
  410be4:	adrp	x22, 45e000 <ferror@plt+0x5c410>
  410be8:	mov	x21, x0
  410bec:	str	x0, [x22, #3568]
  410bf0:	adrp	x0, 426000 <ferror@plt+0x24410>
  410bf4:	add	x0, x0, #0x53c
  410bf8:	bl	401b90 <getenv@plt>
  410bfc:	cbz	x0, 410c08 <ferror@plt+0xf018>
  410c00:	mov	x20, x0
  410c04:	b	410cf0 <ferror@plt+0xf100>
  410c08:	adrp	x0, 426000 <ferror@plt+0x24410>
  410c0c:	add	x0, x0, #0x54d
  410c10:	bl	401b90 <getenv@plt>
  410c14:	cbz	x0, 410ce8 <ferror@plt+0xf0f8>
  410c18:	mov	x19, x0
  410c1c:	mov	w23, #0x2f                  	// #47
  410c20:	mov	w25, #0x346d                	// #13421
  410c24:	mov	w24, #0xf040                	// #61504
  410c28:	mov	w27, #0x8040                	// #32832
  410c2c:	b	410c44 <ferror@plt+0xf054>
  410c30:	mov	x0, x20
  410c34:	bl	401a30 <free@plt>
  410c38:	ldrb	w8, [x26, #1]!
  410c3c:	mov	x19, x26
  410c40:	cbz	w8, 410cc4 <ferror@plt+0xf0d4>
  410c44:	mov	x0, x19
  410c48:	bl	401790 <strlen@plt>
  410c4c:	mov	x20, x0
  410c50:	mov	w1, #0x3a                  	// #58
  410c54:	mov	x0, x19
  410c58:	bl	401a70 <strchr@plt>
  410c5c:	add	x8, x19, x20
  410c60:	cmp	x0, #0x0
  410c64:	csel	x26, x8, x0, eq  // eq = none
  410c68:	sub	x21, x26, x19
  410c6c:	add	x0, x21, #0x4
  410c70:	mov	w1, #0x1                   	// #1
  410c74:	bl	401920 <calloc@plt>
  410c78:	mov	x1, x19
  410c7c:	mov	x2, x21
  410c80:	mov	x20, x0
  410c84:	bl	401770 <memcpy@plt>
  410c88:	add	x8, x20, x21
  410c8c:	mov	x2, sp
  410c90:	mov	w0, wzr
  410c94:	mov	x1, x20
  410c98:	strb	w23, [x8]
  410c9c:	sturh	w25, [x8, #1]
  410ca0:	strb	wzr, [x8, #3]
  410ca4:	bl	401ba0 <__xstat@plt>
  410ca8:	cbnz	w0, 410c30 <ferror@plt+0xf040>
  410cac:	ldr	w8, [sp, #16]
  410cb0:	and	w8, w8, w24
  410cb4:	cmp	w8, w27
  410cb8:	b.ne	410c30 <ferror@plt+0xf040>  // b.any
  410cbc:	ldrb	w8, [x19]
  410cc0:	cbnz	w8, 410ccc <ferror@plt+0xf0dc>
  410cc4:	adrp	x20, 426000 <ferror@plt+0x24410>
  410cc8:	add	x20, x20, #0x53f
  410ccc:	ldr	x21, [x22, #3568]
  410cd0:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  410cd4:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  410cd8:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  410cdc:	adrp	x26, 45e000 <ferror@plt+0x5c410>
  410ce0:	adrp	x27, 462000 <stdin@@GLIBC_2.17+0x3330>
  410ce4:	b	410cf0 <ferror@plt+0xf100>
  410ce8:	adrp	x20, 426000 <ferror@plt+0x24410>
  410cec:	add	x20, x20, #0x53f
  410cf0:	adrp	x2, 426000 <ferror@plt+0x24410>
  410cf4:	add	x2, x2, #0x552
  410cf8:	mov	x0, x21
  410cfc:	mov	x1, x20
  410d00:	mov	w3, wzr
  410d04:	bl	405170 <ferror@plt+0x3580>
  410d08:	ldr	x0, [x22, #3568]
  410d0c:	adrp	x1, 405000 <ferror@plt+0x3410>
  410d10:	add	x1, x1, #0x9c0
  410d14:	mov	x2, xzr
  410d18:	bl	405320 <ferror@plt+0x3730>
  410d1c:	adrp	x8, 456000 <ferror@plt+0x54410>
  410d20:	ldr	w1, [x8, #632]
  410d24:	cmp	w1, #0x1
  410d28:	b.lt	410d3c <ferror@plt+0xf14c>  // b.tstop
  410d2c:	ldr	x0, [x22, #3568]
  410d30:	bl	40559c <ferror@plt+0x39ac>
  410d34:	ldr	x0, [x22, #3568]
  410d38:	bl	4053a8 <ferror@plt+0x37b8>
  410d3c:	ldr	x8, [x26, #3272]
  410d40:	adrp	x19, 465000 <stdin@@GLIBC_2.17+0x6330>
  410d44:	ldrb	w10, [x19, #2656]
  410d48:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  410d4c:	adrp	x11, 42c000 <ferror@plt+0x2a410>
  410d50:	str	x8, [x9, #48]
  410d54:	adrp	x8, 43a000 <ferror@plt+0x38410>
  410d58:	add	x11, x11, #0xa46
  410d5c:	add	x8, x8, #0x998
  410d60:	cmp	w10, #0x0
  410d64:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  410d68:	adrp	x1, 426000 <ferror@plt+0x24410>
  410d6c:	csel	x2, x8, x11, eq  // eq = none
  410d70:	add	x0, x0, #0xa8
  410d74:	add	x1, x1, #0x555
  410d78:	bl	4022f0 <ferror@plt+0x700>
  410d7c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  410d80:	ldrb	w8, [x8, #3052]
  410d84:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  410d88:	cbz	w8, 410d90 <ferror@plt+0xf1a0>
  410d8c:	strb	wzr, [x9, #2440]
  410d90:	ldrb	w10, [x19, #2656]
  410d94:	cbz	w10, 410da0 <ferror@plt+0xf1b0>
  410d98:	mov	w10, #0x1                   	// #1
  410d9c:	strb	w10, [x9, #2440]
  410da0:	cbz	w8, 410ed0 <ferror@plt+0xf2e0>
  410da4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  410da8:	adrp	x1, 426000 <ferror@plt+0x24410>
  410dac:	add	x0, x0, #0xa8
  410db0:	add	x1, x1, #0x569
  410db4:	mov	x2, xzr
  410db8:	bl	4022f0 <ferror@plt+0x700>
  410dbc:	adrp	x22, 45e000 <ferror@plt+0x5c410>
  410dc0:	ldr	x0, [x22, #3640]
  410dc4:	cbz	x0, 410dd0 <ferror@plt+0xf1e0>
  410dc8:	mov	x19, xzr
  410dcc:	b	410e0c <ferror@plt+0xf21c>
  410dd0:	ldr	x20, [x28, #536]
  410dd4:	mov	x0, x20
  410dd8:	bl	401790 <strlen@plt>
  410ddc:	add	x21, x0, #0xf
  410de0:	mov	w1, #0x1                   	// #1
  410de4:	mov	x0, x21
  410de8:	bl	401920 <calloc@plt>
  410dec:	adrp	x2, 426000 <ferror@plt+0x24410>
  410df0:	add	x2, x2, #0x255
  410df4:	mov	x1, x21
  410df8:	mov	x3, x20
  410dfc:	mov	x19, x0
  410e00:	str	x0, [x22, #3640]
  410e04:	bl	401860 <snprintf@plt>
  410e08:	ldr	x0, [x22, #3640]
  410e0c:	adrp	x1, 428000 <ferror@plt+0x26410>
  410e10:	add	x1, x1, #0x835
  410e14:	bl	4018a0 <fopen@plt>
  410e18:	mov	x20, x0
  410e1c:	cbnz	x0, 410e38 <ferror@plt+0xf248>
  410e20:	adrp	x1, 426000 <ferror@plt+0x24410>
  410e24:	add	x1, x1, #0x528
  410e28:	mov	w2, #0x5                   	// #5
  410e2c:	bl	401ae0 <dcgettext@plt>
  410e30:	ldr	x1, [x22, #3640]
  410e34:	bl	411ae0 <ferror@plt+0xfef0>
  410e38:	mov	x0, x19
  410e3c:	bl	401a30 <free@plt>
  410e40:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  410e44:	add	x19, x19, #0x170
  410e48:	mov	x0, x19
  410e4c:	mov	x1, x20
  410e50:	str	xzr, [x22, #3640]
  410e54:	bl	418ed0 <ferror@plt+0x172e0>
  410e58:	ldr	x20, [x28, #536]
  410e5c:	mov	x0, x20
  410e60:	bl	401790 <strlen@plt>
  410e64:	add	x21, x0, #0x8
  410e68:	mov	w1, #0x1                   	// #1
  410e6c:	mov	x0, x21
  410e70:	bl	401920 <calloc@plt>
  410e74:	adrp	x2, 426000 <ferror@plt+0x24410>
  410e78:	adrp	x22, 45e000 <ferror@plt+0x5c410>
  410e7c:	add	x2, x2, #0x57f
  410e80:	mov	x1, x21
  410e84:	mov	x3, x20
  410e88:	str	x0, [x22, #3648]
  410e8c:	bl	401860 <snprintf@plt>
  410e90:	ldr	x2, [x22, #3648]
  410e94:	adrp	x1, 456000 <ferror@plt+0x54410>
  410e98:	add	x1, x1, #0x280
  410e9c:	mov	x0, sp
  410ea0:	bl	418ee0 <ferror@plt+0x172f0>
  410ea4:	mov	x1, sp
  410ea8:	mov	x0, x19
  410eac:	bl	418fb4 <ferror@plt+0x173c4>
  410eb0:	cmp	w0, #0x0
  410eb4:	b.gt	410ed0 <ferror@plt+0xf2e0>
  410eb8:	adrp	x1, 426000 <ferror@plt+0x24410>
  410ebc:	add	x1, x1, #0x588
  410ec0:	mov	w2, #0x5                   	// #5
  410ec4:	mov	x0, xzr
  410ec8:	bl	401ae0 <dcgettext@plt>
  410ecc:	bl	411e0c <ferror@plt+0x1021c>
  410ed0:	adrp	x19, 45e000 <ferror@plt+0x5c410>
  410ed4:	ldr	x0, [x19, #3664]
  410ed8:	cbz	x0, 410f0c <ferror@plt+0xf31c>
  410edc:	adrp	x1, 428000 <ferror@plt+0x26410>
  410ee0:	add	x1, x1, #0xaf
  410ee4:	bl	4018a0 <fopen@plt>
  410ee8:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  410eec:	str	x0, [x8, #3592]
  410ef0:	cbnz	x0, 410f0c <ferror@plt+0xf31c>
  410ef4:	adrp	x1, 426000 <ferror@plt+0x24410>
  410ef8:	add	x1, x1, #0x5a6
  410efc:	mov	w2, #0x5                   	// #5
  410f00:	bl	401ae0 <dcgettext@plt>
  410f04:	ldr	x1, [x19, #3664]
  410f08:	bl	411ae0 <ferror@plt+0xfef0>
  410f0c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  410f10:	ldr	w8, [x8, #1324]
  410f14:	cbz	w8, 410f50 <ferror@plt+0xf360>
  410f18:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  410f1c:	adrp	x1, 426000 <ferror@plt+0x24410>
  410f20:	add	x0, x0, #0xa8
  410f24:	add	x1, x1, #0x5c2
  410f28:	mov	x2, xzr
  410f2c:	bl	4022f0 <ferror@plt+0x700>
  410f30:	ldr	w8, [x25, #2600]
  410f34:	cbz	w8, 410f50 <ferror@plt+0xf360>
  410f38:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  410f3c:	adrp	x1, 426000 <ferror@plt+0x24410>
  410f40:	add	x0, x0, #0xa8
  410f44:	add	x1, x1, #0x5d2
  410f48:	mov	x2, xzr
  410f4c:	bl	4022f0 <ferror@plt+0x700>
  410f50:	ldr	w8, [x24, #3108]
  410f54:	cbz	w8, 410f70 <ferror@plt+0xf380>
  410f58:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  410f5c:	adrp	x1, 426000 <ferror@plt+0x24410>
  410f60:	add	x0, x0, #0xa8
  410f64:	add	x1, x1, #0x5e6
  410f68:	mov	x2, xzr
  410f6c:	bl	4022f0 <ferror@plt+0x700>
  410f70:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  410f74:	ldr	w8, [x8, #2436]
  410f78:	cbz	w8, 410f94 <ferror@plt+0xf3a4>
  410f7c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  410f80:	adrp	x1, 426000 <ferror@plt+0x24410>
  410f84:	add	x0, x0, #0xa8
  410f88:	add	x1, x1, #0x5f7
  410f8c:	mov	x2, xzr
  410f90:	bl	4022f0 <ferror@plt+0x700>
  410f94:	ldr	x19, [x28, #536]
  410f98:	mov	w1, #0x5b                  	// #91
  410f9c:	mov	x0, x19
  410fa0:	bl	401a70 <strchr@plt>
  410fa4:	cbnz	x0, 410fb8 <ferror@plt+0xf3c8>
  410fa8:	mov	w1, #0x5d                  	// #93
  410fac:	mov	x0, x19
  410fb0:	bl	401a70 <strchr@plt>
  410fb4:	cbz	x0, 410fd4 <ferror@plt+0xf3e4>
  410fb8:	adrp	x1, 426000 <ferror@plt+0x24410>
  410fbc:	add	x1, x1, #0x60a
  410fc0:	mov	w2, #0x5                   	// #5
  410fc4:	mov	x0, xzr
  410fc8:	bl	401ae0 <dcgettext@plt>
  410fcc:	bl	411e0c <ferror@plt+0x1021c>
  410fd0:	ldr	x19, [x28, #536]
  410fd4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  410fd8:	adrp	x1, 426000 <ferror@plt+0x24410>
  410fdc:	add	x0, x0, #0xa8
  410fe0:	add	x1, x1, #0x62b
  410fe4:	mov	x2, x19
  410fe8:	bl	4022f0 <ferror@plt+0x700>
  410fec:	ldr	w8, [x27, #3080]
  410ff0:	cbz	w8, 411000 <ferror@plt+0xf410>
  410ff4:	ldr	x0, [x26, #3272]
  410ff8:	mov	w1, wzr
  410ffc:	bl	411ec0 <ferror@plt+0x102d0>
  411000:	ldr	w8, [x23, #2512]
  411004:	cbz	w8, 411020 <ferror@plt+0xf430>
  411008:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41100c:	adrp	x1, 426000 <ferror@plt+0x24410>
  411010:	add	x0, x0, #0xa8
  411014:	add	x1, x1, #0x638
  411018:	mov	x2, xzr
  41101c:	bl	4022f0 <ferror@plt+0x700>
  411020:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  411024:	ldr	w8, [x8, #2628]
  411028:	adrp	x9, 426000 <ferror@plt+0x24410>
  41102c:	adrp	x10, 426000 <ferror@plt+0x24410>
  411030:	add	x9, x9, #0x658
  411034:	add	x10, x10, #0x661
  411038:	cmp	w8, #0x0
  41103c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  411040:	adrp	x1, 426000 <ferror@plt+0x24410>
  411044:	csel	x2, x10, x9, eq  // eq = none
  411048:	add	x0, x0, #0xe8
  41104c:	add	x1, x1, #0x649
  411050:	bl	40228c <ferror@plt+0x69c>
  411054:	mov	x0, sp
  411058:	mov	w1, #0x1                   	// #1
  41105c:	bl	40253c <ferror@plt+0x94c>
  411060:	adrp	x24, 463000 <stdin@@GLIBC_2.17+0x4330>
  411064:	ldr	w8, [x24, #1340]
  411068:	cmp	w8, #0x1
  41106c:	b.lt	41112c <ferror@plt+0xf53c>  // b.tstop
  411070:	adrp	x20, 426000 <ferror@plt+0x24410>
  411074:	adrp	x21, 426000 <ferror@plt+0x24410>
  411078:	mov	x19, xzr
  41107c:	adrp	x25, 464000 <stdin@@GLIBC_2.17+0x5330>
  411080:	fmov	d8, #1.000000000000000000e+00
  411084:	add	x20, x20, #0x67a
  411088:	add	x21, x21, #0x66b
  41108c:	b	4110d4 <ferror@plt+0xf4e4>
  411090:	ldr	x8, [x25, #576]
  411094:	mov	x0, x22
  411098:	mov	x1, x23
  41109c:	mov	x2, x21
  4110a0:	add	x8, x8, x19, lsl #3
  4110a4:	ldr	x3, [x8, #8]
  4110a8:	mov	w4, w19
  4110ac:	bl	401860 <snprintf@plt>
  4110b0:	mov	x0, sp
  4110b4:	mov	x1, x22
  4110b8:	bl	401e1c <ferror@plt+0x22c>
  4110bc:	mov	x0, x22
  4110c0:	bl	401a30 <free@plt>
  4110c4:	ldrsw	x8, [x24, #1340]
  4110c8:	add	x19, x19, #0x1
  4110cc:	cmp	x19, x8
  4110d0:	b.ge	41112c <ferror@plt+0xf53c>  // b.tcont
  4110d4:	ldr	x8, [x25, #576]
  4110d8:	add	x8, x8, x19, lsl #3
  4110dc:	ldr	x0, [x8, #8]
  4110e0:	bl	401790 <strlen@plt>
  4110e4:	add	w8, w19, #0x1
  4110e8:	scvtf	d0, w8
  4110ec:	mov	x22, x0
  4110f0:	bl	401870 <log10@plt>
  4110f4:	frintp	d0, d0
  4110f8:	fadd	d0, d0, d8
  4110fc:	fcvtzu	x8, d0
  411100:	add	x8, x22, x8
  411104:	add	x23, x8, #0x10
  411108:	mov	x0, x23
  41110c:	bl	4018b0 <malloc@plt>
  411110:	mov	x22, x0
  411114:	cbnz	x0, 411090 <ferror@plt+0xf4a0>
  411118:	mov	w2, #0x5                   	// #5
  41111c:	mov	x1, x20
  411120:	bl	401ae0 <dcgettext@plt>
  411124:	bl	411868 <ferror@plt+0xfc78>
  411128:	b	411090 <ferror@plt+0xf4a0>
  41112c:	ldr	x2, [sp]
  411130:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  411134:	add	x19, x19, #0xa8
  411138:	adrp	x1, 426000 <ferror@plt+0x24410>
  41113c:	add	x1, x1, #0x6a0
  411140:	mov	x0, x19
  411144:	bl	4022f0 <ferror@plt+0x700>
  411148:	mov	x0, sp
  41114c:	bl	402550 <ferror@plt+0x960>
  411150:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  411154:	ldr	x0, [x8, #296]
  411158:	cbz	x0, 411160 <ferror@plt+0xf570>
  41115c:	bl	411dd4 <ferror@plt+0x101e4>
  411160:	ldr	x1, [x26, #3272]
  411164:	mov	x0, x19
  411168:	bl	401d0c <ferror@plt+0x11c>
  41116c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  411170:	ldr	w8, [x8, #3100]
  411174:	str	wzr, [x19, #8]
  411178:	cbz	w8, 411188 <ferror@plt+0xf598>
  41117c:	adrp	x0, 426000 <ferror@plt+0x24410>
  411180:	add	x0, x0, #0x6ae
  411184:	bl	411dd4 <ferror@plt+0x101e4>
  411188:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41118c:	ldr	x0, [x8, #232]
  411190:	cbz	x0, 411198 <ferror@plt+0xf5a8>
  411194:	bl	411dd4 <ferror@plt+0x101e4>
  411198:	bl	412454 <ferror@plt+0x10864>
  41119c:	ldp	x20, x19, [sp, #224]
  4111a0:	ldp	x22, x21, [sp, #208]
  4111a4:	ldp	x24, x23, [sp, #192]
  4111a8:	ldp	x26, x25, [sp, #176]
  4111ac:	ldp	x28, x27, [sp, #160]
  4111b0:	ldp	x29, x30, [sp, #144]
  4111b4:	ldr	d8, [sp, #128]
  4111b8:	add	sp, sp, #0xf0
  4111bc:	ret
  4111c0:	stp	x29, x30, [sp, #-32]!
  4111c4:	stp	x20, x19, [sp, #16]
  4111c8:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4111cc:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  4111d0:	ldr	w9, [x9, #3080]
  4111d4:	ldr	x19, [x8, #3272]
  4111d8:	mov	x29, sp
  4111dc:	cbnz	w9, 41122c <ferror@plt+0xf63c>
  4111e0:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  4111e4:	ldr	w9, [x9, #3032]
  4111e8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  4111ec:	ldr	x3, [x8, #536]
  4111f0:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  4111f4:	adrp	x8, 426000 <ferror@plt+0x24410>
  4111f8:	adrp	x10, 43e000 <ferror@plt+0x3c410>
  4111fc:	add	x20, x20, #0xe58
  411200:	add	x8, x8, #0x522
  411204:	add	x10, x10, #0x17a
  411208:	cmp	w9, #0x0
  41120c:	adrp	x2, 426000 <ferror@plt+0x24410>
  411210:	csel	x4, x10, x8, eq  // eq = none
  411214:	add	x2, x2, #0x24b
  411218:	mov	w1, #0x800                 	// #2048
  41121c:	mov	x0, x20
  411220:	bl	401860 <snprintf@plt>
  411224:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  411228:	str	x20, [x8, #3616]
  41122c:	adrp	x1, 427000 <ferror@plt+0x25410>
  411230:	add	x1, x1, #0x3a0
  411234:	mov	w2, #0x5                   	// #5
  411238:	mov	x0, xzr
  41123c:	bl	401ae0 <dcgettext@plt>
  411240:	adrp	x20, 456000 <ferror@plt+0x54410>
  411244:	ldr	x2, [x20, #608]
  411248:	mov	x1, x0
  41124c:	mov	x0, x19
  411250:	bl	401bc0 <fprintf@plt>
  411254:	adrp	x1, 427000 <ferror@plt+0x25410>
  411258:	add	x1, x1, #0x3bf
  41125c:	mov	w2, #0x5                   	// #5
  411260:	mov	x0, xzr
  411264:	bl	401ae0 <dcgettext@plt>
  411268:	ldr	x3, [x20, #608]
  41126c:	mov	x1, x0
  411270:	mov	x0, x19
  411274:	ldp	x20, x19, [sp, #16]
  411278:	adrp	x2, 426000 <ferror@plt+0x24410>
  41127c:	adrp	x4, 45e000 <ferror@plt+0x5c410>
  411280:	add	x2, x2, #0x263
  411284:	add	x4, x4, #0xe58
  411288:	mov	x5, x3
  41128c:	ldp	x29, x30, [sp], #32
  411290:	b	401bc0 <fprintf@plt>
  411294:	stp	x29, x30, [sp, #-48]!
  411298:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41129c:	ldr	w8, [x8, #2628]
  4112a0:	mov	w9, #0x93ff                	// #37887
  4112a4:	movk	w9, #0x7735, lsl #16
  4112a8:	mov	w10, #0x7cff                	// #31999
  4112ac:	cmp	w8, #0x0
  4112b0:	stp	x20, x19, [sp, #32]
  4112b4:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  4112b8:	adrp	x20, 464000 <stdin@@GLIBC_2.17+0x5330>
  4112bc:	mov	w19, #0x7d0                 	// #2000
  4112c0:	csel	w8, w10, w9, eq  // eq = none
  4112c4:	mov	w0, #0x7d0                 	// #2000
  4112c8:	mov	w1, #0x4                   	// #4
  4112cc:	str	x21, [sp, #16]
  4112d0:	mov	x29, sp
  4112d4:	str	w8, [x11, #3328]
  4112d8:	str	w19, [x20, #568]
  4112dc:	bl	411830 <ferror@plt+0xfc40>
  4112e0:	ldr	w8, [x20, #568]
  4112e4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  4112e8:	str	x0, [x9, #2680]
  4112ec:	mov	w1, #0x4                   	// #4
  4112f0:	mov	w0, w8
  4112f4:	bl	411830 <ferror@plt+0xfc40>
  4112f8:	ldr	w8, [x20, #568]
  4112fc:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  411300:	str	x0, [x9, #2480]
  411304:	mov	w1, #0x4                   	// #4
  411308:	mov	w0, w8
  41130c:	bl	411830 <ferror@plt+0xfc40>
  411310:	ldr	w8, [x20, #568]
  411314:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  411318:	str	x0, [x9, #2640]
  41131c:	mov	w1, #0x4                   	// #4
  411320:	mov	w0, w8
  411324:	bl	411830 <ferror@plt+0xfc40>
  411328:	ldr	w8, [x20, #568]
  41132c:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  411330:	str	x0, [x9, #600]
  411334:	mov	w1, #0x4                   	// #4
  411338:	mov	w0, w8
  41133c:	bl	411830 <ferror@plt+0xfc40>
  411340:	ldr	w8, [x20, #568]
  411344:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  411348:	str	x0, [x9, #3056]
  41134c:	mov	w1, #0x4                   	// #4
  411350:	mov	w0, w8
  411354:	bl	411830 <ferror@plt+0xfc40>
  411358:	ldr	w8, [x20, #568]
  41135c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  411360:	str	x0, [x9, #336]
  411364:	mov	w1, #0x4                   	// #4
  411368:	mov	w0, w8
  41136c:	bl	411830 <ferror@plt+0xfc40>
  411370:	ldr	w8, [x20, #568]
  411374:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  411378:	str	x0, [x9, #560]
  41137c:	mov	w1, #0x4                   	// #4
  411380:	mov	w0, w8
  411384:	bl	411830 <ferror@plt+0xfc40>
  411388:	ldr	w8, [x20, #568]
  41138c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  411390:	str	x0, [x9, #1312]
  411394:	mov	w1, #0x4                   	// #4
  411398:	mov	w0, w8
  41139c:	bl	411830 <ferror@plt+0xfc40>
  4113a0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4113a4:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x4330>
  4113a8:	mov	w20, #0x64                  	// #100
  4113ac:	str	x0, [x8, #2464]
  4113b0:	mov	w0, #0x64                  	// #100
  4113b4:	mov	w1, #0x4                   	// #4
  4113b8:	str	w20, [x21, #1296]
  4113bc:	bl	411830 <ferror@plt+0xfc40>
  4113c0:	ldr	w8, [x21, #1296]
  4113c4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  4113c8:	str	x0, [x9, #2760]
  4113cc:	mov	w1, #0x4                   	// #4
  4113d0:	mov	w0, w8
  4113d4:	bl	411830 <ferror@plt+0xfc40>
  4113d8:	ldr	w8, [x21, #1296]
  4113dc:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  4113e0:	str	x0, [x9, #608]
  4113e4:	mov	w1, #0x4                   	// #4
  4113e8:	mov	w0, w8
  4113ec:	bl	411830 <ferror@plt+0xfc40>
  4113f0:	ldr	w8, [x21, #1296]
  4113f4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  4113f8:	str	x0, [x9, #3072]
  4113fc:	mov	w1, #0x1                   	// #1
  411400:	mov	w0, w8
  411404:	bl	411830 <ferror@plt+0xfc40>
  411408:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  41140c:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  411410:	mov	w9, #0x28                  	// #40
  411414:	str	x0, [x8, #2648]
  411418:	mov	w0, #0x28                  	// #40
  41141c:	mov	w1, #0x4                   	// #4
  411420:	str	w9, [x21, #2648]
  411424:	bl	411830 <ferror@plt+0xfc40>
  411428:	ldr	w8, [x21, #2648]
  41142c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  411430:	str	x0, [x9, #2520]
  411434:	mov	w1, #0x4                   	// #4
  411438:	mov	w0, w8
  41143c:	bl	411830 <ferror@plt+0xfc40>
  411440:	ldr	w8, [x21, #2648]
  411444:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  411448:	str	x0, [x9, #2744]
  41144c:	mov	w1, #0x4                   	// #4
  411450:	mov	w0, w8
  411454:	bl	411830 <ferror@plt+0xfc40>
  411458:	ldr	w8, [x21, #2648]
  41145c:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  411460:	str	x0, [x9, #2616]
  411464:	mov	w1, #0x4                   	// #4
  411468:	mov	w0, w8
  41146c:	bl	411830 <ferror@plt+0xfc40>
  411470:	ldr	w8, [x21, #2648]
  411474:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  411478:	str	x0, [x9, #2664]
  41147c:	mov	w1, #0x8                   	// #8
  411480:	mov	w0, w8
  411484:	bl	411830 <ferror@plt+0xfc40>
  411488:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  41148c:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  411490:	str	x0, [x8, #576]
  411494:	mov	w0, #0x64                  	// #100
  411498:	mov	w1, #0x4                   	// #4
  41149c:	str	w20, [x21, #2488]
  4114a0:	bl	411830 <ferror@plt+0xfc40>
  4114a4:	ldr	w8, [x21, #2488]
  4114a8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  4114ac:	str	x0, [x9, #2416]
  4114b0:	mov	w1, #0x4                   	// #4
  4114b4:	mov	w0, w8
  4114b8:	bl	411830 <ferror@plt+0xfc40>
  4114bc:	ldr	w8, [x21, #2488]
  4114c0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  4114c4:	str	x0, [x9, #552]
  4114c8:	mov	w1, #0x4                   	// #4
  4114cc:	mov	w0, w8
  4114d0:	bl	411830 <ferror@plt+0xfc40>
  4114d4:	ldr	w8, [x21, #2488]
  4114d8:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  4114dc:	str	x0, [x9, #2640]
  4114e0:	mov	w1, #0x1                   	// #1
  4114e4:	mov	w0, w8
  4114e8:	bl	411830 <ferror@plt+0xfc40>
  4114ec:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4114f0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  4114f4:	mov	w10, #0x1f4                 	// #500
  4114f8:	str	x0, [x8, #576]
  4114fc:	mov	w0, #0x1f4                 	// #500
  411500:	mov	w1, #0x1                   	// #1
  411504:	str	w10, [x9, #348]
  411508:	bl	411830 <ferror@plt+0xfc40>
  41150c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  411510:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  411514:	mov	w10, #0x2ee                 	// #750
  411518:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  41151c:	str	x0, [x8, #3016]
  411520:	mov	w0, #0x7d0                 	// #2000
  411524:	mov	w1, #0x4                   	// #4
  411528:	str	w10, [x9, #3096]
  41152c:	str	w19, [x20, #588]
  411530:	bl	411830 <ferror@plt+0xfc40>
  411534:	ldr	w8, [x20, #588]
  411538:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  41153c:	str	x0, [x9, #3912]
  411540:	mov	w1, #0x4                   	// #4
  411544:	mov	w0, w8
  411548:	bl	411830 <ferror@plt+0xfc40>
  41154c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  411550:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  411554:	mov	w10, #0x9c4                 	// #2500
  411558:	str	x0, [x8, #2448]
  41155c:	mov	w0, #0x9c4                 	// #2500
  411560:	mov	w1, #0x4                   	// #4
  411564:	str	w10, [x9, #2688]
  411568:	bl	411830 <ferror@plt+0xfc40>
  41156c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  411570:	adrp	x19, 464000 <stdin@@GLIBC_2.17+0x5330>
  411574:	mov	w9, #0x3e8                 	// #1000
  411578:	str	x0, [x8, #2616]
  41157c:	mov	w0, #0x3e8                 	// #1000
  411580:	mov	w1, #0x4                   	// #4
  411584:	str	w9, [x19, #2640]
  411588:	bl	411830 <ferror@plt+0xfc40>
  41158c:	ldr	w8, [x19, #2640]
  411590:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  411594:	str	x0, [x9, #352]
  411598:	mov	w1, #0x4                   	// #4
  41159c:	mov	w0, w8
  4115a0:	bl	411830 <ferror@plt+0xfc40>
  4115a4:	ldr	w8, [x19, #2640]
  4115a8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  4115ac:	str	x0, [x9, #592]
  4115b0:	mov	w1, #0x4                   	// #4
  4115b4:	mov	w0, w8
  4115b8:	bl	411830 <ferror@plt+0xfc40>
  4115bc:	ldr	w8, [x19, #2640]
  4115c0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  4115c4:	str	x0, [x9, #2400]
  4115c8:	mov	w1, #0x4                   	// #4
  4115cc:	mov	w0, w8
  4115d0:	bl	411830 <ferror@plt+0xfc40>
  4115d4:	ldr	w8, [x19, #2640]
  4115d8:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  4115dc:	str	x0, [x9, #2664]
  4115e0:	mov	w1, #0x4                   	// #4
  4115e4:	mov	w0, w8
  4115e8:	bl	411830 <ferror@plt+0xfc40>
  4115ec:	ldr	w8, [x19, #2640]
  4115f0:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  4115f4:	str	x0, [x9, #2592]
  4115f8:	mov	w1, #0x8                   	// #8
  4115fc:	mov	w0, w8
  411600:	bl	411830 <ferror@plt+0xfc40>
  411604:	ldr	w8, [x19, #2640]
  411608:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  41160c:	str	x0, [x9, #3904]
  411610:	mov	w1, #0x8                   	// #8
  411614:	mov	w0, w8
  411618:	bl	411830 <ferror@plt+0xfc40>
  41161c:	ldp	x20, x19, [sp, #32]
  411620:	ldr	x21, [sp, #16]
  411624:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  411628:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41162c:	str	x0, [x8, #3320]
  411630:	str	xzr, [x9, #2504]
  411634:	ldp	x29, x30, [sp], #48
  411638:	ret
  41163c:	stp	x29, x30, [sp, #-48]!
  411640:	str	x28, [sp, #16]
  411644:	stp	x20, x19, [sp, #32]
  411648:	mov	x29, sp
  41164c:	sub	sp, sp, #0x800
  411650:	mov	w20, w1
  411654:	mov	x19, x0
  411658:	bl	401790 <strlen@plt>
  41165c:	cmp	w0, #0x401
  411660:	b.lt	411684 <ferror@plt+0xfa94>  // b.tstop
  411664:	adrp	x1, 427000 <ferror@plt+0x25410>
  411668:	add	x1, x1, #0xf68
  41166c:	mov	w2, #0x5                   	// #5
  411670:	mov	x0, xzr
  411674:	bl	401ae0 <dcgettext@plt>
  411678:	mov	x1, x19
  41167c:	bl	417208 <ferror@plt+0x15618>
  411680:	b	4116cc <ferror@plt+0xfadc>
  411684:	adrp	x2, 426000 <ferror@plt+0x24410>
  411688:	add	x2, x2, #0x66b
  41168c:	mov	x0, sp
  411690:	mov	w1, #0x800                 	// #2048
  411694:	mov	x3, x19
  411698:	mov	w4, w20
  41169c:	bl	401860 <snprintf@plt>
  4116a0:	mov	x0, sp
  4116a4:	bl	4116f4 <ferror@plt+0xfb04>
  4116a8:	mov	x0, x19
  4116ac:	bl	401980 <strdup@plt>
  4116b0:	cbz	x0, 4116e0 <ferror@plt+0xfaf0>
  4116b4:	str	x0, [x29, #24]
  4116b8:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  4116bc:	add	x0, x0, #0xc8
  4116c0:	add	x1, x29, #0x18
  4116c4:	mov	w2, #0x1                   	// #1
  4116c8:	bl	4020d8 <ferror@plt+0x4e8>
  4116cc:	add	sp, sp, #0x800
  4116d0:	ldp	x20, x19, [sp, #32]
  4116d4:	ldr	x28, [sp, #16]
  4116d8:	ldp	x29, x30, [sp], #48
  4116dc:	ret
  4116e0:	adrp	x1, 428000 <ferror@plt+0x26410>
  4116e4:	add	x1, x1, #0xe
  4116e8:	mov	w2, #0x5                   	// #5
  4116ec:	bl	401ae0 <dcgettext@plt>
  4116f0:	bl	411868 <ferror@plt+0xfc78>
  4116f4:	stp	x29, x30, [sp, #-64]!
  4116f8:	str	x23, [sp, #16]
  4116fc:	stp	x22, x21, [sp, #32]
  411700:	stp	x20, x19, [sp, #48]
  411704:	mov	x29, sp
  411708:	mov	x19, x0
  41170c:	bl	401790 <strlen@plt>
  411710:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x5330>
  411714:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x3330>
  411718:	ldr	w8, [x21, #600]
  41171c:	ldr	w9, [x22, #3036]
  411720:	mov	x20, x0
  411724:	add	w10, w8, w20
  411728:	sub	w11, w9, #0xa
  41172c:	cmp	w10, w11
  411730:	b.ge	411740 <ferror@plt+0xfb50>  // b.tcont
  411734:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  411738:	ldr	x0, [x9, #560]
  41173c:	b	411794 <ferror@plt+0xfba4>
  411740:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x5330>
  411744:	cmp	w9, #0x0
  411748:	b.le	411754 <ferror@plt+0xfb64>
  41174c:	lsl	w8, w9, #1
  411750:	b	411760 <ferror@plt+0xfb70>
  411754:	add	w8, w9, #0x7
  411758:	csel	w8, w8, w9, lt  // lt = tstop
  41175c:	add	w8, w9, w8, asr #3
  411760:	ldr	x0, [x23, #560]
  411764:	sxtw	x1, w8
  411768:	mov	w2, #0x1                   	// #1
  41176c:	str	w8, [x22, #3036]
  411770:	bl	4017f0 <reallocarray@plt>
  411774:	cbz	x0, 4117c0 <ferror@plt+0xfbd0>
  411778:	ldr	w8, [x21, #600]
  41177c:	ldr	w9, [x22, #3036]
  411780:	str	x0, [x23, #560]
  411784:	add	w10, w8, w20
  411788:	sub	w11, w9, #0xa
  41178c:	cmp	w10, w11
  411790:	b.ge	411744 <ferror@plt+0xfb54>  // b.tcont
  411794:	add	x0, x0, w8, sxtw
  411798:	mov	x1, x19
  41179c:	bl	401ac0 <strcpy@plt>
  4117a0:	ldr	w8, [x21, #600]
  4117a4:	ldr	x23, [sp, #16]
  4117a8:	add	w8, w8, w20
  4117ac:	str	w8, [x21, #600]
  4117b0:	ldp	x20, x19, [sp, #48]
  4117b4:	ldp	x22, x21, [sp, #32]
  4117b8:	ldp	x29, x30, [sp], #64
  4117bc:	ret
  4117c0:	adrp	x1, 428000 <ferror@plt+0x26410>
  4117c4:	add	x1, x1, #0xcb
  4117c8:	mov	w2, #0x5                   	// #5
  4117cc:	bl	401ae0 <dcgettext@plt>
  4117d0:	bl	411868 <ferror@plt+0xfc78>
  4117d4:	stp	x29, x30, [sp, #-16]!
  4117d8:	mov	x29, sp
  4117dc:	bl	401980 <strdup@plt>
  4117e0:	cbz	x0, 4117ec <ferror@plt+0xfbfc>
  4117e4:	ldp	x29, x30, [sp], #16
  4117e8:	ret
  4117ec:	adrp	x1, 428000 <ferror@plt+0x26410>
  4117f0:	add	x1, x1, #0xe
  4117f4:	mov	w2, #0x5                   	// #5
  4117f8:	bl	401ae0 <dcgettext@plt>
  4117fc:	bl	411868 <ferror@plt+0xfc78>
  411800:	stp	x29, x30, [sp, #-16]!
  411804:	mov	x29, sp
  411808:	sxtw	x1, w1
  41180c:	bl	4017f0 <reallocarray@plt>
  411810:	cbz	x0, 41181c <ferror@plt+0xfc2c>
  411814:	ldp	x29, x30, [sp], #16
  411818:	ret
  41181c:	adrp	x1, 428000 <ferror@plt+0x26410>
  411820:	add	x1, x1, #0xcb
  411824:	mov	w2, #0x5                   	// #5
  411828:	bl	401ae0 <dcgettext@plt>
  41182c:	bl	411868 <ferror@plt+0xfc78>
  411830:	stp	x29, x30, [sp, #-16]!
  411834:	mov	x2, x1
  411838:	sxtw	x1, w0
  41183c:	mov	x0, xzr
  411840:	mov	x29, sp
  411844:	bl	4017f0 <reallocarray@plt>
  411848:	cbz	x0, 411854 <ferror@plt+0xfc64>
  41184c:	ldp	x29, x30, [sp], #16
  411850:	ret
  411854:	adrp	x1, 427000 <ferror@plt+0x25410>
  411858:	add	x1, x1, #0xf84
  41185c:	mov	w2, #0x5                   	// #5
  411860:	bl	401ae0 <dcgettext@plt>
  411864:	bl	411868 <ferror@plt+0xfc78>
  411868:	stp	x29, x30, [sp, #-32]!
  41186c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  411870:	stp	x20, x19, [sp, #16]
  411874:	ldr	x19, [x8, #3264]
  411878:	adrp	x1, 428000 <ferror@plt+0x26410>
  41187c:	mov	x20, x0
  411880:	add	x1, x1, #0x46
  411884:	mov	w2, #0x5                   	// #5
  411888:	mov	x0, xzr
  41188c:	mov	x29, sp
  411890:	bl	401ae0 <dcgettext@plt>
  411894:	adrp	x8, 456000 <ferror@plt+0x54410>
  411898:	ldr	x2, [x8, #608]
  41189c:	mov	x1, x0
  4118a0:	mov	x0, x19
  4118a4:	mov	x3, x20
  4118a8:	bl	401bc0 <fprintf@plt>
  4118ac:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  4118b0:	add	x0, x0, #0xa88
  4118b4:	mov	w1, #0x2                   	// #2
  4118b8:	bl	401b20 <longjmp@plt>
  4118bc:	stp	x29, x30, [sp, #-32]!
  4118c0:	stp	x20, x19, [sp, #16]
  4118c4:	ldrb	w20, [x0]
  4118c8:	mov	x29, sp
  4118cc:	cbz	w20, 4118f8 <ferror@plt+0xfd08>
  4118d0:	add	x19, x0, #0x1
  4118d4:	sxtb	w8, w20
  4118d8:	tbnz	w8, #31, 411908 <ferror@plt+0xfd18>
  4118dc:	bl	401a00 <__ctype_b_loc@plt>
  4118e0:	ldr	x8, [x0]
  4118e4:	and	x9, x20, #0xff
  4118e8:	ldrh	w8, [x8, x9, lsl #1]
  4118ec:	tbz	w8, #9, 411908 <ferror@plt+0xfd18>
  4118f0:	ldrb	w20, [x19], #1
  4118f4:	cbnz	w20, 4118d4 <ferror@plt+0xfce4>
  4118f8:	mov	w0, #0x1                   	// #1
  4118fc:	ldp	x20, x19, [sp, #16]
  411900:	ldp	x29, x30, [sp], #32
  411904:	ret
  411908:	mov	w0, wzr
  41190c:	ldp	x20, x19, [sp, #16]
  411910:	ldp	x29, x30, [sp], #32
  411914:	ret
  411918:	stp	x29, x30, [sp, #-32]!
  41191c:	stp	x20, x19, [sp, #16]
  411920:	ldrb	w20, [x0]
  411924:	mov	x29, sp
  411928:	cbz	w20, 411954 <ferror@plt+0xfd64>
  41192c:	add	x19, x0, #0x1
  411930:	sxtb	w8, w20
  411934:	tbnz	w8, #31, 411964 <ferror@plt+0xfd74>
  411938:	bl	401a00 <__ctype_b_loc@plt>
  41193c:	ldr	x8, [x0]
  411940:	and	x9, x20, #0xff
  411944:	ldrh	w8, [x8, x9, lsl #1]
  411948:	tbz	w8, #8, 411964 <ferror@plt+0xfd74>
  41194c:	ldrb	w20, [x19], #1
  411950:	cbnz	w20, 411930 <ferror@plt+0xfd40>
  411954:	mov	w0, #0x1                   	// #1
  411958:	ldp	x20, x19, [sp, #16]
  41195c:	ldp	x29, x30, [sp], #32
  411960:	ret
  411964:	mov	w0, wzr
  411968:	ldp	x20, x19, [sp, #16]
  41196c:	ldp	x29, x30, [sp], #32
  411970:	ret
  411974:	ldr	w8, [x0]
  411978:	ldr	w9, [x1]
  41197c:	sub	w0, w8, w9
  411980:	ret
  411984:	stp	x29, x30, [sp, #-48]!
  411988:	stp	x20, x19, [sp, #32]
  41198c:	mov	w19, w0
  411990:	cmp	w0, #0x100
  411994:	str	x21, [sp, #16]
  411998:	mov	x29, sp
  41199c:	b.lt	4119fc <ferror@plt+0xfe0c>  // b.tstop
  4119a0:	adrp	x1, 427000 <ferror@plt+0x25410>
  4119a4:	add	x1, x1, #0xfb1
  4119a8:	mov	w2, #0x5                   	// #5
  4119ac:	mov	x0, xzr
  4119b0:	bl	401ae0 <dcgettext@plt>
  4119b4:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4119b8:	ldr	w8, [x8, #3584]
  4119bc:	adrp	x9, 428000 <ferror@plt+0x26410>
  4119c0:	adrp	x10, 428000 <ferror@plt+0x26410>
  4119c4:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x330>
  4119c8:	add	x9, x9, #0xba
  4119cc:	add	x10, x10, #0xc1
  4119d0:	cmp	w8, #0x0
  4119d4:	add	x21, x21, #0x658
  4119d8:	mov	x20, x0
  4119dc:	csel	x2, x10, x9, eq  // eq = none
  4119e0:	mov	w1, #0x14                  	// #20
  4119e4:	mov	x0, x21
  4119e8:	mov	w3, w19
  4119ec:	bl	401860 <snprintf@plt>
  4119f0:	mov	x0, x20
  4119f4:	mov	x1, x21
  4119f8:	bl	411ae0 <ferror@plt+0xfef0>
  4119fc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  411a00:	ldr	w8, [x8, #3008]
  411a04:	cmp	w8, w19
  411a08:	b.le	411a1c <ferror@plt+0xfe2c>
  411a0c:	ldp	x20, x19, [sp, #32]
  411a10:	ldr	x21, [sp, #16]
  411a14:	ldp	x29, x30, [sp], #48
  411a18:	ret
  411a1c:	adrp	x1, 427000 <ferror@plt+0x25410>
  411a20:	add	x1, x1, #0xfdd
  411a24:	mov	w2, #0x5                   	// #5
  411a28:	mov	x0, xzr
  411a2c:	bl	401ae0 <dcgettext@plt>
  411a30:	cmp	w19, #0x20
  411a34:	mov	x20, x0
  411a38:	b.cc	411a58 <ferror@plt+0xfe68>  // b.lo, b.ul, b.last
  411a3c:	cmp	w19, #0x7f
  411a40:	b.ge	411a58 <ferror@plt+0xfe68>  // b.tcont
  411a44:	cmp	w19, #0x20
  411a48:	b.ne	411a74 <ferror@plt+0xfe84>  // b.any
  411a4c:	adrp	x21, 428000 <ferror@plt+0x26410>
  411a50:	add	x21, x21, #0xc7
  411a54:	b	411ac8 <ferror@plt+0xfed8>
  411a58:	sub	w8, w19, #0x7
  411a5c:	cmp	w8, #0x7
  411a60:	b.cs	411a88 <ferror@plt+0xfe98>  // b.hs, b.nlast
  411a64:	adrp	x9, 427000 <ferror@plt+0x25410>
  411a68:	add	x9, x9, #0xf30
  411a6c:	ldr	x21, [x9, w8, sxtw #3]
  411a70:	b	411ac8 <ferror@plt+0xfed8>
  411a74:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x330>
  411a78:	add	x21, x21, #0x658
  411a7c:	strb	w19, [x21]
  411a80:	strb	wzr, [x21, #1]
  411a84:	b	411ac8 <ferror@plt+0xfed8>
  411a88:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  411a8c:	ldr	w8, [x8, #3584]
  411a90:	cbz	w8, 411aa8 <ferror@plt+0xfeb8>
  411a94:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x330>
  411a98:	adrp	x2, 428000 <ferror@plt+0x26410>
  411a9c:	add	x21, x21, #0x658
  411aa0:	add	x2, x2, #0xba
  411aa4:	b	411ab8 <ferror@plt+0xfec8>
  411aa8:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x330>
  411aac:	adrp	x2, 428000 <ferror@plt+0x26410>
  411ab0:	add	x21, x21, #0x658
  411ab4:	add	x2, x2, #0xc1
  411ab8:	mov	w1, #0x14                  	// #20
  411abc:	mov	x0, x21
  411ac0:	mov	w3, w19
  411ac4:	bl	401860 <snprintf@plt>
  411ac8:	mov	x0, x20
  411acc:	mov	x1, x21
  411ad0:	ldp	x20, x19, [sp, #32]
  411ad4:	ldr	x21, [sp, #16]
  411ad8:	ldp	x29, x30, [sp], #48
  411adc:	b	411ae0 <ferror@plt+0xfef0>
  411ae0:	stp	x29, x30, [sp, #-32]!
  411ae4:	str	x28, [sp, #16]
  411ae8:	mov	x29, sp
  411aec:	sub	sp, sp, #0x900
  411af0:	mov	x9, #0xffffffffffffffc8    	// #-56
  411af4:	mov	x10, sp
  411af8:	add	x11, sp, #0x88
  411afc:	movk	x9, #0xff80, lsl #32
  411b00:	add	x12, x29, #0x20
  411b04:	add	x10, x10, #0x80
  411b08:	add	x11, x11, #0x38
  411b0c:	stp	x10, x9, [sp, #240]
  411b10:	stp	x12, x11, [sp, #224]
  411b14:	stp	q0, q1, [sp]
  411b18:	ldp	q0, q1, [sp, #224]
  411b1c:	mov	x8, x0
  411b20:	stp	x1, x2, [sp, #136]
  411b24:	stp	x3, x4, [sp, #152]
  411b28:	add	x0, sp, #0x100
  411b2c:	add	x3, sp, #0xc0
  411b30:	mov	w1, #0x800                 	// #2048
  411b34:	mov	x2, x8
  411b38:	stp	x5, x6, [sp, #168]
  411b3c:	str	x7, [sp, #184]
  411b40:	stp	q2, q3, [sp, #32]
  411b44:	stp	q4, q5, [sp, #64]
  411b48:	stp	q6, q7, [sp, #96]
  411b4c:	stp	q0, q1, [sp, #192]
  411b50:	bl	401b00 <vsnprintf@plt>
  411b54:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  411b58:	adrp	x9, 456000 <ferror@plt+0x54410>
  411b5c:	ldr	x0, [x8, #3264]
  411b60:	ldr	x2, [x9, #608]
  411b64:	adrp	x1, 428000 <ferror@plt+0x26410>
  411b68:	add	x1, x1, #0x3e
  411b6c:	add	x3, sp, #0x100
  411b70:	bl	401bc0 <fprintf@plt>
  411b74:	mov	w0, #0x1                   	// #1
  411b78:	bl	40fa00 <ferror@plt+0xde10>
  411b7c:	add	sp, sp, #0x900
  411b80:	ldr	x28, [sp, #16]
  411b84:	ldp	x29, x30, [sp], #32
  411b88:	ret
  411b8c:	stp	x29, x30, [sp, #-32]!
  411b90:	mov	w3, w0
  411b94:	cmp	w0, #0x20
  411b98:	str	x19, [sp, #16]
  411b9c:	mov	x29, sp
  411ba0:	b.cc	411bcc <ferror@plt+0xffdc>  // b.lo, b.ul, b.last
  411ba4:	cmp	w3, #0x7f
  411ba8:	b.ge	411bcc <ferror@plt+0xffdc>  // b.tcont
  411bac:	cmp	w3, #0x20
  411bb0:	b.ne	411bf0 <ferror@plt+0x10000>  // b.any
  411bb4:	adrp	x19, 428000 <ferror@plt+0x26410>
  411bb8:	add	x19, x19, #0xc7
  411bbc:	mov	x0, x19
  411bc0:	ldr	x19, [sp, #16]
  411bc4:	ldp	x29, x30, [sp], #32
  411bc8:	ret
  411bcc:	sub	w8, w3, #0x7
  411bd0:	cmp	w8, #0x7
  411bd4:	b.cs	411c10 <ferror@plt+0x10020>  // b.hs, b.nlast
  411bd8:	adrp	x9, 427000 <ferror@plt+0x25410>
  411bdc:	add	x9, x9, #0xf30
  411be0:	ldr	x0, [x9, w8, sxtw #3]
  411be4:	ldr	x19, [sp, #16]
  411be8:	ldp	x29, x30, [sp], #32
  411bec:	ret
  411bf0:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x330>
  411bf4:	add	x19, x19, #0x658
  411bf8:	strb	w3, [x19]
  411bfc:	strb	wzr, [x19, #1]
  411c00:	mov	x0, x19
  411c04:	ldr	x19, [sp, #16]
  411c08:	ldp	x29, x30, [sp], #32
  411c0c:	ret
  411c10:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  411c14:	ldr	w8, [x8, #3584]
  411c18:	cbz	w8, 411c30 <ferror@plt+0x10040>
  411c1c:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x330>
  411c20:	adrp	x2, 428000 <ferror@plt+0x26410>
  411c24:	add	x19, x19, #0x658
  411c28:	add	x2, x2, #0xba
  411c2c:	b	411c40 <ferror@plt+0x10050>
  411c30:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x330>
  411c34:	adrp	x2, 428000 <ferror@plt+0x26410>
  411c38:	add	x19, x19, #0x658
  411c3c:	add	x2, x2, #0xc1
  411c40:	mov	w1, #0x14                  	// #20
  411c44:	mov	x0, x19
  411c48:	bl	401860 <snprintf@plt>
  411c4c:	mov	x0, x19
  411c50:	ldr	x19, [sp, #16]
  411c54:	ldp	x29, x30, [sp], #32
  411c58:	ret
  411c5c:	stp	x29, x30, [sp, #-32]!
  411c60:	str	x19, [sp, #16]
  411c64:	mov	w19, w0
  411c68:	cmp	w0, #0x7f
  411c6c:	mov	x29, sp
  411c70:	b.hi	411c94 <ferror@plt+0x100a4>  // b.pmore
  411c74:	bl	401a00 <__ctype_b_loc@plt>
  411c78:	ldr	x8, [x0]
  411c7c:	ldrh	w8, [x8, w19, uxtw #1]
  411c80:	tbz	w8, #8, 411c94 <ferror@plt+0x100a4>
  411c84:	mov	w19, w19
  411c88:	bl	401850 <__ctype_tolower_loc@plt>
  411c8c:	ldr	x8, [x0]
  411c90:	ldr	w19, [x8, x19, lsl #2]
  411c94:	mov	w0, w19
  411c98:	ldr	x19, [sp, #16]
  411c9c:	ldp	x29, x30, [sp], #32
  411ca0:	ret
  411ca4:	ldrb	w8, [x0]
  411ca8:	cbz	w8, 411cbc <ferror@plt+0x100cc>
  411cac:	ldrb	w9, [x1]
  411cb0:	cbz	w9, 411cc4 <ferror@plt+0x100d4>
  411cb4:	sub	w0, w8, w9
  411cb8:	ret
  411cbc:	mov	w0, #0x1                   	// #1
  411cc0:	ret
  411cc4:	mov	w0, #0xffffffff            	// #-1
  411cc8:	ret
  411ccc:	stp	x29, x30, [sp, #-48]!
  411cd0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  411cd4:	ldrb	w8, [x8, #2440]
  411cd8:	stp	x20, x19, [sp, #32]
  411cdc:	adrp	x19, 464000 <stdin@@GLIBC_2.17+0x5330>
  411ce0:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  411ce4:	str	x21, [sp, #16]
  411ce8:	mov	x29, sp
  411cec:	cbz	w8, 411d58 <ferror@plt+0x10168>
  411cf0:	ldr	w8, [x20, #2408]
  411cf4:	adrp	x21, 45e000 <ferror@plt+0x5c410>
  411cf8:	cmp	w8, #0x1
  411cfc:	b.lt	411d34 <ferror@plt+0x10144>  // b.tstop
  411d00:	ldr	x1, [x21, #3272]
  411d04:	mov	w0, #0xa                   	// #10
  411d08:	bl	401820 <fputc@plt>
  411d0c:	ldr	w8, [x19, #2632]
  411d10:	add	w9, w8, #0x1
  411d14:	cmp	w8, #0x9
  411d18:	str	w9, [x19, #2632]
  411d1c:	b.lt	411d30 <ferror@plt+0x10140>  // b.tstop
  411d20:	ldr	x1, [x21, #3272]
  411d24:	mov	w0, #0xa                   	// #10
  411d28:	bl	401820 <fputc@plt>
  411d2c:	str	wzr, [x19, #2632]
  411d30:	str	wzr, [x20, #2408]
  411d34:	ldr	x3, [x21, #3272]
  411d38:	adrp	x0, 428000 <ferror@plt+0x26410>
  411d3c:	add	x0, x0, #0x35
  411d40:	mov	w1, #0x8                   	// #8
  411d44:	mov	w2, #0x1                   	// #1
  411d48:	bl	401a80 <fwrite@plt>
  411d4c:	ldr	x1, [x21, #3272]
  411d50:	mov	w0, #0xa                   	// #10
  411d54:	bl	401820 <fputc@plt>
  411d58:	str	wzr, [x19, #2632]
  411d5c:	str	wzr, [x20, #2408]
  411d60:	ldp	x20, x19, [sp, #32]
  411d64:	ldr	x21, [sp, #16]
  411d68:	ldp	x29, x30, [sp], #48
  411d6c:	ret
  411d70:	stp	x29, x30, [sp, #-32]!
  411d74:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  411d78:	ldrb	w8, [x8, #2440]
  411d7c:	stp	x20, x19, [sp, #16]
  411d80:	mov	x29, sp
  411d84:	cbz	w8, 411dc8 <ferror@plt+0x101d8>
  411d88:	adrp	x19, 45e000 <ferror@plt+0x5c410>
  411d8c:	ldr	x1, [x19, #3272]
  411d90:	mov	w0, #0xa                   	// #10
  411d94:	bl	401820 <fputc@plt>
  411d98:	adrp	x20, 464000 <stdin@@GLIBC_2.17+0x5330>
  411d9c:	ldr	w8, [x20, #2632]
  411da0:	add	w9, w8, #0x1
  411da4:	cmp	w8, #0x9
  411da8:	str	w9, [x20, #2632]
  411dac:	b.lt	411dc0 <ferror@plt+0x101d0>  // b.tstop
  411db0:	ldr	x1, [x19, #3272]
  411db4:	mov	w0, #0xa                   	// #10
  411db8:	bl	401820 <fputc@plt>
  411dbc:	str	wzr, [x20, #2632]
  411dc0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  411dc4:	str	wzr, [x8, #2408]
  411dc8:	ldp	x20, x19, [sp, #16]
  411dcc:	ldp	x29, x30, [sp], #32
  411dd0:	ret
  411dd4:	stp	x29, x30, [sp, #-32]!
  411dd8:	str	x19, [sp, #16]
  411ddc:	adrp	x19, 45e000 <ferror@plt+0x5c410>
  411de0:	ldr	x1, [x19, #3272]
  411de4:	mov	x29, sp
  411de8:	bl	4017a0 <fputs@plt>
  411dec:	ldr	x1, [x19, #3272]
  411df0:	ldr	x19, [sp, #16]
  411df4:	mov	w0, #0xa                   	// #10
  411df8:	ldp	x29, x30, [sp], #32
  411dfc:	b	401820 <fputc@plt>
  411e00:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  411e04:	ldr	x1, [x8, #3272]
  411e08:	b	401820 <fputc@plt>
  411e0c:	stp	x29, x30, [sp, #-16]!
  411e10:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  411e14:	adrp	x9, 456000 <ferror@plt+0x54410>
  411e18:	ldr	x8, [x8, #3264]
  411e1c:	ldr	x2, [x9, #608]
  411e20:	adrp	x1, 428000 <ferror@plt+0x26410>
  411e24:	mov	x3, x0
  411e28:	add	x1, x1, #0x3e
  411e2c:	mov	x0, x8
  411e30:	mov	x29, sp
  411e34:	bl	401bc0 <fprintf@plt>
  411e38:	mov	w0, #0x1                   	// #1
  411e3c:	ldp	x29, x30, [sp], #16
  411e40:	b	40fa00 <ferror@plt+0xde10>
  411e44:	stp	x29, x30, [sp, #-32]!
  411e48:	str	x28, [sp, #16]
  411e4c:	mov	x29, sp
  411e50:	sub	sp, sp, #0x900
  411e54:	mov	x9, #0xffffffffffffffc8    	// #-56
  411e58:	mov	x10, sp
  411e5c:	add	x11, sp, #0x88
  411e60:	movk	x9, #0xff80, lsl #32
  411e64:	add	x12, x29, #0x20
  411e68:	add	x10, x10, #0x80
  411e6c:	add	x11, x11, #0x38
  411e70:	stp	x10, x9, [sp, #240]
  411e74:	stp	x12, x11, [sp, #224]
  411e78:	stp	q0, q1, [sp]
  411e7c:	ldp	q0, q1, [sp, #224]
  411e80:	mov	x8, x0
  411e84:	stp	x1, x2, [sp, #136]
  411e88:	stp	x3, x4, [sp, #152]
  411e8c:	add	x0, sp, #0x100
  411e90:	add	x3, sp, #0xc0
  411e94:	mov	w1, #0x800                 	// #2048
  411e98:	mov	x2, x8
  411e9c:	stp	x5, x6, [sp, #168]
  411ea0:	str	x7, [sp, #184]
  411ea4:	stp	q2, q3, [sp, #32]
  411ea8:	stp	q4, q5, [sp, #64]
  411eac:	stp	q6, q7, [sp, #96]
  411eb0:	stp	q0, q1, [sp, #192]
  411eb4:	bl	401b00 <vsnprintf@plt>
  411eb8:	add	x0, sp, #0x100
  411ebc:	bl	411868 <ferror@plt+0xfc78>
  411ec0:	stp	x29, x30, [sp, #-32]!
  411ec4:	stp	x28, x19, [sp, #16]
  411ec8:	mov	x29, sp
  411ecc:	sub	sp, sp, #0x1, lsl #12
  411ed0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  411ed4:	ldr	w8, [x8, #3100]
  411ed8:	cbz	w8, 411f88 <ferror@plt+0x10398>
  411edc:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  411ee0:	ldr	x11, [x9, #3608]
  411ee4:	adrp	x10, 428000 <ferror@plt+0x26410>
  411ee8:	add	x10, x10, #0x64
  411eec:	cmp	w1, #0x0
  411ef0:	csel	x10, x11, x10, ne  // ne = any
  411ef4:	adrp	x12, 428000 <ferror@plt+0x26410>
  411ef8:	cmp	x10, #0x0
  411efc:	mov	x8, sp
  411f00:	add	x12, x12, #0x77
  411f04:	ccmp	w1, #0x0, #0x4, eq  // eq = none
  411f08:	mov	x19, x0
  411f0c:	add	x9, x8, #0x7fe
  411f10:	csel	x10, x10, x12, eq  // eq = none
  411f14:	mov	w11, #0x5c                  	// #92
  411f18:	b	411f34 <ferror@plt+0x10344>
  411f1c:	strb	w11, [x8], #1
  411f20:	ldrb	w12, [x10]
  411f24:	strb	w12, [x8], #1
  411f28:	cmp	x8, x9
  411f2c:	add	x10, x10, #0x1
  411f30:	b.cs	411f4c <ferror@plt+0x1035c>  // b.hs, b.nlast
  411f34:	ldrb	w12, [x10]
  411f38:	cmp	w12, #0x22
  411f3c:	b.eq	411f1c <ferror@plt+0x1032c>  // b.none
  411f40:	cmp	w12, #0x5c
  411f44:	b.eq	411f1c <ferror@plt+0x1032c>  // b.none
  411f48:	cbnz	w12, 411f24 <ferror@plt+0x10334>
  411f4c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  411f50:	ldr	w9, [x9, #1332]
  411f54:	cmp	w1, #0x0
  411f58:	adrp	x2, 427000 <ferror@plt+0x25410>
  411f5c:	add	x2, x2, #0xf21
  411f60:	csel	w3, w9, wzr, ne  // ne = any
  411f64:	add	x0, sp, #0x800
  411f68:	mov	x4, sp
  411f6c:	mov	w1, #0x800                 	// #2048
  411f70:	strb	wzr, [x8]
  411f74:	bl	401860 <snprintf@plt>
  411f78:	add	x0, sp, #0x800
  411f7c:	cbz	x19, 411f98 <ferror@plt+0x103a8>
  411f80:	mov	x1, x19
  411f84:	bl	4017a0 <fputs@plt>
  411f88:	add	sp, sp, #0x1, lsl #12
  411f8c:	ldp	x28, x19, [sp, #16]
  411f90:	ldp	x29, x30, [sp], #32
  411f94:	ret
  411f98:	bl	4116f4 <ferror@plt+0xfb04>
  411f9c:	add	sp, sp, #0x1, lsl #12
  411fa0:	ldp	x28, x19, [sp, #16]
  411fa4:	ldp	x29, x30, [sp], #32
  411fa8:	ret
  411fac:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  411fb0:	ldrsw	x10, [x9, #600]
  411fb4:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  411fb8:	ldr	x12, [x11, #560]
  411fbc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  411fc0:	str	wzr, [x8, #3088]
  411fc4:	add	w8, w10, #0x1
  411fc8:	str	w8, [x9, #600]
  411fcc:	strb	wzr, [x12, x10]
  411fd0:	ldrsw	x8, [x9, #600]
  411fd4:	ldr	x10, [x11, #560]
  411fd8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  411fdc:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  411fe0:	str	w8, [x9, #2740]
  411fe4:	str	w8, [x11, #2656]
  411fe8:	strb	wzr, [x10, x8]
  411fec:	ret
  411ff0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  411ff4:	ldrsw	x9, [x8, #600]
  411ff8:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x5330>
  411ffc:	ldr	x11, [x10, #560]
  412000:	add	w12, w9, #0x1
  412004:	str	w12, [x8, #600]
  412008:	strb	wzr, [x11, x9]
  41200c:	ldrsw	x8, [x8, #600]
  412010:	ldr	x9, [x10, #560]
  412014:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  412018:	str	w8, [x10, #2656]
  41201c:	strb	wzr, [x9, x8]
  412020:	ret
  412024:	stp	x29, x30, [sp, #-48]!
  412028:	stp	x22, x21, [sp, #16]
  41202c:	stp	x20, x19, [sp, #32]
  412030:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  412034:	ldrb	w8, [x22, #2440]
  412038:	mov	x29, sp
  41203c:	cbz	w8, 4120a8 <ferror@plt+0x104b8>
  412040:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  412044:	ldr	w8, [x20, #2408]
  412048:	mov	w19, w0
  41204c:	adrp	x21, 45e000 <ferror@plt+0x5c410>
  412050:	cmp	w8, #0xa
  412054:	b.lt	4120bc <ferror@plt+0x104cc>  // b.tstop
  412058:	ldr	x1, [x21, #3272]
  41205c:	mov	w0, #0x2c                  	// #44
  412060:	bl	401820 <fputc@plt>
  412064:	ldrb	w8, [x22, #2440]
  412068:	cbz	w8, 4120b8 <ferror@plt+0x104c8>
  41206c:	ldr	x1, [x21, #3272]
  412070:	mov	w0, #0xa                   	// #10
  412074:	bl	401820 <fputc@plt>
  412078:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x5330>
  41207c:	ldr	w8, [x22, #2632]
  412080:	add	w9, w8, #0x1
  412084:	cmp	w8, #0x9
  412088:	str	w9, [x22, #2632]
  41208c:	b.lt	4120a0 <ferror@plt+0x104b0>  // b.tstop
  412090:	ldr	x1, [x21, #3272]
  412094:	mov	w0, #0xa                   	// #10
  412098:	bl	401820 <fputc@plt>
  41209c:	str	wzr, [x22, #2632]
  4120a0:	str	wzr, [x20, #2408]
  4120a4:	b	4120d0 <ferror@plt+0x104e0>
  4120a8:	ldp	x20, x19, [sp, #32]
  4120ac:	ldp	x22, x21, [sp, #16]
  4120b0:	ldp	x29, x30, [sp], #48
  4120b4:	ret
  4120b8:	ldr	w8, [x20, #2408]
  4120bc:	cbz	w8, 4120d0 <ferror@plt+0x104e0>
  4120c0:	ldr	x1, [x21, #3272]
  4120c4:	mov	w0, #0x2c                  	// #44
  4120c8:	bl	401820 <fputc@plt>
  4120cc:	b	4120e8 <ferror@plt+0x104f8>
  4120d0:	ldr	x3, [x21, #3272]
  4120d4:	adrp	x0, 426000 <ferror@plt+0x24410>
  4120d8:	add	x0, x0, #0xc4
  4120dc:	mov	w1, #0x4                   	// #4
  4120e0:	mov	w2, #0x1                   	// #1
  4120e4:	bl	401a80 <fwrite@plt>
  4120e8:	ldr	w8, [x20, #2408]
  4120ec:	ldr	x0, [x21, #3272]
  4120f0:	mov	w2, w19
  4120f4:	adrp	x1, 428000 <ferror@plt+0x26410>
  4120f8:	add	w8, w8, #0x1
  4120fc:	str	w8, [x20, #2408]
  412100:	ldp	x20, x19, [sp, #32]
  412104:	ldp	x22, x21, [sp, #16]
  412108:	add	x1, x1, #0x7f
  41210c:	ldp	x29, x30, [sp], #48
  412110:	b	401bc0 <fprintf@plt>
  412114:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  412118:	ldr	x1, [x8, #3272]
  41211c:	b	4017a0 <fputs@plt>
  412120:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  412124:	ldr	x8, [x8, #3272]
  412128:	mov	w2, w1
  41212c:	mov	x1, x0
  412130:	mov	x0, x8
  412134:	b	401bc0 <fprintf@plt>
  412138:	stp	x29, x30, [sp, #-48]!
  41213c:	stp	x22, x21, [sp, #16]
  412140:	stp	x20, x19, [sp, #32]
  412144:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  412148:	ldrb	w8, [x22, #2440]
  41214c:	mov	x29, sp
  412150:	cbz	w8, 4121bc <ferror@plt+0x105cc>
  412154:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  412158:	ldr	w8, [x20, #2408]
  41215c:	mov	w19, w0
  412160:	adrp	x21, 45e000 <ferror@plt+0x5c410>
  412164:	cmp	w8, #0xa
  412168:	b.lt	4121d0 <ferror@plt+0x105e0>  // b.tstop
  41216c:	ldr	x1, [x21, #3272]
  412170:	mov	w0, #0x2c                  	// #44
  412174:	bl	401820 <fputc@plt>
  412178:	ldrb	w8, [x22, #2440]
  41217c:	cbz	w8, 4121cc <ferror@plt+0x105dc>
  412180:	ldr	x1, [x21, #3272]
  412184:	mov	w0, #0xa                   	// #10
  412188:	bl	401820 <fputc@plt>
  41218c:	adrp	x22, 464000 <stdin@@GLIBC_2.17+0x5330>
  412190:	ldr	w8, [x22, #2632]
  412194:	add	w9, w8, #0x1
  412198:	cmp	w8, #0x9
  41219c:	str	w9, [x22, #2632]
  4121a0:	b.lt	4121b4 <ferror@plt+0x105c4>  // b.tstop
  4121a4:	ldr	x1, [x21, #3272]
  4121a8:	mov	w0, #0xa                   	// #10
  4121ac:	bl	401820 <fputc@plt>
  4121b0:	str	wzr, [x22, #2632]
  4121b4:	str	wzr, [x20, #2408]
  4121b8:	b	4121e4 <ferror@plt+0x105f4>
  4121bc:	ldp	x20, x19, [sp, #32]
  4121c0:	ldp	x22, x21, [sp, #16]
  4121c4:	ldp	x29, x30, [sp], #48
  4121c8:	ret
  4121cc:	ldr	w8, [x20, #2408]
  4121d0:	cbz	w8, 4121e4 <ferror@plt+0x105f4>
  4121d4:	ldr	x1, [x21, #3272]
  4121d8:	mov	w0, #0x2c                  	// #44
  4121dc:	bl	401820 <fputc@plt>
  4121e0:	b	4121fc <ferror@plt+0x1060c>
  4121e4:	ldr	x3, [x21, #3272]
  4121e8:	adrp	x0, 426000 <ferror@plt+0x24410>
  4121ec:	add	x0, x0, #0xc4
  4121f0:	mov	w1, #0x4                   	// #4
  4121f4:	mov	w2, #0x1                   	// #1
  4121f8:	bl	401a80 <fwrite@plt>
  4121fc:	ldr	w8, [x20, #2408]
  412200:	ldr	x0, [x21, #3272]
  412204:	mov	w2, w19
  412208:	adrp	x1, 428000 <ferror@plt+0x26410>
  41220c:	add	w8, w8, #0x1
  412210:	str	w8, [x20, #2408]
  412214:	ldp	x20, x19, [sp, #32]
  412218:	ldp	x22, x21, [sp, #16]
  41221c:	add	x1, x1, #0x7f
  412220:	ldp	x29, x30, [sp], #48
  412224:	b	401bc0 <fprintf@plt>
  412228:	sub	sp, sp, #0x20
  41222c:	stp	x29, x30, [sp, #16]
  412230:	add	x29, sp, #0x10
  412234:	adrp	x1, 423000 <ferror@plt+0x21410>
  412238:	add	x1, x1, #0x796
  41223c:	sub	x2, x29, #0x4
  412240:	stur	wzr, [x29, #-4]
  412244:	bl	401af0 <__isoc99_sscanf@plt>
  412248:	ldur	w0, [x29, #-4]
  41224c:	ldp	x29, x30, [sp, #16]
  412250:	add	sp, sp, #0x20
  412254:	ret
  412258:	stp	x29, x30, [sp, #-48]!
  41225c:	str	x21, [sp, #16]
  412260:	stp	x20, x19, [sp, #32]
  412264:	mov	x19, x0
  412268:	ldrb	w20, [x0, #1]!
  41226c:	mov	x29, sp
  412270:	sub	w8, w20, #0x30
  412274:	cmp	w8, #0x48
  412278:	b.hi	412338 <ferror@plt+0x10748>  // b.pmore
  41227c:	adrp	x9, 427000 <ferror@plt+0x25410>
  412280:	add	x9, x9, #0xed8
  412284:	adr	x10, 412298 <ferror@plt+0x106a8>
  412288:	ldrb	w11, [x9, x8]
  41228c:	add	x10, x10, x11, lsl #2
  412290:	mov	w8, #0x8                   	// #8
  412294:	br	x10
  412298:	and	w8, w20, #0xf8
  41229c:	cmp	w8, #0x30
  4122a0:	b.ne	4122d0 <ferror@plt+0x106e0>  // b.any
  4122a4:	ldrb	w20, [x19, #2]
  4122a8:	and	w8, w20, #0xf8
  4122ac:	cmp	w8, #0x30
  4122b0:	b.ne	4122d8 <ferror@plt+0x106e8>  // b.any
  4122b4:	ldrb	w20, [x19, #3]
  4122b8:	and	w8, w20, #0xf8
  4122bc:	cmp	w8, #0x30
  4122c0:	b.ne	412308 <ferror@plt+0x10718>  // b.any
  4122c4:	ldrb	w20, [x19, #4]
  4122c8:	mov	w21, #0x4                   	// #4
  4122cc:	b	41230c <ferror@plt+0x1071c>
  4122d0:	mov	w21, #0x1                   	// #1
  4122d4:	b	41230c <ferror@plt+0x1071c>
  4122d8:	mov	w21, #0x2                   	// #2
  4122dc:	b	41230c <ferror@plt+0x1071c>
  4122e0:	mov	w8, #0xc                   	// #12
  4122e4:	b	412324 <ferror@plt+0x10734>
  4122e8:	mov	w8, #0xa                   	// #10
  4122ec:	b	412324 <ferror@plt+0x10734>
  4122f0:	mov	w8, #0xd                   	// #13
  4122f4:	b	412324 <ferror@plt+0x10734>
  4122f8:	mov	w8, #0x9                   	// #9
  4122fc:	b	412324 <ferror@plt+0x10734>
  412300:	mov	w8, #0xb                   	// #11
  412304:	b	412324 <ferror@plt+0x10734>
  412308:	mov	w21, #0x3                   	// #3
  41230c:	mov	w2, #0x8                   	// #8
  412310:	mov	x1, xzr
  412314:	strb	wzr, [x19, x21]
  412318:	bl	401780 <strtoul@plt>
  41231c:	mov	x8, x0
  412320:	strb	w20, [x19, x21]
  412324:	ldp	x20, x19, [sp, #32]
  412328:	ldr	x21, [sp, #16]
  41232c:	mov	w0, w8
  412330:	ldp	x29, x30, [sp], #48
  412334:	ret
  412338:	mov	w8, w20
  41233c:	b	412324 <ferror@plt+0x10734>
  412340:	mov	w8, #0x7                   	// #7
  412344:	b	412324 <ferror@plt+0x10734>
  412348:	bl	401a00 <__ctype_b_loc@plt>
  41234c:	ldr	x8, [x0]
  412350:	mov	x0, x19
  412354:	ldrb	w20, [x0, #2]!
  412358:	ldrh	w9, [x8, x20, lsl #1]
  41235c:	tbnz	w9, #12, 412368 <ferror@plt+0x10778>
  412360:	mov	w21, #0x2                   	// #2
  412364:	b	412384 <ferror@plt+0x10794>
  412368:	ldrb	w20, [x19, #3]
  41236c:	ldrh	w8, [x8, x20, lsl #1]
  412370:	tbnz	w8, #12, 41237c <ferror@plt+0x1078c>
  412374:	mov	w21, #0x3                   	// #3
  412378:	b	412384 <ferror@plt+0x10794>
  41237c:	ldrb	w20, [x19, #4]
  412380:	mov	w21, #0x4                   	// #4
  412384:	mov	w2, #0x10                  	// #16
  412388:	mov	x1, xzr
  41238c:	strb	wzr, [x19, x21]
  412390:	bl	401780 <strtoul@plt>
  412394:	mov	x8, x0
  412398:	strb	w20, [x19, x21]
  41239c:	b	412324 <ferror@plt+0x10734>
  4123a0:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4123a4:	ldr	x8, [x8, #3272]
  4123a8:	mov	w3, w2
  4123ac:	mov	w2, w1
  4123b0:	mov	x1, x0
  4123b4:	mov	x0, x8
  4123b8:	b	401bc0 <fprintf@plt>
  4123bc:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4123c0:	ldr	x8, [x8, #3272]
  4123c4:	mov	w2, w1
  4123c8:	mov	x1, x0
  4123cc:	mov	x0, x8
  4123d0:	b	401bc0 <fprintf@plt>
  4123d4:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4123d8:	ldr	x8, [x8, #3272]
  4123dc:	mov	x2, x1
  4123e0:	mov	x1, x0
  4123e4:	mov	x0, x8
  4123e8:	b	401bc0 <fprintf@plt>
  4123ec:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4123f0:	ldr	x8, [x8, #3272]
  4123f4:	mov	x4, x3
  4123f8:	mov	x3, x2
  4123fc:	mov	x2, x1
  412400:	mov	x1, x0
  412404:	mov	x0, x8
  412408:	b	401bc0 <fprintf@plt>
  41240c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  412410:	ldr	x8, [x8, #3272]
  412414:	mov	w3, w2
  412418:	mov	x2, x1
  41241c:	mov	x1, x0
  412420:	mov	x0, x8
  412424:	b	401bc0 <fprintf@plt>
  412428:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41242c:	ldr	x8, [x8, #3272]
  412430:	adrp	x9, 43e000 <ferror@plt+0x3c410>
  412434:	add	x9, x9, #0x16b
  412438:	cmp	x1, #0x0
  41243c:	csel	x3, x9, x1, eq  // eq = none
  412440:	adrp	x1, 428000 <ferror@plt+0x26410>
  412444:	add	x1, x1, #0x83
  412448:	mov	x2, x0
  41244c:	mov	x0, x8
  412450:	b	401bc0 <fprintf@plt>
  412454:	stp	x29, x30, [sp, #-96]!
  412458:	stp	x28, x27, [sp, #16]
  41245c:	stp	x26, x25, [sp, #32]
  412460:	stp	x24, x23, [sp, #48]
  412464:	stp	x22, x21, [sp, #64]
  412468:	stp	x20, x19, [sp, #80]
  41246c:	mov	x29, sp
  412470:	sub	sp, sp, #0x810
  412474:	adrp	x26, 45f000 <stdin@@GLIBC_2.17+0x330>
  412478:	add	x26, x26, #0x670
  41247c:	ldr	x0, [x26, #8]
  412480:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x330>
  412484:	add	x19, x19, #0x674
  412488:	adrp	x27, 45f000 <stdin@@GLIBC_2.17+0x330>
  41248c:	str	wzr, [x26]
  412490:	cbz	x0, 4124ac <ferror@plt+0x108bc>
  412494:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  412498:	ldrsw	x8, [x8, #1652]
  41249c:	cmp	w8, #0x0
  4124a0:	b.le	4124d0 <ferror@plt+0x108e0>
  4124a4:	mov	w8, wzr
  4124a8:	b	4124e4 <ferror@plt+0x108f4>
  4124ac:	mov	w8, #0x1                   	// #1
  4124b0:	mov	w0, #0x1                   	// #1
  4124b4:	str	w8, [x19]
  4124b8:	bl	4018b0 <malloc@plt>
  4124bc:	stur	x0, [x19, #4]
  4124c0:	cbz	x0, 412d10 <ferror@plt+0x11120>
  4124c4:	mov	w8, wzr
  4124c8:	str	wzr, [x27, #1648]
  4124cc:	b	4124e4 <ferror@plt+0x108f4>
  4124d0:	lsl	x1, x8, #1
  4124d4:	str	w1, [x26, #4]
  4124d8:	bl	401950 <realloc@plt>
  4124dc:	ldr	w8, [x26]
  4124e0:	str	x0, [x26, #8]
  4124e4:	adrp	x20, 428000 <ferror@plt+0x26410>
  4124e8:	add	x19, sp, #0x8
  4124ec:	mov	w10, #0x1                   	// #1
  4124f0:	add	w9, w8, #0x1
  4124f4:	adrp	x25, 45e000 <ferror@plt+0x5c410>
  4124f8:	adrp	x22, 45e000 <ferror@plt+0x5c410>
  4124fc:	adrp	x28, 463000 <stdin@@GLIBC_2.17+0x4330>
  412500:	add	x20, x20, #0x106
  412504:	adrp	x23, 45e000 <ferror@plt+0x5c410>
  412508:	strb	w10, [x0, w8, sxtw]
  41250c:	str	w9, [x27, #1648]
  412510:	mov	w21, #0x1                   	// #1
  412514:	b	412568 <ferror@plt+0x10978>
  412518:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x330>
  41251c:	add	x21, x21, #0x674
  412520:	mov	w8, #0x1                   	// #1
  412524:	mov	w0, #0x1                   	// #1
  412528:	str	w8, [x21]
  41252c:	bl	4018b0 <malloc@plt>
  412530:	stur	x0, [x21, #4]
  412534:	cbz	x0, 412d10 <ferror@plt+0x11120>
  412538:	mov	w8, wzr
  41253c:	str	wzr, [x27, #1648]
  412540:	strb	w24, [x0, w8, sxtw]
  412544:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  412548:	ldr	w9, [x9, #1324]
  41254c:	add	w8, w8, #0x1
  412550:	cmp	w9, #0x0
  412554:	str	w8, [x27, #1648]
  412558:	cset	w8, ne  // ne = any
  41255c:	tst	w24, #0xff
  412560:	cset	w9, ne  // ne = any
  412564:	and	w21, w9, w8
  412568:	ldr	x2, [x25, #3592]
  41256c:	mov	w24, w21
  412570:	cbz	x2, 412588 <ferror@plt+0x10998>
  412574:	mov	w1, #0x800                 	// #2048
  412578:	mov	x0, x19
  41257c:	bl	401bd0 <fgets@plt>
  412580:	cbnz	x0, 4125a8 <ferror@plt+0x109b8>
  412584:	b	412cf0 <ferror@plt+0x11100>
  412588:	ldrsw	x8, [x22, #3600]
  41258c:	adrp	x9, 456000 <ferror@plt+0x54410>
  412590:	add	x9, x9, #0xd98
  412594:	ldr	x19, [x9, x8, lsl #3]
  412598:	add	w8, w8, #0x1
  41259c:	str	w8, [x22, #3600]
  4125a0:	mov	x0, x19
  4125a4:	cbz	x0, 412cf0 <ferror@plt+0x11100>
  4125a8:	cbz	x19, 4125f0 <ferror@plt+0x10a00>
  4125ac:	ldr	x8, [x25, #3592]
  4125b0:	cbz	x8, 4125f0 <ferror@plt+0x10a00>
  4125b4:	ldrb	w8, [x19]
  4125b8:	cbz	w8, 412638 <ferror@plt+0x10a48>
  4125bc:	sub	x8, x19, #0x1
  4125c0:	ldrb	w9, [x8, #2]
  4125c4:	add	x8, x8, #0x1
  4125c8:	cbnz	w9, 4125c0 <ferror@plt+0x109d0>
  4125cc:	b	4125d4 <ferror@plt+0x109e4>
  4125d0:	strb	wzr, [x8], #-1
  4125d4:	cmp	x8, x19
  4125d8:	b.cc	4125f0 <ferror@plt+0x10a00>  // b.lo, b.ul, b.last
  4125dc:	ldrb	w9, [x8]
  4125e0:	cmp	w9, #0xd
  4125e4:	b.eq	4125d0 <ferror@plt+0x109e0>  // b.none
  4125e8:	cmp	w9, #0xa
  4125ec:	b.eq	4125d0 <ferror@plt+0x109e0>  // b.none
  4125f0:	ldrb	w8, [x19]
  4125f4:	cmp	w8, #0x25
  4125f8:	b.ne	412638 <ferror@plt+0x10a48>  // b.any
  4125fc:	ldr	w8, [x28, #1300]
  412600:	cbz	w8, 412674 <ferror@plt+0x10a84>
  412604:	ldrb	w8, [x19, #1]
  412608:	cmp	w8, #0x23
  41260c:	b.eq	412674 <ferror@plt+0x10a84>  // b.none
  412610:	mov	x0, x19
  412614:	bl	401790 <strlen@plt>
  412618:	add	x8, x0, x19
  41261c:	ldurb	w8, [x8, #-1]
  412620:	ldr	x0, [x23, #3272]
  412624:	cmp	w8, #0x5c
  412628:	b.ne	412664 <ferror@plt+0x10a74>  // b.any
  41262c:	adrp	x1, 428000 <ferror@plt+0x26410>
  412630:	add	x1, x1, #0xf1
  412634:	b	41266c <ferror@plt+0x10a7c>
  412638:	tst	w24, #0xff
  41263c:	mov	w21, wzr
  412640:	b.eq	412568 <ferror@plt+0x10978>  // b.none
  412644:	ldr	x1, [x23, #3272]
  412648:	mov	x0, x19
  41264c:	bl	4017a0 <fputs@plt>
  412650:	ldr	x1, [x23, #3272]
  412654:	mov	w0, #0xa                   	// #10
  412658:	bl	401820 <fputc@plt>
  41265c:	mov	w21, w24
  412660:	b	412568 <ferror@plt+0x10978>
  412664:	adrp	x1, 428000 <ferror@plt+0x26410>
  412668:	add	x1, x1, #0xfc
  41266c:	mov	x2, x19
  412670:	bl	401bc0 <fprintf@plt>
  412674:	ldrb	w8, [x19, #1]
  412678:	cmp	w8, #0x25
  41267c:	b.eq	412cf0 <ferror@plt+0x11100>  // b.none
  412680:	mov	w2, #0x5                   	// #5
  412684:	mov	x0, x19
  412688:	mov	x1, x20
  41268c:	bl	4018c0 <strncmp@plt>
  412690:	cbz	w0, 412800 <ferror@plt+0x10c10>
  412694:	adrp	x1, 428000 <ferror@plt+0x26410>
  412698:	mov	w2, #0x4                   	// #4
  41269c:	mov	x0, x19
  4126a0:	add	x1, x1, #0x12a
  4126a4:	bl	4018c0 <strncmp@plt>
  4126a8:	cbz	w0, 412834 <ferror@plt+0x10c44>
  4126ac:	adrp	x1, 428000 <ferror@plt+0x26410>
  4126b0:	mov	w2, #0xd                   	// #13
  4126b4:	mov	x0, x19
  4126b8:	add	x1, x1, #0x12f
  4126bc:	bl	4018c0 <strncmp@plt>
  4126c0:	cbz	w0, 4128bc <ferror@plt+0x10ccc>
  4126c4:	adrp	x1, 428000 <ferror@plt+0x26410>
  4126c8:	mov	w2, #0x11                  	// #17
  4126cc:	mov	x0, x19
  4126d0:	add	x1, x1, #0x13d
  4126d4:	bl	4018c0 <strncmp@plt>
  4126d8:	cbz	w0, 412994 <ferror@plt+0x10da4>
  4126dc:	adrp	x1, 428000 <ferror@plt+0x26410>
  4126e0:	mov	w2, #0x10                  	// #16
  4126e4:	mov	x0, x19
  4126e8:	add	x1, x1, #0x14f
  4126ec:	bl	4018c0 <strncmp@plt>
  4126f0:	cbz	w0, 4129c8 <ferror@plt+0x10dd8>
  4126f4:	adrp	x1, 428000 <ferror@plt+0x26410>
  4126f8:	mov	w2, #0x14                  	// #20
  4126fc:	mov	x0, x19
  412700:	add	x1, x1, #0x160
  412704:	bl	4018c0 <strncmp@plt>
  412708:	cbz	w0, 4129fc <ferror@plt+0x10e0c>
  41270c:	adrp	x1, 428000 <ferror@plt+0x26410>
  412710:	mov	w2, #0x6                   	// #6
  412714:	mov	x0, x19
  412718:	add	x1, x1, #0x175
  41271c:	bl	4018c0 <strncmp@plt>
  412720:	cbz	w0, 412a68 <ferror@plt+0x10e78>
  412724:	adrp	x1, 428000 <ferror@plt+0x26410>
  412728:	mov	w2, #0x18                  	// #24
  41272c:	mov	x0, x19
  412730:	add	x1, x1, #0x17c
  412734:	bl	4018c0 <strncmp@plt>
  412738:	cbz	w0, 412ac0 <ferror@plt+0x10ed0>
  41273c:	adrp	x1, 428000 <ferror@plt+0x26410>
  412740:	mov	w2, #0xe                   	// #14
  412744:	mov	x0, x19
  412748:	add	x1, x1, #0x195
  41274c:	bl	4018c0 <strncmp@plt>
  412750:	cbz	w0, 412b20 <ferror@plt+0x10f30>
  412754:	adrp	x1, 428000 <ferror@plt+0x26410>
  412758:	mov	w2, #0x10                  	// #16
  41275c:	mov	x0, x19
  412760:	add	x1, x1, #0x1a4
  412764:	bl	4018c0 <strncmp@plt>
  412768:	cbz	w0, 412b48 <ferror@plt+0x10f58>
  41276c:	adrp	x1, 428000 <ferror@plt+0x26410>
  412770:	mov	w2, #0xc                   	// #12
  412774:	mov	x0, x19
  412778:	add	x1, x1, #0x1d1
  41277c:	bl	4018c0 <strncmp@plt>
  412780:	cbz	w0, 412b70 <ferror@plt+0x10f80>
  412784:	adrp	x1, 428000 <ferror@plt+0x26410>
  412788:	mov	w2, #0xa                   	// #10
  41278c:	mov	x0, x19
  412790:	add	x1, x1, #0x1de
  412794:	bl	4018c0 <strncmp@plt>
  412798:	cbz	w0, 412ba4 <ferror@plt+0x10fb4>
  41279c:	adrp	x1, 428000 <ferror@plt+0x26410>
  4127a0:	mov	w2, #0xc                   	// #12
  4127a4:	mov	x0, x19
  4127a8:	add	x1, x1, #0x1e9
  4127ac:	bl	4018c0 <strncmp@plt>
  4127b0:	cbz	w0, 412c84 <ferror@plt+0x11094>
  4127b4:	adrp	x1, 428000 <ferror@plt+0x26410>
  4127b8:	mov	w2, #0xf                   	// #15
  4127bc:	mov	x0, x19
  4127c0:	add	x1, x1, #0x1f6
  4127c4:	bl	4018c0 <strncmp@plt>
  4127c8:	cbz	w0, 412c20 <ferror@plt+0x11030>
  4127cc:	adrp	x1, 428000 <ferror@plt+0x26410>
  4127d0:	mov	w2, #0xe                   	// #14
  4127d4:	mov	x0, x19
  4127d8:	add	x1, x1, #0x206
  4127dc:	bl	4018c0 <strncmp@plt>
  4127e0:	cbnz	w0, 412d78 <ferror@plt+0x11188>
  4127e4:	ldr	x3, [x23, #3272]
  4127e8:	adrp	x0, 42a000 <ferror@plt+0x28410>
  4127ec:	mov	w1, #0x3                   	// #3
  4127f0:	mov	w2, #0x1                   	// #1
  4127f4:	add	x0, x0, #0xcdc
  4127f8:	bl	401a80 <fwrite@plt>
  4127fc:	b	412650 <ferror@plt+0x10a60>
  412800:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  412804:	ldr	x0, [x8, #1656]
  412808:	cbz	x0, 4128f0 <ferror@plt+0x10d00>
  41280c:	ldp	w8, w9, [x26]
  412810:	sxtw	x9, w9
  412814:	cmp	w8, w9
  412818:	b.lt	412918 <ferror@plt+0x10d28>  // b.tstop
  41281c:	lsl	x1, x9, #1
  412820:	str	w1, [x26, #4]
  412824:	bl	401950 <realloc@plt>
  412828:	ldr	w8, [x26]
  41282c:	str	x0, [x26, #8]
  412830:	b	412918 <ferror@plt+0x10d28>
  412834:	ldrsw	x8, [x27, #1648]
  412838:	cmp	w8, #0x0
  41283c:	b.le	412d24 <ferror@plt+0x11134>
  412840:	ldr	x9, [x26, #8]
  412844:	sub	x8, x8, #0x1
  412848:	ldr	w10, [x28, #1300]
  41284c:	ldrb	w21, [x9, x8]
  412850:	str	w8, [x26]
  412854:	cbz	w10, 412880 <ferror@plt+0x10c90>
  412858:	ldr	x0, [x23, #3272]
  41285c:	adrp	x8, 428000 <ferror@plt+0x26410>
  412860:	adrp	x9, 428000 <ferror@plt+0x26410>
  412864:	cmp	w21, #0x0
  412868:	add	x8, x8, #0x11f
  41286c:	add	x9, x9, #0x124
  412870:	adrp	x1, 428000 <ferror@plt+0x26410>
  412874:	csel	x2, x9, x8, eq  // eq = none
  412878:	add	x1, x1, #0x10c
  41287c:	bl	401bc0 <fprintf@plt>
  412880:	mov	x0, x19
  412884:	bl	401790 <strlen@plt>
  412888:	add	x8, x0, x19
  41288c:	ldurb	w8, [x8, #-1]
  412890:	ldr	x0, [x23, #3272]
  412894:	adrp	x9, 42e000 <ferror@plt+0x2c410>
  412898:	add	x9, x9, #0x1ee
  41289c:	cmp	w8, #0x5c
  4128a0:	adrp	x8, 43e000 <ferror@plt+0x3c410>
  4128a4:	add	x8, x8, #0x16b
  4128a8:	adrp	x1, 428000 <ferror@plt+0x26410>
  4128ac:	csel	x2, x9, x8, eq  // eq = none
  4128b0:	add	x1, x1, #0x60
  4128b4:	bl	401bc0 <fprintf@plt>
  4128b8:	b	412568 <ferror@plt+0x10978>
  4128bc:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  4128c0:	ldr	x0, [x8, #1656]
  4128c4:	cbz	x0, 412518 <ferror@plt+0x10928>
  4128c8:	ldp	w8, w9, [x26]
  4128cc:	sxtw	x9, w9
  4128d0:	cmp	w8, w9
  4128d4:	b.lt	412540 <ferror@plt+0x10950>  // b.tstop
  4128d8:	lsl	x1, x9, #1
  4128dc:	str	w1, [x26, #4]
  4128e0:	bl	401950 <realloc@plt>
  4128e4:	ldr	w8, [x26]
  4128e8:	str	x0, [x26, #8]
  4128ec:	b	412540 <ferror@plt+0x10950>
  4128f0:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x330>
  4128f4:	add	x21, x21, #0x674
  4128f8:	mov	w8, #0x1                   	// #1
  4128fc:	mov	w0, #0x1                   	// #1
  412900:	str	w8, [x21]
  412904:	bl	4018b0 <malloc@plt>
  412908:	stur	x0, [x21, #4]
  41290c:	cbz	x0, 412d10 <ferror@plt+0x11120>
  412910:	mov	w8, wzr
  412914:	str	wzr, [x27, #1648]
  412918:	strb	w24, [x0, w8, sxtw]
  41291c:	ldr	w9, [x28, #1300]
  412920:	add	w8, w8, #0x1
  412924:	str	w8, [x27, #1648]
  412928:	cbz	w9, 412954 <ferror@plt+0x10d64>
  41292c:	ldr	x0, [x23, #3272]
  412930:	adrp	x8, 428000 <ferror@plt+0x26410>
  412934:	adrp	x9, 428000 <ferror@plt+0x26410>
  412938:	tst	w24, #0xff
  41293c:	add	x8, x8, #0x11f
  412940:	add	x9, x9, #0x124
  412944:	adrp	x1, 428000 <ferror@plt+0x26410>
  412948:	csel	x2, x9, x8, eq  // eq = none
  41294c:	add	x1, x1, #0x10c
  412950:	bl	401bc0 <fprintf@plt>
  412954:	mov	x0, x19
  412958:	bl	401790 <strlen@plt>
  41295c:	add	x8, x0, x19
  412960:	ldurb	w8, [x8, #-1]
  412964:	ldr	x0, [x23, #3272]
  412968:	adrp	x9, 42e000 <ferror@plt+0x2c410>
  41296c:	add	x9, x9, #0x1ee
  412970:	cmp	w8, #0x5c
  412974:	adrp	x8, 43e000 <ferror@plt+0x3c410>
  412978:	add	x8, x8, #0x16b
  41297c:	adrp	x1, 428000 <ferror@plt+0x26410>
  412980:	csel	x2, x9, x8, eq  // eq = none
  412984:	add	x1, x1, #0x60
  412988:	bl	401bc0 <fprintf@plt>
  41298c:	mov	w21, w24
  412990:	b	412568 <ferror@plt+0x10978>
  412994:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  412998:	ldr	x0, [x8, #1656]
  41299c:	cbz	x0, 412a30 <ferror@plt+0x10e40>
  4129a0:	ldp	w8, w9, [x26]
  4129a4:	sxtw	x9, w9
  4129a8:	cmp	w8, w9
  4129ac:	b.lt	412a58 <ferror@plt+0x10e68>  // b.tstop
  4129b0:	lsl	x1, x9, #1
  4129b4:	str	w1, [x26, #4]
  4129b8:	bl	401950 <realloc@plt>
  4129bc:	ldr	w8, [x26]
  4129c0:	str	x0, [x26, #8]
  4129c4:	b	412a58 <ferror@plt+0x10e68>
  4129c8:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  4129cc:	ldr	x0, [x8, #1656]
  4129d0:	cbz	x0, 412a88 <ferror@plt+0x10e98>
  4129d4:	ldp	w8, w9, [x26]
  4129d8:	sxtw	x9, w9
  4129dc:	cmp	w8, w9
  4129e0:	b.lt	412ab0 <ferror@plt+0x10ec0>  // b.tstop
  4129e4:	lsl	x1, x9, #1
  4129e8:	str	w1, [x26, #4]
  4129ec:	bl	401950 <realloc@plt>
  4129f0:	ldr	w8, [x26]
  4129f4:	str	x0, [x26, #8]
  4129f8:	b	412ab0 <ferror@plt+0x10ec0>
  4129fc:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  412a00:	ldr	x0, [x8, #1656]
  412a04:	cbz	x0, 412ad8 <ferror@plt+0x10ee8>
  412a08:	ldp	w8, w9, [x26]
  412a0c:	sxtw	x9, w9
  412a10:	cmp	w8, w9
  412a14:	b.lt	412b00 <ferror@plt+0x10f10>  // b.tstop
  412a18:	lsl	x1, x9, #1
  412a1c:	str	w1, [x26, #4]
  412a20:	bl	401950 <realloc@plt>
  412a24:	ldr	w8, [x26]
  412a28:	str	x0, [x26, #8]
  412a2c:	b	412b00 <ferror@plt+0x10f10>
  412a30:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x330>
  412a34:	add	x21, x21, #0x674
  412a38:	mov	w8, #0x1                   	// #1
  412a3c:	mov	w0, #0x1                   	// #1
  412a40:	str	w8, [x21]
  412a44:	bl	4018b0 <malloc@plt>
  412a48:	stur	x0, [x21, #4]
  412a4c:	cbz	x0, 412d10 <ferror@plt+0x11120>
  412a50:	mov	w8, wzr
  412a54:	str	wzr, [x27, #1648]
  412a58:	strb	w24, [x0, w8, sxtw]
  412a5c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  412a60:	ldr	w9, [x9, #1324]
  412a64:	b	412b0c <ferror@plt+0x10f1c>
  412a68:	ldrsw	x8, [x27, #1648]
  412a6c:	cmp	w8, #0x0
  412a70:	b.le	412d24 <ferror@plt+0x11134>
  412a74:	ldr	x9, [x26, #8]
  412a78:	sub	x8, x8, #0x1
  412a7c:	ldrb	w21, [x9, x8]
  412a80:	str	w8, [x26]
  412a84:	b	412568 <ferror@plt+0x10978>
  412a88:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x330>
  412a8c:	add	x21, x21, #0x674
  412a90:	mov	w8, #0x1                   	// #1
  412a94:	mov	w0, #0x1                   	// #1
  412a98:	str	w8, [x21]
  412a9c:	bl	4018b0 <malloc@plt>
  412aa0:	stur	x0, [x21, #4]
  412aa4:	cbz	x0, 412d10 <ferror@plt+0x11120>
  412aa8:	mov	w8, wzr
  412aac:	str	wzr, [x27, #1648]
  412ab0:	strb	w24, [x0, w8, sxtw]
  412ab4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  412ab8:	ldr	w9, [x9, #3108]
  412abc:	b	41254c <ferror@plt+0x1095c>
  412ac0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  412ac4:	ldrb	w8, [x8, #3052]
  412ac8:	tst	w24, #0xff
  412acc:	cset	w9, ne  // ne = any
  412ad0:	and	w21, w8, w9
  412ad4:	b	412568 <ferror@plt+0x10978>
  412ad8:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x330>
  412adc:	add	x21, x21, #0x674
  412ae0:	mov	w8, #0x1                   	// #1
  412ae4:	mov	w0, #0x1                   	// #1
  412ae8:	str	w8, [x21]
  412aec:	bl	4018b0 <malloc@plt>
  412af0:	stur	x0, [x21, #4]
  412af4:	cbz	x0, 412d10 <ferror@plt+0x11120>
  412af8:	mov	w8, wzr
  412afc:	str	wzr, [x27, #1648]
  412b00:	strb	w24, [x0, w8, sxtw]
  412b04:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  412b08:	ldr	w9, [x9, #3108]
  412b0c:	add	w8, w8, #0x1
  412b10:	cmp	w9, #0x0
  412b14:	str	w8, [x27, #1648]
  412b18:	cset	w8, eq  // eq = none
  412b1c:	b	41255c <ferror@plt+0x1096c>
  412b20:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  412b24:	ldrb	w8, [x8, #3052]
  412b28:	mov	w21, w24
  412b2c:	cbz	w8, 412568 <ferror@plt+0x10978>
  412b30:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  412b34:	ldr	x0, [x8, #264]
  412b38:	mov	w21, w24
  412b3c:	cbz	x0, 412568 <ferror@plt+0x10978>
  412b40:	ldr	x1, [x23, #3272]
  412b44:	b	41264c <ferror@plt+0x10a5c>
  412b48:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  412b4c:	ldr	x8, [x8, #3648]
  412b50:	ldr	x0, [x23, #3272]
  412b54:	adrp	x9, 428000 <ferror@plt+0x26410>
  412b58:	add	x9, x9, #0x1ac
  412b5c:	cmp	x8, #0x0
  412b60:	adrp	x1, 428000 <ferror@plt+0x26410>
  412b64:	csel	x2, x9, x8, eq  // eq = none
  412b68:	add	x1, x1, #0x1b5
  412b6c:	b	412988 <ferror@plt+0x10d98>
  412b70:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  412b74:	ldr	x0, [x8, #1656]
  412b78:	cbz	x0, 412bd8 <ferror@plt+0x10fe8>
  412b7c:	ldp	w8, w9, [x26]
  412b80:	sxtw	x9, w9
  412b84:	cmp	w8, w9
  412b88:	b.lt	412c00 <ferror@plt+0x11010>  // b.tstop
  412b8c:	lsl	x1, x9, #1
  412b90:	str	w1, [x26, #4]
  412b94:	bl	401950 <realloc@plt>
  412b98:	ldr	w8, [x26]
  412b9c:	str	x0, [x26, #8]
  412ba0:	b	412c00 <ferror@plt+0x11010>
  412ba4:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  412ba8:	ldr	x0, [x8, #1656]
  412bac:	cbz	x0, 412c3c <ferror@plt+0x1104c>
  412bb0:	ldp	w8, w9, [x26]
  412bb4:	sxtw	x9, w9
  412bb8:	cmp	w8, w9
  412bbc:	b.lt	412c64 <ferror@plt+0x11074>  // b.tstop
  412bc0:	lsl	x1, x9, #1
  412bc4:	str	w1, [x26, #4]
  412bc8:	bl	401950 <realloc@plt>
  412bcc:	ldr	w8, [x26]
  412bd0:	str	x0, [x26, #8]
  412bd4:	b	412c64 <ferror@plt+0x11074>
  412bd8:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x330>
  412bdc:	add	x21, x21, #0x674
  412be0:	mov	w8, #0x1                   	// #1
  412be4:	mov	w0, #0x1                   	// #1
  412be8:	str	w8, [x21]
  412bec:	bl	4018b0 <malloc@plt>
  412bf0:	stur	x0, [x21, #4]
  412bf4:	cbz	x0, 412d10 <ferror@plt+0x11120>
  412bf8:	mov	w8, wzr
  412bfc:	str	wzr, [x27, #1648]
  412c00:	strb	w24, [x0, w8, sxtw]
  412c04:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  412c08:	ldr	w9, [x9, #3032]
  412c0c:	add	w8, w8, #0x1
  412c10:	str	w8, [x27, #1648]
  412c14:	cmp	w9, #0x0
  412c18:	cset	w21, ne  // ne = any
  412c1c:	b	412568 <ferror@plt+0x10978>
  412c20:	ldr	x3, [x23, #3272]
  412c24:	adrp	x0, 425000 <ferror@plt+0x23410>
  412c28:	mov	w1, #0x27                  	// #39
  412c2c:	mov	w2, #0x1                   	// #1
  412c30:	add	x0, x0, #0xea7
  412c34:	bl	401a80 <fwrite@plt>
  412c38:	b	412650 <ferror@plt+0x10a60>
  412c3c:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x330>
  412c40:	add	x21, x21, #0x674
  412c44:	mov	w8, #0x1                   	// #1
  412c48:	mov	w0, #0x1                   	// #1
  412c4c:	str	w8, [x21]
  412c50:	bl	4018b0 <malloc@plt>
  412c54:	stur	x0, [x21, #4]
  412c58:	cbz	x0, 412d10 <ferror@plt+0x11120>
  412c5c:	mov	w8, wzr
  412c60:	str	wzr, [x27, #1648]
  412c64:	strb	w24, [x0, w8, sxtw]
  412c68:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  412c6c:	ldr	w9, [x9, #3032]
  412c70:	add	w8, w8, #0x1
  412c74:	str	w8, [x27, #1648]
  412c78:	cmp	w9, #0x0
  412c7c:	cset	w21, eq  // eq = none
  412c80:	b	412568 <ferror@plt+0x10978>
  412c84:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  412c88:	ldr	x0, [x8, #1656]
  412c8c:	cbz	x0, 412cb8 <ferror@plt+0x110c8>
  412c90:	ldp	w8, w9, [x26]
  412c94:	sxtw	x9, w9
  412c98:	cmp	w8, w9
  412c9c:	b.lt	412ce0 <ferror@plt+0x110f0>  // b.tstop
  412ca0:	lsl	x1, x9, #1
  412ca4:	str	w1, [x26, #4]
  412ca8:	bl	401950 <realloc@plt>
  412cac:	ldr	w8, [x26]
  412cb0:	str	x0, [x26, #8]
  412cb4:	b	412ce0 <ferror@plt+0x110f0>
  412cb8:	adrp	x21, 45f000 <stdin@@GLIBC_2.17+0x330>
  412cbc:	add	x21, x21, #0x674
  412cc0:	mov	w8, #0x1                   	// #1
  412cc4:	mov	w0, #0x1                   	// #1
  412cc8:	str	w8, [x21]
  412ccc:	bl	4018b0 <malloc@plt>
  412cd0:	stur	x0, [x21, #4]
  412cd4:	cbz	x0, 412d10 <ferror@plt+0x11120>
  412cd8:	mov	w8, wzr
  412cdc:	str	wzr, [x27, #1648]
  412ce0:	strb	w24, [x0, w8, sxtw]
  412ce4:	add	w8, w8, #0x1
  412ce8:	str	w8, [x27, #1648]
  412cec:	b	412510 <ferror@plt+0x10920>
  412cf0:	add	sp, sp, #0x810
  412cf4:	ldp	x20, x19, [sp, #80]
  412cf8:	ldp	x22, x21, [sp, #64]
  412cfc:	ldp	x24, x23, [sp, #48]
  412d00:	ldp	x26, x25, [sp, #32]
  412d04:	ldp	x28, x27, [sp, #16]
  412d08:	ldp	x29, x30, [sp], #96
  412d0c:	ret
  412d10:	adrp	x1, 428000 <ferror@plt+0x26410>
  412d14:	add	x1, x1, #0x2bc
  412d18:	mov	w2, #0x5                   	// #5
  412d1c:	bl	401ae0 <dcgettext@plt>
  412d20:	bl	411868 <ferror@plt+0xfc78>
  412d24:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  412d28:	ldr	x19, [x8, #3264]
  412d2c:	adrp	x1, 428000 <ferror@plt+0x26410>
  412d30:	add	x1, x1, #0x26a
  412d34:	mov	w2, #0x5                   	// #5
  412d38:	mov	x0, xzr
  412d3c:	bl	401ae0 <dcgettext@plt>
  412d40:	adrp	x8, 456000 <ferror@plt+0x54410>
  412d44:	ldr	x2, [x8, #608]
  412d48:	adrp	x3, 428000 <ferror@plt+0x26410>
  412d4c:	adrp	x5, 428000 <ferror@plt+0x26410>
  412d50:	mov	x1, x0
  412d54:	add	x3, x3, #0x290
  412d58:	add	x5, x5, #0x297
  412d5c:	mov	w4, #0x50                  	// #80
  412d60:	mov	x0, x19
  412d64:	bl	401bc0 <fprintf@plt>
  412d68:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  412d6c:	add	x0, x0, #0xa88
  412d70:	mov	w1, #0x2                   	// #2
  412d74:	bl	401b20 <longjmp@plt>
  412d78:	adrp	x1, 428000 <ferror@plt+0x26410>
  412d7c:	add	x1, x1, #0x215
  412d80:	mov	w2, #0x5                   	// #5
  412d84:	mov	x0, xzr
  412d88:	bl	401ae0 <dcgettext@plt>
  412d8c:	bl	411868 <ferror@plt+0xfc78>
  412d90:	cbz	x0, 412dd0 <ferror@plt+0x111e0>
  412d94:	ldrb	w8, [x0]
  412d98:	cbz	w8, 412dd0 <ferror@plt+0x111e0>
  412d9c:	sub	x8, x0, #0x1
  412da0:	ldrb	w9, [x8, #2]
  412da4:	add	x8, x8, #0x1
  412da8:	cbnz	w9, 412da0 <ferror@plt+0x111b0>
  412dac:	b	412db4 <ferror@plt+0x111c4>
  412db0:	strb	wzr, [x8], #-1
  412db4:	cmp	x8, x0
  412db8:	b.cc	412dd0 <ferror@plt+0x111e0>  // b.lo, b.ul, b.last
  412dbc:	ldrb	w9, [x8]
  412dc0:	cmp	w9, #0xd
  412dc4:	b.eq	412db0 <ferror@plt+0x111c0>  // b.none
  412dc8:	cmp	w9, #0xa
  412dcc:	b.eq	412db0 <ferror@plt+0x111c0>  // b.none
  412dd0:	ret
  412dd4:	stp	x29, x30, [sp, #-32]!
  412dd8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  412ddc:	ldrb	w8, [x8, #2440]
  412de0:	stp	x20, x19, [sp, #16]
  412de4:	mov	x29, sp
  412de8:	cbz	w8, 412e6c <ferror@plt+0x1127c>
  412dec:	adrp	x19, 45e000 <ferror@plt+0x5c410>
  412df0:	mov	w2, w0
  412df4:	ldr	x0, [x19, #3272]
  412df8:	mov	w3, w1
  412dfc:	adrp	x1, 428000 <ferror@plt+0x26410>
  412e00:	add	x1, x1, #0x22f
  412e04:	bl	401bc0 <fprintf@plt>
  412e08:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  412e0c:	ldr	w8, [x20, #2408]
  412e10:	add	w9, w8, #0xe
  412e14:	cmp	w8, #0x33
  412e18:	str	w9, [x20, #2408]
  412e1c:	b.lt	412e6c <ferror@plt+0x1127c>  // b.tstop
  412e20:	ldr	x1, [x19, #3272]
  412e24:	mov	w0, #0xa                   	// #10
  412e28:	bl	401820 <fputc@plt>
  412e2c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  412e30:	ldr	w9, [x8, #2632]
  412e34:	mov	w10, #0xcccd                	// #52429
  412e38:	mov	w11, #0x9998                	// #39320
  412e3c:	movk	w10, #0xcccc, lsl #16
  412e40:	add	w9, w9, #0x1
  412e44:	movk	w11, #0x1999, lsl #16
  412e48:	madd	w10, w9, w10, w11
  412e4c:	ror	w10, w10, #1
  412e50:	cmp	w10, w11
  412e54:	str	w9, [x8, #2632]
  412e58:	b.hi	412e68 <ferror@plt+0x11278>  // b.pmore
  412e5c:	ldr	x1, [x19, #3272]
  412e60:	mov	w0, #0xa                   	// #10
  412e64:	bl	401820 <fputc@plt>
  412e68:	str	wzr, [x20, #2408]
  412e6c:	ldp	x20, x19, [sp, #16]
  412e70:	ldp	x29, x30, [sp], #32
  412e74:	ret
  412e78:	stp	x29, x30, [sp, #-16]!
  412e7c:	mov	x29, sp
  412e80:	sxtw	x0, w0
  412e84:	bl	4018b0 <malloc@plt>
  412e88:	cbz	x0, 412e94 <ferror@plt+0x112a4>
  412e8c:	ldp	x29, x30, [sp], #16
  412e90:	ret
  412e94:	adrp	x1, 428000 <ferror@plt+0x26410>
  412e98:	add	x1, x1, #0x23c
  412e9c:	mov	w2, #0x5                   	// #5
  412ea0:	bl	401ae0 <dcgettext@plt>
  412ea4:	bl	411868 <ferror@plt+0xfc78>
  412ea8:	stp	x29, x30, [sp, #-48]!
  412eac:	stp	x22, x21, [sp, #16]
  412eb0:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  412eb4:	ldr	x8, [x21, #2640]
  412eb8:	stp	x20, x19, [sp, #32]
  412ebc:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  412ec0:	ldr	x9, [x22, #600]
  412ec4:	ldrsw	x8, [x8, w0, sxtw #2]
  412ec8:	mov	w20, w1
  412ecc:	mov	x29, sp
  412ed0:	ldr	w9, [x9, x8, lsl #2]
  412ed4:	cmp	w9, #0x101
  412ed8:	b.ne	412ef8 <ferror@plt+0x11308>  // b.any
  412edc:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  412ee0:	ldr	x9, [x9, #560]
  412ee4:	str	w20, [x9, x8, lsl #2]
  412ee8:	ldp	x20, x19, [sp, #32]
  412eec:	ldp	x22, x21, [sp, #16]
  412ef0:	ldp	x29, x30, [sp], #48
  412ef4:	ret
  412ef8:	mov	w19, w0
  412efc:	mov	w0, #0x101                 	// #257
  412f00:	bl	412fe4 <ferror@plt+0x113f4>
  412f04:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  412f08:	ldr	x8, [x8, #560]
  412f0c:	str	w20, [x8, w0, sxtw #2]
  412f10:	cbz	w19, 412ee8 <ferror@plt+0x112f8>
  412f14:	cbz	w0, 412ee8 <ferror@plt+0x112f8>
  412f18:	ldr	x8, [x21, #2640]
  412f1c:	sxtw	x19, w19
  412f20:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  412f24:	ldr	x10, [x10, #3056]
  412f28:	ldrsw	x9, [x8, x19, lsl #2]
  412f2c:	sxtw	x20, w0
  412f30:	ldr	w11, [x10, x9, lsl #2]
  412f34:	cbz	w11, 412f88 <ferror@plt+0x11398>
  412f38:	ldr	x10, [x22, #600]
  412f3c:	ldr	w10, [x10, x9, lsl #2]
  412f40:	cmp	w10, #0x101
  412f44:	b.ne	412f58 <ferror@plt+0x11368>  // b.any
  412f48:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  412f4c:	ldr	x10, [x10, #336]
  412f50:	ldr	w11, [x10, x9, lsl #2]
  412f54:	cbz	w11, 412f78 <ferror@plt+0x11388>
  412f58:	adrp	x1, 428000 <ferror@plt+0x26410>
  412f5c:	add	x1, x1, #0x51d
  412f60:	mov	w2, #0x5                   	// #5
  412f64:	mov	x0, xzr
  412f68:	bl	401ae0 <dcgettext@plt>
  412f6c:	bl	411868 <ferror@plt+0xfc78>
  412f70:	ldr	x8, [x21, #2640]
  412f74:	b	412f8c <ferror@plt+0x1139c>
  412f78:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  412f7c:	ldr	w12, [x11, #620]
  412f80:	add	w12, w12, #0x1
  412f84:	str	w12, [x11, #620]
  412f88:	str	w0, [x10, x9, lsl #2]
  412f8c:	lsl	x9, x20, #2
  412f90:	ldr	w10, [x8, x9]
  412f94:	lsl	x11, x19, #2
  412f98:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  412f9c:	str	w10, [x8, x11]
  412fa0:	ldr	x8, [x12, #2480]
  412fa4:	ldr	w10, [x8, x11]
  412fa8:	ldr	w12, [x8, x9]
  412fac:	cmp	w10, w12
  412fb0:	csel	w10, w10, w12, gt
  412fb4:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  412fb8:	str	w10, [x8, x11]
  412fbc:	ldr	x8, [x12, #2680]
  412fc0:	ldr	w10, [x8, x11]
  412fc4:	ldr	w9, [x8, x9]
  412fc8:	cmp	w10, w9
  412fcc:	csel	w9, w10, w9, lt  // lt = tstop
  412fd0:	str	w9, [x8, x11]
  412fd4:	ldp	x20, x19, [sp, #32]
  412fd8:	ldp	x22, x21, [sp, #16]
  412fdc:	ldp	x29, x30, [sp], #48
  412fe0:	ret
  412fe4:	stp	x29, x30, [sp, #-96]!
  412fe8:	stp	x20, x19, [sp, #80]
  412fec:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  412ff0:	stp	x22, x21, [sp, #64]
  412ff4:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x5330>
  412ff8:	ldr	w8, [x20, #360]
  412ffc:	ldr	w9, [x21, #568]
  413000:	stp	x28, x27, [sp, #16]
  413004:	stp	x26, x25, [sp, #32]
  413008:	add	w8, w8, #0x1
  41300c:	stp	x24, x23, [sp, #48]
  413010:	mov	w19, w0
  413014:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  413018:	adrp	x28, 465000 <stdin@@GLIBC_2.17+0x6330>
  41301c:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x1330>
  413020:	adrp	x26, 465000 <stdin@@GLIBC_2.17+0x6330>
  413024:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  413028:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  41302c:	cmp	w8, w9
  413030:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  413034:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x4330>
  413038:	mov	x29, sp
  41303c:	str	w8, [x20, #360]
  413040:	b.ge	413050 <ferror@plt+0x11460>  // b.tcont
  413044:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  413048:	ldr	x0, [x9, #2464]
  41304c:	b	4131b0 <ferror@plt+0x115c0>
  413050:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  413054:	ldr	w8, [x8, #3328]
  413058:	add	w1, w9, #0x3e8
  41305c:	str	w1, [x21, #568]
  413060:	cmp	w1, w8
  413064:	b.lt	41308c <ferror@plt+0x1149c>  // b.tstop
  413068:	adrp	x1, 428000 <ferror@plt+0x26410>
  41306c:	add	x1, x1, #0x4ea
  413070:	mov	w2, #0x5                   	// #5
  413074:	mov	x0, xzr
  413078:	bl	401ae0 <dcgettext@plt>
  41307c:	ldr	w1, [x21, #568]
  413080:	bl	411ae0 <ferror@plt+0xfef0>
  413084:	ldr	w1, [x21, #568]
  413088:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41308c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  413090:	ldr	w9, [x8, #3920]
  413094:	ldr	x0, [x10, #2680]
  413098:	mov	w2, #0x4                   	// #4
  41309c:	add	w9, w9, #0x1
  4130a0:	str	w9, [x8, #3920]
  4130a4:	bl	411800 <ferror@plt+0xfc10>
  4130a8:	ldr	x8, [x27, #2480]
  4130ac:	ldr	w1, [x21, #568]
  4130b0:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  4130b4:	str	x0, [x9, #2680]
  4130b8:	mov	w2, #0x4                   	// #4
  4130bc:	mov	x0, x8
  4130c0:	bl	411800 <ferror@plt+0xfc10>
  4130c4:	ldr	x8, [x28, #2640]
  4130c8:	ldr	w1, [x21, #568]
  4130cc:	str	x0, [x27, #2480]
  4130d0:	mov	w2, #0x4                   	// #4
  4130d4:	mov	x0, x8
  4130d8:	bl	411800 <ferror@plt+0xfc10>
  4130dc:	ldr	x8, [x26, #600]
  4130e0:	ldr	w1, [x21, #568]
  4130e4:	str	x0, [x28, #2640]
  4130e8:	mov	w2, #0x4                   	// #4
  4130ec:	mov	x0, x8
  4130f0:	bl	411800 <ferror@plt+0xfc10>
  4130f4:	ldr	x8, [x25, #3056]
  4130f8:	ldr	w1, [x21, #568]
  4130fc:	str	x0, [x26, #600]
  413100:	mov	w2, #0x4                   	// #4
  413104:	mov	x0, x8
  413108:	bl	411800 <ferror@plt+0xfc10>
  41310c:	ldr	x8, [x24, #336]
  413110:	ldr	w1, [x21, #568]
  413114:	str	x0, [x25, #3056]
  413118:	mov	w2, #0x4                   	// #4
  41311c:	mov	x0, x8
  413120:	bl	411800 <ferror@plt+0xfc10>
  413124:	ldr	x8, [x23, #560]
  413128:	ldr	w1, [x21, #568]
  41312c:	str	x0, [x24, #336]
  413130:	mov	w2, #0x4                   	// #4
  413134:	mov	x0, x8
  413138:	bl	411800 <ferror@plt+0xfc10>
  41313c:	ldr	x8, [x22, #1312]
  413140:	ldr	w1, [x21, #568]
  413144:	str	x0, [x23, #560]
  413148:	mov	w2, #0x4                   	// #4
  41314c:	mov	x0, x8
  413150:	bl	411800 <ferror@plt+0xfc10>
  413154:	mov	x28, x27
  413158:	mov	x27, x26
  41315c:	mov	x26, x25
  413160:	mov	x25, x24
  413164:	mov	x24, x23
  413168:	mov	x23, x22
  41316c:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  413170:	ldr	x8, [x22, #2464]
  413174:	ldr	w1, [x21, #568]
  413178:	str	x0, [x23, #1312]
  41317c:	mov	w2, #0x4                   	// #4
  413180:	mov	x0, x8
  413184:	bl	411800 <ferror@plt+0xfc10>
  413188:	ldr	w8, [x20, #360]
  41318c:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  413190:	str	x0, [x22, #2464]
  413194:	mov	x22, x23
  413198:	mov	x23, x24
  41319c:	mov	x24, x25
  4131a0:	mov	x25, x26
  4131a4:	mov	x26, x27
  4131a8:	mov	x27, x28
  4131ac:	adrp	x28, 465000 <stdin@@GLIBC_2.17+0x6330>
  4131b0:	ldr	x9, [x10, #2680]
  4131b4:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  4131b8:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  4131bc:	str	w8, [x9, w8, sxtw #2]
  4131c0:	ldrsw	x8, [x20, #360]
  4131c4:	ldr	x9, [x28, #2640]
  4131c8:	str	w8, [x9, x8, lsl #2]
  4131cc:	ldrsw	x8, [x20, #360]
  4131d0:	ldr	x9, [x27, #2480]
  4131d4:	str	w8, [x9, x8, lsl #2]
  4131d8:	ldr	x8, [x26, #600]
  4131dc:	ldrsw	x9, [x20, #360]
  4131e0:	str	w19, [x8, x9, lsl #2]
  4131e4:	ldr	x8, [x25, #3056]
  4131e8:	ldrsw	x9, [x20, #360]
  4131ec:	str	wzr, [x8, x9, lsl #2]
  4131f0:	ldr	x8, [x24, #336]
  4131f4:	ldrsw	x9, [x20, #360]
  4131f8:	str	wzr, [x8, x9, lsl #2]
  4131fc:	ldr	x8, [x23, #560]
  413200:	ldrsw	x9, [x20, #360]
  413204:	str	wzr, [x8, x9, lsl #2]
  413208:	ldr	w8, [x10, #568]
  41320c:	ldr	x9, [x22, #1312]
  413210:	ldrsw	x10, [x20, #360]
  413214:	str	w8, [x9, x10, lsl #2]
  413218:	ldr	w8, [x11, #2632]
  41321c:	ldrsw	x9, [x20, #360]
  413220:	str	w8, [x0, x9, lsl #2]
  413224:	tbnz	w19, #31, 41327c <ferror@plt+0x1168c>
  413228:	cmp	w19, #0x101
  41322c:	b.ne	413244 <ferror@plt+0x11654>  // b.any
  413230:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  413234:	ldr	w9, [x8, #544]
  413238:	add	w9, w9, #0x1
  41323c:	str	w9, [x8, #544]
  413240:	b	41327c <ferror@plt+0x1168c>
  413244:	mov	w0, w19
  413248:	bl	411984 <ferror@plt+0xfd94>
  41324c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  413250:	ldr	w8, [x8, #588]
  413254:	cbz	w8, 41327c <ferror@plt+0x1168c>
  413258:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41325c:	ldr	w8, [x8, #3008]
  413260:	cmp	w19, #0x0
  413264:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x4330>
  413268:	adrp	x2, 465000 <stdin@@GLIBC_2.17+0x6330>
  41326c:	csel	w0, w8, w19, eq  // eq = none
  413270:	add	x1, x1, #0x540
  413274:	add	x2, x2, #0xa70
  413278:	bl	40513c <ferror@plt+0x354c>
  41327c:	ldr	w0, [x20, #360]
  413280:	ldp	x20, x19, [sp, #80]
  413284:	ldp	x22, x21, [sp, #64]
  413288:	ldp	x24, x23, [sp, #48]
  41328c:	ldp	x26, x25, [sp, #32]
  413290:	ldp	x28, x27, [sp, #16]
  413294:	ldp	x29, x30, [sp], #96
  413298:	ret
  41329c:	stp	x29, x30, [sp, #-48]!
  4132a0:	stp	x20, x19, [sp, #32]
  4132a4:	mov	w20, w1
  4132a8:	stp	x22, x21, [sp, #16]
  4132ac:	mov	x29, sp
  4132b0:	cbz	w0, 413320 <ferror@plt+0x11730>
  4132b4:	mov	w19, w0
  4132b8:	cbz	w20, 413384 <ferror@plt+0x11794>
  4132bc:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  4132c0:	ldr	x8, [x22, #2640]
  4132c4:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  4132c8:	ldr	x10, [x10, #3056]
  4132cc:	sxtw	x21, w19
  4132d0:	ldrsw	x9, [x8, w19, sxtw #2]
  4132d4:	ldr	w11, [x10, x9, lsl #2]
  4132d8:	cbz	w11, 413338 <ferror@plt+0x11748>
  4132dc:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  4132e0:	ldr	x10, [x10, #600]
  4132e4:	ldr	w10, [x10, x9, lsl #2]
  4132e8:	cmp	w10, #0x101
  4132ec:	b.ne	413300 <ferror@plt+0x11710>  // b.any
  4132f0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4132f4:	ldr	x10, [x10, #336]
  4132f8:	ldr	w11, [x10, x9, lsl #2]
  4132fc:	cbz	w11, 413328 <ferror@plt+0x11738>
  413300:	adrp	x1, 428000 <ferror@plt+0x26410>
  413304:	add	x1, x1, #0x51d
  413308:	mov	w2, #0x5                   	// #5
  41330c:	mov	x0, xzr
  413310:	bl	401ae0 <dcgettext@plt>
  413314:	bl	411868 <ferror@plt+0xfc78>
  413318:	ldr	x8, [x22, #2640]
  41331c:	b	41333c <ferror@plt+0x1174c>
  413320:	mov	w19, w20
  413324:	b	413384 <ferror@plt+0x11794>
  413328:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  41332c:	ldr	w12, [x11, #620]
  413330:	add	w12, w12, #0x1
  413334:	str	w12, [x11, #620]
  413338:	str	w20, [x10, x9, lsl #2]
  41333c:	sbfiz	x9, x20, #2, #32
  413340:	ldr	w10, [x8, x9]
  413344:	lsl	x11, x21, #2
  413348:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  41334c:	str	w10, [x8, x11]
  413350:	ldr	x8, [x12, #2480]
  413354:	ldr	w10, [x8, x11]
  413358:	ldr	w12, [x8, x9]
  41335c:	cmp	w10, w12
  413360:	csel	w10, w10, w12, gt
  413364:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  413368:	str	w10, [x8, x11]
  41336c:	ldr	x8, [x12, #2680]
  413370:	ldr	w10, [x8, x11]
  413374:	ldr	w9, [x8, x9]
  413378:	cmp	w10, w9
  41337c:	csel	w9, w10, w9, lt  // lt = tstop
  413380:	str	w9, [x8, x11]
  413384:	mov	w0, w19
  413388:	ldp	x20, x19, [sp, #32]
  41338c:	ldp	x22, x21, [sp, #16]
  413390:	ldp	x29, x30, [sp], #48
  413394:	ret
  413398:	stp	x29, x30, [sp, #-96]!
  41339c:	stp	x20, x19, [sp, #80]
  4133a0:	mov	w20, w0
  4133a4:	mov	w0, #0x101                 	// #257
  4133a8:	stp	x28, x27, [sp, #16]
  4133ac:	stp	x26, x25, [sp, #32]
  4133b0:	stp	x24, x23, [sp, #48]
  4133b4:	stp	x22, x21, [sp, #64]
  4133b8:	mov	x29, sp
  4133bc:	mov	w19, w1
  4133c0:	bl	412fe4 <ferror@plt+0x113f4>
  4133c4:	cmp	w19, #0x1
  4133c8:	mov	w21, w0
  4133cc:	b.lt	4134b8 <ferror@plt+0x118c8>  // b.tstop
  4133d0:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  4133d4:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  4133d8:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x1330>
  4133dc:	adrp	x27, 462000 <stdin@@GLIBC_2.17+0x3330>
  4133e0:	adrp	x28, 465000 <stdin@@GLIBC_2.17+0x6330>
  4133e4:	b	4133f4 <ferror@plt+0x11804>
  4133e8:	mov	w21, w23
  4133ec:	subs	w19, w19, #0x1
  4133f0:	b.eq	4134b8 <ferror@plt+0x118c8>  // b.none
  4133f4:	mov	w0, w20
  4133f8:	bl	4134d8 <ferror@plt+0x118e8>
  4133fc:	mov	w23, w0
  413400:	cbz	w21, 4133e8 <ferror@plt+0x117f8>
  413404:	cbz	w23, 4133ec <ferror@plt+0x117fc>
  413408:	ldr	x8, [x24, #2640]
  41340c:	ldr	x10, [x25, #3056]
  413410:	sxtw	x22, w21
  413414:	ldrsw	x9, [x8, w21, sxtw #2]
  413418:	ldr	w11, [x10, x9, lsl #2]
  41341c:	cbz	w11, 413470 <ferror@plt+0x11880>
  413420:	ldr	x10, [x28, #600]
  413424:	ldr	w10, [x10, x9, lsl #2]
  413428:	cmp	w10, #0x101
  41342c:	b.ne	413440 <ferror@plt+0x11850>  // b.any
  413430:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  413434:	ldr	x10, [x10, #336]
  413438:	ldr	w11, [x10, x9, lsl #2]
  41343c:	cbz	w11, 413460 <ferror@plt+0x11870>
  413440:	adrp	x1, 428000 <ferror@plt+0x26410>
  413444:	mov	w2, #0x5                   	// #5
  413448:	mov	x0, xzr
  41344c:	add	x1, x1, #0x51d
  413450:	bl	401ae0 <dcgettext@plt>
  413454:	bl	411868 <ferror@plt+0xfc78>
  413458:	ldr	x8, [x24, #2640]
  41345c:	b	413474 <ferror@plt+0x11884>
  413460:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x5330>
  413464:	ldr	w11, [x12, #620]
  413468:	add	w11, w11, #0x1
  41346c:	str	w11, [x12, #620]
  413470:	str	w23, [x10, x9, lsl #2]
  413474:	sbfiz	x9, x23, #2, #32
  413478:	ldr	w10, [x8, x9]
  41347c:	lsl	x11, x22, #2
  413480:	str	w10, [x8, x11]
  413484:	ldr	x8, [x26, #2480]
  413488:	ldr	w10, [x8, x11]
  41348c:	ldr	w12, [x8, x9]
  413490:	cmp	w10, w12
  413494:	csel	w10, w10, w12, gt
  413498:	str	w10, [x8, x11]
  41349c:	ldr	x8, [x27, #2680]
  4134a0:	ldr	w10, [x8, x11]
  4134a4:	ldr	w9, [x8, x9]
  4134a8:	cmp	w10, w9
  4134ac:	csel	w9, w10, w9, lt  // lt = tstop
  4134b0:	str	w9, [x8, x11]
  4134b4:	b	4133ec <ferror@plt+0x117fc>
  4134b8:	mov	w0, w21
  4134bc:	ldp	x20, x19, [sp, #80]
  4134c0:	ldp	x22, x21, [sp, #64]
  4134c4:	ldp	x24, x23, [sp, #48]
  4134c8:	ldp	x26, x25, [sp, #32]
  4134cc:	ldp	x28, x27, [sp, #16]
  4134d0:	ldp	x29, x30, [sp], #96
  4134d4:	ret
  4134d8:	sub	sp, sp, #0x70
  4134dc:	stp	x24, x23, [sp, #64]
  4134e0:	stp	x20, x19, [sp, #96]
  4134e4:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  4134e8:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  4134ec:	ldr	x8, [x20, #2480]
  4134f0:	ldr	x9, [x24, #2680]
  4134f4:	stp	x22, x21, [sp, #80]
  4134f8:	mov	w22, w0
  4134fc:	stp	x29, x30, [sp, #16]
  413500:	stp	x28, x27, [sp, #32]
  413504:	stp	x26, x25, [sp, #48]
  413508:	sbfiz	x10, x22, #2, #32
  41350c:	ldrsw	x26, [x8, x10]
  413510:	ldr	w19, [x9, x10]
  413514:	sxtw	x25, w22
  413518:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  41351c:	add	x29, sp, #0x10
  413520:	cmp	w19, w26
  413524:	b.gt	41369c <ferror@plt+0x11aac>
  413528:	stp	x25, x22, [sp]
  41352c:	sxtw	x8, w19
  413530:	neg	w27, w19
  413534:	adrp	x28, 465000 <stdin@@GLIBC_2.17+0x6330>
  413538:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x3330>
  41353c:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  413540:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x1330>
  413544:	b	413568 <ferror@plt+0x11978>
  413548:	sxtw	x20, w21
  41354c:	ldr	x9, [x24, #560]
  413550:	add	x8, x19, #0x1
  413554:	cmp	x19, x26
  413558:	sub	w27, w27, #0x1
  41355c:	ldr	w10, [x9, x19, lsl #2]
  413560:	str	w10, [x9, x20, lsl #2]
  413564:	b.ge	41367c <ferror@plt+0x11a8c>  // b.tcont
  413568:	ldr	x9, [x28, #600]
  41356c:	lsl	x20, x8, #2
  413570:	mov	x19, x8
  413574:	ldr	w0, [x9, x20]
  413578:	bl	412fe4 <ferror@plt+0x113f4>
  41357c:	ldr	x10, [x22, #3056]
  413580:	mov	w21, w0
  413584:	ldr	w9, [x10, x20]
  413588:	cbz	w9, 413548 <ferror@plt+0x11958>
  41358c:	ldr	x8, [x23, #2640]
  413590:	add	w9, w21, w9
  413594:	add	w9, w27, w9
  413598:	ldrsw	x8, [x8, w21, sxtw #2]
  41359c:	ldr	w11, [x10, x8, lsl #2]
  4135a0:	cbz	w11, 4135ec <ferror@plt+0x119fc>
  4135a4:	ldr	x10, [x28, #600]
  4135a8:	ldr	w10, [x10, x8, lsl #2]
  4135ac:	cmp	w10, #0x101
  4135b0:	b.ne	4135c0 <ferror@plt+0x119d0>  // b.any
  4135b4:	ldr	x10, [x25, #336]
  4135b8:	ldr	w11, [x10, x8, lsl #2]
  4135bc:	cbz	w11, 4135dc <ferror@plt+0x119ec>
  4135c0:	adrp	x1, 428000 <ferror@plt+0x26410>
  4135c4:	mov	w2, #0x5                   	// #5
  4135c8:	mov	x0, xzr
  4135cc:	add	x1, x1, #0x51d
  4135d0:	bl	401ae0 <dcgettext@plt>
  4135d4:	bl	411868 <ferror@plt+0xfc78>
  4135d8:	b	4135f0 <ferror@plt+0x11a00>
  4135dc:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x5330>
  4135e0:	ldr	w11, [x12, #620]
  4135e4:	add	w11, w11, #0x1
  4135e8:	str	w11, [x12, #620]
  4135ec:	str	w9, [x10, x8, lsl #2]
  4135f0:	ldr	x10, [x28, #600]
  4135f4:	sxtw	x20, w21
  4135f8:	ldr	w8, [x10, x19, lsl #2]
  4135fc:	cmp	w8, #0x101
  413600:	b.ne	41354c <ferror@plt+0x1195c>  // b.any
  413604:	ldr	x8, [x25, #336]
  413608:	ldr	w11, [x8, x19, lsl #2]
  41360c:	cbz	w11, 41354c <ferror@plt+0x1195c>
  413610:	ldr	x9, [x23, #2640]
  413614:	ldr	x12, [x22, #3056]
  413618:	add	w11, w21, w11
  41361c:	add	w11, w27, w11
  413620:	ldrsw	x9, [x9, x20, lsl #2]
  413624:	ldr	w13, [x12, x9, lsl #2]
  413628:	cbz	w13, 41365c <ferror@plt+0x11a6c>
  41362c:	ldr	w10, [x10, x9, lsl #2]
  413630:	cmp	w10, #0x101
  413634:	b.ne	413640 <ferror@plt+0x11a50>  // b.any
  413638:	ldr	w10, [x8, x9, lsl #2]
  41363c:	cbz	w10, 413664 <ferror@plt+0x11a74>
  413640:	adrp	x1, 428000 <ferror@plt+0x26410>
  413644:	mov	w2, #0x5                   	// #5
  413648:	mov	x0, xzr
  41364c:	add	x1, x1, #0x51d
  413650:	bl	401ae0 <dcgettext@plt>
  413654:	bl	411868 <ferror@plt+0xfc78>
  413658:	b	41354c <ferror@plt+0x1195c>
  41365c:	str	w11, [x12, x9, lsl #2]
  413660:	b	41354c <ferror@plt+0x1195c>
  413664:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x5330>
  413668:	ldr	w10, [x12, #620]
  41366c:	add	w10, w10, #0x1
  413670:	str	w10, [x12, #620]
  413674:	str	w11, [x8, x9, lsl #2]
  413678:	b	41354c <ferror@plt+0x1195c>
  41367c:	mov	w19, w8
  413680:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  413684:	cbz	w21, 413694 <ferror@plt+0x11aa4>
  413688:	ldp	x25, x22, [sp]
  41368c:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  413690:	b	4136b8 <ferror@plt+0x11ac8>
  413694:	ldp	x25, x22, [sp]
  413698:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  41369c:	adrp	x1, 428000 <ferror@plt+0x26410>
  4136a0:	add	x1, x1, #0x34e
  4136a4:	mov	w2, #0x5                   	// #5
  4136a8:	mov	x0, xzr
  4136ac:	bl	401ae0 <dcgettext@plt>
  4136b0:	bl	411868 <ferror@plt+0xfc78>
  4136b4:	mov	w21, wzr
  4136b8:	ldr	x8, [x24, #2680]
  4136bc:	lsl	x9, x25, #2
  4136c0:	sub	w11, w21, w19
  4136c4:	add	w11, w11, #0x1
  4136c8:	ldr	w10, [x8, x9]
  4136cc:	add	w0, w11, w22
  4136d0:	sbfiz	x12, x0, #2, #32
  4136d4:	add	w10, w10, w11
  4136d8:	str	w10, [x8, x12]
  4136dc:	ldr	x8, [x23, #2640]
  4136e0:	ldr	w10, [x8, x9]
  4136e4:	add	w10, w10, w11
  4136e8:	str	w10, [x8, x12]
  4136ec:	ldr	x8, [x20, #2480]
  4136f0:	ldr	w9, [x8, x9]
  4136f4:	add	w9, w9, w11
  4136f8:	str	w9, [x8, x12]
  4136fc:	ldp	x20, x19, [sp, #96]
  413700:	ldp	x22, x21, [sp, #80]
  413704:	ldp	x24, x23, [sp, #64]
  413708:	ldp	x26, x25, [sp, #48]
  41370c:	ldp	x28, x27, [sp, #32]
  413710:	ldp	x29, x30, [sp, #16]
  413714:	add	sp, sp, #0x70
  413718:	ret
  41371c:	stp	x29, x30, [sp, #-96]!
  413720:	stp	x28, x27, [sp, #16]
  413724:	stp	x26, x25, [sp, #32]
  413728:	stp	x24, x23, [sp, #48]
  41372c:	stp	x22, x21, [sp, #64]
  413730:	stp	x20, x19, [sp, #80]
  413734:	adrp	x24, 45e000 <ferror@plt+0x5c410>
  413738:	ldr	x19, [x24, #3264]
  41373c:	adrp	x1, 428000 <ferror@plt+0x26410>
  413740:	mov	w20, w0
  413744:	add	x1, x1, #0x2db
  413748:	mov	w2, #0x5                   	// #5
  41374c:	mov	x0, xzr
  413750:	mov	x29, sp
  413754:	bl	401ae0 <dcgettext@plt>
  413758:	mov	x1, x0
  41375c:	mov	x0, x19
  413760:	mov	w2, w20
  413764:	bl	401bc0 <fprintf@plt>
  413768:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x1330>
  41376c:	ldr	w8, [x25, #360]
  413770:	ldr	x23, [x24, #3264]
  413774:	cmp	w8, #0x1
  413778:	b.lt	413828 <ferror@plt+0x11c38>  // b.tstop
  41377c:	adrp	x20, 428000 <ferror@plt+0x26410>
  413780:	adrp	x21, 428000 <ferror@plt+0x26410>
  413784:	mov	w19, #0x1                   	// #1
  413788:	add	x20, x20, #0x313
  41378c:	adrp	x26, 465000 <stdin@@GLIBC_2.17+0x6330>
  413790:	adrp	x27, 462000 <stdin@@GLIBC_2.17+0x3330>
  413794:	adrp	x28, 460000 <stdin@@GLIBC_2.17+0x1330>
  413798:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  41379c:	add	x21, x21, #0x320
  4137a0:	mov	w2, #0x5                   	// #5
  4137a4:	mov	x0, xzr
  4137a8:	mov	x1, x20
  4137ac:	bl	401ae0 <dcgettext@plt>
  4137b0:	mov	x1, x0
  4137b4:	mov	x0, x23
  4137b8:	mov	w2, w19
  4137bc:	bl	401bc0 <fprintf@plt>
  4137c0:	ldr	x8, [x26, #600]
  4137c4:	ldr	x10, [x27, #3056]
  4137c8:	ldr	x11, [x28, #336]
  4137cc:	ldr	x12, [x22, #560]
  4137d0:	lsl	x9, x19, #2
  4137d4:	ldr	w2, [x8, x9]
  4137d8:	ldr	w3, [x10, x9]
  4137dc:	ldr	w4, [x11, x9]
  4137e0:	ldr	x0, [x24, #3264]
  4137e4:	ldr	w23, [x12, x9]
  4137e8:	mov	x1, x21
  4137ec:	bl	401bc0 <fprintf@plt>
  4137f0:	cbz	w23, 413808 <ferror@plt+0x11c18>
  4137f4:	ldr	x0, [x24, #3264]
  4137f8:	adrp	x1, 428000 <ferror@plt+0x26410>
  4137fc:	add	x1, x1, #0x32f
  413800:	mov	w2, w23
  413804:	bl	401bc0 <fprintf@plt>
  413808:	ldr	x1, [x24, #3264]
  41380c:	mov	w0, #0xa                   	// #10
  413810:	bl	401820 <fputc@plt>
  413814:	ldrsw	x8, [x25, #360]
  413818:	ldr	x23, [x24, #3264]
  41381c:	cmp	x19, x8
  413820:	add	x19, x19, #0x1
  413824:	b.lt	4137a0 <ferror@plt+0x11bb0>  // b.tstop
  413828:	adrp	x1, 428000 <ferror@plt+0x26410>
  41382c:	add	x1, x1, #0x336
  413830:	mov	w2, #0x5                   	// #5
  413834:	mov	x0, xzr
  413838:	bl	401ae0 <dcgettext@plt>
  41383c:	mov	x1, x0
  413840:	mov	x0, x23
  413844:	ldp	x20, x19, [sp, #80]
  413848:	ldp	x22, x21, [sp, #64]
  41384c:	ldp	x24, x23, [sp, #48]
  413850:	ldp	x26, x25, [sp, #32]
  413854:	ldp	x28, x27, [sp, #16]
  413858:	ldp	x29, x30, [sp], #96
  41385c:	b	401bc0 <fprintf@plt>
  413860:	stp	x29, x30, [sp, #-16]!
  413864:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  413868:	ldr	x9, [x8, #3056]
  41386c:	sxtw	x8, w0
  413870:	mov	x29, sp
  413874:	ldr	w10, [x9, w0, sxtw #2]
  413878:	cbz	w10, 4138cc <ferror@plt+0x11cdc>
  41387c:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  413880:	ldr	x9, [x9, #600]
  413884:	ldr	w9, [x9, x8, lsl #2]
  413888:	cmp	w9, #0x101
  41388c:	b.ne	4138a0 <ferror@plt+0x11cb0>  // b.any
  413890:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  413894:	ldr	x9, [x9, #336]
  413898:	ldr	w10, [x9, x8, lsl #2]
  41389c:	cbz	w10, 4138bc <ferror@plt+0x11ccc>
  4138a0:	adrp	x1, 428000 <ferror@plt+0x26410>
  4138a4:	add	x1, x1, #0x51d
  4138a8:	mov	w2, #0x5                   	// #5
  4138ac:	mov	x0, xzr
  4138b0:	bl	401ae0 <dcgettext@plt>
  4138b4:	ldp	x29, x30, [sp], #16
  4138b8:	b	411868 <ferror@plt+0xfc78>
  4138bc:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x5330>
  4138c0:	ldr	w11, [x10, #620]
  4138c4:	add	w11, w11, #0x1
  4138c8:	str	w11, [x10, #620]
  4138cc:	str	w1, [x9, x8, lsl #2]
  4138d0:	ldp	x29, x30, [sp], #16
  4138d4:	ret
  4138d8:	stp	x29, x30, [sp, #-96]!
  4138dc:	str	x28, [sp, #16]
  4138e0:	stp	x26, x25, [sp, #32]
  4138e4:	stp	x24, x23, [sp, #48]
  4138e8:	stp	x22, x21, [sp, #64]
  4138ec:	stp	x20, x19, [sp, #80]
  4138f0:	mov	x29, sp
  4138f4:	sub	sp, sp, #0x800
  4138f8:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  4138fc:	mov	w21, w1
  413900:	ldr	w1, [x24, #568]
  413904:	mov	w22, w4
  413908:	mov	w20, w3
  41390c:	mov	w19, w2
  413910:	bl	412ea8 <ferror@plt+0x112b8>
  413914:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  413918:	adrp	x25, 464000 <stdin@@GLIBC_2.17+0x5330>
  41391c:	ldrsw	x9, [x24, #568]
  413920:	ldr	w10, [x8, #1332]
  413924:	ldr	x8, [x25, #608]
  413928:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  41392c:	str	w10, [x8, x9, lsl #2]
  413930:	ldr	w9, [x23, #2528]
  413934:	cbz	w9, 41394c <ferror@plt+0x11d5c>
  413938:	ldrsw	x9, [x24, #568]
  41393c:	lsl	x9, x9, #2
  413940:	ldr	w10, [x8, x9]
  413944:	sub	w10, w10, #0x1
  413948:	str	w10, [x8, x9]
  41394c:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x5330>
  413950:	cbz	w22, 413978 <ferror@plt+0x11d88>
  413954:	ldr	w3, [x24, #568]
  413958:	ldr	x8, [x26, #2648]
  41395c:	sxtw	x9, w3
  413960:	add	x10, x9, x8
  413964:	ldurb	w10, [x10, #-1]
  413968:	cbz	w10, 41397c <ferror@plt+0x11d8c>
  41396c:	mov	w10, #0x1                   	// #1
  413970:	strb	w10, [x8, x9]
  413974:	b	41397c <ferror@plt+0x11d8c>
  413978:	ldr	w3, [x24, #568]
  41397c:	adrp	x2, 428000 <ferror@plt+0x26410>
  413980:	add	x2, x2, #0x36c
  413984:	mov	x0, sp
  413988:	mov	w1, #0x800                 	// #2048
  41398c:	bl	401860 <snprintf@plt>
  413990:	mov	x0, sp
  413994:	bl	4116f4 <ferror@plt+0xfb04>
  413998:	ldr	x8, [x26, #2648]
  41399c:	ldrsw	x3, [x24, #568]
  4139a0:	ldrb	w8, [x8, x3]
  4139a4:	cbz	w8, 4139c8 <ferror@plt+0x11dd8>
  4139a8:	adrp	x2, 428000 <ferror@plt+0x26410>
  4139ac:	add	x2, x2, #0x376
  4139b0:	mov	x0, sp
  4139b4:	mov	w1, #0x800                 	// #2048
  4139b8:	bl	401860 <snprintf@plt>
  4139bc:	mov	x0, sp
  4139c0:	bl	4116f4 <ferror@plt+0xfb04>
  4139c4:	ldrsw	x3, [x24, #568]
  4139c8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4139cc:	ldr	x8, [x8, #2760]
  4139d0:	cbz	w21, 413a00 <ferror@plt+0x11e10>
  4139d4:	mov	w20, #0x1                   	// #1
  4139d8:	str	w20, [x8, x3, lsl #2]
  4139dc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4139e0:	ldr	w8, [x8, #3040]
  4139e4:	cmp	w8, #0x1
  4139e8:	b.ge	413b3c <ferror@plt+0x11f4c>  // b.tcont
  4139ec:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  4139f0:	str	w20, [x8, #2372]
  4139f4:	ldr	w8, [x23, #2528]
  4139f8:	cbnz	w8, 413a28 <ferror@plt+0x11e38>
  4139fc:	b	413a1c <ferror@plt+0x11e2c>
  413a00:	cmp	w19, #0x0
  413a04:	str	wzr, [x8, x3, lsl #2]
  413a08:	b.gt	413a60 <ferror@plt+0x11e70>
  413a0c:	cmp	w20, #0x1
  413a10:	b.ge	413a60 <ferror@plt+0x11e70>  // b.tcont
  413a14:	ldr	w8, [x23, #2528]
  413a18:	cbnz	w8, 413a28 <ferror@plt+0x11e38>
  413a1c:	adrp	x0, 428000 <ferror@plt+0x26410>
  413a20:	add	x0, x0, #0x4ae
  413a24:	bl	4116f4 <ferror@plt+0xfb04>
  413a28:	mov	w1, #0x1                   	// #1
  413a2c:	mov	x0, xzr
  413a30:	bl	411ec0 <ferror@plt+0x102d0>
  413a34:	adrp	x0, 424000 <ferror@plt+0x22410>
  413a38:	add	x0, x0, #0x63
  413a3c:	bl	4116f4 <ferror@plt+0xfb04>
  413a40:	add	sp, sp, #0x800
  413a44:	ldp	x20, x19, [sp, #80]
  413a48:	ldp	x22, x21, [sp, #64]
  413a4c:	ldp	x24, x23, [sp, #48]
  413a50:	ldp	x26, x25, [sp, #32]
  413a54:	ldr	x28, [sp, #16]
  413a58:	ldp	x29, x30, [sp], #96
  413a5c:	ret
  413a60:	adrp	x0, 428000 <ferror@plt+0x26410>
  413a64:	add	x0, x0, #0x3dd
  413a68:	bl	4116f4 <ferror@plt+0xfb04>
  413a6c:	ldr	x8, [x26, #2648]
  413a70:	ldrsw	x9, [x24, #568]
  413a74:	cmp	w19, #0x1
  413a78:	ldrb	w8, [x8, x9]
  413a7c:	b.lt	413ad8 <ferror@plt+0x11ee8>  // b.tstop
  413a80:	cbz	w8, 413aac <ferror@plt+0x11ebc>
  413a84:	adrp	x2, 428000 <ferror@plt+0x26410>
  413a88:	adrp	x3, 428000 <ferror@plt+0x26410>
  413a8c:	add	x2, x2, #0x423
  413a90:	add	x3, x3, #0x3d7
  413a94:	mov	x0, sp
  413a98:	mov	w1, #0x800                 	// #2048
  413a9c:	mov	w4, w19
  413aa0:	bl	401860 <snprintf@plt>
  413aa4:	mov	x0, sp
  413aa8:	bl	4116f4 <ferror@plt+0xfb04>
  413aac:	adrp	x2, 428000 <ferror@plt+0x26410>
  413ab0:	adrp	x3, 428000 <ferror@plt+0x26410>
  413ab4:	adrp	x4, 428000 <ferror@plt+0x26410>
  413ab8:	add	x2, x2, #0x442
  413abc:	add	x3, x3, #0x3be
  413ac0:	add	x4, x4, #0x3d7
  413ac4:	mov	x0, sp
  413ac8:	mov	w1, #0x800                 	// #2048
  413acc:	mov	w5, w19
  413ad0:	bl	401860 <snprintf@plt>
  413ad4:	b	413b1c <ferror@plt+0x11f2c>
  413ad8:	cbz	w8, 413afc <ferror@plt+0x11f0c>
  413adc:	adrp	x2, 428000 <ferror@plt+0x26410>
  413ae0:	add	x2, x2, #0x451
  413ae4:	mov	x0, sp
  413ae8:	mov	w1, #0x800                 	// #2048
  413aec:	mov	w3, w20
  413af0:	bl	401860 <snprintf@plt>
  413af4:	mov	x0, sp
  413af8:	bl	4116f4 <ferror@plt+0xfb04>
  413afc:	adrp	x2, 428000 <ferror@plt+0x26410>
  413b00:	adrp	x3, 428000 <ferror@plt+0x26410>
  413b04:	add	x2, x2, #0x473
  413b08:	add	x3, x3, #0x3be
  413b0c:	mov	x0, sp
  413b10:	mov	w1, #0x800                 	// #2048
  413b14:	mov	w4, w20
  413b18:	bl	401860 <snprintf@plt>
  413b1c:	mov	x0, sp
  413b20:	bl	4116f4 <ferror@plt+0xfb04>
  413b24:	adrp	x0, 428000 <ferror@plt+0x26410>
  413b28:	add	x0, x0, #0x47e
  413b2c:	bl	4116f4 <ferror@plt+0xfb04>
  413b30:	ldr	w8, [x23, #2528]
  413b34:	cbnz	w8, 413a28 <ferror@plt+0x11e38>
  413b38:	b	413a1c <ferror@plt+0x11e2c>
  413b3c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  413b40:	ldr	x19, [x8, #3264]
  413b44:	adrp	x1, 428000 <ferror@plt+0x26410>
  413b48:	add	x1, x1, #0x393
  413b4c:	mov	w2, #0x5                   	// #5
  413b50:	mov	x0, xzr
  413b54:	bl	401ae0 <dcgettext@plt>
  413b58:	ldr	x8, [x25, #608]
  413b5c:	ldrsw	x9, [x24, #568]
  413b60:	mov	x1, x0
  413b64:	mov	x0, x19
  413b68:	ldr	w2, [x8, x9, lsl #2]
  413b6c:	bl	401bc0 <fprintf@plt>
  413b70:	b	4139ec <ferror@plt+0x11dfc>
  413b74:	stp	x29, x30, [sp, #-64]!
  413b78:	stp	x24, x23, [sp, #16]
  413b7c:	stp	x22, x21, [sp, #32]
  413b80:	stp	x20, x19, [sp, #48]
  413b84:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  413b88:	mov	w20, #0x1                   	// #1
  413b8c:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  413b90:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x3330>
  413b94:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  413b98:	mov	x29, sp
  413b9c:	b	413bac <ferror@plt+0x11fbc>
  413ba0:	ldr	x8, [x23, #336]
  413ba4:	ldr	w0, [x8, x24, lsl #2]
  413ba8:	cbz	w0, 413bf4 <ferror@plt+0x12004>
  413bac:	ldr	x8, [x19, #2464]
  413bb0:	ldr	w9, [x8, w0, sxtw #2]
  413bb4:	cmp	w9, #0x2
  413bb8:	b.ne	413bec <ferror@plt+0x11ffc>  // b.any
  413bbc:	sxtw	x24, w0
  413bc0:	lsl	x9, x24, #2
  413bc4:	str	w20, [x8, x9]
  413bc8:	ldr	x8, [x21, #600]
  413bcc:	ldr	w8, [x8, x9]
  413bd0:	cmp	w8, #0x101
  413bd4:	b.ne	413bf4 <ferror@plt+0x12004>  // b.any
  413bd8:	ldr	x8, [x22, #3056]
  413bdc:	ldr	w0, [x8, x24, lsl #2]
  413be0:	cbz	w0, 413ba0 <ferror@plt+0x11fb0>
  413be4:	bl	413b74 <ferror@plt+0x11f84>
  413be8:	b	413ba0 <ferror@plt+0x11fb0>
  413bec:	cmp	w9, #0x1
  413bf0:	b.ne	413c08 <ferror@plt+0x12018>  // b.any
  413bf4:	ldp	x20, x19, [sp, #48]
  413bf8:	ldp	x22, x21, [sp, #32]
  413bfc:	ldp	x24, x23, [sp, #16]
  413c00:	ldp	x29, x30, [sp], #64
  413c04:	ret
  413c08:	adrp	x1, 428000 <ferror@plt+0x26410>
  413c0c:	add	x1, x1, #0x4bd
  413c10:	mov	w2, #0x5                   	// #5
  413c14:	mov	x0, xzr
  413c18:	bl	401ae0 <dcgettext@plt>
  413c1c:	ldp	x20, x19, [sp, #48]
  413c20:	ldp	x22, x21, [sp, #32]
  413c24:	ldp	x24, x23, [sp, #16]
  413c28:	ldp	x29, x30, [sp], #64
  413c2c:	b	411e0c <ferror@plt+0x1021c>
  413c30:	stp	x29, x30, [sp, #-64]!
  413c34:	stp	x20, x19, [sp, #48]
  413c38:	mov	w20, w1
  413c3c:	stp	x24, x23, [sp, #16]
  413c40:	stp	x22, x21, [sp, #32]
  413c44:	mov	x29, sp
  413c48:	cbz	w0, 413cc0 <ferror@plt+0x120d0>
  413c4c:	mov	w21, w0
  413c50:	cbz	w20, 413cc8 <ferror@plt+0x120d8>
  413c54:	mov	w0, #0x101                 	// #257
  413c58:	bl	412fe4 <ferror@plt+0x113f4>
  413c5c:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  413c60:	ldr	x8, [x24, #3056]
  413c64:	mov	w19, w0
  413c68:	sxtw	x22, w19
  413c6c:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  413c70:	ldr	w9, [x8, w0, sxtw #2]
  413c74:	cbz	w9, 413cd0 <ferror@plt+0x120e0>
  413c78:	ldr	x9, [x23, #600]
  413c7c:	ldr	w9, [x9, x22, lsl #2]
  413c80:	cmp	w9, #0x101
  413c84:	b.ne	413c98 <ferror@plt+0x120a8>  // b.any
  413c88:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  413c8c:	ldr	x9, [x9, #336]
  413c90:	ldr	w10, [x9, x22, lsl #2]
  413c94:	cbz	w10, 413ce0 <ferror@plt+0x120f0>
  413c98:	adrp	x1, 428000 <ferror@plt+0x26410>
  413c9c:	add	x1, x1, #0x51d
  413ca0:	mov	w2, #0x5                   	// #5
  413ca4:	mov	x0, xzr
  413ca8:	bl	401ae0 <dcgettext@plt>
  413cac:	bl	411868 <ferror@plt+0xfc78>
  413cb0:	ldr	x8, [x24, #3056]
  413cb4:	ldr	w9, [x8, x22, lsl #2]
  413cb8:	cbnz	w9, 413cfc <ferror@plt+0x1210c>
  413cbc:	b	413d48 <ferror@plt+0x12158>
  413cc0:	mov	w19, w20
  413cc4:	b	413d4c <ferror@plt+0x1215c>
  413cc8:	mov	w19, w21
  413ccc:	b	413d4c <ferror@plt+0x1215c>
  413cd0:	str	w21, [x8, x22, lsl #2]
  413cd4:	ldr	w9, [x8, x22, lsl #2]
  413cd8:	cbnz	w9, 413cfc <ferror@plt+0x1210c>
  413cdc:	b	413d48 <ferror@plt+0x12158>
  413ce0:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x5330>
  413ce4:	ldr	w11, [x10, #620]
  413ce8:	add	w11, w11, #0x1
  413cec:	str	w11, [x10, #620]
  413cf0:	str	w21, [x9, x22, lsl #2]
  413cf4:	ldr	w9, [x8, x22, lsl #2]
  413cf8:	cbz	w9, 413d48 <ferror@plt+0x12158>
  413cfc:	ldr	x8, [x23, #600]
  413d00:	ldr	w8, [x8, x22, lsl #2]
  413d04:	cmp	w8, #0x101
  413d08:	b.ne	413d1c <ferror@plt+0x1212c>  // b.any
  413d0c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  413d10:	ldr	x8, [x8, #336]
  413d14:	ldr	w9, [x8, x22, lsl #2]
  413d18:	cbz	w9, 413d38 <ferror@plt+0x12148>
  413d1c:	adrp	x1, 428000 <ferror@plt+0x26410>
  413d20:	add	x1, x1, #0x51d
  413d24:	mov	w2, #0x5                   	// #5
  413d28:	mov	x0, xzr
  413d2c:	bl	401ae0 <dcgettext@plt>
  413d30:	bl	411868 <ferror@plt+0xfc78>
  413d34:	b	413d4c <ferror@plt+0x1215c>
  413d38:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  413d3c:	ldr	w10, [x9, #620]
  413d40:	add	w10, w10, #0x1
  413d44:	str	w10, [x9, #620]
  413d48:	str	w20, [x8, x22, lsl #2]
  413d4c:	mov	w0, w19
  413d50:	ldp	x20, x19, [sp, #48]
  413d54:	ldp	x22, x21, [sp, #32]
  413d58:	ldp	x24, x23, [sp, #16]
  413d5c:	ldp	x29, x30, [sp], #64
  413d60:	ret
  413d64:	stp	x29, x30, [sp, #-16]!
  413d68:	mov	x29, sp
  413d6c:	bl	413fec <ferror@plt+0x123fc>
  413d70:	ldp	x29, x30, [sp], #16
  413d74:	b	413d78 <ferror@plt+0x12188>
  413d78:	stp	x29, x30, [sp, #-64]!
  413d7c:	stp	x22, x21, [sp, #32]
  413d80:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  413d84:	ldr	x8, [x22, #2640]
  413d88:	stp	x24, x23, [sp, #16]
  413d8c:	stp	x20, x19, [sp, #48]
  413d90:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  413d94:	ldr	x9, [x21, #600]
  413d98:	ldrsw	x8, [x8, w0, sxtw #2]
  413d9c:	mov	w19, w0
  413da0:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  413da4:	mov	x29, sp
  413da8:	ldr	w9, [x9, x8, lsl #2]
  413dac:	cmp	w9, #0x101
  413db0:	b.ne	413dc0 <ferror@plt+0x121d0>  // b.any
  413db4:	ldr	x9, [x23, #3056]
  413db8:	ldr	w8, [x9, x8, lsl #2]
  413dbc:	cbz	w8, 413e30 <ferror@plt+0x12240>
  413dc0:	mov	w0, #0x101                 	// #257
  413dc4:	bl	412fe4 <ferror@plt+0x113f4>
  413dc8:	mov	w20, w0
  413dcc:	cbz	w19, 413e2c <ferror@plt+0x1223c>
  413dd0:	cbz	w20, 413e30 <ferror@plt+0x12240>
  413dd4:	ldr	x8, [x22, #2640]
  413dd8:	sxtw	x24, w19
  413ddc:	ldr	x10, [x23, #3056]
  413de0:	ldrsw	x9, [x8, x24, lsl #2]
  413de4:	ldr	w11, [x10, x9, lsl #2]
  413de8:	cbz	w11, 413f0c <ferror@plt+0x1231c>
  413dec:	ldr	x10, [x21, #600]
  413df0:	ldr	w10, [x10, x9, lsl #2]
  413df4:	cmp	w10, #0x101
  413df8:	b.ne	413e0c <ferror@plt+0x1221c>  // b.any
  413dfc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  413e00:	ldr	x10, [x10, #336]
  413e04:	ldr	w11, [x10, x9, lsl #2]
  413e08:	cbz	w11, 413efc <ferror@plt+0x1230c>
  413e0c:	adrp	x1, 428000 <ferror@plt+0x26410>
  413e10:	add	x1, x1, #0x51d
  413e14:	mov	w2, #0x5                   	// #5
  413e18:	mov	x0, xzr
  413e1c:	bl	401ae0 <dcgettext@plt>
  413e20:	bl	411868 <ferror@plt+0xfc78>
  413e24:	ldr	x8, [x22, #2640]
  413e28:	b	413f10 <ferror@plt+0x12320>
  413e2c:	mov	w19, w20
  413e30:	mov	w0, #0x101                 	// #257
  413e34:	bl	412fe4 <ferror@plt+0x113f4>
  413e38:	cbz	w0, 413f64 <ferror@plt+0x12374>
  413e3c:	mov	w20, w0
  413e40:	cbz	w19, 413f68 <ferror@plt+0x12378>
  413e44:	ldr	x8, [x22, #2640]
  413e48:	ldr	x10, [x23, #3056]
  413e4c:	sxtw	x24, w20
  413e50:	ldrsw	x9, [x8, w20, sxtw #2]
  413e54:	ldr	w11, [x10, x9, lsl #2]
  413e58:	cbz	w11, 413eac <ferror@plt+0x122bc>
  413e5c:	ldr	x10, [x21, #600]
  413e60:	ldr	w10, [x10, x9, lsl #2]
  413e64:	cmp	w10, #0x101
  413e68:	b.ne	413e7c <ferror@plt+0x1228c>  // b.any
  413e6c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  413e70:	ldr	x10, [x10, #336]
  413e74:	ldr	w11, [x10, x9, lsl #2]
  413e78:	cbz	w11, 413e9c <ferror@plt+0x122ac>
  413e7c:	adrp	x1, 428000 <ferror@plt+0x26410>
  413e80:	add	x1, x1, #0x51d
  413e84:	mov	w2, #0x5                   	// #5
  413e88:	mov	x0, xzr
  413e8c:	bl	401ae0 <dcgettext@plt>
  413e90:	bl	411868 <ferror@plt+0xfc78>
  413e94:	ldr	x8, [x22, #2640]
  413e98:	b	413eb0 <ferror@plt+0x122c0>
  413e9c:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  413ea0:	ldr	w12, [x11, #620]
  413ea4:	add	w12, w12, #0x1
  413ea8:	str	w12, [x11, #620]
  413eac:	str	w19, [x10, x9, lsl #2]
  413eb0:	sbfiz	x9, x19, #2, #32
  413eb4:	ldr	w10, [x8, x9]
  413eb8:	lsl	x11, x24, #2
  413ebc:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  413ec0:	str	w10, [x8, x11]
  413ec4:	ldr	x8, [x12, #2480]
  413ec8:	ldr	w10, [x8, x11]
  413ecc:	ldr	w12, [x8, x9]
  413ed0:	cmp	w10, w12
  413ed4:	csel	w10, w10, w12, gt
  413ed8:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  413edc:	str	w10, [x8, x11]
  413ee0:	ldr	x8, [x12, #2680]
  413ee4:	ldr	w10, [x8, x11]
  413ee8:	ldr	w9, [x8, x9]
  413eec:	cmp	w10, w9
  413ef0:	csel	w9, w10, w9, lt  // lt = tstop
  413ef4:	str	w9, [x8, x11]
  413ef8:	b	413f68 <ferror@plt+0x12378>
  413efc:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  413f00:	ldr	w12, [x11, #620]
  413f04:	add	w12, w12, #0x1
  413f08:	str	w12, [x11, #620]
  413f0c:	str	w20, [x10, x9, lsl #2]
  413f10:	sbfiz	x9, x20, #2, #32
  413f14:	ldr	w10, [x8, x9]
  413f18:	lsl	x11, x24, #2
  413f1c:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  413f20:	str	w10, [x8, x11]
  413f24:	ldr	x8, [x12, #2480]
  413f28:	ldr	w10, [x8, x11]
  413f2c:	ldr	w12, [x8, x9]
  413f30:	cmp	w10, w12
  413f34:	csel	w10, w10, w12, gt
  413f38:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  413f3c:	str	w10, [x8, x11]
  413f40:	ldr	x8, [x12, #2680]
  413f44:	ldr	w10, [x8, x11]
  413f48:	ldr	w9, [x8, x9]
  413f4c:	cmp	w10, w9
  413f50:	csel	w9, w10, w9, lt  // lt = tstop
  413f54:	str	w9, [x8, x11]
  413f58:	mov	w0, #0x101                 	// #257
  413f5c:	bl	412fe4 <ferror@plt+0x113f4>
  413f60:	cbnz	w0, 413e3c <ferror@plt+0x1224c>
  413f64:	mov	w20, w19
  413f68:	ldr	x9, [x23, #3056]
  413f6c:	ldr	x8, [x22, #2640]
  413f70:	sbfiz	x10, x20, #2, #32
  413f74:	sxtw	x19, w20
  413f78:	ldr	w11, [x9, x10]
  413f7c:	ldr	w8, [x8, x10]
  413f80:	cbz	w11, 413fd0 <ferror@plt+0x123e0>
  413f84:	ldr	x9, [x21, #600]
  413f88:	ldr	w9, [x9, x19, lsl #2]
  413f8c:	cmp	w9, #0x101
  413f90:	b.ne	413fa4 <ferror@plt+0x123b4>  // b.any
  413f94:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  413f98:	ldr	x9, [x9, #336]
  413f9c:	ldr	w10, [x9, x19, lsl #2]
  413fa0:	cbz	w10, 413fc0 <ferror@plt+0x123d0>
  413fa4:	adrp	x1, 428000 <ferror@plt+0x26410>
  413fa8:	add	x1, x1, #0x51d
  413fac:	mov	w2, #0x5                   	// #5
  413fb0:	mov	x0, xzr
  413fb4:	bl	401ae0 <dcgettext@plt>
  413fb8:	bl	411868 <ferror@plt+0xfc78>
  413fbc:	b	413fd4 <ferror@plt+0x123e4>
  413fc0:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x5330>
  413fc4:	ldr	w11, [x10, #620]
  413fc8:	add	w11, w11, #0x1
  413fcc:	str	w11, [x10, #620]
  413fd0:	str	w8, [x9, x19, lsl #2]
  413fd4:	mov	w0, w19
  413fd8:	ldp	x20, x19, [sp, #48]
  413fdc:	ldp	x22, x21, [sp, #32]
  413fe0:	ldp	x24, x23, [sp, #16]
  413fe4:	ldp	x29, x30, [sp], #64
  413fe8:	ret
  413fec:	stp	x29, x30, [sp, #-80]!
  413ff0:	stp	x22, x21, [sp, #48]
  413ff4:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  413ff8:	ldr	x8, [x21, #2640]
  413ffc:	stp	x24, x23, [sp, #32]
  414000:	stp	x20, x19, [sp, #64]
  414004:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  414008:	ldr	x9, [x23, #600]
  41400c:	ldrsw	x8, [x8, w0, sxtw #2]
  414010:	mov	w19, w0
  414014:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  414018:	str	x25, [sp, #16]
  41401c:	ldr	w9, [x9, x8, lsl #2]
  414020:	mov	x29, sp
  414024:	cmp	w9, #0x101
  414028:	b.ne	414038 <ferror@plt+0x12448>  // b.any
  41402c:	ldr	x9, [x24, #3056]
  414030:	ldr	w10, [x9, x8, lsl #2]
  414034:	cbz	w10, 4140ec <ferror@plt+0x124fc>
  414038:	mov	w0, #0x101                 	// #257
  41403c:	bl	412fe4 <ferror@plt+0x113f4>
  414040:	ldr	x8, [x24, #3056]
  414044:	mov	w20, w0
  414048:	sxtw	x22, w20
  41404c:	ldr	w9, [x8, w0, sxtw #2]
  414050:	cbz	w9, 414104 <ferror@plt+0x12514>
  414054:	ldr	x8, [x23, #600]
  414058:	ldr	w8, [x8, x22, lsl #2]
  41405c:	cmp	w8, #0x101
  414060:	b.ne	414074 <ferror@plt+0x12484>  // b.any
  414064:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  414068:	ldr	x8, [x8, #336]
  41406c:	ldr	w9, [x8, x22, lsl #2]
  414070:	cbz	w9, 4140f4 <ferror@plt+0x12504>
  414074:	adrp	x1, 428000 <ferror@plt+0x26410>
  414078:	add	x1, x1, #0x51d
  41407c:	mov	w2, #0x5                   	// #5
  414080:	mov	x0, xzr
  414084:	bl	401ae0 <dcgettext@plt>
  414088:	bl	411868 <ferror@plt+0xfc78>
  41408c:	cbz	w19, 41410c <ferror@plt+0x1251c>
  414090:	cbz	w20, 414170 <ferror@plt+0x12580>
  414094:	ldr	x8, [x21, #2640]
  414098:	sxtw	x25, w19
  41409c:	ldr	x10, [x24, #3056]
  4140a0:	ldrsw	x9, [x8, x25, lsl #2]
  4140a4:	ldr	w11, [x10, x9, lsl #2]
  4140a8:	cbz	w11, 414124 <ferror@plt+0x12534>
  4140ac:	ldr	x10, [x23, #600]
  4140b0:	ldr	w10, [x10, x9, lsl #2]
  4140b4:	cmp	w10, #0x101
  4140b8:	b.ne	4140cc <ferror@plt+0x124dc>  // b.any
  4140bc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4140c0:	ldr	x10, [x10, #336]
  4140c4:	ldr	w11, [x10, x9, lsl #2]
  4140c8:	cbz	w11, 414114 <ferror@plt+0x12524>
  4140cc:	adrp	x1, 428000 <ferror@plt+0x26410>
  4140d0:	add	x1, x1, #0x51d
  4140d4:	mov	w2, #0x5                   	// #5
  4140d8:	mov	x0, xzr
  4140dc:	bl	401ae0 <dcgettext@plt>
  4140e0:	bl	411868 <ferror@plt+0xfc78>
  4140e4:	ldr	x8, [x21, #2640]
  4140e8:	b	414128 <ferror@plt+0x12538>
  4140ec:	str	w19, [x9, x8, lsl #2]
  4140f0:	b	414170 <ferror@plt+0x12580>
  4140f4:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  4140f8:	ldr	w10, [x9, #620]
  4140fc:	add	w10, w10, #0x1
  414100:	str	w10, [x9, #620]
  414104:	str	w19, [x8, x22, lsl #2]
  414108:	cbnz	w19, 414090 <ferror@plt+0x124a0>
  41410c:	mov	w19, w20
  414110:	b	414170 <ferror@plt+0x12580>
  414114:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  414118:	ldr	w12, [x11, #620]
  41411c:	add	w12, w12, #0x1
  414120:	str	w12, [x11, #620]
  414124:	str	w20, [x10, x9, lsl #2]
  414128:	lsl	x9, x22, #2
  41412c:	ldr	w10, [x8, x9]
  414130:	lsl	x11, x25, #2
  414134:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  414138:	str	w10, [x8, x11]
  41413c:	ldr	x8, [x12, #2480]
  414140:	ldr	w10, [x8, x11]
  414144:	ldr	w12, [x8, x9]
  414148:	cmp	w10, w12
  41414c:	csel	w10, w10, w12, gt
  414150:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  414154:	str	w10, [x8, x11]
  414158:	ldr	x8, [x12, #2680]
  41415c:	ldr	w10, [x8, x11]
  414160:	ldr	w9, [x8, x9]
  414164:	cmp	w10, w9
  414168:	csel	w9, w10, w9, lt  // lt = tstop
  41416c:	str	w9, [x8, x11]
  414170:	mov	w0, w19
  414174:	ldp	x20, x19, [sp, #64]
  414178:	ldp	x22, x21, [sp, #48]
  41417c:	ldp	x24, x23, [sp, #32]
  414180:	ldr	x25, [sp, #16]
  414184:	ldp	x29, x30, [sp], #80
  414188:	ret
  41418c:	stp	x29, x30, [sp, #-96]!
  414190:	stp	x20, x19, [sp, #80]
  414194:	mov	w20, w1
  414198:	str	x27, [sp, #16]
  41419c:	stp	x26, x25, [sp, #32]
  4141a0:	stp	x24, x23, [sp, #48]
  4141a4:	stp	x22, x21, [sp, #64]
  4141a8:	mov	x29, sp
  4141ac:	cbz	w0, 414234 <ferror@plt+0x12644>
  4141b0:	mov	w21, w0
  4141b4:	cbz	w20, 41423c <ferror@plt+0x1264c>
  4141b8:	mov	w0, #0x101                 	// #257
  4141bc:	bl	412fe4 <ferror@plt+0x113f4>
  4141c0:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  4141c4:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  4141c8:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  4141cc:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x1330>
  4141d0:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  4141d4:	cbz	w0, 414244 <ferror@plt+0x12654>
  4141d8:	ldr	x8, [x22, #2640]
  4141dc:	ldr	x10, [x24, #3056]
  4141e0:	mov	w19, w0
  4141e4:	sxtw	x27, w19
  4141e8:	ldrsw	x9, [x8, w0, sxtw #2]
  4141ec:	ldr	w11, [x10, x9, lsl #2]
  4141f0:	cbz	w11, 41426c <ferror@plt+0x1267c>
  4141f4:	ldr	x10, [x23, #600]
  4141f8:	ldr	w10, [x10, x9, lsl #2]
  4141fc:	cmp	w10, #0x101
  414200:	b.ne	414214 <ferror@plt+0x12624>  // b.any
  414204:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  414208:	ldr	x10, [x10, #336]
  41420c:	ldr	w11, [x10, x9, lsl #2]
  414210:	cbz	w11, 41425c <ferror@plt+0x1266c>
  414214:	adrp	x1, 428000 <ferror@plt+0x26410>
  414218:	add	x1, x1, #0x51d
  41421c:	mov	w2, #0x5                   	// #5
  414220:	mov	x0, xzr
  414224:	bl	401ae0 <dcgettext@plt>
  414228:	bl	411868 <ferror@plt+0xfc78>
  41422c:	ldr	x8, [x22, #2640]
  414230:	b	414270 <ferror@plt+0x12680>
  414234:	mov	w19, w20
  414238:	b	414504 <ferror@plt+0x12914>
  41423c:	mov	w19, w21
  414240:	b	414504 <ferror@plt+0x12914>
  414244:	mov	w19, w21
  414248:	ldr	x8, [x24, #3056]
  41424c:	sxtw	x21, w19
  414250:	ldr	w9, [x8, w19, sxtw #2]
  414254:	cbnz	w9, 4142c0 <ferror@plt+0x126d0>
  414258:	b	41430c <ferror@plt+0x1271c>
  41425c:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  414260:	ldr	w12, [x11, #620]
  414264:	add	w12, w12, #0x1
  414268:	str	w12, [x11, #620]
  41426c:	str	w21, [x10, x9, lsl #2]
  414270:	sbfiz	x9, x21, #2, #32
  414274:	ldr	w10, [x8, x9]
  414278:	lsl	x11, x27, #2
  41427c:	str	w10, [x8, x11]
  414280:	ldr	x8, [x26, #2480]
  414284:	ldr	w10, [x8, x11]
  414288:	ldr	w12, [x8, x9]
  41428c:	cmp	w10, w12
  414290:	csel	w10, w10, w12, gt
  414294:	str	w10, [x8, x11]
  414298:	ldr	x8, [x25, #2680]
  41429c:	ldr	w10, [x8, x11]
  4142a0:	ldr	w9, [x8, x9]
  4142a4:	cmp	w10, w9
  4142a8:	csel	w9, w10, w9, lt  // lt = tstop
  4142ac:	str	w9, [x8, x11]
  4142b0:	ldr	x8, [x24, #3056]
  4142b4:	sxtw	x21, w19
  4142b8:	ldr	w9, [x8, w19, sxtw #2]
  4142bc:	cbz	w9, 41430c <ferror@plt+0x1271c>
  4142c0:	ldr	x8, [x23, #600]
  4142c4:	ldr	w8, [x8, x21, lsl #2]
  4142c8:	cmp	w8, #0x101
  4142cc:	b.ne	4142e0 <ferror@plt+0x126f0>  // b.any
  4142d0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4142d4:	ldr	x8, [x8, #336]
  4142d8:	ldr	w9, [x8, x21, lsl #2]
  4142dc:	cbz	w9, 4142fc <ferror@plt+0x1270c>
  4142e0:	adrp	x1, 428000 <ferror@plt+0x26410>
  4142e4:	add	x1, x1, #0x51d
  4142e8:	mov	w2, #0x5                   	// #5
  4142ec:	mov	x0, xzr
  4142f0:	bl	401ae0 <dcgettext@plt>
  4142f4:	bl	411868 <ferror@plt+0xfc78>
  4142f8:	b	414310 <ferror@plt+0x12720>
  4142fc:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  414300:	ldr	w10, [x9, #620]
  414304:	add	w10, w10, #0x1
  414308:	str	w10, [x9, #620]
  41430c:	str	w20, [x8, x21, lsl #2]
  414310:	ldr	x11, [x22, #2640]
  414314:	ldr	x10, [x23, #600]
  414318:	ldr	w27, [x11, x21, lsl #2]
  41431c:	ldr	w9, [x10, w27, sxtw #2]
  414320:	sxtw	x8, w27
  414324:	cmp	w9, #0x101
  414328:	b.ne	414348 <ferror@plt+0x12758>  // b.any
  41432c:	ldr	x12, [x24, #3056]
  414330:	ldr	w13, [x12, x8, lsl #2]
  414334:	cbnz	w13, 414348 <ferror@plt+0x12758>
  414338:	adrp	x13, 465000 <stdin@@GLIBC_2.17+0x6330>
  41433c:	ldr	x13, [x13, #560]
  414340:	ldr	w13, [x13, x8, lsl #2]
  414344:	cbz	w13, 4143e0 <ferror@plt+0x127f0>
  414348:	ldr	w27, [x11, w20, sxtw #2]
  41434c:	ldr	w10, [x10, w27, sxtw #2]
  414350:	cmp	w10, #0x101
  414354:	b.ne	414378 <ferror@plt+0x12788>  // b.any
  414358:	ldr	x10, [x24, #3056]
  41435c:	sxtw	x11, w27
  414360:	ldr	w12, [x10, x11, lsl #2]
  414364:	cbnz	w12, 414378 <ferror@plt+0x12788>
  414368:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  41436c:	ldr	x12, [x12, #560]
  414370:	ldr	w11, [x12, x11, lsl #2]
  414374:	cbz	w11, 4143f4 <ferror@plt+0x12804>
  414378:	mov	w0, #0x101                 	// #257
  41437c:	sxtw	x27, w20
  414380:	bl	412fe4 <ferror@plt+0x113f4>
  414384:	ldr	x8, [x22, #2640]
  414388:	cbz	w0, 414480 <ferror@plt+0x12890>
  41438c:	ldrsw	x9, [x8, x21, lsl #2]
  414390:	ldr	x10, [x24, #3056]
  414394:	mov	w20, w0
  414398:	ldr	w11, [x10, x9, lsl #2]
  41439c:	cbz	w11, 41443c <ferror@plt+0x1284c>
  4143a0:	ldr	x10, [x23, #600]
  4143a4:	ldr	w10, [x10, x9, lsl #2]
  4143a8:	cmp	w10, #0x101
  4143ac:	b.ne	4143c0 <ferror@plt+0x127d0>  // b.any
  4143b0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4143b4:	ldr	x10, [x10, #336]
  4143b8:	ldr	w11, [x10, x9, lsl #2]
  4143bc:	cbz	w11, 41442c <ferror@plt+0x1283c>
  4143c0:	adrp	x1, 428000 <ferror@plt+0x26410>
  4143c4:	add	x1, x1, #0x51d
  4143c8:	mov	w2, #0x5                   	// #5
  4143cc:	mov	x0, xzr
  4143d0:	bl	401ae0 <dcgettext@plt>
  4143d4:	bl	411868 <ferror@plt+0xfc78>
  4143d8:	ldr	x8, [x22, #2640]
  4143dc:	b	414440 <ferror@plt+0x12850>
  4143e0:	ldrsw	x8, [x11, w20, sxtw #2]
  4143e4:	ldr	w9, [x12, x8, lsl #2]
  4143e8:	cbz	w9, 4144f0 <ferror@plt+0x12900>
  4143ec:	ldr	w9, [x10, x8, lsl #2]
  4143f0:	b	4143fc <ferror@plt+0x1280c>
  4143f4:	ldr	w11, [x10, x8, lsl #2]
  4143f8:	cbz	w11, 4144f8 <ferror@plt+0x12908>
  4143fc:	cmp	w9, #0x101
  414400:	b.ne	4144b4 <ferror@plt+0x128c4>  // b.any
  414404:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  414408:	ldr	x9, [x9, #336]
  41440c:	ldr	w10, [x9, x8, lsl #2]
  414410:	cbnz	w10, 4144b4 <ferror@plt+0x128c4>
  414414:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x5330>
  414418:	ldr	w11, [x10, #620]
  41441c:	add	w11, w11, #0x1
  414420:	str	w11, [x10, #620]
  414424:	str	w27, [x9, x8, lsl #2]
  414428:	b	4144fc <ferror@plt+0x1290c>
  41442c:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  414430:	ldr	w12, [x11, #620]
  414434:	add	w12, w12, #0x1
  414438:	str	w12, [x11, #620]
  41443c:	str	w20, [x10, x9, lsl #2]
  414440:	sbfiz	x9, x20, #2, #32
  414444:	ldr	w10, [x8, x9]
  414448:	lsl	x11, x21, #2
  41444c:	str	w10, [x8, x11]
  414450:	ldr	x10, [x26, #2480]
  414454:	ldr	w12, [x10, x11]
  414458:	ldr	w13, [x10, x9]
  41445c:	cmp	w12, w13
  414460:	csel	w12, w12, w13, gt
  414464:	str	w12, [x10, x11]
  414468:	ldr	x10, [x25, #2680]
  41446c:	ldr	w12, [x10, x11]
  414470:	ldr	w9, [x10, x9]
  414474:	cmp	w12, w9
  414478:	csel	w9, w12, w9, lt  // lt = tstop
  41447c:	str	w9, [x10, x11]
  414480:	ldrsw	x9, [x8, x27, lsl #2]
  414484:	ldr	x10, [x24, #3056]
  414488:	ldr	w27, [x8, x21, lsl #2]
  41448c:	ldr	w11, [x10, x9, lsl #2]
  414490:	cbz	w11, 4144d0 <ferror@plt+0x128e0>
  414494:	ldr	x8, [x23, #600]
  414498:	ldr	w8, [x8, x9, lsl #2]
  41449c:	cmp	w8, #0x101
  4144a0:	b.ne	4144b4 <ferror@plt+0x128c4>  // b.any
  4144a4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4144a8:	ldr	x8, [x8, #336]
  4144ac:	ldr	w10, [x8, x9, lsl #2]
  4144b0:	cbz	w10, 4144d8 <ferror@plt+0x128e8>
  4144b4:	adrp	x1, 428000 <ferror@plt+0x26410>
  4144b8:	add	x1, x1, #0x51d
  4144bc:	mov	w2, #0x5                   	// #5
  4144c0:	mov	x0, xzr
  4144c4:	bl	401ae0 <dcgettext@plt>
  4144c8:	bl	411868 <ferror@plt+0xfc78>
  4144cc:	b	4144fc <ferror@plt+0x1290c>
  4144d0:	str	w27, [x10, x9, lsl #2]
  4144d4:	b	4144fc <ferror@plt+0x1290c>
  4144d8:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x5330>
  4144dc:	ldr	w11, [x10, #620]
  4144e0:	add	w11, w11, #0x1
  4144e4:	str	w11, [x10, #620]
  4144e8:	str	w27, [x8, x9, lsl #2]
  4144ec:	b	4144fc <ferror@plt+0x1290c>
  4144f0:	str	w27, [x12, x8, lsl #2]
  4144f4:	b	4144fc <ferror@plt+0x1290c>
  4144f8:	str	w27, [x10, x8, lsl #2]
  4144fc:	ldr	x8, [x22, #2640]
  414500:	str	w27, [x8, x21, lsl #2]
  414504:	mov	w0, w19
  414508:	ldp	x20, x19, [sp, #80]
  41450c:	ldp	x22, x21, [sp, #64]
  414510:	ldp	x24, x23, [sp, #48]
  414514:	ldp	x26, x25, [sp, #32]
  414518:	ldr	x27, [sp, #16]
  41451c:	ldp	x29, x30, [sp], #96
  414520:	ret
  414524:	sub	sp, sp, #0x70
  414528:	stp	x24, x23, [sp, #64]
  41452c:	mov	w23, w1
  414530:	sub	w1, w1, #0x1
  414534:	stp	x29, x30, [sp, #16]
  414538:	stp	x28, x27, [sp, #32]
  41453c:	stp	x26, x25, [sp, #48]
  414540:	stp	x22, x21, [sp, #80]
  414544:	stp	x20, x19, [sp, #96]
  414548:	add	x29, sp, #0x10
  41454c:	mov	w22, w2
  414550:	mov	w19, w0
  414554:	bl	413398 <ferror@plt+0x117a8>
  414558:	cmn	w22, #0x1
  41455c:	mov	w24, w0
  414560:	b.eq	4146e4 <ferror@plt+0x12af4>  // b.none
  414564:	mov	w0, #0x101                 	// #257
  414568:	bl	412fe4 <ferror@plt+0x113f4>
  41456c:	cmp	w23, w22
  414570:	mov	w21, w0
  414574:	str	x24, [sp, #8]
  414578:	b.ge	414674 <ferror@plt+0x12a84>  // b.tcont
  41457c:	sub	w24, w22, w23
  414580:	adrp	x25, 465000 <stdin@@GLIBC_2.17+0x6330>
  414584:	adrp	x26, 462000 <stdin@@GLIBC_2.17+0x3330>
  414588:	adrp	x27, 460000 <stdin@@GLIBC_2.17+0x1330>
  41458c:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x3330>
  414590:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  414594:	b	4145b0 <ferror@plt+0x129c0>
  414598:	mov	w23, w21
  41459c:	mov	w0, w23
  4145a0:	bl	413d78 <ferror@plt+0x12188>
  4145a4:	subs	w24, w24, #0x1
  4145a8:	mov	w21, w0
  4145ac:	b.eq	414674 <ferror@plt+0x12a84>  // b.none
  4145b0:	mov	w0, w19
  4145b4:	bl	4134d8 <ferror@plt+0x118e8>
  4145b8:	cbz	w0, 414598 <ferror@plt+0x129a8>
  4145bc:	mov	w23, w0
  4145c0:	cbz	w21, 41459c <ferror@plt+0x129ac>
  4145c4:	ldr	x8, [x25, #2640]
  4145c8:	ldr	x10, [x26, #3056]
  4145cc:	sxtw	x20, w23
  4145d0:	ldrsw	x9, [x8, w23, sxtw #2]
  4145d4:	ldr	w11, [x10, x9, lsl #2]
  4145d8:	cbz	w11, 41462c <ferror@plt+0x12a3c>
  4145dc:	ldr	x10, [x22, #600]
  4145e0:	ldr	w10, [x10, x9, lsl #2]
  4145e4:	cmp	w10, #0x101
  4145e8:	b.ne	4145fc <ferror@plt+0x12a0c>  // b.any
  4145ec:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4145f0:	ldr	x10, [x10, #336]
  4145f4:	ldr	w11, [x10, x9, lsl #2]
  4145f8:	cbz	w11, 41461c <ferror@plt+0x12a2c>
  4145fc:	adrp	x1, 428000 <ferror@plt+0x26410>
  414600:	mov	w2, #0x5                   	// #5
  414604:	mov	x0, xzr
  414608:	add	x1, x1, #0x51d
  41460c:	bl	401ae0 <dcgettext@plt>
  414610:	bl	411868 <ferror@plt+0xfc78>
  414614:	ldr	x8, [x25, #2640]
  414618:	b	414630 <ferror@plt+0x12a40>
  41461c:	adrp	x12, 464000 <stdin@@GLIBC_2.17+0x5330>
  414620:	ldr	w11, [x12, #620]
  414624:	add	w11, w11, #0x1
  414628:	str	w11, [x12, #620]
  41462c:	str	w21, [x10, x9, lsl #2]
  414630:	sbfiz	x9, x21, #2, #32
  414634:	ldr	w10, [x8, x9]
  414638:	lsl	x11, x20, #2
  41463c:	str	w10, [x8, x11]
  414640:	ldr	x8, [x27, #2480]
  414644:	ldr	w10, [x8, x11]
  414648:	ldr	w12, [x8, x9]
  41464c:	cmp	w10, w12
  414650:	csel	w10, w10, w12, gt
  414654:	str	w10, [x8, x11]
  414658:	ldr	x8, [x28, #2680]
  41465c:	ldr	w10, [x8, x11]
  414660:	ldr	w9, [x8, x9]
  414664:	cmp	w10, w9
  414668:	csel	w9, w10, w9, lt  // lt = tstop
  41466c:	str	w9, [x8, x11]
  414670:	b	41459c <ferror@plt+0x129ac>
  414674:	ldr	x23, [sp, #8]
  414678:	cbz	w23, 414764 <ferror@plt+0x12b74>
  41467c:	cbz	w21, 414768 <ferror@plt+0x12b78>
  414680:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  414684:	ldr	x8, [x20, #2640]
  414688:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41468c:	ldr	x10, [x10, #3056]
  414690:	sxtw	x22, w23
  414694:	ldrsw	x9, [x8, w23, sxtw #2]
  414698:	ldr	w11, [x10, x9, lsl #2]
  41469c:	cbz	w11, 414854 <ferror@plt+0x12c64>
  4146a0:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  4146a4:	ldr	x10, [x10, #600]
  4146a8:	ldr	w10, [x10, x9, lsl #2]
  4146ac:	cmp	w10, #0x101
  4146b0:	b.ne	4146c4 <ferror@plt+0x12ad4>  // b.any
  4146b4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4146b8:	ldr	x10, [x10, #336]
  4146bc:	ldr	w11, [x10, x9, lsl #2]
  4146c0:	cbz	w11, 414844 <ferror@plt+0x12c54>
  4146c4:	adrp	x1, 428000 <ferror@plt+0x26410>
  4146c8:	add	x1, x1, #0x51d
  4146cc:	mov	w2, #0x5                   	// #5
  4146d0:	mov	x0, xzr
  4146d4:	bl	401ae0 <dcgettext@plt>
  4146d8:	bl	411868 <ferror@plt+0xfc78>
  4146dc:	ldr	x8, [x20, #2640]
  4146e0:	b	414858 <ferror@plt+0x12c68>
  4146e4:	mov	w0, w19
  4146e8:	bl	4134d8 <ferror@plt+0x118e8>
  4146ec:	bl	413fec <ferror@plt+0x123fc>
  4146f0:	bl	413d78 <ferror@plt+0x12188>
  4146f4:	mov	w21, w0
  4146f8:	cbz	w24, 4147d4 <ferror@plt+0x12be4>
  4146fc:	cbz	w21, 4147d8 <ferror@plt+0x12be8>
  414700:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  414704:	ldr	x8, [x20, #2640]
  414708:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41470c:	ldr	x10, [x10, #3056]
  414710:	sxtw	x22, w24
  414714:	ldrsw	x9, [x8, w24, sxtw #2]
  414718:	ldr	w11, [x10, x9, lsl #2]
  41471c:	cbz	w11, 4148d8 <ferror@plt+0x12ce8>
  414720:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  414724:	ldr	x10, [x10, #600]
  414728:	ldr	w10, [x10, x9, lsl #2]
  41472c:	cmp	w10, #0x101
  414730:	b.ne	414744 <ferror@plt+0x12b54>  // b.any
  414734:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  414738:	ldr	x10, [x10, #336]
  41473c:	ldr	w11, [x10, x9, lsl #2]
  414740:	cbz	w11, 4148c8 <ferror@plt+0x12cd8>
  414744:	adrp	x1, 428000 <ferror@plt+0x26410>
  414748:	add	x1, x1, #0x51d
  41474c:	mov	w2, #0x5                   	// #5
  414750:	mov	x0, xzr
  414754:	bl	401ae0 <dcgettext@plt>
  414758:	bl	411868 <ferror@plt+0xfc78>
  41475c:	ldr	x8, [x20, #2640]
  414760:	b	4148dc <ferror@plt+0x12cec>
  414764:	mov	w23, w21
  414768:	cbz	w19, 4148a4 <ferror@plt+0x12cb4>
  41476c:	cbz	w23, 41498c <ferror@plt+0x12d9c>
  414770:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  414774:	ldr	x8, [x20, #2640]
  414778:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41477c:	ldr	x10, [x10, #3056]
  414780:	sxtw	x21, w19
  414784:	ldrsw	x9, [x8, w19, sxtw #2]
  414788:	ldr	w11, [x10, x9, lsl #2]
  41478c:	cbz	w11, 4148bc <ferror@plt+0x12ccc>
  414790:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  414794:	ldr	x10, [x10, #600]
  414798:	ldr	w10, [x10, x9, lsl #2]
  41479c:	cmp	w10, #0x101
  4147a0:	b.ne	4147b4 <ferror@plt+0x12bc4>  // b.any
  4147a4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4147a8:	ldr	x10, [x10, #336]
  4147ac:	ldr	w11, [x10, x9, lsl #2]
  4147b0:	cbz	w11, 4148ac <ferror@plt+0x12cbc>
  4147b4:	adrp	x1, 428000 <ferror@plt+0x26410>
  4147b8:	add	x1, x1, #0x51d
  4147bc:	mov	w2, #0x5                   	// #5
  4147c0:	mov	x0, xzr
  4147c4:	bl	401ae0 <dcgettext@plt>
  4147c8:	bl	411868 <ferror@plt+0xfc78>
  4147cc:	ldr	x8, [x20, #2640]
  4147d0:	b	4148c0 <ferror@plt+0x12cd0>
  4147d4:	mov	w24, w21
  4147d8:	cbz	w19, 414928 <ferror@plt+0x12d38>
  4147dc:	cbz	w24, 41498c <ferror@plt+0x12d9c>
  4147e0:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  4147e4:	ldr	x8, [x20, #2640]
  4147e8:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  4147ec:	ldr	x10, [x10, #3056]
  4147f0:	sxtw	x21, w19
  4147f4:	ldrsw	x9, [x8, w19, sxtw #2]
  4147f8:	ldr	w11, [x10, x9, lsl #2]
  4147fc:	cbz	w11, 414940 <ferror@plt+0x12d50>
  414800:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  414804:	ldr	x10, [x10, #600]
  414808:	ldr	w10, [x10, x9, lsl #2]
  41480c:	cmp	w10, #0x101
  414810:	b.ne	414824 <ferror@plt+0x12c34>  // b.any
  414814:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  414818:	ldr	x10, [x10, #336]
  41481c:	ldr	w11, [x10, x9, lsl #2]
  414820:	cbz	w11, 414930 <ferror@plt+0x12d40>
  414824:	adrp	x1, 428000 <ferror@plt+0x26410>
  414828:	add	x1, x1, #0x51d
  41482c:	mov	w2, #0x5                   	// #5
  414830:	mov	x0, xzr
  414834:	bl	401ae0 <dcgettext@plt>
  414838:	bl	411868 <ferror@plt+0xfc78>
  41483c:	ldr	x8, [x20, #2640]
  414840:	b	414944 <ferror@plt+0x12d54>
  414844:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  414848:	ldr	w12, [x11, #620]
  41484c:	add	w12, w12, #0x1
  414850:	str	w12, [x11, #620]
  414854:	str	w21, [x10, x9, lsl #2]
  414858:	sbfiz	x9, x21, #2, #32
  41485c:	ldr	w10, [x8, x9]
  414860:	lsl	x11, x22, #2
  414864:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  414868:	str	w10, [x8, x11]
  41486c:	ldr	x8, [x12, #2480]
  414870:	ldr	w10, [x8, x11]
  414874:	ldr	w12, [x8, x9]
  414878:	cmp	w10, w12
  41487c:	csel	w10, w10, w12, gt
  414880:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  414884:	str	w10, [x8, x11]
  414888:	ldr	x8, [x12, #2680]
  41488c:	ldr	w10, [x8, x11]
  414890:	ldr	w9, [x8, x9]
  414894:	cmp	w10, w9
  414898:	csel	w9, w10, w9, lt  // lt = tstop
  41489c:	str	w9, [x8, x11]
  4148a0:	cbnz	w19, 41476c <ferror@plt+0x12b7c>
  4148a4:	mov	w19, w23
  4148a8:	b	41498c <ferror@plt+0x12d9c>
  4148ac:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  4148b0:	ldr	w12, [x11, #620]
  4148b4:	add	w12, w12, #0x1
  4148b8:	str	w12, [x11, #620]
  4148bc:	str	w23, [x10, x9, lsl #2]
  4148c0:	sbfiz	x9, x23, #2, #32
  4148c4:	b	414948 <ferror@plt+0x12d58>
  4148c8:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  4148cc:	ldr	w12, [x11, #620]
  4148d0:	add	w12, w12, #0x1
  4148d4:	str	w12, [x11, #620]
  4148d8:	str	w21, [x10, x9, lsl #2]
  4148dc:	sbfiz	x9, x21, #2, #32
  4148e0:	ldr	w10, [x8, x9]
  4148e4:	lsl	x11, x22, #2
  4148e8:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  4148ec:	str	w10, [x8, x11]
  4148f0:	ldr	x8, [x12, #2480]
  4148f4:	ldr	w10, [x8, x11]
  4148f8:	ldr	w12, [x8, x9]
  4148fc:	cmp	w10, w12
  414900:	csel	w10, w10, w12, gt
  414904:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  414908:	str	w10, [x8, x11]
  41490c:	ldr	x8, [x12, #2680]
  414910:	ldr	w10, [x8, x11]
  414914:	ldr	w9, [x8, x9]
  414918:	cmp	w10, w9
  41491c:	csel	w9, w10, w9, lt  // lt = tstop
  414920:	str	w9, [x8, x11]
  414924:	cbnz	w19, 4147dc <ferror@plt+0x12bec>
  414928:	mov	w19, w24
  41492c:	b	41498c <ferror@plt+0x12d9c>
  414930:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  414934:	ldr	w12, [x11, #620]
  414938:	add	w12, w12, #0x1
  41493c:	str	w12, [x11, #620]
  414940:	str	w24, [x10, x9, lsl #2]
  414944:	sbfiz	x9, x24, #2, #32
  414948:	ldr	w10, [x8, x9]
  41494c:	lsl	x11, x21, #2
  414950:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  414954:	str	w10, [x8, x11]
  414958:	ldr	x8, [x12, #2480]
  41495c:	ldr	w10, [x8, x11]
  414960:	ldr	w12, [x8, x9]
  414964:	cmp	w10, w12
  414968:	csel	w10, w10, w12, gt
  41496c:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  414970:	str	w10, [x8, x11]
  414974:	ldr	x8, [x12, #2680]
  414978:	ldr	w10, [x8, x11]
  41497c:	ldr	w9, [x8, x9]
  414980:	cmp	w10, w9
  414984:	csel	w9, w10, w9, lt  // lt = tstop
  414988:	str	w9, [x8, x11]
  41498c:	mov	w0, w19
  414990:	ldp	x20, x19, [sp, #96]
  414994:	ldp	x22, x21, [sp, #80]
  414998:	ldp	x24, x23, [sp, #64]
  41499c:	ldp	x26, x25, [sp, #48]
  4149a0:	ldp	x28, x27, [sp, #32]
  4149a4:	ldp	x29, x30, [sp, #16]
  4149a8:	add	sp, sp, #0x70
  4149ac:	ret
  4149b0:	stp	x29, x30, [sp, #-64]!
  4149b4:	stp	x20, x19, [sp, #48]
  4149b8:	adrp	x19, 465000 <stdin@@GLIBC_2.17+0x6330>
  4149bc:	stp	x24, x23, [sp, #16]
  4149c0:	ldr	w8, [x19, #568]
  4149c4:	adrp	x23, 463000 <stdin@@GLIBC_2.17+0x4330>
  4149c8:	ldr	w9, [x23, #1296]
  4149cc:	stp	x22, x21, [sp, #32]
  4149d0:	add	w8, w8, #0x1
  4149d4:	adrp	x21, 464000 <stdin@@GLIBC_2.17+0x5330>
  4149d8:	cmp	w8, w9
  4149dc:	adrp	x22, 462000 <stdin@@GLIBC_2.17+0x3330>
  4149e0:	adrp	x20, 464000 <stdin@@GLIBC_2.17+0x5330>
  4149e4:	mov	x29, sp
  4149e8:	str	w8, [x19, #568]
  4149ec:	b.lt	414a68 <ferror@plt+0x12e78>  // b.tstop
  4149f0:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4149f4:	ldr	w10, [x8, #3920]
  4149f8:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  4149fc:	ldr	x0, [x24, #2760]
  414a00:	add	w1, w9, #0x64
  414a04:	add	w9, w10, #0x1
  414a08:	mov	w2, #0x4                   	// #4
  414a0c:	str	w9, [x8, #3920]
  414a10:	str	w1, [x23, #1296]
  414a14:	bl	411800 <ferror@plt+0xfc10>
  414a18:	ldr	x8, [x21, #608]
  414a1c:	ldr	w1, [x23, #1296]
  414a20:	str	x0, [x24, #2760]
  414a24:	mov	w2, #0x4                   	// #4
  414a28:	mov	x0, x8
  414a2c:	bl	411800 <ferror@plt+0xfc10>
  414a30:	ldr	x8, [x22, #3072]
  414a34:	ldr	w1, [x23, #1296]
  414a38:	str	x0, [x21, #608]
  414a3c:	mov	w2, #0x4                   	// #4
  414a40:	mov	x0, x8
  414a44:	bl	411800 <ferror@plt+0xfc10>
  414a48:	ldr	x8, [x20, #2648]
  414a4c:	ldr	w1, [x23, #1296]
  414a50:	str	x0, [x22, #3072]
  414a54:	mov	w2, #0x1                   	// #1
  414a58:	mov	x0, x8
  414a5c:	bl	411800 <ferror@plt+0xfc10>
  414a60:	ldr	w8, [x19, #568]
  414a64:	str	x0, [x20, #2648]
  414a68:	cmp	w8, #0x2, lsl #12
  414a6c:	b.lt	414a90 <ferror@plt+0x12ea0>  // b.tstop
  414a70:	adrp	x1, 428000 <ferror@plt+0x26410>
  414a74:	add	x1, x1, #0x545
  414a78:	mov	w2, #0x5                   	// #5
  414a7c:	mov	x0, xzr
  414a80:	bl	401ae0 <dcgettext@plt>
  414a84:	mov	w1, #0x1fff                	// #8191
  414a88:	bl	411ae0 <ferror@plt+0xfef0>
  414a8c:	ldr	w8, [x19, #568]
  414a90:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  414a94:	ldr	x10, [x21, #608]
  414a98:	ldr	w9, [x9, #1332]
  414a9c:	str	w9, [x10, w8, sxtw #2]
  414aa0:	ldr	x8, [x22, #3072]
  414aa4:	ldrsw	x9, [x19, #568]
  414aa8:	str	wzr, [x8, x9, lsl #2]
  414aac:	ldr	x8, [x20, #2648]
  414ab0:	ldrsw	x9, [x19, #568]
  414ab4:	strb	wzr, [x8, x9]
  414ab8:	ldp	x20, x19, [sp, #48]
  414abc:	ldp	x22, x21, [sp, #32]
  414ac0:	ldp	x24, x23, [sp, #16]
  414ac4:	ldp	x29, x30, [sp], #64
  414ac8:	ret
  414acc:	stp	x29, x30, [sp, #-96]!
  414ad0:	stp	x28, x27, [sp, #16]
  414ad4:	stp	x26, x25, [sp, #32]
  414ad8:	stp	x24, x23, [sp, #48]
  414adc:	stp	x22, x21, [sp, #64]
  414ae0:	stp	x20, x19, [sp, #80]
  414ae4:	mov	x29, sp
  414ae8:	sub	sp, sp, #0x1, lsl #12
  414aec:	sub	sp, sp, #0x4f0
  414af0:	add	x8, sp, #0x38
  414af4:	str	x8, [sp, #40]
  414af8:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  414afc:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  414b00:	mov	w9, #0xfffffffe            	// #-2
  414b04:	adrp	x27, 428000 <ferror@plt+0x26410>
  414b08:	adrp	x22, 428000 <ferror@plt+0x26410>
  414b0c:	str	wzr, [sp, #28]
  414b10:	mov	w23, wzr
  414b14:	mov	w28, #0xc8                  	// #200
  414b18:	add	x27, x27, #0xab4
  414b1c:	mov	w25, #0xffffffff            	// #-1
  414b20:	add	x22, x22, #0xcfb
  414b24:	add	x26, sp, #0x38
  414b28:	add	x20, sp, #0x358
  414b2c:	str	wzr, [x8, #3936]
  414b30:	str	w9, [x24, #3972]
  414b34:	add	x19, sp, #0x358
  414b38:	add	x8, x19, x28, lsl #1
  414b3c:	sub	x8, x8, #0x2
  414b40:	cmp	x8, x20
  414b44:	strh	w23, [x20]
  414b48:	b.hi	414bf0 <ferror@plt+0x13000>  // b.pmore
  414b4c:	lsr	x8, x28, #4
  414b50:	cmp	x8, #0x270
  414b54:	b.hi	416f98 <ferror@plt+0x153a8>  // b.pmore
  414b58:	ubfx	x9, x28, #3, #60
  414b5c:	lsl	x8, x28, #1
  414b60:	cmp	x9, #0x271
  414b64:	mov	w9, #0x2710                	// #10000
  414b68:	csel	x28, x8, x9, cc  // cc = lo, ul, last
  414b6c:	add	x8, x28, x28, lsl #1
  414b70:	lsr	x8, x8, #1
  414b74:	mov	w0, #0x3                   	// #3
  414b78:	bfi	x0, x8, #2, #62
  414b7c:	bl	4018b0 <malloc@plt>
  414b80:	cbz	x0, 416f98 <ferror@plt+0x153a8>
  414b84:	sub	x8, x20, x19
  414b88:	asr	x24, x8, #1
  414b8c:	add	x20, x24, #0x1
  414b90:	lsl	x2, x20, #1
  414b94:	mov	x1, x19
  414b98:	mov	x21, x0
  414b9c:	bl	401770 <memcpy@plt>
  414ba0:	ldr	x1, [sp, #40]
  414ba4:	add	x22, x21, x28, lsl #1
  414ba8:	lsl	x2, x20, #2
  414bac:	mov	x0, x22
  414bb0:	bl	401770 <memcpy@plt>
  414bb4:	add	x8, sp, #0x358
  414bb8:	cmp	x19, x8
  414bbc:	b.eq	414bc8 <ferror@plt+0x12fd8>  // b.none
  414bc0:	mov	x0, x19
  414bc4:	bl	401a30 <free@plt>
  414bc8:	add	x20, x21, x24, lsl #1
  414bcc:	sub	x8, x22, #0x2
  414bd0:	cmp	x8, x20
  414bd4:	b.ls	416fa8 <ferror@plt+0x153b8>  // b.plast
  414bd8:	add	x26, x22, x24, lsl #2
  414bdc:	str	x22, [sp, #40]
  414be0:	adrp	x22, 428000 <ferror@plt+0x26410>
  414be4:	mov	x19, x21
  414be8:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  414bec:	add	x22, x22, #0xcfb
  414bf0:	cmp	w23, #0x3
  414bf4:	b.eq	416fa0 <ferror@plt+0x153b0>  // b.none
  414bf8:	ldrsh	w21, [x27, w23, sxtw #1]
  414bfc:	cmn	w21, #0x34
  414c00:	b.ne	414c74 <ferror@plt+0x13084>  // b.any
  414c04:	adrp	x9, 428000 <ferror@plt+0x26410>
  414c08:	sxtw	x8, w23
  414c0c:	add	x9, x9, #0xee2
  414c10:	ldrb	w8, [x9, x8]
  414c14:	cbz	w8, 414cb4 <ferror@plt+0x130c4>
  414c18:	adrp	x9, 428000 <ferror@plt+0x26410>
  414c1c:	sxtw	x10, w8
  414c20:	add	x9, x9, #0xf6e
  414c24:	ldrb	w21, [x9, x10]
  414c28:	mov	w9, #0x1                   	// #1
  414c2c:	sub	w8, w8, #0x2
  414c30:	cmp	w8, #0x5f
  414c34:	sub	x9, x9, x21
  414c38:	ldr	w9, [x26, x9, lsl #2]
  414c3c:	str	x10, [sp, #32]
  414c40:	str	w9, [sp, #52]
  414c44:	b.hi	416690 <ferror@plt+0x14aa0>  // b.pmore
  414c48:	adrp	x11, 428000 <ferror@plt+0x26410>
  414c4c:	add	x11, x11, #0x9f4
  414c50:	adr	x9, 414c68 <ferror@plt+0x13078>
  414c54:	ldrh	w10, [x11, x8, lsl #1]
  414c58:	add	x9, x9, x10, lsl #2
  414c5c:	adrp	x23, 428000 <ferror@plt+0x26410>
  414c60:	add	x23, x23, #0xd9e
  414c64:	br	x9
  414c68:	adrp	x1, 429000 <ferror@plt+0x27410>
  414c6c:	add	x1, x1, #0xe5
  414c70:	b	414ed8 <ferror@plt+0x132e8>
  414c74:	ldr	w0, [x24, #3972]
  414c78:	cmn	w0, #0x2
  414c7c:	b.ne	414c88 <ferror@plt+0x13098>  // b.any
  414c80:	bl	41c25c <ferror@plt+0x1a66c>
  414c84:	str	w0, [x24, #3972]
  414c88:	cmp	w0, #0x0
  414c8c:	b.le	414cf0 <ferror@plt+0x13100>
  414c90:	cmp	w0, #0x12e
  414c94:	b.hi	414d08 <ferror@plt+0x13118>  // b.pmore
  414c98:	adrp	x8, 428000 <ferror@plt+0x26410>
  414c9c:	add	x8, x8, #0xbcc
  414ca0:	ldrb	w8, [x8, w0, uxtw]
  414ca4:	add	w9, w8, w21
  414ca8:	cmp	w9, #0xa1
  414cac:	b.ls	414d18 <ferror@plt+0x13128>  // b.plast
  414cb0:	b	414c04 <ferror@plt+0x13014>
  414cb4:	ldr	w8, [sp, #28]
  414cb8:	cmp	w8, #0x3
  414cbc:	b.eq	414d64 <ferror@plt+0x13174>  // b.none
  414cc0:	adrp	x10, 428000 <ferror@plt+0x26410>
  414cc4:	add	x10, x10, #0xd9e
  414cc8:	cbnz	w8, 414da0 <ferror@plt+0x131b0>
  414ccc:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  414cd0:	ldr	w8, [x9, #3936]
  414cd4:	add	w8, w8, #0x1
  414cd8:	str	w8, [x9, #3936]
  414cdc:	and	w8, w21, #0xffff
  414ce0:	add	x26, x26, #0x4
  414ce4:	cmp	w25, w8, sxth
  414ce8:	b.gt	414dd0 <ferror@plt+0x131e0>
  414cec:	b	414db0 <ferror@plt+0x131c0>
  414cf0:	mov	w8, wzr
  414cf4:	str	wzr, [x24, #3972]
  414cf8:	add	w9, w8, w21
  414cfc:	cmp	w9, #0xa1
  414d00:	b.ls	414d18 <ferror@plt+0x13128>  // b.plast
  414d04:	b	414c04 <ferror@plt+0x13014>
  414d08:	mov	w8, #0x2                   	// #2
  414d0c:	add	w9, w8, w21
  414d10:	cmp	w9, #0xa1
  414d14:	b.hi	414c04 <ferror@plt+0x13014>  // b.pmore
  414d18:	ldrsb	w10, [x22, x9]
  414d1c:	cmp	w8, w10
  414d20:	b.ne	414c04 <ferror@plt+0x13014>  // b.any
  414d24:	adrp	x8, 428000 <ferror@plt+0x26410>
  414d28:	add	x8, x8, #0xd9e
  414d2c:	ldrsh	w23, [x8, x9, lsl #1]
  414d30:	cmp	w23, #0x0
  414d34:	b.le	414d94 <ferror@plt+0x131a4>
  414d38:	ldr	w10, [sp, #28]
  414d3c:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  414d40:	ldr	w9, [x9, #4000]
  414d44:	sub	w8, w10, #0x1
  414d48:	cmp	w10, #0x0
  414d4c:	csel	w8, wzr, w8, eq  // eq = none
  414d50:	str	w8, [sp, #28]
  414d54:	mov	w8, #0xfffffffe            	// #-2
  414d58:	str	w9, [x26, #4]!
  414d5c:	str	w8, [x24, #3972]
  414d60:	b	416688 <ferror@plt+0x14a98>
  414d64:	ldr	w8, [x24, #3972]
  414d68:	adrp	x10, 428000 <ferror@plt+0x26410>
  414d6c:	add	x10, x10, #0xd9e
  414d70:	cmp	w8, #0x0
  414d74:	b.le	414d9c <ferror@plt+0x131ac>
  414d78:	mov	w8, #0xfffffffe            	// #-2
  414d7c:	str	w8, [x24, #3972]
  414d80:	and	w8, w21, #0xffff
  414d84:	add	x26, x26, #0x4
  414d88:	cmp	w25, w8, sxth
  414d8c:	b.gt	414dd0 <ferror@plt+0x131e0>
  414d90:	b	414db0 <ferror@plt+0x131c0>
  414d94:	neg	w8, w23
  414d98:	b	414c18 <ferror@plt+0x13028>
  414d9c:	cbz	w8, 416f58 <ferror@plt+0x15368>
  414da0:	and	w8, w21, #0xffff
  414da4:	add	x26, x26, #0x4
  414da8:	cmp	w25, w8, sxth
  414dac:	b.gt	414dd0 <ferror@plt+0x131e0>
  414db0:	sxth	x8, w8
  414db4:	add	x8, x8, #0x1
  414db8:	ldrb	w9, [x22, x8]
  414dbc:	cmp	w9, #0x1
  414dc0:	b.ne	414dd0 <ferror@plt+0x131e0>  // b.any
  414dc4:	ldrsh	w8, [x10, x8, lsl #1]
  414dc8:	cmp	w8, #0x0
  414dcc:	b.gt	414df0 <ferror@plt+0x13200>
  414dd0:	cmp	x19, x20
  414dd4:	b.eq	416f58 <ferror@plt+0x15368>  // b.none
  414dd8:	ldrsh	x8, [x20, #-2]!
  414ddc:	sub	x26, x26, #0x4
  414de0:	ldrh	w8, [x27, x8, lsl #1]
  414de4:	cmp	w25, w8, sxth
  414de8:	b.le	414db0 <ferror@plt+0x131c0>
  414dec:	b	414dd0 <ferror@plt+0x131e0>
  414df0:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  414df4:	ldr	w9, [x9, #4000]
  414df8:	and	w23, w8, #0xffff
  414dfc:	mov	w8, #0x3                   	// #3
  414e00:	str	w8, [sp, #28]
  414e04:	str	w9, [x26]
  414e08:	b	416688 <ferror@plt+0x14a98>
  414e0c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  414e10:	ldr	w1, [x8, #4004]
  414e14:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  414e18:	add	x0, x0, #0xa18
  414e1c:	bl	418c34 <ferror@plt+0x17044>
  414e20:	b	416624 <ferror@plt+0x14a34>
  414e24:	ldur	w8, [x26, #-12]
  414e28:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  414e2c:	str	w8, [x9, #3976]
  414e30:	b	416624 <ferror@plt+0x14a34>
  414e34:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  414e38:	ldr	w8, [x8, #3976]
  414e3c:	str	w8, [sp, #52]
  414e40:	b	416624 <ferror@plt+0x14a34>
  414e44:	ldr	w8, [x26]
  414e48:	str	w8, [sp, #52]
  414e4c:	b	416624 <ferror@plt+0x14a34>
  414e50:	ldur	w1, [x26, #-8]
  414e54:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  414e58:	mov	w9, #0x1                   	// #1
  414e5c:	str	w9, [x8, #3996]
  414e60:	cmp	w1, #0x0
  414e64:	b.le	416b14 <ferror@plt+0x14f24>
  414e68:	ldur	w0, [x26, #-16]
  414e6c:	mov	w2, #0xffffffff            	// #-1
  414e70:	bl	414524 <ferror@plt+0x12934>
  414e74:	b	416620 <ferror@plt+0x14a30>
  414e78:	ldur	w8, [x26, #-4]
  414e7c:	str	x21, [sp, #16]
  414e80:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  414e84:	mov	w21, #0x1                   	// #1
  414e88:	cmp	w8, #0x0
  414e8c:	str	w21, [x9, #3996]
  414e90:	b.le	416b68 <ferror@plt+0x14f78>
  414e94:	ldur	w21, [x26, #-12]
  414e98:	sub	w1, w8, #0x1
  414e9c:	mov	w0, w21
  414ea0:	bl	413398 <ferror@plt+0x117a8>
  414ea4:	mov	w1, w0
  414ea8:	mov	w0, w21
  414eac:	bl	41329c <ferror@plt+0x116ac>
  414eb0:	ldr	x21, [sp, #16]
  414eb4:	b	416620 <ferror@plt+0x14a30>
  414eb8:	adrp	x1, 429000 <ferror@plt+0x27410>
  414ebc:	add	x1, x1, #0xc2
  414ec0:	b	414ed8 <ferror@plt+0x132e8>
  414ec4:	adrp	x1, 429000 <ferror@plt+0x27410>
  414ec8:	add	x1, x1, #0x17d
  414ecc:	b	414ed8 <ferror@plt+0x132e8>
  414ed0:	adrp	x1, 429000 <ferror@plt+0x27410>
  414ed4:	add	x1, x1, #0x1fd
  414ed8:	mov	w2, #0x5                   	// #5
  414edc:	mov	x0, xzr
  414ee0:	bl	401ae0 <dcgettext@plt>
  414ee4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  414ee8:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  414eec:	adrp	x10, 45e000 <ferror@plt+0x5c410>
  414ef0:	mov	x4, x0
  414ef4:	ldr	w3, [x8, #1332]
  414ef8:	ldr	x0, [x9, #3264]
  414efc:	ldr	x2, [x10, #3608]
  414f00:	adrp	x1, 429000 <ferror@plt+0x27410>
  414f04:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  414f08:	mov	w9, #0x1                   	// #1
  414f0c:	add	x1, x1, #0x357
  414f10:	str	w9, [x8, #3928]
  414f14:	bl	401bc0 <fprintf@plt>
  414f18:	b	416624 <ferror@plt+0x14a34>
  414f1c:	str	x21, [sp, #16]
  414f20:	bl	402894 <ferror@plt+0xca4>
  414f24:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  414f28:	str	w0, [x21, #3988]
  414f2c:	bl	402c24 <ferror@plt+0x1034>
  414f30:	ldr	w8, [x21, #3988]
  414f34:	neg	w0, w8
  414f38:	bl	412fe4 <ferror@plt+0x113f4>
  414f3c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  414f40:	ldr	w8, [x8, #568]
  414f44:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  414f48:	mov	w1, wzr
  414f4c:	mov	w2, wzr
  414f50:	mov	w3, wzr
  414f54:	mov	w4, wzr
  414f58:	mov	w22, w0
  414f5c:	str	w8, [x9, #328]
  414f60:	bl	4138d8 <ferror@plt+0x11ce8>
  414f64:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x4330>
  414f68:	ldr	w8, [x21, #1340]
  414f6c:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  414f70:	mov	w9, #0x1                   	// #1
  414f74:	str	w9, [x23, #3984]
  414f78:	cmp	w8, #0x1
  414f7c:	b.lt	414fbc <ferror@plt+0x133cc>  // b.tstop
  414f80:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  414f84:	ldr	x8, [x24, #2520]
  414f88:	mov	w9, #0x1                   	// #1
  414f8c:	ldr	w0, [x8, w9, sxtw #2]
  414f90:	mov	w1, w22
  414f94:	bl	413c30 <ferror@plt+0x12040>
  414f98:	ldr	x8, [x24, #2520]
  414f9c:	ldrsw	x9, [x23, #3984]
  414fa0:	str	w0, [x8, x9, lsl #2]
  414fa4:	ldr	w10, [x23, #3984]
  414fa8:	ldr	w11, [x21, #1340]
  414fac:	add	w9, w10, #0x1
  414fb0:	cmp	w10, w11
  414fb4:	str	w9, [x23, #3984]
  414fb8:	b.lt	414f8c <ferror@plt+0x1339c>  // b.tstop
  414fbc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  414fc0:	ldr	w8, [x8, #2380]
  414fc4:	adrp	x9, 429000 <ferror@plt+0x27410>
  414fc8:	adrp	x10, 42f000 <ferror@plt+0x2d410>
  414fcc:	add	x9, x9, #0x83
  414fd0:	add	x10, x10, #0xca5
  414fd4:	cmp	w8, #0x0
  414fd8:	csel	x0, x10, x9, eq  // eq = none
  414fdc:	bl	4116f4 <ferror@plt+0xfb04>
  414fe0:	adrp	x0, 429000 <ferror@plt+0x27410>
  414fe4:	add	x0, x0, #0xab
  414fe8:	bl	4116f4 <ferror@plt+0xfb04>
  414fec:	b	415244 <ferror@plt+0x13654>
  414ff0:	adrp	x0, 429000 <ferror@plt+0x27410>
  414ff4:	add	x0, x0, #0xba
  414ff8:	mov	w1, wzr
  414ffc:	bl	418c34 <ferror@plt+0x17044>
  415000:	b	416624 <ferror@plt+0x14a34>
  415004:	bl	4106d4 <ferror@plt+0xeae4>
  415008:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41500c:	ldr	w8, [x8, #1340]
  415010:	mov	w1, #0x4                   	// #4
  415014:	add	w0, w8, #0x1
  415018:	bl	411830 <ferror@plt+0xfc40>
  41501c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415020:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  415024:	str	x0, [x8, #4008]
  415028:	str	wzr, [x9, #3976]
  41502c:	b	416624 <ferror@plt+0x14a34>
  415030:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415034:	str	wzr, [x8, #4004]
  415038:	b	416624 <ferror@plt+0x14a34>
  41503c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415040:	mov	w9, #0x1                   	// #1
  415044:	str	w9, [x8, #4004]
  415048:	b	416624 <ferror@plt+0x14a34>
  41504c:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  415050:	add	x0, x0, #0xa18
  415054:	bl	4117d4 <ferror@plt+0xfbe4>
  415058:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41505c:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  415060:	mov	w10, #0x1                   	// #1
  415064:	str	x0, [x8, #3616]
  415068:	str	w10, [x9, #3080]
  41506c:	b	416624 <ferror@plt+0x14a34>
  415070:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  415074:	add	x0, x0, #0xa18
  415078:	bl	4117d4 <ferror@plt+0xfbe4>
  41507c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  415080:	str	x0, [x8, #3632]
  415084:	b	416624 <ferror@plt+0x14a34>
  415088:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  41508c:	add	x0, x0, #0xa18
  415090:	bl	4117d4 <ferror@plt+0xfbe4>
  415094:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  415098:	mov	w1, #0x5b                  	// #91
  41509c:	mov	x22, x0
  4150a0:	str	x0, [x8, #536]
  4150a4:	bl	401a70 <strchr@plt>
  4150a8:	cbnz	x0, 4150bc <ferror@plt+0x134cc>
  4150ac:	mov	w1, #0x5d                  	// #93
  4150b0:	mov	x0, x22
  4150b4:	bl	401a70 <strchr@plt>
  4150b8:	cbz	x0, 416954 <ferror@plt+0x14d64>
  4150bc:	adrp	x1, 429000 <ferror@plt+0x27410>
  4150c0:	add	x1, x1, #0xfe
  4150c4:	mov	w2, #0x5                   	// #5
  4150c8:	mov	x0, xzr
  4150cc:	bl	401ae0 <dcgettext@plt>
  4150d0:	bl	411e0c <ferror@plt+0x1021c>
  4150d4:	adrp	x22, 428000 <ferror@plt+0x26410>
  4150d8:	add	x22, x22, #0xcfb
  4150dc:	b	416624 <ferror@plt+0x14a34>
  4150e0:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  4150e4:	add	x0, x0, #0xa18
  4150e8:	bl	4117d4 <ferror@plt+0xfbe4>
  4150ec:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4150f0:	str	x0, [x8, #2584]
  4150f4:	b	416624 <ferror@plt+0x14a34>
  4150f8:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  4150fc:	add	x0, x0, #0xa18
  415100:	bl	4117d4 <ferror@plt+0xfbe4>
  415104:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  415108:	str	x0, [x8, #3624]
  41510c:	b	416624 <ferror@plt+0x14a34>
  415110:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  415114:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  415118:	mov	w9, #0x1                   	// #1
  41511c:	add	x0, x0, #0xa18
  415120:	strb	w9, [x8, #3052]
  415124:	bl	4117d4 <ferror@plt+0xfbe4>
  415128:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41512c:	str	x0, [x8, #3640]
  415130:	b	416624 <ferror@plt+0x14a34>
  415134:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  415138:	ldr	w8, [x8, #2528]
  41513c:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  415140:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  415144:	str	wzr, [x9, #3996]
  415148:	str	w8, [x10, #3960]
  41514c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415150:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  415154:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  415158:	str	wzr, [x8, #3956]
  41515c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415160:	str	wzr, [x10, #3980]
  415164:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  415168:	str	wzr, [x9, #3964]
  41516c:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  415170:	str	wzr, [x8, #3940]
  415174:	mov	w8, #0x1                   	// #1
  415178:	str	wzr, [x10, #3948]
  41517c:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x4330>
  415180:	str	w8, [x9, #2632]
  415184:	str	w8, [x10, #1336]
  415188:	bl	4149b0 <ferror@plt+0x12dc0>
  41518c:	b	416624 <ferror@plt+0x14a34>
  415190:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415194:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  415198:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  41519c:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  4151a0:	ldr	w0, [x26]
  4151a4:	ldr	w1, [x8, #3956]
  4151a8:	ldr	w2, [x9, #3940]
  4151ac:	ldr	w3, [x10, #3948]
  4151b0:	ldr	w4, [x11, #3960]
  4151b4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4151b8:	str	x21, [sp, #16]
  4151bc:	str	w0, [x8, #3988]
  4151c0:	bl	4138d8 <ferror@plt+0x11ce8>
  4151c4:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  4151c8:	ldr	w8, [x24, #3976]
  4151cc:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  4151d0:	mov	w9, #0x1                   	// #1
  4151d4:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  4151d8:	cmp	w8, #0x0
  4151dc:	str	w9, [x23, #3984]
  4151e0:	b.le	41672c <ferror@plt+0x14b3c>
  4151e4:	ldr	x8, [x21, #2744]
  4151e8:	mov	w9, #0x1                   	// #1
  4151ec:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  4151f0:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  4151f4:	ldr	x10, [x22, #4008]
  4151f8:	ldr	w1, [x11, #3988]
  4151fc:	ldrsw	x9, [x10, w9, sxtw #2]
  415200:	ldr	w0, [x8, x9, lsl #2]
  415204:	bl	413c30 <ferror@plt+0x12040>
  415208:	ldr	x9, [x22, #4008]
  41520c:	ldrsw	x10, [x23, #3984]
  415210:	ldr	x8, [x21, #2744]
  415214:	ldrsw	x9, [x9, x10, lsl #2]
  415218:	str	w0, [x8, x9, lsl #2]
  41521c:	ldr	w10, [x23, #3984]
  415220:	ldr	w11, [x24, #3976]
  415224:	add	w9, w10, #0x1
  415228:	cmp	w10, w11
  41522c:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  415230:	str	w9, [x23, #3984]
  415234:	b.lt	4151f0 <ferror@plt+0x13600>  // b.tstop
  415238:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41523c:	ldr	w9, [x8, #3048]
  415240:	cbz	w9, 416798 <ferror@plt+0x14ba8>
  415244:	adrp	x22, 428000 <ferror@plt+0x26410>
  415248:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  41524c:	b	4165e4 <ferror@plt+0x149f4>
  415250:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415254:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  415258:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  41525c:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  415260:	ldr	w0, [x26]
  415264:	ldr	w1, [x8, #3956]
  415268:	ldr	w2, [x9, #3940]
  41526c:	ldr	w3, [x10, #3948]
  415270:	ldr	w4, [x11, #3960]
  415274:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415278:	str	x21, [sp, #16]
  41527c:	str	w0, [x8, #3988]
  415280:	bl	4138d8 <ferror@plt+0x11ce8>
  415284:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  415288:	ldr	w8, [x24, #3976]
  41528c:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  415290:	mov	w9, #0x1                   	// #1
  415294:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  415298:	cmp	w8, #0x0
  41529c:	str	w9, [x23, #3984]
  4152a0:	b.le	4167f8 <ferror@plt+0x14c08>
  4152a4:	ldr	x8, [x21, #2520]
  4152a8:	mov	w9, #0x1                   	// #1
  4152ac:	mov	x25, x21
  4152b0:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  4152b4:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  4152b8:	ldr	x10, [x22, #4008]
  4152bc:	ldr	w1, [x21, #3988]
  4152c0:	ldrsw	x9, [x10, w9, sxtw #2]
  4152c4:	ldr	w0, [x8, x9, lsl #2]
  4152c8:	bl	413c30 <ferror@plt+0x12040>
  4152cc:	ldr	x9, [x22, #4008]
  4152d0:	ldrsw	x10, [x23, #3984]
  4152d4:	ldr	x8, [x25, #2520]
  4152d8:	ldrsw	x9, [x9, x10, lsl #2]
  4152dc:	str	w0, [x8, x9, lsl #2]
  4152e0:	ldr	w10, [x23, #3984]
  4152e4:	ldr	w11, [x24, #3976]
  4152e8:	add	w9, w10, #0x1
  4152ec:	cmp	w10, w11
  4152f0:	str	w9, [x23, #3984]
  4152f4:	b.lt	4152b4 <ferror@plt+0x136c4>  // b.tstop
  4152f8:	ldr	x21, [sp, #16]
  4152fc:	adrp	x22, 428000 <ferror@plt+0x26410>
  415300:	adrp	x23, 428000 <ferror@plt+0x26410>
  415304:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  415308:	add	x22, x22, #0xcfb
  41530c:	add	x23, x23, #0xd9e
  415310:	mov	w25, #0xffffffff            	// #-1
  415314:	b	416624 <ferror@plt+0x14a34>
  415318:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  41531c:	ldr	w12, [x8, #3976]
  415320:	cmp	w12, #0x0
  415324:	b.gt	4168e4 <ferror@plt+0x14cf4>
  415328:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  41532c:	ldr	w11, [x9, #1340]
  415330:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  415334:	mov	w13, #0x1                   	// #1
  415338:	str	w13, [x10, #3984]
  41533c:	cmp	w11, #0x1
  415340:	b.lt	4168e0 <ferror@plt+0x14cf0>  // b.tstop
  415344:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  415348:	adrp	x13, 465000 <stdin@@GLIBC_2.17+0x6330>
  41534c:	ldr	x12, [x12, #2664]
  415350:	ldr	x13, [x13, #4008]
  415354:	mov	w14, #0x1                   	// #1
  415358:	b	41536c <ferror@plt+0x1377c>
  41535c:	cmp	w14, w11
  415360:	add	w14, w14, #0x1
  415364:	str	w14, [x10, #3984]
  415368:	b.ge	4168dc <ferror@plt+0x14cec>  // b.tcont
  41536c:	ldr	w15, [x12, w14, sxtw #2]
  415370:	cbnz	w15, 41535c <ferror@plt+0x1376c>
  415374:	ldrsw	x11, [x8, #3976]
  415378:	add	x11, x11, #0x1
  41537c:	str	w11, [x8, #3976]
  415380:	str	w14, [x13, x11, lsl #2]
  415384:	ldr	w14, [x10, #3984]
  415388:	ldr	w11, [x9, #1340]
  41538c:	b	41535c <ferror@plt+0x1376c>
  415390:	ldur	w8, [x26, #-8]
  415394:	str	w8, [sp, #52]
  415398:	b	416624 <ferror@plt+0x14a34>
  41539c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  4153a0:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4153a4:	ldr	w13, [x9, #1340]
  4153a8:	ldr	w15, [x8, #3976]
  4153ac:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  4153b0:	mov	w11, #0x1                   	// #1
  4153b4:	cmp	w13, #0x1
  4153b8:	str	w11, [x10, #3984]
  4153bc:	str	w15, [sp, #52]
  4153c0:	b.lt	416624 <ferror@plt+0x14a34>  // b.tstop
  4153c4:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  4153c8:	ldr	x12, [x11, #4008]
  4153cc:	mov	w14, #0x1                   	// #1
  4153d0:	cmp	w15, #0x1
  4153d4:	mov	x16, x12
  4153d8:	b.ge	4153f4 <ferror@plt+0x13804>  // b.tcont
  4153dc:	b	415424 <ferror@plt+0x13834>
  4153e0:	ldr	w15, [x8, #3976]
  4153e4:	mov	w14, w16
  4153e8:	cmp	w15, #0x1
  4153ec:	mov	x16, x12
  4153f0:	b.lt	415424 <ferror@plt+0x13834>  // b.tstop
  4153f4:	ldr	x16, [x11, #4008]
  4153f8:	mov	x17, xzr
  4153fc:	mov	w18, w15
  415400:	mov	x0, x12
  415404:	add	x0, x0, x17, lsl #2
  415408:	ldr	w0, [x0, #4]
  41540c:	cmp	w0, w14
  415410:	b.eq	415438 <ferror@plt+0x13848>  // b.none
  415414:	add	x17, x17, #0x1
  415418:	cmp	x17, x18
  41541c:	mov	x0, x16
  415420:	b.cc	415404 <ferror@plt+0x13814>  // b.lo, b.ul, b.last
  415424:	add	w13, w15, #0x1
  415428:	str	w13, [x8, #3976]
  41542c:	str	w14, [x16, w13, sxtw #2]
  415430:	ldr	w14, [x10, #3984]
  415434:	ldr	w13, [x9, #1340]
  415438:	add	w16, w14, #0x1
  41543c:	cmp	w14, w13
  415440:	str	w16, [x10, #3984]
  415444:	b.lt	4153e0 <ferror@plt+0x137f0>  // b.tstop
  415448:	b	416624 <ferror@plt+0x14a34>
  41544c:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  415450:	add	x0, x0, #0xa18
  415454:	bl	418dc0 <ferror@plt+0x171d0>
  415458:	adrp	x13, 465000 <stdin@@GLIBC_2.17+0x6330>
  41545c:	str	w0, [x13, #3992]
  415460:	cbz	w0, 416ca4 <ferror@plt+0x150b4>
  415464:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  415468:	ldr	w8, [x22, #3976]
  41546c:	mov	x23, x21
  415470:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  415474:	mov	w9, #0x1                   	// #1
  415478:	cmp	w8, #0x1
  41547c:	adrp	x14, 465000 <stdin@@GLIBC_2.17+0x6330>
  415480:	str	w9, [x21, #3984]
  415484:	b.lt	4168a8 <ferror@plt+0x14cb8>  // b.tstop
  415488:	ldr	x10, [x14, #4008]
  41548c:	mov	w11, #0x1                   	// #1
  415490:	ldr	w9, [x10, x11, lsl #2]
  415494:	cmp	w9, w0
  415498:	b.eq	41686c <ferror@plt+0x14c7c>  // b.none
  41549c:	add	x9, x11, #0x1
  4154a0:	add	w11, w11, #0x1
  4154a4:	sub	x12, x9, #0x1
  4154a8:	cmp	x12, x8
  4154ac:	str	w11, [x21, #3984]
  4154b0:	mov	x11, x9
  4154b4:	b.cc	415490 <ferror@plt+0x138a0>  // b.lo, b.ul, b.last
  4154b8:	b	4168a8 <ferror@plt+0x14cb8>
  4154bc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4154c0:	str	x21, [sp, #16]
  4154c4:	ldr	x8, [x8, #2480]
  4154c8:	ldrsw	x21, [x26]
  4154cc:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  4154d0:	ldr	x9, [x9, #600]
  4154d4:	ldrsw	x8, [x8, x21, lsl #2]
  4154d8:	ldr	w8, [x9, x8, lsl #2]
  4154dc:	cmp	w8, #0x101
  4154e0:	b.eq	415500 <ferror@plt+0x13910>  // b.none
  4154e4:	mov	w0, #0x101                 	// #257
  4154e8:	bl	412fe4 <ferror@plt+0x113f4>
  4154ec:	mov	w1, w0
  4154f0:	mov	w0, w21
  4154f4:	bl	41329c <ferror@plt+0x116ac>
  4154f8:	mov	w21, w0
  4154fc:	str	w0, [x26]
  415500:	mov	w0, w21
  415504:	bl	413b74 <ferror@plt+0x11f84>
  415508:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  41550c:	ldr	w8, [x8, #3960]
  415510:	ldr	x21, [sp, #16]
  415514:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  415518:	mov	w10, #0x1                   	// #1
  41551c:	str	w10, [x9, #2632]
  415520:	cbz	w8, 415564 <ferror@plt+0x13974>
  415524:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  415528:	ldr	w8, [x22, #3996]
  41552c:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  415530:	cbz	w8, 41553c <ferror@plt+0x1394c>
  415534:	ldr	w8, [x23, #3940]
  415538:	cbz	w8, 415548 <ferror@plt+0x13958>
  41553c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  415540:	ldr	w8, [x8, #2636]
  415544:	cbz	w8, 416ebc <ferror@plt+0x152cc>
  415548:	mov	w8, #0x1                   	// #1
  41554c:	str	w8, [x22, #3996]
  415550:	str	wzr, [x23, #3940]
  415554:	adrp	x22, 428000 <ferror@plt+0x26410>
  415558:	adrp	x23, 428000 <ferror@plt+0x26410>
  41555c:	add	x22, x22, #0xcfb
  415560:	add	x23, x23, #0xd9e
  415564:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  415568:	ldr	w8, [x8, #2532]
  41556c:	cbnz	w8, 415588 <ferror@plt+0x13998>
  415570:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415574:	ldr	w8, [x8, #3996]
  415578:	cbz	w8, 4168ec <ferror@plt+0x14cfc>
  41557c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415580:	ldr	w8, [x8, #3940]
  415584:	cbnz	w8, 4168ec <ferror@plt+0x14cfc>
  415588:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  41558c:	ldr	w8, [x8, #568]
  415590:	ldur	w0, [x26, #-4]
  415594:	orr	w1, w8, #0x4000
  415598:	bl	412ea8 <ferror@plt+0x112b8>
  41559c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4155a0:	mov	w9, #0x1                   	// #1
  4155a4:	str	w9, [x8, #3956]
  4155a8:	ldp	w0, w1, [x26, #-4]
  4155ac:	b	41661c <ferror@plt+0x14a2c>
  4155b0:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4155b4:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  4155b8:	str	wzr, [x8, #3940]
  4155bc:	ldr	w8, [x22, #3980]
  4155c0:	str	x21, [sp, #16]
  4155c4:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  4155c8:	mov	w21, #0x1                   	// #1
  4155cc:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  4155d0:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  4155d4:	str	w21, [x9, #3948]
  4155d8:	str	w21, [x10, #3964]
  4155dc:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  4155e0:	mov	w10, #0x2                   	// #2
  4155e4:	str	wzr, [x23, #3996]
  4155e8:	str	w10, [x9, #2632]
  4155ec:	cbnz	w8, 416cf4 <ferror@plt+0x15104>
  4155f0:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4155f4:	ldr	w8, [x8, #3960]
  4155f8:	cbz	w8, 415610 <ferror@plt+0x13a20>
  4155fc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  415600:	ldr	w8, [x8, #2636]
  415604:	cbz	w8, 416e28 <ferror@plt+0x15238>
  415608:	mov	w8, #0x1                   	// #1
  41560c:	str	w8, [x23, #3996]
  415610:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  415614:	ldr	w9, [x9, #2532]
  415618:	adrp	x23, 428000 <ferror@plt+0x26410>
  41561c:	add	x23, x23, #0xd9e
  415620:	orr	w8, w8, w9
  415624:	cbz	w8, 415648 <ferror@plt+0x13a58>
  415628:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  41562c:	ldr	w8, [x8, #568]
  415630:	ldur	w0, [x26, #-4]
  415634:	orr	w1, w8, #0x4000
  415638:	bl	412ea8 <ferror@plt+0x112b8>
  41563c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415640:	mov	w9, #0x1                   	// #1
  415644:	str	w9, [x8, #3956]
  415648:	mov	w8, #0x1                   	// #1
  41564c:	mov	w0, #0x101                 	// #257
  415650:	str	w8, [x22, #3980]
  415654:	bl	412fe4 <ferror@plt+0x113f4>
  415658:	ldur	w22, [x26, #-4]
  41565c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415660:	mov	w21, w0
  415664:	str	w0, [x8, #3944]
  415668:	mov	w0, #0xa                   	// #10
  41566c:	bl	412fe4 <ferror@plt+0x113f4>
  415670:	mov	w1, w0
  415674:	mov	w0, w21
  415678:	bl	41329c <ferror@plt+0x116ac>
  41567c:	mov	w1, w0
  415680:	mov	w0, w22
  415684:	bl	41329c <ferror@plt+0x116ac>
  415688:	str	w0, [sp, #52]
  41568c:	ldr	x21, [sp, #16]
  415690:	adrp	x22, 428000 <ferror@plt+0x26410>
  415694:	add	x22, x22, #0xcfb
  415698:	b	416624 <ferror@plt+0x14a34>
  41569c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4156a0:	ldr	w8, [x8, #3980]
  4156a4:	ldr	w9, [x26]
  4156a8:	str	w9, [sp, #52]
  4156ac:	cbz	w8, 416624 <ferror@plt+0x14a34>
  4156b0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4156b4:	ldr	w8, [x8, #2532]
  4156b8:	cbnz	w8, 4156d4 <ferror@plt+0x13ae4>
  4156bc:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4156c0:	ldr	w8, [x8, #3996]
  4156c4:	cbz	w8, 416bbc <ferror@plt+0x14fcc>
  4156c8:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4156cc:	ldr	w8, [x8, #3940]
  4156d0:	cbnz	w8, 416bbc <ferror@plt+0x14fcc>
  4156d4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4156d8:	mov	w9, #0x1                   	// #1
  4156dc:	str	w9, [x8, #3956]
  4156e0:	b	416624 <ferror@plt+0x14a34>
  4156e4:	ldur	w0, [x26, #-8]
  4156e8:	ldr	w1, [x26]
  4156ec:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4156f0:	mov	w9, #0x1                   	// #1
  4156f4:	str	w9, [x8, #3996]
  4156f8:	bl	41418c <ferror@plt+0x1259c>
  4156fc:	b	416620 <ferror@plt+0x14a30>
  415700:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415704:	ldr	w9, [x8, #3980]
  415708:	cbnz	w9, 416d48 <ferror@plt+0x15158>
  41570c:	mov	w9, #0x1                   	// #1
  415710:	str	w9, [x8, #3980]
  415714:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415718:	ldr	w9, [x8, #3996]
  41571c:	cbz	w9, 416d9c <ferror@plt+0x151ac>
  415720:	str	wzr, [x8, #3996]
  415724:	b	416dac <ferror@plt+0x151bc>
  415728:	ldur	w1, [x26, #-12]
  41572c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415730:	mov	w9, #0x1                   	// #1
  415734:	str	w9, [x8, #3996]
  415738:	tbnz	w1, #31, 416900 <ferror@plt+0x14d10>
  41573c:	ldur	w2, [x26, #-4]
  415740:	cmp	w1, w2
  415744:	b.gt	416900 <ferror@plt+0x14d10>
  415748:	cbnz	w1, 4157d4 <ferror@plt+0x13be4>
  41574c:	cmp	w2, #0x0
  415750:	b.le	416900 <ferror@plt+0x14d10>
  415754:	ldur	w0, [x26, #-20]
  415758:	mov	w1, #0x1                   	// #1
  41575c:	bl	414524 <ferror@plt+0x12934>
  415760:	bl	413d78 <ferror@plt+0x12188>
  415764:	b	416620 <ferror@plt+0x14a30>
  415768:	ldur	w0, [x26, #-4]
  41576c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415770:	mov	w9, #0x1                   	// #1
  415774:	str	w9, [x8, #3996]
  415778:	bl	413d64 <ferror@plt+0x12174>
  41577c:	b	416620 <ferror@plt+0x14a30>
  415780:	ldur	w0, [x26, #-4]
  415784:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415788:	mov	w9, #0x1                   	// #1
  41578c:	str	w9, [x8, #3996]
  415790:	bl	413fec <ferror@plt+0x123fc>
  415794:	b	416620 <ferror@plt+0x14a30>
  415798:	ldur	w0, [x26, #-4]
  41579c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4157a0:	mov	w9, #0x1                   	// #1
  4157a4:	str	w9, [x8, #3996]
  4157a8:	bl	413d78 <ferror@plt+0x12188>
  4157ac:	b	416620 <ferror@plt+0x14a30>
  4157b0:	ldur	w1, [x26, #-12]
  4157b4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4157b8:	mov	w9, #0x1                   	// #1
  4157bc:	str	w9, [x8, #3996]
  4157c0:	tbnz	w1, #31, 416900 <ferror@plt+0x14d10>
  4157c4:	ldur	w2, [x26, #-4]
  4157c8:	cmp	w1, w2
  4157cc:	b.gt	416900 <ferror@plt+0x14d10>
  4157d0:	cbz	w1, 41574c <ferror@plt+0x13b5c>
  4157d4:	ldur	w0, [x26, #-20]
  4157d8:	bl	414524 <ferror@plt+0x12934>
  4157dc:	b	416620 <ferror@plt+0x14a30>
  4157e0:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  4157e4:	ldrb	w8, [x8, #1664]
  4157e8:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x330>
  4157ec:	adrp	x22, 45f000 <stdin@@GLIBC_2.17+0x330>
  4157f0:	tbnz	w8, #0, 4158d8 <ferror@plt+0x13ce8>
  4157f4:	bl	402894 <ferror@plt+0xca4>
  4157f8:	mov	w1, #0xa                   	// #10
  4157fc:	str	w0, [x22, #1668]
  415800:	bl	40257c <ferror@plt+0x98c>
  415804:	ldr	w0, [x22, #1668]
  415808:	bl	402c24 <ferror@plt+0x1034>
  41580c:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x5330>
  415810:	ldr	w8, [x24, #588]
  415814:	cbz	w8, 415864 <ferror@plt+0x13c74>
  415818:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41581c:	ldrsw	x10, [x22, #1668]
  415820:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  415824:	ldr	x9, [x9, #2416]
  415828:	ldr	x11, [x11, #552]
  41582c:	lsl	x10, x10, #2
  415830:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  415834:	ldrsw	x9, [x9, x10]
  415838:	ldr	w1, [x11, x10]
  41583c:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  415840:	ldr	x8, [x8, #3016]
  415844:	ldr	w4, [x10, #3008]
  415848:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x4330>
  41584c:	adrp	x3, 465000 <stdin@@GLIBC_2.17+0x6330>
  415850:	add	x0, x8, x9
  415854:	add	x2, x2, #0x540
  415858:	add	x3, x3, #0xa70
  41585c:	mov	w5, w4
  415860:	bl	404f84 <ferror@plt+0x3394>
  415864:	bl	402894 <ferror@plt+0xca4>
  415868:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x330>
  41586c:	str	w0, [x23, #1672]
  415870:	bl	402c24 <ferror@plt+0x1034>
  415874:	ldr	w8, [x24, #588]
  415878:	cbz	w8, 4158c8 <ferror@plt+0x13cd8>
  41587c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  415880:	ldrsw	x10, [x23, #1672]
  415884:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  415888:	ldr	x9, [x9, #2416]
  41588c:	ldr	x11, [x11, #552]
  415890:	lsl	x10, x10, #2
  415894:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  415898:	ldrsw	x9, [x9, x10]
  41589c:	ldr	w1, [x11, x10]
  4158a0:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  4158a4:	ldr	x8, [x8, #3016]
  4158a8:	ldr	w4, [x10, #3008]
  4158ac:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x4330>
  4158b0:	adrp	x3, 465000 <stdin@@GLIBC_2.17+0x6330>
  4158b4:	add	x0, x8, x9
  4158b8:	add	x2, x2, #0x540
  4158bc:	add	x3, x3, #0xa70
  4158c0:	mov	w5, w4
  4158c4:	bl	404f84 <ferror@plt+0x3394>
  4158c8:	mov	w8, #0x1                   	// #1
  4158cc:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  4158d0:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  4158d4:	strb	w8, [x9, #1664]
  4158d8:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4158dc:	ldr	w10, [x8, #3964]
  4158e0:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  4158e4:	adrp	x11, 45f000 <stdin@@GLIBC_2.17+0x330>
  4158e8:	ldr	x9, [x9, #1680]
  4158ec:	ldr	x11, [x11, #1688]
  4158f0:	add	w10, w10, #0x1
  4158f4:	str	w10, [x8, #3964]
  4158f8:	ldr	w8, [x9, x11, lsl #2]
  4158fc:	tbnz	w8, #1, 41669c <ferror@plt+0x14aac>
  415900:	ldr	w8, [x22, #1668]
  415904:	b	4166a0 <ferror@plt+0x14ab0>
  415908:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  41590c:	ldrsw	x8, [x26]
  415910:	ldr	x9, [x22, #2416]
  415914:	adrp	x23, 464000 <stdin@@GLIBC_2.17+0x5330>
  415918:	ldr	x10, [x23, #552]
  41591c:	str	x21, [sp, #16]
  415920:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  415924:	lsl	x8, x8, #2
  415928:	ldr	x11, [x21, #3016]
  41592c:	ldrsw	x9, [x9, x8]
  415930:	ldrsw	x1, [x10, x8]
  415934:	adrp	x3, 411000 <ferror@plt+0xf410>
  415938:	add	x3, x3, #0xca4
  41593c:	add	x0, x11, x9
  415940:	mov	w2, #0x1                   	// #1
  415944:	bl	401830 <qsort@plt>
  415948:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  41594c:	ldr	w8, [x8, #588]
  415950:	cbz	w8, 415994 <ferror@plt+0x13da4>
  415954:	ldrsw	x8, [x26]
  415958:	ldr	x9, [x22, #2416]
  41595c:	ldr	x10, [x23, #552]
  415960:	ldr	x11, [x21, #3016]
  415964:	lsl	x8, x8, #2
  415968:	ldrsw	x9, [x9, x8]
  41596c:	ldr	w1, [x10, x8]
  415970:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  415974:	ldr	w4, [x8, #3008]
  415978:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x4330>
  41597c:	adrp	x3, 465000 <stdin@@GLIBC_2.17+0x6330>
  415980:	add	x0, x11, x9
  415984:	add	x2, x2, #0x540
  415988:	add	x3, x3, #0xa70
  41598c:	mov	w5, w4
  415990:	bl	404f84 <ferror@plt+0x3394>
  415994:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  415998:	ldr	w10, [x9, #3964]
  41599c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4159a0:	ldr	x11, [x8, #576]
  4159a4:	ldrsw	x8, [x26]
  4159a8:	add	w10, w10, #0x1
  4159ac:	str	w10, [x9, #3964]
  4159b0:	ldrb	w9, [x11, x8]
  4159b4:	cbz	w9, 4159d0 <ferror@plt+0x13de0>
  4159b8:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  4159bc:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  4159c0:	ldr	x9, [x9, #2648]
  4159c4:	ldrsw	x10, [x10, #568]
  4159c8:	mov	w11, #0x1                   	// #1
  4159cc:	strb	w11, [x9, x10]
  4159d0:	neg	w0, w8
  4159d4:	bl	412fe4 <ferror@plt+0x113f4>
  4159d8:	adrp	x22, 428000 <ferror@plt+0x26410>
  4159dc:	str	w0, [sp, #52]
  4159e0:	b	4165e4 <ferror@plt+0x149f4>
  4159e4:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  4159e8:	ldr	w10, [x9, #3964]
  4159ec:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4159f0:	ldr	x11, [x8, #576]
  4159f4:	ldrsw	x8, [x26]
  4159f8:	add	w10, w10, #0x1
  4159fc:	str	w10, [x9, #3964]
  415a00:	ldrb	w9, [x11, x8]
  415a04:	cbz	w9, 415a20 <ferror@plt+0x13e30>
  415a08:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  415a0c:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  415a10:	ldr	x9, [x9, #2648]
  415a14:	ldrsw	x10, [x10, #568]
  415a18:	mov	w11, #0x1                   	// #1
  415a1c:	strb	w11, [x9, x10]
  415a20:	neg	w0, w8
  415a24:	b	4165fc <ferror@plt+0x14a0c>
  415a28:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  415a2c:	adrp	x10, 456000 <ferror@plt+0x54410>
  415a30:	ldr	w8, [x26]
  415a34:	ldr	w11, [x9, #3964]
  415a38:	ldr	w10, [x10, #600]
  415a3c:	add	w11, w11, #0x1
  415a40:	cmp	w8, w10
  415a44:	str	w11, [x9, #3964]
  415a48:	b.ne	415a64 <ferror@plt+0x13e74>  // b.any
  415a4c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  415a50:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  415a54:	ldr	x9, [x9, #2648]
  415a58:	ldrsw	x10, [x10, #568]
  415a5c:	mov	w11, #0x1                   	// #1
  415a60:	strb	w11, [x9, x10]
  415a64:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  415a68:	adrp	x10, 45f000 <stdin@@GLIBC_2.17+0x330>
  415a6c:	ldr	x9, [x9, #1680]
  415a70:	ldr	x10, [x10, #1688]
  415a74:	ldr	w9, [x9, x10, lsl #2]
  415a78:	tbz	w9, #0, 4165f8 <ferror@plt+0x14a08>
  415a7c:	mov	w0, w8
  415a80:	bl	402de4 <ferror@plt+0x11f4>
  415a84:	ldr	w8, [x26]
  415a88:	tbz	w0, #0, 4165f8 <ferror@plt+0x14a08>
  415a8c:	mov	w0, w8
  415a90:	bl	412fe4 <ferror@plt+0x113f4>
  415a94:	ldr	w8, [x26]
  415a98:	str	x21, [sp, #16]
  415a9c:	mov	w21, w0
  415aa0:	mov	w0, w8
  415aa4:	bl	402e14 <ferror@plt+0x1224>
  415aa8:	bl	412fe4 <ferror@plt+0x113f4>
  415aac:	mov	w1, w0
  415ab0:	mov	w0, w21
  415ab4:	ldr	x21, [sp, #16]
  415ab8:	bl	41418c <ferror@plt+0x1259c>
  415abc:	b	416620 <ferror@plt+0x14a30>
  415ac0:	ldur	w0, [x26, #-8]
  415ac4:	ldr	w1, [x26]
  415ac8:	bl	402680 <ferror@plt+0xa90>
  415acc:	b	416620 <ferror@plt+0x14a30>
  415ad0:	ldur	w0, [x26, #-8]
  415ad4:	ldr	w1, [x26]
  415ad8:	bl	4029b8 <ferror@plt+0xdc8>
  415adc:	b	416620 <ferror@plt+0x14a30>
  415ae0:	ldur	w0, [x26, #-4]
  415ae4:	bl	402c24 <ferror@plt+0x1034>
  415ae8:	ldur	w8, [x26, #-4]
  415aec:	str	w8, [sp, #52]
  415af0:	b	416624 <ferror@plt+0x14a34>
  415af4:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  415af8:	adrp	x23, 45f000 <stdin@@GLIBC_2.17+0x330>
  415afc:	ldr	x8, [x8, #1680]
  415b00:	ldr	x9, [x23, #1688]
  415b04:	ldr	w8, [x8, x9, lsl #2]
  415b08:	tbz	w8, #0, 4169f8 <ferror@plt+0x14e08>
  415b0c:	ldur	w0, [x26, #-8]
  415b10:	mov	x22, x21
  415b14:	bl	402de4 <ferror@plt+0x11f4>
  415b18:	ldr	w8, [x26]
  415b1c:	mov	w21, w0
  415b20:	mov	w0, w8
  415b24:	bl	402de4 <ferror@plt+0x11f4>
  415b28:	eor	w8, w21, w0
  415b2c:	tbnz	w8, #0, 4169bc <ferror@plt+0x14dcc>
  415b30:	ldur	w0, [x26, #-8]
  415b34:	bl	402de4 <ferror@plt+0x11f4>
  415b38:	tbz	w0, #0, 416990 <ferror@plt+0x14da0>
  415b3c:	bl	401a00 <__ctype_b_loc@plt>
  415b40:	ldr	x8, [x0]
  415b44:	ldursw	x0, [x26, #-8]
  415b48:	ldrsw	x9, [x26]
  415b4c:	ldrh	w10, [x8, x0, lsl #1]
  415b50:	ldrh	w8, [x8, x9, lsl #1]
  415b54:	eor	w8, w8, w10
  415b58:	tbz	w8, #9, 416994 <ferror@plt+0x14da4>
  415b5c:	b	4169bc <ferror@plt+0x14dcc>
  415b60:	ldp	w0, w1, [x26, #-4]
  415b64:	bl	40257c <ferror@plt+0x98c>
  415b68:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  415b6c:	ldr	w8, [x22, #3968]
  415b70:	cbz	w8, 415b88 <ferror@plt+0x13f98>
  415b74:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  415b78:	ldr	w8, [x26]
  415b7c:	ldr	w9, [x9, #3952]
  415b80:	cmp	w8, w9
  415b84:	cset	w8, gt
  415b88:	ldr	w9, [x26]
  415b8c:	adrp	x10, 45f000 <stdin@@GLIBC_2.17+0x330>
  415b90:	adrp	x11, 45f000 <stdin@@GLIBC_2.17+0x330>
  415b94:	ldr	x10, [x10, #1680]
  415b98:	ldr	x11, [x11, #1688]
  415b9c:	str	w8, [x22, #3968]
  415ba0:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415ba4:	str	w9, [x8, #3952]
  415ba8:	ldr	w8, [x10, x11, lsl #2]
  415bac:	tbz	w8, #0, 416be0 <ferror@plt+0x14ff0>
  415bb0:	ldr	w0, [x26]
  415bb4:	bl	402de4 <ferror@plt+0x11f4>
  415bb8:	tbz	w0, #0, 416be0 <ferror@plt+0x14ff0>
  415bbc:	ldr	w0, [x26]
  415bc0:	bl	402e14 <ferror@plt+0x1224>
  415bc4:	ldur	w8, [x26, #-4]
  415bc8:	mov	w1, w0
  415bcc:	str	w0, [x26]
  415bd0:	mov	w0, w8
  415bd4:	bl	40257c <ferror@plt+0x98c>
  415bd8:	ldr	w8, [x22, #3968]
  415bdc:	cbz	w8, 416bd0 <ferror@plt+0x14fe0>
  415be0:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  415be4:	ldr	w8, [x26]
  415be8:	ldr	w9, [x10, #3952]
  415bec:	cmp	w8, w9
  415bf0:	cset	w8, gt
  415bf4:	b	416bd4 <ferror@plt+0x14fe4>
  415bf8:	ldur	w8, [x26, #-4]
  415bfc:	str	w8, [sp, #52]
  415c00:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415c04:	str	wzr, [x8, #3968]
  415c08:	b	416624 <ferror@plt+0x14a34>
  415c0c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415c10:	mov	w9, #0x1                   	// #1
  415c14:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  415c18:	str	w9, [x8, #3968]
  415c1c:	str	wzr, [x10, #3952]
  415c20:	bl	402894 <ferror@plt+0xca4>
  415c24:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415c28:	str	w0, [sp, #52]
  415c2c:	str	w0, [x8, #4016]
  415c30:	b	416624 <ferror@plt+0x14a34>
  415c34:	str	x21, [sp, #16]
  415c38:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  415c3c:	ldr	w23, [x21, #3008]
  415c40:	cmp	w23, #0x1
  415c44:	b.lt	4165e8 <ferror@plt+0x149f8>  // b.tstop
  415c48:	mov	x22, xzr
  415c4c:	b	415c5c <ferror@plt+0x1406c>
  415c50:	add	x22, x22, #0x1
  415c54:	cmp	x22, w23, sxtw
  415c58:	b.ge	4165e0 <ferror@plt+0x149f0>  // b.tcont
  415c5c:	tst	w22, #0x7fffff80
  415c60:	b.ne	415c50 <ferror@plt+0x14060>  // b.any
  415c64:	bl	401a00 <__ctype_b_loc@plt>
  415c68:	ldr	x8, [x0]
  415c6c:	ldrh	w8, [x8, x22, lsl #1]
  415c70:	tbz	w8, #3, 415c50 <ferror@plt+0x14060>
  415c74:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415c78:	ldr	w0, [x8, #4016]
  415c7c:	mov	w1, w22
  415c80:	bl	40257c <ferror@plt+0x98c>
  415c84:	ldr	w23, [x21, #3008]
  415c88:	b	415c50 <ferror@plt+0x14060>
  415c8c:	str	x21, [sp, #16]
  415c90:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  415c94:	ldr	w23, [x21, #3008]
  415c98:	cmp	w23, #0x1
  415c9c:	b.lt	4165e8 <ferror@plt+0x149f8>  // b.tstop
  415ca0:	mov	x22, xzr
  415ca4:	b	415cb4 <ferror@plt+0x140c4>
  415ca8:	add	x22, x22, #0x1
  415cac:	cmp	x22, w23, sxtw
  415cb0:	b.ge	4165e0 <ferror@plt+0x149f0>  // b.tcont
  415cb4:	tst	w22, #0x7fffff80
  415cb8:	b.ne	415ca8 <ferror@plt+0x140b8>  // b.any
  415cbc:	bl	401a00 <__ctype_b_loc@plt>
  415cc0:	ldr	x8, [x0]
  415cc4:	ldrh	w8, [x8, x22, lsl #1]
  415cc8:	tbz	w8, #10, 415ca8 <ferror@plt+0x140b8>
  415ccc:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415cd0:	ldr	w0, [x8, #4016]
  415cd4:	mov	w1, w22
  415cd8:	bl	40257c <ferror@plt+0x98c>
  415cdc:	ldr	w23, [x21, #3008]
  415ce0:	b	415ca8 <ferror@plt+0x140b8>
  415ce4:	str	x21, [sp, #16]
  415ce8:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  415cec:	ldr	w8, [x21, #3008]
  415cf0:	cmp	w8, #0x1
  415cf4:	b.lt	416604 <ferror@plt+0x14a14>  // b.tstop
  415cf8:	mov	w22, wzr
  415cfc:	b	415d20 <ferror@plt+0x14130>
  415d00:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415d04:	ldr	w0, [x8, #4016]
  415d08:	mov	w1, w22
  415d0c:	bl	40257c <ferror@plt+0x98c>
  415d10:	ldr	w8, [x21, #3008]
  415d14:	add	w22, w22, #0x1
  415d18:	cmp	w22, w8
  415d1c:	b.ge	41568c <ferror@plt+0x13a9c>  // b.tcont
  415d20:	tst	w22, #0x7fffff80
  415d24:	b.ne	415d14 <ferror@plt+0x14124>  // b.any
  415d28:	cmp	w22, #0x20
  415d2c:	b.eq	415d00 <ferror@plt+0x14110>  // b.none
  415d30:	cmp	w22, #0x9
  415d34:	b.eq	415d00 <ferror@plt+0x14110>  // b.none
  415d38:	b	415d14 <ferror@plt+0x14124>
  415d3c:	str	x21, [sp, #16]
  415d40:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  415d44:	ldr	w23, [x21, #3008]
  415d48:	cmp	w23, #0x1
  415d4c:	b.lt	4165e8 <ferror@plt+0x149f8>  // b.tstop
  415d50:	mov	x22, xzr
  415d54:	b	415d64 <ferror@plt+0x14174>
  415d58:	add	x22, x22, #0x1
  415d5c:	cmp	x22, w23, sxtw
  415d60:	b.ge	4165e0 <ferror@plt+0x149f0>  // b.tcont
  415d64:	tst	w22, #0x7fffff80
  415d68:	b.ne	415d58 <ferror@plt+0x14168>  // b.any
  415d6c:	bl	401a00 <__ctype_b_loc@plt>
  415d70:	ldr	x8, [x0]
  415d74:	ldrh	w8, [x8, x22, lsl #1]
  415d78:	tbz	w8, #1, 415d58 <ferror@plt+0x14168>
  415d7c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415d80:	ldr	w0, [x8, #4016]
  415d84:	mov	w1, w22
  415d88:	bl	40257c <ferror@plt+0x98c>
  415d8c:	ldr	w23, [x21, #3008]
  415d90:	b	415d58 <ferror@plt+0x14168>
  415d94:	str	x21, [sp, #16]
  415d98:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  415d9c:	ldr	w23, [x21, #3008]
  415da0:	cmp	w23, #0x1
  415da4:	b.lt	4165e8 <ferror@plt+0x149f8>  // b.tstop
  415da8:	mov	x22, xzr
  415dac:	b	415dbc <ferror@plt+0x141cc>
  415db0:	add	x22, x22, #0x1
  415db4:	cmp	x22, w23, sxtw
  415db8:	b.ge	4165e0 <ferror@plt+0x149f0>  // b.tcont
  415dbc:	tst	w22, #0x7fffff80
  415dc0:	b.ne	415db0 <ferror@plt+0x141c0>  // b.any
  415dc4:	bl	401a00 <__ctype_b_loc@plt>
  415dc8:	ldr	x8, [x0]
  415dcc:	ldrh	w8, [x8, x22, lsl #1]
  415dd0:	tbz	w8, #11, 415db0 <ferror@plt+0x141c0>
  415dd4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415dd8:	ldr	w0, [x8, #4016]
  415ddc:	mov	w1, w22
  415de0:	bl	40257c <ferror@plt+0x98c>
  415de4:	ldr	w23, [x21, #3008]
  415de8:	b	415db0 <ferror@plt+0x141c0>
  415dec:	str	x21, [sp, #16]
  415df0:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  415df4:	ldr	w23, [x21, #3008]
  415df8:	cmp	w23, #0x1
  415dfc:	b.lt	4165e8 <ferror@plt+0x149f8>  // b.tstop
  415e00:	mov	x22, xzr
  415e04:	b	415e14 <ferror@plt+0x14224>
  415e08:	add	x22, x22, #0x1
  415e0c:	cmp	x22, w23, sxtw
  415e10:	b.ge	4165e0 <ferror@plt+0x149f0>  // b.tcont
  415e14:	tst	w22, #0x7fffff80
  415e18:	b.ne	415e08 <ferror@plt+0x14218>  // b.any
  415e1c:	bl	401a00 <__ctype_b_loc@plt>
  415e20:	ldr	x8, [x0]
  415e24:	ldrsh	w8, [x8, x22, lsl #1]
  415e28:	tbz	w8, #31, 415e08 <ferror@plt+0x14218>
  415e2c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415e30:	ldr	w0, [x8, #4016]
  415e34:	mov	w1, w22
  415e38:	bl	40257c <ferror@plt+0x98c>
  415e3c:	ldr	w23, [x21, #3008]
  415e40:	b	415e08 <ferror@plt+0x14218>
  415e44:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  415e48:	str	x21, [sp, #16]
  415e4c:	ldr	w21, [x23, #3008]
  415e50:	cmp	w21, #0x1
  415e54:	b.lt	416518 <ferror@plt+0x14928>  // b.tstop
  415e58:	mov	x22, xzr
  415e5c:	b	415e6c <ferror@plt+0x1427c>
  415e60:	add	x22, x22, #0x1
  415e64:	cmp	x22, w21, sxtw
  415e68:	b.ge	416518 <ferror@plt+0x14928>  // b.tcont
  415e6c:	tst	w22, #0x7fffff80
  415e70:	b.ne	415e60 <ferror@plt+0x14270>  // b.any
  415e74:	bl	401a00 <__ctype_b_loc@plt>
  415e78:	ldr	x8, [x0]
  415e7c:	ldrh	w8, [x8, x22, lsl #1]
  415e80:	tbz	w8, #9, 415e60 <ferror@plt+0x14270>
  415e84:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415e88:	ldr	w0, [x8, #4016]
  415e8c:	mov	w1, w22
  415e90:	bl	40257c <ferror@plt+0x98c>
  415e94:	ldr	w21, [x23, #3008]
  415e98:	b	415e60 <ferror@plt+0x14270>
  415e9c:	str	x21, [sp, #16]
  415ea0:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  415ea4:	ldr	w23, [x21, #3008]
  415ea8:	cmp	w23, #0x1
  415eac:	b.lt	4165e8 <ferror@plt+0x149f8>  // b.tstop
  415eb0:	mov	x22, xzr
  415eb4:	b	415ec4 <ferror@plt+0x142d4>
  415eb8:	add	x22, x22, #0x1
  415ebc:	cmp	x22, w23, sxtw
  415ec0:	b.ge	4165e0 <ferror@plt+0x149f0>  // b.tcont
  415ec4:	tst	w22, #0x7fffff80
  415ec8:	b.ne	415eb8 <ferror@plt+0x142c8>  // b.any
  415ecc:	bl	401a00 <__ctype_b_loc@plt>
  415ed0:	ldr	x8, [x0]
  415ed4:	ldrh	w8, [x8, x22, lsl #1]
  415ed8:	tbz	w8, #14, 415eb8 <ferror@plt+0x142c8>
  415edc:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415ee0:	ldr	w0, [x8, #4016]
  415ee4:	mov	w1, w22
  415ee8:	bl	40257c <ferror@plt+0x98c>
  415eec:	ldr	w23, [x21, #3008]
  415ef0:	b	415eb8 <ferror@plt+0x142c8>
  415ef4:	str	x21, [sp, #16]
  415ef8:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  415efc:	ldr	w23, [x21, #3008]
  415f00:	cmp	w23, #0x1
  415f04:	b.lt	4165e8 <ferror@plt+0x149f8>  // b.tstop
  415f08:	mov	x22, xzr
  415f0c:	b	415f1c <ferror@plt+0x1432c>
  415f10:	add	x22, x22, #0x1
  415f14:	cmp	x22, w23, sxtw
  415f18:	b.ge	4165e0 <ferror@plt+0x149f0>  // b.tcont
  415f1c:	tst	w22, #0x7fffff80
  415f20:	b.ne	415f10 <ferror@plt+0x14320>  // b.any
  415f24:	bl	401a00 <__ctype_b_loc@plt>
  415f28:	ldr	x8, [x0]
  415f2c:	ldrh	w8, [x8, x22, lsl #1]
  415f30:	tbz	w8, #2, 415f10 <ferror@plt+0x14320>
  415f34:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415f38:	ldr	w0, [x8, #4016]
  415f3c:	mov	w1, w22
  415f40:	bl	40257c <ferror@plt+0x98c>
  415f44:	ldr	w23, [x21, #3008]
  415f48:	b	415f10 <ferror@plt+0x14320>
  415f4c:	str	x21, [sp, #16]
  415f50:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  415f54:	ldr	w23, [x21, #3008]
  415f58:	cmp	w23, #0x1
  415f5c:	b.lt	4165e8 <ferror@plt+0x149f8>  // b.tstop
  415f60:	mov	x22, xzr
  415f64:	b	415f74 <ferror@plt+0x14384>
  415f68:	add	x22, x22, #0x1
  415f6c:	cmp	x22, w23, sxtw
  415f70:	b.ge	4165e0 <ferror@plt+0x149f0>  // b.tcont
  415f74:	tst	w22, #0x7fffff80
  415f78:	b.ne	415f68 <ferror@plt+0x14378>  // b.any
  415f7c:	bl	401a00 <__ctype_b_loc@plt>
  415f80:	ldr	x8, [x0]
  415f84:	ldrh	w8, [x8, x22, lsl #1]
  415f88:	tbz	w8, #13, 415f68 <ferror@plt+0x14378>
  415f8c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415f90:	ldr	w0, [x8, #4016]
  415f94:	mov	w1, w22
  415f98:	bl	40257c <ferror@plt+0x98c>
  415f9c:	ldr	w23, [x21, #3008]
  415fa0:	b	415f68 <ferror@plt+0x14378>
  415fa4:	str	x21, [sp, #16]
  415fa8:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  415fac:	ldr	w23, [x21, #3008]
  415fb0:	cmp	w23, #0x1
  415fb4:	b.lt	4165e8 <ferror@plt+0x149f8>  // b.tstop
  415fb8:	mov	x22, xzr
  415fbc:	b	415fcc <ferror@plt+0x143dc>
  415fc0:	add	x22, x22, #0x1
  415fc4:	cmp	x22, w23, sxtw
  415fc8:	b.ge	4165e0 <ferror@plt+0x149f0>  // b.tcont
  415fcc:	tst	w22, #0x7fffff80
  415fd0:	b.ne	415fc0 <ferror@plt+0x143d0>  // b.any
  415fd4:	bl	401a00 <__ctype_b_loc@plt>
  415fd8:	ldr	x8, [x0]
  415fdc:	ldrh	w8, [x8, x22, lsl #1]
  415fe0:	tbz	w8, #12, 415fc0 <ferror@plt+0x143d0>
  415fe4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  415fe8:	ldr	w0, [x8, #4016]
  415fec:	mov	w1, w22
  415ff0:	bl	40257c <ferror@plt+0x98c>
  415ff4:	ldr	w23, [x21, #3008]
  415ff8:	b	415fc0 <ferror@plt+0x143d0>
  415ffc:	adrp	x23, 462000 <stdin@@GLIBC_2.17+0x3330>
  416000:	str	x21, [sp, #16]
  416004:	ldr	w21, [x23, #3008]
  416008:	cmp	w21, #0x1
  41600c:	b.lt	41657c <ferror@plt+0x1498c>  // b.tstop
  416010:	mov	x22, xzr
  416014:	b	416024 <ferror@plt+0x14434>
  416018:	add	x22, x22, #0x1
  41601c:	cmp	x22, w21, sxtw
  416020:	b.ge	41657c <ferror@plt+0x1498c>  // b.tcont
  416024:	tst	w22, #0x7fffff80
  416028:	b.ne	416018 <ferror@plt+0x14428>  // b.any
  41602c:	bl	401a00 <__ctype_b_loc@plt>
  416030:	ldr	x8, [x0]
  416034:	ldrh	w8, [x8, x22, lsl #1]
  416038:	tbz	w8, #8, 416018 <ferror@plt+0x14428>
  41603c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416040:	ldr	w0, [x8, #4016]
  416044:	mov	w1, w22
  416048:	bl	40257c <ferror@plt+0x98c>
  41604c:	ldr	w21, [x23, #3008]
  416050:	b	416018 <ferror@plt+0x14428>
  416054:	str	x21, [sp, #16]
  416058:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  41605c:	ldr	w24, [x21, #3008]
  416060:	cmp	w24, #0x1
  416064:	b.lt	416470 <ferror@plt+0x14880>  // b.tstop
  416068:	bl	401a00 <__ctype_b_loc@plt>
  41606c:	mov	x22, x0
  416070:	mov	x23, xzr
  416074:	b	416084 <ferror@plt+0x14494>
  416078:	add	x23, x23, #0x1
  41607c:	cmp	x23, w24, sxtw
  416080:	b.ge	415244 <ferror@plt+0x13654>  // b.tcont
  416084:	ldr	x8, [x22]
  416088:	ldrh	w8, [x8, x23, lsl #1]
  41608c:	tbnz	w8, #3, 416078 <ferror@plt+0x14488>
  416090:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416094:	ldr	w0, [x8, #4016]
  416098:	mov	w1, w23
  41609c:	bl	40257c <ferror@plt+0x98c>
  4160a0:	ldr	w24, [x21, #3008]
  4160a4:	b	416078 <ferror@plt+0x14488>
  4160a8:	str	x21, [sp, #16]
  4160ac:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  4160b0:	ldr	w24, [x21, #3008]
  4160b4:	cmp	w24, #0x1
  4160b8:	b.lt	416470 <ferror@plt+0x14880>  // b.tstop
  4160bc:	bl	401a00 <__ctype_b_loc@plt>
  4160c0:	mov	x22, x0
  4160c4:	mov	x23, xzr
  4160c8:	b	4160d8 <ferror@plt+0x144e8>
  4160cc:	add	x23, x23, #0x1
  4160d0:	cmp	x23, w24, sxtw
  4160d4:	b.ge	415244 <ferror@plt+0x13654>  // b.tcont
  4160d8:	ldr	x8, [x22]
  4160dc:	ldrh	w8, [x8, x23, lsl #1]
  4160e0:	tbnz	w8, #10, 4160cc <ferror@plt+0x144dc>
  4160e4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4160e8:	ldr	w0, [x8, #4016]
  4160ec:	mov	w1, w23
  4160f0:	bl	40257c <ferror@plt+0x98c>
  4160f4:	ldr	w24, [x21, #3008]
  4160f8:	b	4160cc <ferror@plt+0x144dc>
  4160fc:	str	x21, [sp, #16]
  416100:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  416104:	ldr	w8, [x21, #3008]
  416108:	cmp	w8, #0x1
  41610c:	b.lt	416604 <ferror@plt+0x14a14>  // b.tstop
  416110:	mov	w22, wzr
  416114:	b	416124 <ferror@plt+0x14534>
  416118:	add	w22, w22, #0x1
  41611c:	cmp	w22, w8
  416120:	b.ge	41568c <ferror@plt+0x13a9c>  // b.tcont
  416124:	cmp	w22, #0x9
  416128:	b.eq	416118 <ferror@plt+0x14528>  // b.none
  41612c:	cmp	w22, #0x20
  416130:	b.eq	416118 <ferror@plt+0x14528>  // b.none
  416134:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416138:	ldr	w0, [x8, #4016]
  41613c:	mov	w1, w22
  416140:	bl	40257c <ferror@plt+0x98c>
  416144:	ldr	w8, [x21, #3008]
  416148:	b	416118 <ferror@plt+0x14528>
  41614c:	str	x21, [sp, #16]
  416150:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  416154:	ldr	w24, [x21, #3008]
  416158:	cmp	w24, #0x1
  41615c:	b.lt	416470 <ferror@plt+0x14880>  // b.tstop
  416160:	bl	401a00 <__ctype_b_loc@plt>
  416164:	mov	x22, x0
  416168:	mov	x23, xzr
  41616c:	b	41617c <ferror@plt+0x1458c>
  416170:	add	x23, x23, #0x1
  416174:	cmp	x23, w24, sxtw
  416178:	b.ge	415244 <ferror@plt+0x13654>  // b.tcont
  41617c:	ldr	x8, [x22]
  416180:	ldrh	w8, [x8, x23, lsl #1]
  416184:	tbnz	w8, #1, 416170 <ferror@plt+0x14580>
  416188:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  41618c:	ldr	w0, [x8, #4016]
  416190:	mov	w1, w23
  416194:	bl	40257c <ferror@plt+0x98c>
  416198:	ldr	w24, [x21, #3008]
  41619c:	b	416170 <ferror@plt+0x14580>
  4161a0:	str	x21, [sp, #16]
  4161a4:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  4161a8:	ldr	w24, [x21, #3008]
  4161ac:	cmp	w24, #0x1
  4161b0:	b.lt	416470 <ferror@plt+0x14880>  // b.tstop
  4161b4:	bl	401a00 <__ctype_b_loc@plt>
  4161b8:	mov	x22, x0
  4161bc:	mov	x23, xzr
  4161c0:	b	4161d0 <ferror@plt+0x145e0>
  4161c4:	add	x23, x23, #0x1
  4161c8:	cmp	x23, w24, sxtw
  4161cc:	b.ge	415244 <ferror@plt+0x13654>  // b.tcont
  4161d0:	ldr	x8, [x22]
  4161d4:	ldrh	w8, [x8, x23, lsl #1]
  4161d8:	tbnz	w8, #11, 4161c4 <ferror@plt+0x145d4>
  4161dc:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4161e0:	ldr	w0, [x8, #4016]
  4161e4:	mov	w1, w23
  4161e8:	bl	40257c <ferror@plt+0x98c>
  4161ec:	ldr	w24, [x21, #3008]
  4161f0:	b	4161c4 <ferror@plt+0x145d4>
  4161f4:	str	x21, [sp, #16]
  4161f8:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  4161fc:	ldr	w24, [x21, #3008]
  416200:	cmp	w24, #0x1
  416204:	b.lt	416470 <ferror@plt+0x14880>  // b.tstop
  416208:	bl	401a00 <__ctype_b_loc@plt>
  41620c:	mov	x22, x0
  416210:	mov	x23, xzr
  416214:	b	416224 <ferror@plt+0x14634>
  416218:	add	x23, x23, #0x1
  41621c:	cmp	x23, w24, sxtw
  416220:	b.ge	415244 <ferror@plt+0x13654>  // b.tcont
  416224:	ldr	x8, [x22]
  416228:	ldrsh	w8, [x8, x23, lsl #1]
  41622c:	tbnz	w8, #31, 416218 <ferror@plt+0x14628>
  416230:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416234:	ldr	w0, [x8, #4016]
  416238:	mov	w1, w23
  41623c:	bl	40257c <ferror@plt+0x98c>
  416240:	ldr	w24, [x21, #3008]
  416244:	b	416218 <ferror@plt+0x14628>
  416248:	str	x21, [sp, #16]
  41624c:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  416250:	ldr	w24, [x21, #3008]
  416254:	cmp	w24, #0x1
  416258:	b.lt	416470 <ferror@plt+0x14880>  // b.tstop
  41625c:	bl	401a00 <__ctype_b_loc@plt>
  416260:	mov	x22, x0
  416264:	mov	x23, xzr
  416268:	b	416278 <ferror@plt+0x14688>
  41626c:	add	x23, x23, #0x1
  416270:	cmp	x23, w24, sxtw
  416274:	b.ge	415244 <ferror@plt+0x13654>  // b.tcont
  416278:	ldr	x8, [x22]
  41627c:	ldrh	w8, [x8, x23, lsl #1]
  416280:	tbnz	w8, #14, 41626c <ferror@plt+0x1467c>
  416284:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416288:	ldr	w0, [x8, #4016]
  41628c:	mov	w1, w23
  416290:	bl	40257c <ferror@plt+0x98c>
  416294:	ldr	w24, [x21, #3008]
  416298:	b	41626c <ferror@plt+0x1467c>
  41629c:	str	x21, [sp, #16]
  4162a0:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  4162a4:	ldr	w24, [x21, #3008]
  4162a8:	cmp	w24, #0x1
  4162ac:	b.lt	416470 <ferror@plt+0x14880>  // b.tstop
  4162b0:	bl	401a00 <__ctype_b_loc@plt>
  4162b4:	mov	x22, x0
  4162b8:	mov	x23, xzr
  4162bc:	b	4162cc <ferror@plt+0x146dc>
  4162c0:	add	x23, x23, #0x1
  4162c4:	cmp	x23, w24, sxtw
  4162c8:	b.ge	415244 <ferror@plt+0x13654>  // b.tcont
  4162cc:	ldr	x8, [x22]
  4162d0:	ldrh	w8, [x8, x23, lsl #1]
  4162d4:	tbnz	w8, #2, 4162c0 <ferror@plt+0x146d0>
  4162d8:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4162dc:	ldr	w0, [x8, #4016]
  4162e0:	mov	w1, w23
  4162e4:	bl	40257c <ferror@plt+0x98c>
  4162e8:	ldr	w24, [x21, #3008]
  4162ec:	b	4162c0 <ferror@plt+0x146d0>
  4162f0:	str	x21, [sp, #16]
  4162f4:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  4162f8:	ldr	w24, [x21, #3008]
  4162fc:	cmp	w24, #0x1
  416300:	b.lt	416470 <ferror@plt+0x14880>  // b.tstop
  416304:	bl	401a00 <__ctype_b_loc@plt>
  416308:	mov	x22, x0
  41630c:	mov	x23, xzr
  416310:	b	416320 <ferror@plt+0x14730>
  416314:	add	x23, x23, #0x1
  416318:	cmp	x23, w24, sxtw
  41631c:	b.ge	415244 <ferror@plt+0x13654>  // b.tcont
  416320:	ldr	x8, [x22]
  416324:	ldrh	w8, [x8, x23, lsl #1]
  416328:	tbnz	w8, #13, 416314 <ferror@plt+0x14724>
  41632c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416330:	ldr	w0, [x8, #4016]
  416334:	mov	w1, w23
  416338:	bl	40257c <ferror@plt+0x98c>
  41633c:	ldr	w24, [x21, #3008]
  416340:	b	416314 <ferror@plt+0x14724>
  416344:	str	x21, [sp, #16]
  416348:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  41634c:	ldr	w24, [x21, #3008]
  416350:	cmp	w24, #0x1
  416354:	b.lt	416470 <ferror@plt+0x14880>  // b.tstop
  416358:	bl	401a00 <__ctype_b_loc@plt>
  41635c:	mov	x22, x0
  416360:	mov	x23, xzr
  416364:	b	416374 <ferror@plt+0x14784>
  416368:	add	x23, x23, #0x1
  41636c:	cmp	x23, w24, sxtw
  416370:	b.ge	415244 <ferror@plt+0x13654>  // b.tcont
  416374:	ldr	x8, [x22]
  416378:	ldrh	w8, [x8, x23, lsl #1]
  41637c:	tbnz	w8, #12, 416368 <ferror@plt+0x14778>
  416380:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416384:	ldr	w0, [x8, #4016]
  416388:	mov	w1, w23
  41638c:	bl	40257c <ferror@plt+0x98c>
  416390:	ldr	w24, [x21, #3008]
  416394:	b	416368 <ferror@plt+0x14778>
  416398:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  41639c:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  4163a0:	ldr	x8, [x8, #1680]
  4163a4:	ldr	x9, [x9, #1688]
  4163a8:	ldr	w8, [x8, x9, lsl #2]
  4163ac:	tbnz	w8, #0, 4166b0 <ferror@plt+0x14ac0>
  4163b0:	str	x21, [sp, #16]
  4163b4:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  4163b8:	ldr	w24, [x21, #3008]
  4163bc:	cmp	w24, #0x1
  4163c0:	b.lt	416470 <ferror@plt+0x14880>  // b.tstop
  4163c4:	bl	401a00 <__ctype_b_loc@plt>
  4163c8:	mov	x22, x0
  4163cc:	mov	x23, xzr
  4163d0:	b	4163e0 <ferror@plt+0x147f0>
  4163d4:	add	x23, x23, #0x1
  4163d8:	cmp	x23, w24, sxtw
  4163dc:	b.ge	415244 <ferror@plt+0x13654>  // b.tcont
  4163e0:	ldr	x8, [x22]
  4163e4:	ldrh	w8, [x8, x23, lsl #1]
  4163e8:	tbnz	w8, #9, 4163d4 <ferror@plt+0x147e4>
  4163ec:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4163f0:	ldr	w0, [x8, #4016]
  4163f4:	mov	w1, w23
  4163f8:	bl	40257c <ferror@plt+0x98c>
  4163fc:	ldr	w24, [x21, #3008]
  416400:	b	4163d4 <ferror@plt+0x147e4>
  416404:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  416408:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  41640c:	ldr	x8, [x8, #1680]
  416410:	ldr	x9, [x9, #1688]
  416414:	ldr	w8, [x8, x9, lsl #2]
  416418:	tbnz	w8, #0, 4166bc <ferror@plt+0x14acc>
  41641c:	str	x21, [sp, #16]
  416420:	adrp	x21, 462000 <stdin@@GLIBC_2.17+0x3330>
  416424:	ldr	w24, [x21, #3008]
  416428:	cmp	w24, #0x1
  41642c:	b.lt	416470 <ferror@plt+0x14880>  // b.tstop
  416430:	bl	401a00 <__ctype_b_loc@plt>
  416434:	mov	x22, x0
  416438:	mov	x23, xzr
  41643c:	b	41644c <ferror@plt+0x1485c>
  416440:	add	x23, x23, #0x1
  416444:	cmp	x23, w24, sxtw
  416448:	b.ge	415244 <ferror@plt+0x13654>  // b.tcont
  41644c:	ldr	x8, [x22]
  416450:	ldrh	w8, [x8, x23, lsl #1]
  416454:	tbnz	w8, #8, 416440 <ferror@plt+0x14850>
  416458:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  41645c:	ldr	w0, [x8, #4016]
  416460:	mov	w1, w23
  416464:	bl	40257c <ferror@plt+0x98c>
  416468:	ldr	w24, [x21, #3008]
  41646c:	b	416440 <ferror@plt+0x14850>
  416470:	ldr	x21, [sp, #16]
  416474:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  416478:	b	416624 <ferror@plt+0x14a34>
  41647c:	adrp	x9, 456000 <ferror@plt+0x54410>
  416480:	ldr	w8, [x26]
  416484:	ldr	w9, [x9, #600]
  416488:	cmp	w8, w9
  41648c:	b.ne	4164a8 <ferror@plt+0x148b8>  // b.any
  416490:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  416494:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  416498:	ldr	x8, [x8, #2648]
  41649c:	ldrsw	x9, [x9, #568]
  4164a0:	mov	w10, #0x1                   	// #1
  4164a4:	strb	w10, [x8, x9]
  4164a8:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4164ac:	ldr	w10, [x8, #3964]
  4164b0:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  4164b4:	adrp	x11, 45f000 <stdin@@GLIBC_2.17+0x330>
  4164b8:	ldr	x9, [x9, #1680]
  4164bc:	ldr	x11, [x11, #1688]
  4164c0:	add	w10, w10, #0x1
  4164c4:	str	w10, [x8, #3964]
  4164c8:	ldr	w8, [x9, x11, lsl #2]
  4164cc:	tbz	w8, #0, 41660c <ferror@plt+0x14a1c>
  4164d0:	ldr	w0, [x26]
  4164d4:	bl	402de4 <ferror@plt+0x11f4>
  4164d8:	tbz	w0, #0, 41660c <ferror@plt+0x14a1c>
  4164dc:	ldr	w0, [x26]
  4164e0:	bl	412fe4 <ferror@plt+0x113f4>
  4164e4:	ldr	w8, [x26]
  4164e8:	str	x21, [sp, #16]
  4164ec:	mov	w21, w0
  4164f0:	mov	w0, w8
  4164f4:	bl	402e14 <ferror@plt+0x1224>
  4164f8:	bl	412fe4 <ferror@plt+0x113f4>
  4164fc:	mov	w1, w0
  416500:	mov	w0, w21
  416504:	ldr	x21, [sp, #16]
  416508:	bl	41418c <ferror@plt+0x1259c>
  41650c:	b	416614 <ferror@plt+0x14a24>
  416510:	mov	w0, #0x101                 	// #257
  416514:	b	4165fc <ferror@plt+0x14a0c>
  416518:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  41651c:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  416520:	ldr	x8, [x8, #1680]
  416524:	ldr	x9, [x9, #1688]
  416528:	ldr	w8, [x8, x9, lsl #2]
  41652c:	tbz	w8, #0, 4165e0 <ferror@plt+0x149f0>
  416530:	cmp	w21, #0x1
  416534:	b.lt	4165e0 <ferror@plt+0x149f0>  // b.tstop
  416538:	mov	x22, xzr
  41653c:	b	41654c <ferror@plt+0x1495c>
  416540:	add	x22, x22, #0x1
  416544:	cmp	x22, w21, sxtw
  416548:	b.ge	4165e0 <ferror@plt+0x149f0>  // b.tcont
  41654c:	tst	w22, #0x7fffff80
  416550:	b.ne	416540 <ferror@plt+0x14950>  // b.any
  416554:	bl	401a00 <__ctype_b_loc@plt>
  416558:	ldr	x8, [x0]
  41655c:	ldrh	w8, [x8, x22, lsl #1]
  416560:	tbz	w8, #8, 416540 <ferror@plt+0x14950>
  416564:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416568:	ldr	w0, [x8, #4016]
  41656c:	mov	w1, w22
  416570:	bl	40257c <ferror@plt+0x98c>
  416574:	ldr	w21, [x23, #3008]
  416578:	b	416540 <ferror@plt+0x14950>
  41657c:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  416580:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  416584:	ldr	x8, [x8, #1680]
  416588:	ldr	x9, [x9, #1688]
  41658c:	ldr	w8, [x8, x9, lsl #2]
  416590:	tbz	w8, #0, 4165e0 <ferror@plt+0x149f0>
  416594:	cmp	w21, #0x1
  416598:	b.lt	4165e0 <ferror@plt+0x149f0>  // b.tstop
  41659c:	mov	x22, xzr
  4165a0:	b	4165b0 <ferror@plt+0x149c0>
  4165a4:	add	x22, x22, #0x1
  4165a8:	cmp	x22, w21, sxtw
  4165ac:	b.ge	4165e0 <ferror@plt+0x149f0>  // b.tcont
  4165b0:	tst	w22, #0x7fffff80
  4165b4:	b.ne	4165a4 <ferror@plt+0x149b4>  // b.any
  4165b8:	bl	401a00 <__ctype_b_loc@plt>
  4165bc:	ldr	x8, [x0]
  4165c0:	ldrh	w8, [x8, x22, lsl #1]
  4165c4:	tbz	w8, #9, 4165a4 <ferror@plt+0x149b4>
  4165c8:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4165cc:	ldr	w0, [x8, #4016]
  4165d0:	mov	w1, w22
  4165d4:	bl	40257c <ferror@plt+0x98c>
  4165d8:	ldr	w21, [x23, #3008]
  4165dc:	b	4165a4 <ferror@plt+0x149b4>
  4165e0:	adrp	x22, 428000 <ferror@plt+0x26410>
  4165e4:	add	x22, x22, #0xcfb
  4165e8:	ldr	x21, [sp, #16]
  4165ec:	adrp	x23, 428000 <ferror@plt+0x26410>
  4165f0:	add	x23, x23, #0xd9e
  4165f4:	b	416624 <ferror@plt+0x14a34>
  4165f8:	mov	w0, w8
  4165fc:	bl	412fe4 <ferror@plt+0x113f4>
  416600:	b	416620 <ferror@plt+0x14a30>
  416604:	ldr	x21, [sp, #16]
  416608:	b	416624 <ferror@plt+0x14a34>
  41660c:	ldr	w0, [x26]
  416610:	bl	412fe4 <ferror@plt+0x113f4>
  416614:	mov	w1, w0
  416618:	ldur	w0, [x26, #-4]
  41661c:	bl	41329c <ferror@plt+0x116ac>
  416620:	str	w0, [sp, #52]
  416624:	ldr	x9, [sp, #32]
  416628:	adrp	x8, 428000 <ferror@plt+0x26410>
  41662c:	add	x8, x8, #0xfd0
  416630:	sub	x26, x26, x21, lsl #2
  416634:	ldrb	w8, [x8, x9]
  416638:	ldr	w9, [sp, #52]
  41663c:	sub	x20, x20, x21, lsl #1
  416640:	sub	x8, x8, #0x45
  416644:	str	w9, [x26, #4]!
  416648:	adrp	x9, 429000 <ferror@plt+0x27410>
  41664c:	add	x9, x9, #0x32
  416650:	ldrsh	w9, [x9, x8, lsl #1]
  416654:	ldrsh	w10, [x20]
  416658:	add	w9, w10, w9
  41665c:	cmp	w9, #0xa1
  416660:	b.hi	41667c <ferror@plt+0x14a8c>  // b.pmore
  416664:	ldrsb	w11, [x22, x9]
  416668:	and	w10, w10, #0xffff
  41666c:	cmp	w10, w11, uxth
  416670:	b.ne	41667c <ferror@plt+0x14a8c>  // b.any
  416674:	ldrsh	w23, [x23, x9, lsl #1]
  416678:	b	416688 <ferror@plt+0x14a98>
  41667c:	adrp	x9, 429000 <ferror@plt+0x27410>
  416680:	add	x9, x9, #0x68
  416684:	ldrsb	w23, [x9, x8]
  416688:	add	x20, x20, #0x2
  41668c:	b	414b38 <ferror@plt+0x12f48>
  416690:	adrp	x23, 428000 <ferror@plt+0x26410>
  416694:	add	x23, x23, #0xd9e
  416698:	b	416624 <ferror@plt+0x14a34>
  41669c:	ldr	w8, [x23, #1672]
  4166a0:	neg	w0, w8
  4166a4:	bl	412fe4 <ferror@plt+0x113f4>
  4166a8:	str	w0, [sp, #52]
  4166ac:	b	4168c8 <ferror@plt+0x14cd8>
  4166b0:	adrp	x1, 429000 <ferror@plt+0x27410>
  4166b4:	add	x1, x1, #0x2b8
  4166b8:	b	4166c4 <ferror@plt+0x14ad4>
  4166bc:	adrp	x1, 429000 <ferror@plt+0x27410>
  4166c0:	add	x1, x1, #0x2ec
  4166c4:	mov	w2, #0x5                   	// #5
  4166c8:	mov	x0, xzr
  4166cc:	bl	401ae0 <dcgettext@plt>
  4166d0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4166d4:	ldr	w8, [x8, #2636]
  4166d8:	cbnz	w8, 416624 <ferror@plt+0x14a34>
  4166dc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  4166e0:	ldr	w22, [x8, #1332]
  4166e4:	adrp	x2, 429000 <ferror@plt+0x27410>
  4166e8:	mov	x3, x0
  4166ec:	add	x2, x2, #0x34b
  4166f0:	add	x0, sp, #0x4e8
  4166f4:	mov	w1, #0x800                 	// #2048
  4166f8:	bl	401860 <snprintf@plt>
  4166fc:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  416700:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416704:	ldr	x0, [x8, #3264]
  416708:	ldr	x2, [x9, #3608]
  41670c:	adrp	x1, 429000 <ferror@plt+0x27410>
  416710:	add	x1, x1, #0x357
  416714:	add	x4, sp, #0x4e8
  416718:	mov	w3, w22
  41671c:	adrp	x22, 428000 <ferror@plt+0x26410>
  416720:	add	x22, x22, #0xcfb
  416724:	bl	401bc0 <fprintf@plt>
  416728:	b	416624 <ferror@plt+0x14a34>
  41672c:	adrp	x22, 463000 <stdin@@GLIBC_2.17+0x4330>
  416730:	ldr	w8, [x22, #1340]
  416734:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  416738:	cmp	w8, #0x1
  41673c:	b.lt	415238 <ferror@plt+0x13648>  // b.tstop
  416740:	mov	w9, #0x1                   	// #1
  416744:	b	416758 <ferror@plt+0x14b68>
  416748:	cmp	w9, w8
  41674c:	add	w9, w9, #0x1
  416750:	str	w9, [x23, #3984]
  416754:	b.ge	415238 <ferror@plt+0x13648>  // b.tcont
  416758:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  41675c:	ldr	x10, [x10, #2616]
  416760:	ldr	w10, [x10, w9, sxtw #2]
  416764:	cbnz	w10, 416748 <ferror@plt+0x14b58>
  416768:	ldr	x8, [x21, #2744]
  41676c:	sxtw	x9, w9
  416770:	ldr	w1, [x11, #3988]
  416774:	ldr	w0, [x8, x9, lsl #2]
  416778:	bl	413c30 <ferror@plt+0x12040>
  41677c:	ldr	x8, [x21, #2744]
  416780:	ldrsw	x9, [x23, #3984]
  416784:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  416788:	str	w0, [x8, x9, lsl #2]
  41678c:	ldr	w9, [x23, #3984]
  416790:	ldr	w8, [x22, #1340]
  416794:	b	416748 <ferror@plt+0x14b58>
  416798:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41679c:	ldr	w9, [x9, #3040]
  4167a0:	ldr	x21, [sp, #16]
  4167a4:	adrp	x22, 428000 <ferror@plt+0x26410>
  4167a8:	adrp	x23, 428000 <ferror@plt+0x26410>
  4167ac:	mov	w10, #0x1                   	// #1
  4167b0:	cmp	w9, #0x2
  4167b4:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  4167b8:	add	x22, x22, #0xcfb
  4167bc:	add	x23, x23, #0xd9e
  4167c0:	str	w10, [x8, #3048]
  4167c4:	b.lt	416624 <ferror@plt+0x14a34>  // b.tstop
  4167c8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  4167cc:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  4167d0:	adrp	x10, 45e000 <ferror@plt+0x5c410>
  4167d4:	ldr	w3, [x8, #1332]
  4167d8:	ldr	x0, [x9, #3264]
  4167dc:	ldr	x2, [x10, #3608]
  4167e0:	adrp	x1, 429000 <ferror@plt+0x27410>
  4167e4:	adrp	x4, 429000 <ferror@plt+0x27410>
  4167e8:	add	x1, x1, #0x357
  4167ec:	add	x4, x4, #0x11d
  4167f0:	bl	401bc0 <fprintf@plt>
  4167f4:	b	416624 <ferror@plt+0x14a34>
  4167f8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  4167fc:	ldr	w8, [x8, #1340]
  416800:	cmp	w8, #0x1
  416804:	b.lt	416960 <ferror@plt+0x14d70>  // b.tstop
  416808:	mov	w9, #0x1                   	// #1
  41680c:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  416810:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  416814:	b	416828 <ferror@plt+0x14c38>
  416818:	cmp	w9, w8
  41681c:	add	w9, w9, #0x1
  416820:	str	w9, [x23, #3984]
  416824:	b.ge	4165e8 <ferror@plt+0x149f8>  // b.tcont
  416828:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  41682c:	ldr	x10, [x10, #2616]
  416830:	ldr	w10, [x10, w9, sxtw #2]
  416834:	cbnz	w10, 416818 <ferror@plt+0x14c28>
  416838:	ldr	x8, [x21, #2520]
  41683c:	sxtw	x9, w9
  416840:	ldr	w1, [x11, #3988]
  416844:	ldr	w0, [x8, x9, lsl #2]
  416848:	bl	413c30 <ferror@plt+0x12040>
  41684c:	ldr	x8, [x21, #2520]
  416850:	ldrsw	x9, [x23, #3984]
  416854:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  416858:	str	w0, [x8, x9, lsl #2]
  41685c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416860:	ldr	w9, [x23, #3984]
  416864:	ldr	w8, [x8, #1340]
  416868:	b	416818 <ferror@plt+0x14c28>
  41686c:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  416870:	ldr	x8, [x8, #576]
  416874:	adrp	x2, 429000 <ferror@plt+0x27410>
  416878:	add	x2, x2, #0x1ad
  41687c:	mov	w1, #0x800                 	// #2048
  416880:	ldr	x3, [x8, w0, sxtw #3]
  416884:	add	x0, sp, #0xce8
  416888:	bl	401860 <snprintf@plt>
  41688c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  416890:	ldr	w8, [x8, #2636]
  416894:	cbz	w8, 416f0c <ferror@plt+0x1531c>
  416898:	ldr	w9, [x21, #3984]
  41689c:	ldr	w8, [x22, #3976]
  4168a0:	adrp	x13, 465000 <stdin@@GLIBC_2.17+0x6330>
  4168a4:	adrp	x14, 465000 <stdin@@GLIBC_2.17+0x6330>
  4168a8:	cmp	w9, w8
  4168ac:	mov	x21, x23
  4168b0:	b.le	4168c8 <ferror@plt+0x14cd8>
  4168b4:	ldr	w9, [x13, #3992]
  4168b8:	ldr	x10, [x14, #4008]
  4168bc:	add	w8, w8, #0x1
  4168c0:	str	w8, [x22, #3976]
  4168c4:	str	w9, [x10, w8, sxtw #2]
  4168c8:	adrp	x22, 428000 <ferror@plt+0x26410>
  4168cc:	adrp	x23, 428000 <ferror@plt+0x26410>
  4168d0:	add	x22, x22, #0xcfb
  4168d4:	add	x23, x23, #0xd9e
  4168d8:	b	416624 <ferror@plt+0x14a34>
  4168dc:	ldr	w12, [x8, #3976]
  4168e0:	cbz	w12, 416968 <ferror@plt+0x14d78>
  4168e4:	bl	417014 <ferror@plt+0x15424>
  4168e8:	b	416624 <ferror@plt+0x14a34>
  4168ec:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4168f0:	ldr	w8, [x8, #3964]
  4168f4:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  4168f8:	str	w8, [x9, #3948]
  4168fc:	b	4155a8 <ferror@plt+0x139b8>
  416900:	adrp	x1, 429000 <ferror@plt+0x27410>
  416904:	add	x1, x1, #0x219
  416908:	mov	w2, #0x5                   	// #5
  41690c:	mov	x0, xzr
  416910:	bl	401ae0 <dcgettext@plt>
  416914:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416918:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  41691c:	adrp	x10, 45e000 <ferror@plt+0x5c410>
  416920:	mov	x4, x0
  416924:	ldr	w3, [x8, #1332]
  416928:	ldr	x0, [x9, #3264]
  41692c:	ldr	x2, [x10, #3608]
  416930:	adrp	x1, 429000 <ferror@plt+0x27410>
  416934:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416938:	mov	w9, #0x1                   	// #1
  41693c:	add	x1, x1, #0x357
  416940:	str	w9, [x8, #3928]
  416944:	bl	401bc0 <fprintf@plt>
  416948:	ldur	w8, [x26, #-20]
  41694c:	str	w8, [sp, #52]
  416950:	b	416624 <ferror@plt+0x14a34>
  416954:	adrp	x22, 428000 <ferror@plt+0x26410>
  416958:	add	x22, x22, #0xcfb
  41695c:	b	416624 <ferror@plt+0x14a34>
  416960:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  416964:	b	4165e8 <ferror@plt+0x149f8>
  416968:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41696c:	ldr	w8, [x8, #2636]
  416970:	cbnz	w8, 416624 <ferror@plt+0x14a34>
  416974:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416978:	ldr	w22, [x8, #1332]
  41697c:	adrp	x2, 429000 <ferror@plt+0x27410>
  416980:	adrp	x3, 429000 <ferror@plt+0x27410>
  416984:	add	x2, x2, #0x34b
  416988:	add	x3, x3, #0x14d
  41698c:	b	4166f0 <ferror@plt+0x14b00>
  416990:	ldur	w0, [x26, #-8]
  416994:	bl	402de4 <ferror@plt+0x11f4>
  416998:	tbz	w0, #0, 416bf4 <ferror@plt+0x15004>
  41699c:	bl	401a00 <__ctype_b_loc@plt>
  4169a0:	ldr	x8, [x0]
  4169a4:	ldursw	x0, [x26, #-8]
  4169a8:	ldrsw	x9, [x26]
  4169ac:	ldrh	w10, [x8, x0, lsl #1]
  4169b0:	ldrh	w8, [x8, x9, lsl #1]
  4169b4:	eor	w8, w8, w10
  4169b8:	tbz	w8, #8, 416bf8 <ferror@plt+0x15008>
  4169bc:	adrp	x1, 429000 <ferror@plt+0x27410>
  4169c0:	add	x1, x1, #0x24f
  4169c4:	mov	w2, #0x5                   	// #5
  4169c8:	mov	x0, xzr
  4169cc:	bl	401ae0 <dcgettext@plt>
  4169d0:	ldur	w3, [x26, #-8]
  4169d4:	ldr	w4, [x26]
  4169d8:	mov	x2, x0
  4169dc:	add	x0, sp, #0xce8
  4169e0:	mov	w1, #0x800                 	// #2048
  4169e4:	bl	401860 <snprintf@plt>
  4169e8:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  4169ec:	ldr	w8, [x8, #2636]
  4169f0:	cbz	w8, 416e74 <ferror@plt+0x15284>
  4169f4:	mov	x21, x22
  4169f8:	ldur	w1, [x26, #-8]
  4169fc:	ldr	w8, [x26]
  416a00:	str	x21, [sp, #16]
  416a04:	cmp	w1, w8
  416a08:	b.gt	416dcc <ferror@plt+0x151dc>
  416a0c:	ldr	w8, [x26]
  416a10:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  416a14:	str	w1, [x21, #3984]
  416a18:	cmp	w1, w8
  416a1c:	b.gt	416a40 <ferror@plt+0x14e50>
  416a20:	ldur	w0, [x26, #-12]
  416a24:	bl	40257c <ferror@plt+0x98c>
  416a28:	ldr	w8, [x21, #3984]
  416a2c:	ldr	w9, [x26]
  416a30:	add	w1, w8, #0x1
  416a34:	cmp	w8, w9
  416a38:	str	w1, [x21, #3984]
  416a3c:	b.lt	416a20 <ferror@plt+0x14e30>  // b.tstop
  416a40:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  416a44:	ldr	w8, [x22, #3968]
  416a48:	cbz	w8, 416a60 <ferror@plt+0x14e70>
  416a4c:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  416a50:	ldur	w8, [x26, #-8]
  416a54:	ldr	w9, [x9, #3952]
  416a58:	cmp	w8, w9
  416a5c:	cset	w8, gt
  416a60:	ldr	w9, [x26]
  416a64:	adrp	x10, 45f000 <stdin@@GLIBC_2.17+0x330>
  416a68:	ldr	x10, [x10, #1680]
  416a6c:	ldr	x11, [x23, #1688]
  416a70:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  416a74:	str	w8, [x22, #3968]
  416a78:	str	w9, [x23, #3952]
  416a7c:	ldr	w8, [x10, x11, lsl #2]
  416a80:	tbz	w8, #0, 416e14 <ferror@plt+0x15224>
  416a84:	ldur	w0, [x26, #-8]
  416a88:	bl	402de4 <ferror@plt+0x11f4>
  416a8c:	tbz	w0, #0, 416e14 <ferror@plt+0x15224>
  416a90:	ldr	w0, [x26]
  416a94:	bl	402de4 <ferror@plt+0x11f4>
  416a98:	tbz	w0, #0, 416e14 <ferror@plt+0x15224>
  416a9c:	ldur	w0, [x26, #-8]
  416aa0:	bl	402e14 <ferror@plt+0x1224>
  416aa4:	ldr	w8, [x26]
  416aa8:	stur	w0, [x26, #-8]
  416aac:	mov	w0, w8
  416ab0:	bl	402e14 <ferror@plt+0x1224>
  416ab4:	ldur	w1, [x26, #-8]
  416ab8:	mov	w8, w0
  416abc:	str	w0, [x26]
  416ac0:	cmp	w1, w8
  416ac4:	str	w1, [x21, #3984]
  416ac8:	b.gt	416aec <ferror@plt+0x14efc>
  416acc:	ldur	w0, [x26, #-12]
  416ad0:	bl	40257c <ferror@plt+0x98c>
  416ad4:	ldr	w8, [x21, #3984]
  416ad8:	ldr	w9, [x26]
  416adc:	add	w1, w8, #0x1
  416ae0:	cmp	w8, w9
  416ae4:	str	w1, [x21, #3984]
  416ae8:	b.lt	416acc <ferror@plt+0x14edc>  // b.tstop
  416aec:	ldr	w8, [x22, #3968]
  416af0:	cbz	w8, 416b04 <ferror@plt+0x14f14>
  416af4:	ldur	w8, [x26, #-8]
  416af8:	ldr	w9, [x23, #3952]
  416afc:	cmp	w8, w9
  416b00:	cset	w8, gt
  416b04:	ldr	w9, [x26]
  416b08:	str	w8, [x22, #3968]
  416b0c:	str	w9, [x23, #3952]
  416b10:	b	416e14 <ferror@plt+0x15224>
  416b14:	adrp	x1, 429000 <ferror@plt+0x27410>
  416b18:	add	x1, x1, #0x22e
  416b1c:	mov	w2, #0x5                   	// #5
  416b20:	mov	x0, xzr
  416b24:	bl	401ae0 <dcgettext@plt>
  416b28:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416b2c:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416b30:	adrp	x10, 45e000 <ferror@plt+0x5c410>
  416b34:	mov	x4, x0
  416b38:	ldr	w3, [x8, #1332]
  416b3c:	ldr	x0, [x9, #3264]
  416b40:	ldr	x2, [x10, #3608]
  416b44:	adrp	x1, 429000 <ferror@plt+0x27410>
  416b48:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416b4c:	mov	w9, #0x1                   	// #1
  416b50:	add	x1, x1, #0x357
  416b54:	str	w9, [x8, #3928]
  416b58:	bl	401bc0 <fprintf@plt>
  416b5c:	ldur	w8, [x26, #-16]
  416b60:	str	w8, [sp, #52]
  416b64:	b	416624 <ferror@plt+0x14a34>
  416b68:	adrp	x1, 429000 <ferror@plt+0x27410>
  416b6c:	add	x1, x1, #0x22e
  416b70:	mov	w2, #0x5                   	// #5
  416b74:	mov	x0, xzr
  416b78:	bl	401ae0 <dcgettext@plt>
  416b7c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416b80:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416b84:	adrp	x10, 45e000 <ferror@plt+0x5c410>
  416b88:	mov	x4, x0
  416b8c:	ldr	w3, [x8, #1332]
  416b90:	ldr	x0, [x9, #3264]
  416b94:	ldr	x2, [x10, #3608]
  416b98:	adrp	x1, 429000 <ferror@plt+0x27410>
  416b9c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416ba0:	add	x1, x1, #0x357
  416ba4:	str	w21, [x8, #3928]
  416ba8:	bl	401bc0 <fprintf@plt>
  416bac:	ldur	w8, [x26, #-12]
  416bb0:	ldr	x21, [sp, #16]
  416bb4:	str	w8, [sp, #52]
  416bb8:	b	416624 <ferror@plt+0x14a34>
  416bbc:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416bc0:	ldr	w8, [x8, #3964]
  416bc4:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  416bc8:	str	w8, [x9, #3948]
  416bcc:	b	416624 <ferror@plt+0x14a34>
  416bd0:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  416bd4:	ldr	w9, [x26]
  416bd8:	str	w8, [x22, #3968]
  416bdc:	str	w9, [x10, #3952]
  416be0:	ldur	w8, [x26, #-4]
  416be4:	adrp	x22, 428000 <ferror@plt+0x26410>
  416be8:	add	x22, x22, #0xcfb
  416bec:	str	w8, [sp, #52]
  416bf0:	b	416624 <ferror@plt+0x14a34>
  416bf4:	ldur	w0, [x26, #-8]
  416bf8:	bl	402de4 <ferror@plt+0x11f4>
  416bfc:	mov	x21, x22
  416c00:	tbnz	w0, #0, 4169f8 <ferror@plt+0x14e08>
  416c04:	ldr	w0, [x26]
  416c08:	bl	402de4 <ferror@plt+0x11f4>
  416c0c:	tbnz	w0, #0, 4169f8 <ferror@plt+0x14e08>
  416c10:	ldur	w0, [x26, #-8]
  416c14:	ldr	w1, [x26]
  416c18:	bl	402d44 <ferror@plt+0x1154>
  416c1c:	tbnz	w0, #0, 4169f8 <ferror@plt+0x14e08>
  416c20:	adrp	x1, 429000 <ferror@plt+0x27410>
  416c24:	add	x1, x1, #0x24f
  416c28:	mov	w2, #0x5                   	// #5
  416c2c:	mov	x0, xzr
  416c30:	bl	401ae0 <dcgettext@plt>
  416c34:	ldur	w3, [x26, #-8]
  416c38:	ldr	w4, [x26]
  416c3c:	mov	x2, x0
  416c40:	add	x0, sp, #0xce8
  416c44:	mov	w1, #0x800                 	// #2048
  416c48:	bl	401860 <snprintf@plt>
  416c4c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  416c50:	ldr	w8, [x8, #2636]
  416c54:	cbnz	w8, 4169f8 <ferror@plt+0x14e08>
  416c58:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416c5c:	ldr	w21, [x8, #1332]
  416c60:	adrp	x2, 429000 <ferror@plt+0x27410>
  416c64:	add	x2, x2, #0x34b
  416c68:	add	x0, sp, #0x4e8
  416c6c:	add	x3, sp, #0xce8
  416c70:	mov	w1, #0x800                 	// #2048
  416c74:	bl	401860 <snprintf@plt>
  416c78:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  416c7c:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416c80:	ldr	x0, [x8, #3264]
  416c84:	ldr	x2, [x9, #3608]
  416c88:	adrp	x1, 429000 <ferror@plt+0x27410>
  416c8c:	add	x1, x1, #0x357
  416c90:	add	x4, sp, #0x4e8
  416c94:	mov	w3, w21
  416c98:	mov	x21, x22
  416c9c:	bl	401bc0 <fprintf@plt>
  416ca0:	b	4169f8 <ferror@plt+0x14e08>
  416ca4:	adrp	x2, 429000 <ferror@plt+0x27410>
  416ca8:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x4330>
  416cac:	add	x2, x2, #0x18f
  416cb0:	add	x3, x3, #0xa18
  416cb4:	add	x0, sp, #0x4e8
  416cb8:	mov	w1, #0x800                 	// #2048
  416cbc:	bl	401860 <snprintf@plt>
  416cc0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416cc4:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416cc8:	adrp	x10, 45e000 <ferror@plt+0x5c410>
  416ccc:	ldr	w3, [x8, #1332]
  416cd0:	ldr	x0, [x9, #3264]
  416cd4:	ldr	x2, [x10, #3608]
  416cd8:	adrp	x1, 429000 <ferror@plt+0x27410>
  416cdc:	add	x1, x1, #0x357
  416ce0:	add	x4, sp, #0x4e8
  416ce4:	bl	401bc0 <fprintf@plt>
  416ce8:	adrp	x23, 428000 <ferror@plt+0x26410>
  416cec:	add	x23, x23, #0xd9e
  416cf0:	b	416624 <ferror@plt+0x14a34>
  416cf4:	adrp	x1, 429000 <ferror@plt+0x27410>
  416cf8:	add	x1, x1, #0x1fd
  416cfc:	mov	w2, #0x5                   	// #5
  416d00:	mov	x0, xzr
  416d04:	bl	401ae0 <dcgettext@plt>
  416d08:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416d0c:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416d10:	adrp	x10, 45e000 <ferror@plt+0x5c410>
  416d14:	mov	x4, x0
  416d18:	ldr	w3, [x8, #1332]
  416d1c:	ldr	x0, [x9, #3264]
  416d20:	ldr	x2, [x10, #3608]
  416d24:	adrp	x1, 429000 <ferror@plt+0x27410>
  416d28:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416d2c:	add	x1, x1, #0x357
  416d30:	str	w21, [x8, #3928]
  416d34:	bl	401bc0 <fprintf@plt>
  416d38:	mov	w0, #0x101                 	// #257
  416d3c:	bl	412fe4 <ferror@plt+0x113f4>
  416d40:	ldr	w8, [x23, #3996]
  416d44:	b	415610 <ferror@plt+0x13a20>
  416d48:	adrp	x1, 429000 <ferror@plt+0x27410>
  416d4c:	add	x1, x1, #0x1fd
  416d50:	mov	w2, #0x5                   	// #5
  416d54:	mov	x0, xzr
  416d58:	bl	401ae0 <dcgettext@plt>
  416d5c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416d60:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416d64:	adrp	x10, 45e000 <ferror@plt+0x5c410>
  416d68:	mov	x4, x0
  416d6c:	ldr	w3, [x8, #1332]
  416d70:	ldr	x0, [x9, #3264]
  416d74:	ldr	x2, [x10, #3608]
  416d78:	adrp	x1, 429000 <ferror@plt+0x27410>
  416d7c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416d80:	mov	w9, #0x1                   	// #1
  416d84:	add	x1, x1, #0x357
  416d88:	str	w9, [x8, #3928]
  416d8c:	bl	401bc0 <fprintf@plt>
  416d90:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416d94:	ldr	w9, [x8, #3996]
  416d98:	cbnz	w9, 415720 <ferror@plt+0x13b30>
  416d9c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416da0:	ldr	w8, [x8, #3964]
  416da4:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  416da8:	str	w8, [x9, #3940]
  416dac:	ldur	w9, [x26, #-4]
  416db0:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416db4:	str	wzr, [x8, #3964]
  416db8:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416dbc:	str	w9, [sp, #52]
  416dc0:	mov	w9, #0x2                   	// #2
  416dc4:	str	w9, [x8, #2632]
  416dc8:	b	416624 <ferror@plt+0x14a34>
  416dcc:	adrp	x1, 429000 <ferror@plt+0x27410>
  416dd0:	add	x1, x1, #0x296
  416dd4:	mov	w2, #0x5                   	// #5
  416dd8:	mov	x0, xzr
  416ddc:	bl	401ae0 <dcgettext@plt>
  416de0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416de4:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416de8:	adrp	x10, 45e000 <ferror@plt+0x5c410>
  416dec:	mov	x4, x0
  416df0:	ldr	w3, [x8, #1332]
  416df4:	ldr	x0, [x9, #3264]
  416df8:	ldr	x2, [x10, #3608]
  416dfc:	adrp	x1, 429000 <ferror@plt+0x27410>
  416e00:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416e04:	mov	w9, #0x1                   	// #1
  416e08:	add	x1, x1, #0x357
  416e0c:	str	w9, [x8, #3928]
  416e10:	bl	401bc0 <fprintf@plt>
  416e14:	ldur	w8, [x26, #-12]
  416e18:	adrp	x22, 428000 <ferror@plt+0x26410>
  416e1c:	add	x22, x22, #0xcfb
  416e20:	str	w8, [sp, #52]
  416e24:	b	4165e8 <ferror@plt+0x149f8>
  416e28:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416e2c:	ldr	w21, [x8, #1332]
  416e30:	adrp	x2, 429000 <ferror@plt+0x27410>
  416e34:	adrp	x3, 429000 <ferror@plt+0x27410>
  416e38:	add	x2, x2, #0x34b
  416e3c:	add	x3, x3, #0x1c2
  416e40:	add	x0, sp, #0x4e8
  416e44:	mov	w1, #0x800                 	// #2048
  416e48:	bl	401860 <snprintf@plt>
  416e4c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  416e50:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416e54:	ldr	x0, [x8, #3264]
  416e58:	ldr	x2, [x9, #3608]
  416e5c:	adrp	x1, 429000 <ferror@plt+0x27410>
  416e60:	add	x1, x1, #0x357
  416e64:	add	x4, sp, #0x4e8
  416e68:	mov	w3, w21
  416e6c:	bl	401bc0 <fprintf@plt>
  416e70:	b	415608 <ferror@plt+0x13a18>
  416e74:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416e78:	ldr	w21, [x8, #1332]
  416e7c:	adrp	x2, 429000 <ferror@plt+0x27410>
  416e80:	add	x2, x2, #0x34b
  416e84:	add	x0, sp, #0x4e8
  416e88:	add	x3, sp, #0xce8
  416e8c:	mov	w1, #0x800                 	// #2048
  416e90:	bl	401860 <snprintf@plt>
  416e94:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  416e98:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416e9c:	ldr	x0, [x8, #3264]
  416ea0:	ldr	x2, [x9, #3608]
  416ea4:	adrp	x1, 429000 <ferror@plt+0x27410>
  416ea8:	add	x1, x1, #0x357
  416eac:	add	x4, sp, #0x4e8
  416eb0:	mov	w3, w21
  416eb4:	bl	401bc0 <fprintf@plt>
  416eb8:	b	4169f4 <ferror@plt+0x14e04>
  416ebc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416ec0:	ldr	w21, [x8, #1332]
  416ec4:	adrp	x2, 429000 <ferror@plt+0x27410>
  416ec8:	adrp	x3, 429000 <ferror@plt+0x27410>
  416ecc:	add	x2, x2, #0x34b
  416ed0:	add	x3, x3, #0x1c2
  416ed4:	add	x0, sp, #0x4e8
  416ed8:	mov	w1, #0x800                 	// #2048
  416edc:	bl	401860 <snprintf@plt>
  416ee0:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  416ee4:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416ee8:	ldr	x0, [x8, #3264]
  416eec:	ldr	x2, [x9, #3608]
  416ef0:	mov	w3, w21
  416ef4:	ldr	x21, [sp, #16]
  416ef8:	adrp	x1, 429000 <ferror@plt+0x27410>
  416efc:	add	x1, x1, #0x357
  416f00:	add	x4, sp, #0x4e8
  416f04:	bl	401bc0 <fprintf@plt>
  416f08:	b	415548 <ferror@plt+0x13958>
  416f0c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416f10:	ldr	w8, [x8, #1332]
  416f14:	adrp	x2, 429000 <ferror@plt+0x27410>
  416f18:	add	x2, x2, #0x34b
  416f1c:	add	x0, sp, #0x4e8
  416f20:	add	x3, sp, #0xce8
  416f24:	mov	w1, #0x800                 	// #2048
  416f28:	str	w8, [sp, #12]
  416f2c:	bl	401860 <snprintf@plt>
  416f30:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  416f34:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416f38:	ldr	x0, [x8, #3264]
  416f3c:	ldr	x2, [x9, #3608]
  416f40:	ldr	w3, [sp, #12]
  416f44:	adrp	x1, 429000 <ferror@plt+0x27410>
  416f48:	add	x1, x1, #0x357
  416f4c:	add	x4, sp, #0x4e8
  416f50:	bl	401bc0 <fprintf@plt>
  416f54:	b	416898 <ferror@plt+0x14ca8>
  416f58:	mov	w20, #0x1                   	// #1
  416f5c:	add	x8, sp, #0x358
  416f60:	cmp	x19, x8
  416f64:	b.eq	416f70 <ferror@plt+0x15380>  // b.none
  416f68:	mov	x0, x19
  416f6c:	bl	401a30 <free@plt>
  416f70:	mov	w0, w20
  416f74:	add	sp, sp, #0x1, lsl #12
  416f78:	add	sp, sp, #0x4f0
  416f7c:	ldp	x20, x19, [sp, #80]
  416f80:	ldp	x22, x21, [sp, #64]
  416f84:	ldp	x24, x23, [sp, #48]
  416f88:	ldp	x26, x25, [sp, #32]
  416f8c:	ldp	x28, x27, [sp, #16]
  416f90:	ldp	x29, x30, [sp], #96
  416f94:	ret
  416f98:	mov	w20, #0x2                   	// #2
  416f9c:	b	416f5c <ferror@plt+0x1536c>
  416fa0:	mov	w20, wzr
  416fa4:	b	416f5c <ferror@plt+0x1536c>
  416fa8:	mov	w20, #0x1                   	// #1
  416fac:	mov	x19, x21
  416fb0:	b	416f68 <ferror@plt+0x15378>
  416fb4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416fb8:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416fbc:	adrp	x10, 45e000 <ferror@plt+0x5c410>
  416fc0:	mov	x4, x0
  416fc4:	ldr	w3, [x8, #1332]
  416fc8:	ldr	x0, [x9, #3264]
  416fcc:	ldr	x2, [x10, #3608]
  416fd0:	adrp	x1, 429000 <ferror@plt+0x27410>
  416fd4:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  416fd8:	mov	w9, #0x1                   	// #1
  416fdc:	add	x1, x1, #0x357
  416fe0:	str	w9, [x8, #3928]
  416fe4:	b	401bc0 <fprintf@plt>
  416fe8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  416fec:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  416ff0:	adrp	x10, 45e000 <ferror@plt+0x5c410>
  416ff4:	ldr	w3, [x8, #1332]
  416ff8:	ldr	x8, [x9, #3264]
  416ffc:	ldr	x2, [x10, #3608]
  417000:	adrp	x1, 429000 <ferror@plt+0x27410>
  417004:	add	x1, x1, #0x357
  417008:	mov	x4, x0
  41700c:	mov	x0, x8
  417010:	b	401bc0 <fprintf@plt>
  417014:	stp	x29, x30, [sp, #-96]!
  417018:	stp	x28, x27, [sp, #16]
  41701c:	stp	x26, x25, [sp, #32]
  417020:	stp	x24, x23, [sp, #48]
  417024:	stp	x22, x21, [sp, #64]
  417028:	stp	x20, x19, [sp, #80]
  41702c:	mov	x29, sp
  417030:	sub	sp, sp, #0x1, lsl #12
  417034:	sub	sp, sp, #0x10
  417038:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  41703c:	ldr	w8, [x23, #3976]
  417040:	cmp	w8, #0x1
  417044:	b.lt	41712c <ferror@plt+0x1553c>  // b.tstop
  417048:	adrp	x19, 425000 <ferror@plt+0x23410>
  41704c:	adrp	x20, 428000 <ferror@plt+0x26410>
  417050:	adrp	x22, 429000 <ferror@plt+0x27410>
  417054:	mov	w24, #0x1                   	// #1
  417058:	adrp	x25, 465000 <stdin@@GLIBC_2.17+0x6330>
  41705c:	adrp	x26, 465000 <stdin@@GLIBC_2.17+0x6330>
  417060:	adrp	x27, 465000 <stdin@@GLIBC_2.17+0x6330>
  417064:	adrp	x28, 464000 <stdin@@GLIBC_2.17+0x5330>
  417068:	add	x19, x19, #0xe11
  41706c:	add	x20, x20, #0x4ae
  417070:	add	x22, x22, #0x357
  417074:	mov	w21, #0x1                   	// #1
  417078:	ldr	x8, [x26, #4008]
  41707c:	ldr	x10, [x25, #2664]
  417080:	ldrsw	x9, [x8, x21, lsl #2]
  417084:	ldr	w11, [x10, x9, lsl #2]
  417088:	cbnz	w11, 4170dc <ferror@plt+0x154ec>
  41708c:	str	w24, [x10, x9, lsl #2]
  417090:	ldr	w9, [x27, #3960]
  417094:	cbz	w9, 4170a4 <ferror@plt+0x154b4>
  417098:	mov	x0, x20
  41709c:	bl	4116f4 <ferror@plt+0xfb04>
  4170a0:	ldr	x8, [x26, #4008]
  4170a4:	ldr	x9, [x28, #576]
  4170a8:	ldrsw	x8, [x8, x21, lsl #2]
  4170ac:	add	x0, sp, #0x8
  4170b0:	mov	w1, #0x800                 	// #2048
  4170b4:	mov	x2, x19
  4170b8:	ldr	x3, [x9, x8, lsl #3]
  4170bc:	bl	401860 <snprintf@plt>
  4170c0:	add	x0, sp, #0x8
  4170c4:	bl	4116f4 <ferror@plt+0xfb04>
  4170c8:	ldrsw	x8, [x23, #3976]
  4170cc:	cmp	x21, x8
  4170d0:	add	x21, x21, #0x1
  4170d4:	b.lt	417078 <ferror@plt+0x15488>  // b.tstop
  4170d8:	b	41712c <ferror@plt+0x1553c>
  4170dc:	ldr	x8, [x28, #576]
  4170e0:	adrp	x2, 429000 <ferror@plt+0x27410>
  4170e4:	add	x0, sp, #0x808
  4170e8:	mov	w1, #0x800                 	// #2048
  4170ec:	ldr	x3, [x8, x9, lsl #3]
  4170f0:	add	x2, x2, #0x31d
  4170f4:	bl	401860 <snprintf@plt>
  4170f8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  4170fc:	ldr	w3, [x8, #1332]
  417100:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  417104:	ldr	x0, [x8, #3264]
  417108:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41710c:	ldr	x2, [x8, #3608]
  417110:	add	x4, sp, #0x808
  417114:	mov	x1, x22
  417118:	bl	401bc0 <fprintf@plt>
  41711c:	ldrsw	x8, [x23, #3976]
  417120:	cmp	x21, x8
  417124:	add	x21, x21, #0x1
  417128:	b.lt	417078 <ferror@plt+0x15488>  // b.tstop
  41712c:	mov	w1, #0x1                   	// #1
  417130:	mov	x0, xzr
  417134:	bl	411ec0 <ferror@plt+0x102d0>
  417138:	adrp	x0, 424000 <ferror@plt+0x22410>
  41713c:	add	x0, x0, #0x63
  417140:	bl	4116f4 <ferror@plt+0xfb04>
  417144:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  417148:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  41714c:	ldr	w10, [x8, #568]
  417150:	ldr	w11, [x9, #2624]
  417154:	sub	w10, w10, #0x1
  417158:	add	w11, w11, #0x1
  41715c:	str	w10, [x8, #568]
  417160:	str	w11, [x9, #2624]
  417164:	add	sp, sp, #0x1, lsl #12
  417168:	add	sp, sp, #0x10
  41716c:	ldp	x20, x19, [sp, #80]
  417170:	ldp	x22, x21, [sp, #64]
  417174:	ldp	x24, x23, [sp, #48]
  417178:	ldp	x26, x25, [sp, #32]
  41717c:	ldp	x28, x27, [sp, #16]
  417180:	ldp	x29, x30, [sp], #96
  417184:	ret
  417188:	stp	x29, x30, [sp, #-32]!
  41718c:	stp	x28, x19, [sp, #16]
  417190:	mov	x29, sp
  417194:	sub	sp, sp, #0x800
  417198:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41719c:	ldr	w8, [x8, #2636]
  4171a0:	cbz	w8, 4171b4 <ferror@plt+0x155c4>
  4171a4:	add	sp, sp, #0x800
  4171a8:	ldp	x28, x19, [sp, #16]
  4171ac:	ldp	x29, x30, [sp], #32
  4171b0:	ret
  4171b4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  4171b8:	ldr	w19, [x8, #1332]
  4171bc:	adrp	x2, 429000 <ferror@plt+0x27410>
  4171c0:	mov	x3, x0
  4171c4:	add	x2, x2, #0x34b
  4171c8:	mov	x0, sp
  4171cc:	mov	w1, #0x800                 	// #2048
  4171d0:	bl	401860 <snprintf@plt>
  4171d4:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4171d8:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  4171dc:	ldr	x0, [x8, #3264]
  4171e0:	ldr	x2, [x9, #3608]
  4171e4:	adrp	x1, 429000 <ferror@plt+0x27410>
  4171e8:	add	x1, x1, #0x357
  4171ec:	mov	x4, sp
  4171f0:	mov	w3, w19
  4171f4:	bl	401bc0 <fprintf@plt>
  4171f8:	add	sp, sp, #0x800
  4171fc:	ldp	x28, x19, [sp, #16]
  417200:	ldp	x29, x30, [sp], #32
  417204:	ret
  417208:	stp	x29, x30, [sp, #-32]!
  41720c:	str	x28, [sp, #16]
  417210:	mov	x29, sp
  417214:	sub	sp, sp, #0x800
  417218:	mov	x3, x1
  41721c:	mov	x2, x0
  417220:	mov	x0, sp
  417224:	mov	w1, #0x800                 	// #2048
  417228:	bl	401860 <snprintf@plt>
  41722c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  417230:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  417234:	adrp	x10, 45e000 <ferror@plt+0x5c410>
  417238:	ldr	w3, [x8, #1332]
  41723c:	ldr	x0, [x9, #3264]
  417240:	ldr	x2, [x10, #3608]
  417244:	adrp	x1, 429000 <ferror@plt+0x27410>
  417248:	add	x1, x1, #0x357
  41724c:	mov	x4, sp
  417250:	bl	401bc0 <fprintf@plt>
  417254:	add	sp, sp, #0x800
  417258:	ldr	x28, [sp, #16]
  41725c:	ldp	x29, x30, [sp], #32
  417260:	ret
  417264:	stp	x29, x30, [sp, #-32]!
  417268:	stp	x28, x19, [sp, #16]
  41726c:	mov	x29, sp
  417270:	sub	sp, sp, #0x1, lsl #12
  417274:	mov	x3, x1
  417278:	mov	x2, x0
  41727c:	mov	x0, sp
  417280:	mov	w1, #0x800                 	// #2048
  417284:	bl	401860 <snprintf@plt>
  417288:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41728c:	ldr	w8, [x8, #2636]
  417290:	cbz	w8, 4172a4 <ferror@plt+0x156b4>
  417294:	add	sp, sp, #0x1, lsl #12
  417298:	ldp	x28, x19, [sp, #16]
  41729c:	ldp	x29, x30, [sp], #32
  4172a0:	ret
  4172a4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  4172a8:	ldr	w19, [x8, #1332]
  4172ac:	adrp	x2, 429000 <ferror@plt+0x27410>
  4172b0:	add	x2, x2, #0x34b
  4172b4:	add	x0, sp, #0x800
  4172b8:	mov	x3, sp
  4172bc:	mov	w1, #0x800                 	// #2048
  4172c0:	bl	401860 <snprintf@plt>
  4172c4:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4172c8:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  4172cc:	ldr	x0, [x8, #3264]
  4172d0:	ldr	x2, [x9, #3608]
  4172d4:	adrp	x1, 429000 <ferror@plt+0x27410>
  4172d8:	add	x1, x1, #0x357
  4172dc:	add	x4, sp, #0x800
  4172e0:	mov	w3, w19
  4172e4:	bl	401bc0 <fprintf@plt>
  4172e8:	add	sp, sp, #0x1, lsl #12
  4172ec:	ldp	x28, x19, [sp, #16]
  4172f0:	ldp	x29, x30, [sp], #32
  4172f4:	ret
  4172f8:	ret
  4172fc:	stp	x29, x30, [sp, #-32]!
  417300:	str	x28, [sp, #16]
  417304:	mov	x29, sp
  417308:	sub	sp, sp, #0x800
  41730c:	mov	x3, x1
  417310:	mov	x2, x0
  417314:	mov	x0, sp
  417318:	mov	w1, #0x800                 	// #2048
  41731c:	bl	401860 <snprintf@plt>
  417320:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  417324:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  417328:	adrp	x10, 45e000 <ferror@plt+0x5c410>
  41732c:	ldr	w3, [x8, #1332]
  417330:	ldr	x0, [x9, #3264]
  417334:	ldr	x2, [x10, #3608]
  417338:	adrp	x1, 429000 <ferror@plt+0x27410>
  41733c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  417340:	mov	w9, #0x1                   	// #1
  417344:	add	x1, x1, #0x357
  417348:	mov	x4, sp
  41734c:	str	w9, [x8, #3928]
  417350:	bl	401bc0 <fprintf@plt>
  417354:	add	sp, sp, #0x800
  417358:	ldr	x28, [sp, #16]
  41735c:	ldp	x29, x30, [sp], #32
  417360:	ret
  417364:	stp	x29, x30, [sp, #-32]!
  417368:	stp	x28, x19, [sp, #16]
  41736c:	mov	x29, sp
  417370:	sub	sp, sp, #0x800
  417374:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  417378:	ldr	w8, [x8, #2636]
  41737c:	cbz	w8, 417390 <ferror@plt+0x157a0>
  417380:	add	sp, sp, #0x800
  417384:	ldp	x28, x19, [sp, #16]
  417388:	ldp	x29, x30, [sp], #32
  41738c:	ret
  417390:	adrp	x2, 429000 <ferror@plt+0x27410>
  417394:	mov	w19, w1
  417398:	mov	x3, x0
  41739c:	add	x2, x2, #0x34b
  4173a0:	mov	x0, sp
  4173a4:	mov	w1, #0x800                 	// #2048
  4173a8:	bl	401860 <snprintf@plt>
  4173ac:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4173b0:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  4173b4:	ldr	x0, [x8, #3264]
  4173b8:	ldr	x2, [x9, #3608]
  4173bc:	adrp	x1, 429000 <ferror@plt+0x27410>
  4173c0:	add	x1, x1, #0x357
  4173c4:	mov	x4, sp
  4173c8:	mov	w3, w19
  4173cc:	bl	401bc0 <fprintf@plt>
  4173d0:	add	sp, sp, #0x800
  4173d4:	ldp	x28, x19, [sp, #16]
  4173d8:	ldp	x29, x30, [sp], #32
  4173dc:	ret
  4173e0:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4173e4:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  4173e8:	ldr	x8, [x8, #3264]
  4173ec:	ldr	x2, [x9, #3608]
  4173f0:	mov	w3, w1
  4173f4:	adrp	x1, 429000 <ferror@plt+0x27410>
  4173f8:	add	x1, x1, #0x357
  4173fc:	mov	x4, x0
  417400:	mov	x0, x8
  417404:	b	401bc0 <fprintf@plt>
  417408:	stp	x29, x30, [sp, #-16]!
  41740c:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x6330>
  417410:	adrp	x1, 429000 <ferror@plt+0x27410>
  417414:	add	x0, x0, #0xfb8
  417418:	add	x1, x1, #0x3cf
  41741c:	mov	w2, #0x1                   	// #1
  417420:	mov	x29, sp
  417424:	bl	41744c <ferror@plt+0x1585c>
  417428:	adrp	x0, 465000 <stdin@@GLIBC_2.17+0x6330>
  41742c:	adrp	x1, 429000 <ferror@plt+0x27410>
  417430:	add	x0, x0, #0xff8
  417434:	add	x1, x1, #0x3ec
  417438:	mov	w2, #0x1                   	// #1
  41743c:	bl	41744c <ferror@plt+0x1585c>
  417440:	mov	w0, #0x1                   	// #1
  417444:	ldp	x29, x30, [sp], #16
  417448:	ret
  41744c:	stp	x29, x30, [sp, #-64]!
  417450:	movi	v0.2d, #0x0
  417454:	str	x23, [sp, #16]
  417458:	stp	x22, x21, [sp, #32]
  41745c:	stp	x20, x19, [sp, #48]
  417460:	mov	x29, sp
  417464:	mov	x20, x1
  417468:	mov	x19, x0
  41746c:	stp	q0, q0, [x0, #32]
  417470:	stp	q0, q0, [x0]
  417474:	bl	401b40 <regcomp@plt>
  417478:	cbz	w0, 4174f0 <ferror@plt+0x15900>
  41747c:	mov	w21, w0
  417480:	mov	w0, #0xc8                  	// #200
  417484:	bl	4018b0 <malloc@plt>
  417488:	mov	x22, x0
  41748c:	cbnz	x0, 4174a4 <ferror@plt+0x158b4>
  417490:	adrp	x1, 429000 <ferror@plt+0x27410>
  417494:	add	x1, x1, #0x362
  417498:	mov	w2, #0x5                   	// #5
  41749c:	bl	401ae0 <dcgettext@plt>
  4174a0:	bl	411868 <ferror@plt+0xfc78>
  4174a4:	adrp	x2, 429000 <ferror@plt+0x27410>
  4174a8:	add	x2, x2, #0x38e
  4174ac:	mov	w1, #0xc8                  	// #200
  4174b0:	mov	x0, x22
  4174b4:	mov	x3, x20
  4174b8:	mov	w23, #0xc8                  	// #200
  4174bc:	bl	401860 <snprintf@plt>
  4174c0:	sxtw	x8, w0
  4174c4:	add	x2, x22, x8
  4174c8:	sub	x3, x23, x8
  4174cc:	mov	w0, w21
  4174d0:	mov	x1, x19
  4174d4:	bl	401b80 <regerror@plt>
  4174d8:	mov	x0, x22
  4174dc:	ldp	x20, x19, [sp, #48]
  4174e0:	ldp	x22, x21, [sp, #32]
  4174e4:	ldr	x23, [sp, #16]
  4174e8:	ldp	x29, x30, [sp], #64
  4174ec:	b	411868 <ferror@plt+0xfc78>
  4174f0:	ldp	x20, x19, [sp, #48]
  4174f4:	ldp	x22, x21, [sp, #32]
  4174f8:	ldr	x23, [sp, #16]
  4174fc:	ldp	x29, x30, [sp], #64
  417500:	ret
  417504:	stp	x29, x30, [sp, #-64]!
  417508:	str	x23, [sp, #16]
  41750c:	stp	x22, x21, [sp, #32]
  417510:	stp	x20, x19, [sp, #48]
  417514:	mov	x29, sp
  417518:	cbz	x0, 417534 <ferror@plt+0x15944>
  41751c:	ldr	w23, [x0]
  417520:	mov	x22, x0
  417524:	tbnz	w23, #31, 417534 <ferror@plt+0x15944>
  417528:	ldr	w8, [x22, #4]
  41752c:	subs	w8, w8, w23
  417530:	b.ge	417550 <ferror@plt+0x15960>  // b.tcont
  417534:	mov	x20, xzr
  417538:	mov	x0, x20
  41753c:	ldp	x20, x19, [sp, #48]
  417540:	ldp	x22, x21, [sp, #32]
  417544:	ldr	x23, [sp, #16]
  417548:	ldp	x29, x30, [sp], #64
  41754c:	ret
  417550:	sxtw	x21, w8
  417554:	add	x0, x21, #0x1
  417558:	mov	x19, x1
  41755c:	bl	4018b0 <malloc@plt>
  417560:	mov	x20, x0
  417564:	cbnz	x0, 417580 <ferror@plt+0x15990>
  417568:	adrp	x1, 429000 <ferror@plt+0x27410>
  41756c:	add	x1, x1, #0x3a8
  417570:	mov	w2, #0x5                   	// #5
  417574:	bl	401ae0 <dcgettext@plt>
  417578:	bl	411868 <ferror@plt+0xfc78>
  41757c:	ldr	w23, [x22]
  417580:	add	x1, x19, w23, sxtw
  417584:	mov	x0, x20
  417588:	mov	x2, x21
  41758c:	bl	401b50 <strncpy@plt>
  417590:	strb	wzr, [x20, x21]
  417594:	b	417538 <ferror@plt+0x15948>
  417598:	stp	x29, x30, [sp, #-32]!
  41759c:	str	x19, [sp, #16]
  4175a0:	mov	x19, x1
  4175a4:	mov	x29, sp
  4175a8:	cbz	x0, 4175e0 <ferror@plt+0x159f0>
  4175ac:	ldr	w8, [x0]
  4175b0:	tbnz	w8, #31, 4175e0 <ferror@plt+0x159f0>
  4175b4:	ldrsw	x9, [x0, #4]
  4175b8:	add	x3, x2, x8
  4175bc:	adrp	x2, 429000 <ferror@plt+0x27410>
  4175c0:	add	x2, x2, #0x354
  4175c4:	sub	x1, x9, w8, sxtw
  4175c8:	mov	x0, x19
  4175cc:	bl	401860 <snprintf@plt>
  4175d0:	mov	x0, x19
  4175d4:	ldr	x19, [sp, #16]
  4175d8:	ldp	x29, x30, [sp], #32
  4175dc:	ret
  4175e0:	cbz	x19, 4175d0 <ferror@plt+0x159e0>
  4175e4:	strb	wzr, [x19]
  4175e8:	mov	x0, x19
  4175ec:	ldr	x19, [sp, #16]
  4175f0:	ldp	x29, x30, [sp], #32
  4175f4:	ret
  4175f8:	cbz	x0, 41760c <ferror@plt+0x15a1c>
  4175fc:	ldr	w8, [x0]
  417600:	tbnz	w8, #31, 417610 <ferror@plt+0x15a20>
  417604:	ldr	w9, [x0, #4]
  417608:	sub	w0, w9, w8
  41760c:	ret
  417610:	mov	w0, wzr
  417614:	ret
  417618:	sub	sp, sp, #0x70
  41761c:	stp	x29, x30, [sp, #32]
  417620:	str	x25, [sp, #48]
  417624:	stp	x24, x23, [sp, #64]
  417628:	stp	x22, x21, [sp, #80]
  41762c:	stp	x20, x19, [sp, #96]
  417630:	add	x29, sp, #0x20
  417634:	cbz	x0, 417690 <ferror@plt+0x15aa0>
  417638:	ldr	w25, [x0]
  41763c:	mov	x23, x0
  417640:	tbnz	w25, #31, 417690 <ferror@plt+0x15aa0>
  417644:	ldr	w9, [x23, #4]
  417648:	mov	w19, w3
  41764c:	mov	x20, x2
  417650:	mov	x21, x1
  417654:	sub	w8, w9, w25
  417658:	cmp	w8, #0x14
  41765c:	b.ge	417698 <ferror@plt+0x15aa8>  // b.tcont
  417660:	adrp	x2, 429000 <ferror@plt+0x27410>
  417664:	sxtw	x1, w8
  417668:	add	x3, x21, x25
  41766c:	add	x2, x2, #0x354
  417670:	add	x0, sp, #0xc
  417674:	bl	401860 <snprintf@plt>
  417678:	add	x0, sp, #0xc
  41767c:	mov	x1, x20
  417680:	mov	w2, w19
  417684:	bl	401a10 <strtol@plt>
  417688:	mov	x19, x0
  41768c:	b	417704 <ferror@plt+0x15b14>
  417690:	mov	w19, wzr
  417694:	b	417704 <ferror@plt+0x15b14>
  417698:	cmp	w9, w25
  41769c:	b.ge	4176a8 <ferror@plt+0x15ab8>  // b.tcont
  4176a0:	mov	x22, xzr
  4176a4:	b	4176e8 <ferror@plt+0x15af8>
  4176a8:	mov	w24, w8
  4176ac:	add	x0, x24, #0x1
  4176b0:	bl	4018b0 <malloc@plt>
  4176b4:	mov	x22, x0
  4176b8:	cbnz	x0, 4176d4 <ferror@plt+0x15ae4>
  4176bc:	adrp	x1, 429000 <ferror@plt+0x27410>
  4176c0:	add	x1, x1, #0x3a8
  4176c4:	mov	w2, #0x5                   	// #5
  4176c8:	bl	401ae0 <dcgettext@plt>
  4176cc:	bl	411868 <ferror@plt+0xfc78>
  4176d0:	ldr	w25, [x23]
  4176d4:	add	x1, x21, w25, sxtw
  4176d8:	mov	x0, x22
  4176dc:	mov	x2, x24
  4176e0:	bl	401b50 <strncpy@plt>
  4176e4:	strb	wzr, [x22, x24]
  4176e8:	mov	x0, x22
  4176ec:	mov	x1, x20
  4176f0:	mov	w2, w19
  4176f4:	bl	401a10 <strtol@plt>
  4176f8:	mov	x19, x0
  4176fc:	mov	x0, x22
  417700:	bl	401a30 <free@plt>
  417704:	mov	w0, w19
  417708:	ldp	x20, x19, [sp, #96]
  41770c:	ldp	x22, x21, [sp, #80]
  417710:	ldp	x24, x23, [sp, #64]
  417714:	ldr	x25, [sp, #48]
  417718:	ldp	x29, x30, [sp, #32]
  41771c:	add	sp, sp, #0x70
  417720:	ret
  417724:	cbz	x0, 417740 <ferror@plt+0x15b50>
  417728:	ldr	w8, [x0]
  41772c:	tbnz	w8, #31, 417740 <ferror@plt+0x15b50>
  417730:	ldr	w9, [x0, #4]
  417734:	cmp	w8, w9
  417738:	cset	w0, eq  // eq = none
  41773c:	ret
  417740:	mov	w0, #0x1                   	// #1
  417744:	ret
  417748:	stp	x29, x30, [sp, #-32]!
  41774c:	stp	x20, x19, [sp, #16]
  417750:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x330>
  417754:	ldr	x8, [x19, #1688]
  417758:	adrp	x10, 45f000 <stdin@@GLIBC_2.17+0x330>
  41775c:	ldr	x11, [x10, #1696]
  417760:	mov	x29, sp
  417764:	add	x9, x8, #0x1
  417768:	cmp	x9, x11
  41776c:	b.cs	41777c <ferror@plt+0x15b8c>  // b.hs, b.nlast
  417770:	adrp	x10, 45f000 <stdin@@GLIBC_2.17+0x330>
  417774:	ldr	x0, [x10, #1680]
  417778:	b	4177a0 <ferror@plt+0x15bb0>
  41777c:	adrp	x20, 45f000 <stdin@@GLIBC_2.17+0x330>
  417780:	ldr	x0, [x20, #1680]
  417784:	add	x8, x11, #0x20
  417788:	lsl	x1, x8, #2
  41778c:	str	x8, [x10, #1696]
  417790:	bl	401950 <realloc@plt>
  417794:	ldr	x8, [x19, #1688]
  417798:	str	x0, [x20, #1680]
  41779c:	add	x9, x8, #0x1
  4177a0:	ldr	w8, [x0, x8, lsl #2]
  4177a4:	str	w8, [x0, x9, lsl #2]
  4177a8:	str	x9, [x19, #1688]
  4177ac:	ldp	x20, x19, [sp, #16]
  4177b0:	ldp	x29, x30, [sp], #32
  4177b4:	ret
  4177b8:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  4177bc:	ldr	x9, [x8, #1688]
  4177c0:	sub	x9, x9, #0x1
  4177c4:	str	x9, [x8, #1688]
  4177c8:	ret
  4177cc:	stp	x29, x30, [sp, #-32]!
  4177d0:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  4177d4:	mov	w9, #0x20                  	// #32
  4177d8:	mov	w0, #0x80                  	// #128
  4177dc:	str	x19, [sp, #16]
  4177e0:	mov	x29, sp
  4177e4:	str	x9, [x8, #1696]
  4177e8:	bl	4018b0 <malloc@plt>
  4177ec:	adrp	x19, 45f000 <stdin@@GLIBC_2.17+0x330>
  4177f0:	str	x0, [x19, #1680]
  4177f4:	cbnz	x0, 417814 <ferror@plt+0x15c24>
  4177f8:	adrp	x1, 429000 <ferror@plt+0x27410>
  4177fc:	add	x1, x1, #0x3fb
  417800:	mov	w2, #0x5                   	// #5
  417804:	bl	401ae0 <dcgettext@plt>
  417808:	mov	w1, #0x4                   	// #4
  41780c:	bl	411e44 <ferror@plt+0x10254>
  417810:	ldr	x0, [x19, #1680]
  417814:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  417818:	ldr	x8, [x8, #1688]
  41781c:	ldr	x19, [sp, #16]
  417820:	str	wzr, [x0, x8, lsl #2]
  417824:	ldp	x29, x30, [sp], #32
  417828:	ret
  41782c:	sub	sp, sp, #0x70
  417830:	stp	x24, x23, [sp, #64]
  417834:	mov	x24, x0
  417838:	mov	w0, #0x30                  	// #48
  41783c:	stp	x29, x30, [sp, #16]
  417840:	stp	x28, x27, [sp, #32]
  417844:	stp	x26, x25, [sp, #48]
  417848:	stp	x22, x21, [sp, #80]
  41784c:	stp	x20, x19, [sp, #96]
  417850:	add	x29, sp, #0x10
  417854:	mov	w21, w3
  417858:	mov	x22, x2
  41785c:	mov	w23, w1
  417860:	bl	4018b0 <malloc@plt>
  417864:	adrp	x8, 429000 <ferror@plt+0x27410>
  417868:	ldr	d0, [x8, #1056]
  41786c:	and	w8, w21, #0x1
  417870:	mov	x20, x0
  417874:	mov	x19, xzr
  417878:	strb	w8, [x0, #40]
  41787c:	add	x8, x24, #0x10
  417880:	str	x24, [x0]
  417884:	stp	wzr, w23, [x0, #16]
  417888:	str	x22, [x0, #24]
  41788c:	sturh	wzr, [x0, #41]
  417890:	str	d0, [x0, #32]
  417894:	str	x24, [sp, #8]
  417898:	b	4178a4 <ferror@plt+0x15cb4>
  41789c:	add	x19, x19, #0x1
  4178a0:	add	x8, x8, #0x18
  4178a4:	ldur	x9, [x8, #-16]
  4178a8:	cbnz	x9, 41789c <ferror@plt+0x15cac>
  4178ac:	ldur	w9, [x8, #-8]
  4178b0:	cbnz	w9, 41789c <ferror@plt+0x15cac>
  4178b4:	ldr	x9, [x8]
  4178b8:	cbnz	x9, 41789c <ferror@plt+0x15cac>
  4178bc:	and	x8, x19, #0xffffffff
  4178c0:	str	x8, [sp]
  4178c4:	add	x8, x8, w19, uxtw #1
  4178c8:	lsl	x0, x8, #2
  4178cc:	str	w19, [x20, #16]
  4178d0:	bl	4018b0 <malloc@plt>
  4178d4:	str	x0, [x20, #8]
  4178d8:	cbz	w19, 4179f8 <ferror@plt+0x15e08>
  4178dc:	mov	x21, x0
  4178e0:	mov	x23, xzr
  4178e4:	mov	w22, #0xc                   	// #12
  4178e8:	b	4178fc <ferror@plt+0x15d0c>
  4178ec:	ldr	x8, [sp]
  4178f0:	add	x23, x23, #0x1
  4178f4:	cmp	x23, x8
  4178f8:	b.eq	4179f8 <ferror@plt+0x15e08>  // b.none
  4178fc:	ldr	x9, [sp, #8]
  417900:	madd	x27, x23, x22, x21
  417904:	mov	w8, #0x1                   	// #1
  417908:	str	w8, [x27]
  41790c:	mov	w8, #0x18                  	// #24
  417910:	mul	x8, x23, x8
  417914:	ldr	x0, [x9, x8]
  417918:	ldrb	w8, [x0]
  41791c:	cmp	w8, #0x2d
  417920:	b.ne	417948 <ferror@plt+0x15d58>  // b.any
  417924:	ldrb	w8, [x0, #1]
  417928:	cmp	w8, #0x2d
  41792c:	b.ne	417948 <ferror@plt+0x15d58>  // b.any
  417930:	mov	w26, #0x9                   	// #9
  417934:	mov	w8, #0x1                   	// #1
  417938:	add	x28, x0, #0x2
  41793c:	str	w26, [x27]
  417940:	strb	w8, [x20, #41]
  417944:	b	417954 <ferror@plt+0x15d64>
  417948:	add	x28, x0, #0x1
  41794c:	mov	w26, #0x1                   	// #1
  417950:	strb	w26, [x20, #42]
  417954:	bl	401790 <strlen@plt>
  417958:	madd	x25, x23, x22, x21
  41795c:	mov	w19, wzr
  417960:	str	wzr, [x25, #4]!
  417964:	add	x8, x28, #0x1
  417968:	str	w0, [x25, #4]
  41796c:	b	417990 <ferror@plt+0x15da0>
  417970:	cbz	w19, 4179bc <ferror@plt+0x15dcc>
  417974:	and	w8, w26, #0xfffffffc
  417978:	orr	w26, w8, #0x2
  41797c:	str	w26, [x27]
  417980:	ldrb	w22, [x24]
  417984:	cmp	w22, #0x5b
  417988:	add	x8, x24, #0x1
  41798c:	b.eq	4179c8 <ferror@plt+0x15dd8>  // b.none
  417990:	ldrb	w22, [x8]
  417994:	mov	x24, x8
  417998:	cmp	w22, #0x3d
  41799c:	b.eq	417970 <ferror@plt+0x15d80>  // b.none
  4179a0:	cbz	w22, 4179e4 <ferror@plt+0x15df4>
  4179a4:	bl	401a00 <__ctype_b_loc@plt>
  4179a8:	ldr	x8, [x0]
  4179ac:	ldrh	w8, [x8, x22, lsl #1]
  4179b0:	tbnz	w8, #13, 417970 <ferror@plt+0x15d80>
  4179b4:	tbnz	w26, #3, 417984 <ferror@plt+0x15d94>
  4179b8:	b	417970 <ferror@plt+0x15d80>
  4179bc:	sub	w19, w24, w28
  4179c0:	str	w19, [x25]
  4179c4:	b	417974 <ferror@plt+0x15d84>
  4179c8:	cbnz	w19, 4179d8 <ferror@plt+0x15de8>
  4179cc:	sub	x8, x8, #0x1
  4179d0:	sub	w19, w8, w28
  4179d4:	str	w19, [x25]
  4179d8:	and	w8, w26, #0xfffffff8
  4179dc:	orr	w8, w8, #0x4
  4179e0:	str	w8, [x27]
  4179e4:	mov	w22, #0xc                   	// #12
  4179e8:	cbnz	w19, 4178ec <ferror@plt+0x15cfc>
  4179ec:	sub	w8, w24, w28
  4179f0:	str	w8, [x25]
  4179f4:	b	4178ec <ferror@plt+0x15cfc>
  4179f8:	mov	x0, x20
  4179fc:	ldp	x20, x19, [sp, #96]
  417a00:	ldp	x22, x21, [sp, #80]
  417a04:	ldp	x24, x23, [sp, #64]
  417a08:	ldp	x26, x25, [sp, #48]
  417a0c:	ldp	x28, x27, [sp, #32]
  417a10:	ldp	x29, x30, [sp, #16]
  417a14:	add	sp, sp, #0x70
  417a18:	ret
  417a1c:	sub	sp, sp, #0xa0
  417a20:	stp	x29, x30, [sp, #64]
  417a24:	stp	x20, x19, [sp, #144]
  417a28:	add	x29, sp, #0x40
  417a2c:	mov	x19, x1
  417a30:	mov	x20, x0
  417a34:	stp	x28, x27, [sp, #80]
  417a38:	stp	x26, x25, [sp, #96]
  417a3c:	stp	x24, x23, [sp, #112]
  417a40:	stp	x22, x21, [sp, #128]
  417a44:	stur	xzr, [x29, #-8]
  417a48:	cbz	x2, 417a5c <ferror@plt+0x15e6c>
  417a4c:	adrp	x1, 428000 <ferror@plt+0x26410>
  417a50:	add	x1, x1, #0x60
  417a54:	mov	x0, x19
  417a58:	b	417abc <ferror@plt+0x15ecc>
  417a5c:	ldr	x8, [x20, #24]
  417a60:	ldr	x21, [x8]
  417a64:	mov	x0, x21
  417a68:	bl	401790 <strlen@plt>
  417a6c:	cbz	x0, 417a88 <ferror@plt+0x15e98>
  417a70:	ldrb	w8, [x21, x0]
  417a74:	cmp	w8, #0x2f
  417a78:	b.eq	417a88 <ferror@plt+0x15e98>  // b.none
  417a7c:	subs	x0, x0, #0x1
  417a80:	b.ne	417a70 <ferror@plt+0x15e80>  // b.any
  417a84:	b	417a8c <ferror@plt+0x15e9c>
  417a88:	add	x21, x21, x0
  417a8c:	mov	x8, x21
  417a90:	ldrb	w9, [x8], #1
  417a94:	adrp	x1, 429000 <ferror@plt+0x27410>
  417a98:	add	x1, x1, #0x42c
  417a9c:	mov	w2, #0x5                   	// #5
  417aa0:	cmp	w9, #0x2f
  417aa4:	mov	x0, xzr
  417aa8:	csel	x21, x8, x21, eq  // eq = none
  417aac:	bl	401ae0 <dcgettext@plt>
  417ab0:	mov	x1, x0
  417ab4:	mov	x0, x19
  417ab8:	mov	x2, x21
  417abc:	bl	401bc0 <fprintf@plt>
  417ac0:	mov	w0, #0xa                   	// #10
  417ac4:	mov	x1, x19
  417ac8:	bl	401820 <fputc@plt>
  417acc:	ldrsw	x22, [x20, #16]
  417ad0:	add	x8, x22, x22, lsl #1
  417ad4:	lsl	x0, x8, #3
  417ad8:	bl	4018b0 <malloc@plt>
  417adc:	cmp	w22, #0x1
  417ae0:	str	x0, [sp]
  417ae4:	b.lt	417d40 <ferror@plt+0x16150>  // b.tstop
  417ae8:	mov	x21, xzr
  417aec:	mov	x28, xzr
  417af0:	and	x8, x22, #0xffffffff
  417af4:	mov	w23, #0x18                  	// #24
  417af8:	str	x8, [sp, #32]
  417afc:	b	417b18 <ferror@plt+0x15f28>
  417b00:	stur	x27, [x29, #-8]
  417b04:	ldr	x8, [sp, #32]
  417b08:	ldur	x21, [x29, #-8]
  417b0c:	mov	x28, x11
  417b10:	cmp	x11, x8
  417b14:	b.eq	417c00 <ferror@plt+0x16010>  // b.none
  417b18:	ldr	x8, [sp]
  417b1c:	add	x11, x28, #0x1
  417b20:	madd	x27, x28, x23, x8
  417b24:	mov	x8, x27
  417b28:	str	w28, [x27]
  417b2c:	str	xzr, [x8, #8]!
  417b30:	str	xzr, [x27, #16]
  417b34:	cbz	x21, 417b00 <ferror@plt+0x15f10>
  417b38:	stp	x8, x11, [x29, #-24]
  417b3c:	ldr	x24, [x20]
  417b40:	mov	x8, xzr
  417b44:	sub	x26, x29, #0x8
  417b48:	madd	x25, x28, x23, x24
  417b4c:	ldr	w22, [x25, #8]
  417b50:	b	417b64 <ferror@plt+0x15f74>
  417b54:	ldr	x9, [x21, #8]!
  417b58:	mov	x26, x21
  417b5c:	mov	x21, x9
  417b60:	cbz	x9, 417bd8 <ferror@plt+0x15fe8>
  417b64:	ldrsw	x9, [x21]
  417b68:	madd	x10, x9, x23, x24
  417b6c:	ldr	w10, [x10, #8]
  417b70:	cmp	w10, w22
  417b74:	b.eq	417bcc <ferror@plt+0x15fdc>  // b.none
  417b78:	cbnz	x8, 417b54 <ferror@plt+0x15f64>
  417b7c:	ldr	x8, [x20, #8]
  417b80:	mov	w12, #0xc                   	// #12
  417b84:	mul	x10, x9, x23
  417b88:	mul	x9, x9, x12
  417b8c:	ldr	w9, [x8, x9]
  417b90:	mul	x12, x28, x12
  417b94:	ldr	w8, [x8, x12]
  417b98:	ldr	x11, [x25]
  417b9c:	ldr	x10, [x24, x10]
  417ba0:	tst	w9, #0x8
  417ba4:	mov	w12, #0x1                   	// #1
  417ba8:	cinc	x9, x12, ne  // ne = any
  417bac:	tst	w8, #0x8
  417bb0:	cinc	x8, x12, ne  // ne = any
  417bb4:	add	x0, x10, x9
  417bb8:	add	x1, x11, x8
  417bbc:	bl	401940 <strcasecmp@plt>
  417bc0:	cmp	w0, #0x0
  417bc4:	csel	x8, x26, xzr, gt
  417bc8:	b	417b54 <ferror@plt+0x15f64>
  417bcc:	mov	w9, wzr
  417bd0:	add	x26, x21, #0x10
  417bd4:	b	417bdc <ferror@plt+0x15fec>
  417bd8:	mov	w9, #0x1                   	// #1
  417bdc:	cmp	x8, #0x0
  417be0:	cset	w10, ne  // ne = any
  417be4:	tst	w10, w9
  417be8:	csel	x8, x8, x26, ne  // ne = any
  417bec:	ldp	x12, x11, [x29, #-24]
  417bf0:	ldr	x9, [x8]
  417bf4:	str	x9, [x12]
  417bf8:	str	x27, [x8]
  417bfc:	b	417b04 <ferror@plt+0x15f14>
  417c00:	cbz	x21, 417d40 <ferror@plt+0x16150>
  417c04:	str	wzr, [sp, #32]
  417c08:	ldp	x24, x22, [x20]
  417c0c:	mov	w23, wzr
  417c10:	mov	w25, #0xc                   	// #12
  417c14:	mov	w26, #0x18                  	// #24
  417c18:	b	417c58 <ferror@plt+0x16068>
  417c1c:	ldr	w10, [sp, #32]
  417c20:	madd	x8, x8, x26, x24
  417c24:	ldr	x8, [x8, #16]
  417c28:	cmp	w9, w10
  417c2c:	csel	w10, w9, w10, gt
  417c30:	adrp	x9, 43e000 <ferror@plt+0x3c410>
  417c34:	cmp	x8, #0x0
  417c38:	add	x9, x9, #0x16b
  417c3c:	csel	x0, x9, x8, eq  // eq = none
  417c40:	str	w10, [sp, #32]
  417c44:	bl	401790 <strlen@plt>
  417c48:	ldr	x21, [x21, #8]
  417c4c:	cmp	w23, w0
  417c50:	csel	w23, w0, w23, lt  // lt = tstop
  417c54:	cbz	x21, 417d48 <ferror@plt+0x16158>
  417c58:	ldrsw	x8, [x21]
  417c5c:	mul	x9, x8, x25
  417c60:	ldr	w12, [x22, x9]
  417c64:	tbnz	w12, #3, 417c80 <ferror@plt+0x16090>
  417c68:	madd	x9, x8, x25, x22
  417c6c:	ldr	w9, [x9, #8]
  417c70:	mov	w10, #0x1                   	// #1
  417c74:	ldr	x11, [x21, #16]
  417c78:	cbnz	x11, 417c90 <ferror@plt+0x160a0>
  417c7c:	b	417cd0 <ferror@plt+0x160e0>
  417c80:	mov	w9, wzr
  417c84:	mov	w10, wzr
  417c88:	ldr	x11, [x21, #16]
  417c8c:	cbz	x11, 417cd0 <ferror@plt+0x160e0>
  417c90:	mov	x13, x11
  417c94:	b	417ca0 <ferror@plt+0x160b0>
  417c98:	ldr	x13, [x13, #8]
  417c9c:	cbz	x13, 417cd0 <ferror@plt+0x160e0>
  417ca0:	ldrsw	x14, [x13]
  417ca4:	mul	x15, x14, x25
  417ca8:	ldrb	w15, [x22, x15]
  417cac:	tbnz	w15, #3, 417c98 <ferror@plt+0x160a8>
  417cb0:	madd	x14, x14, x25, x22
  417cb4:	ldr	w14, [x14, #8]
  417cb8:	cmp	w10, #0x0
  417cbc:	add	w10, w10, #0x1
  417cc0:	add	w15, w14, #0x2
  417cc4:	csel	w14, w14, w15, eq  // eq = none
  417cc8:	add	w9, w14, w9
  417ccc:	b	417c98 <ferror@plt+0x160a8>
  417cd0:	tbnz	w12, #3, 417ce0 <ferror@plt+0x160f0>
  417cd4:	mov	w12, wzr
  417cd8:	cbnz	x11, 417d0c <ferror@plt+0x1611c>
  417cdc:	b	417c1c <ferror@plt+0x1602c>
  417ce0:	madd	x12, x8, x25, x22
  417ce4:	ldr	w12, [x12, #8]
  417ce8:	cmp	w10, #0x0
  417cec:	add	w13, w12, #0x2
  417cf0:	csel	w12, w12, w13, eq  // eq = none
  417cf4:	add	w9, w12, w9
  417cf8:	mov	w12, #0x1                   	// #1
  417cfc:	cbnz	x11, 417d0c <ferror@plt+0x1611c>
  417d00:	b	417c1c <ferror@plt+0x1602c>
  417d04:	ldr	x11, [x11, #8]
  417d08:	cbz	x11, 417c1c <ferror@plt+0x1602c>
  417d0c:	ldrsw	x13, [x11]
  417d10:	mul	x14, x13, x25
  417d14:	ldrb	w14, [x22, x14]
  417d18:	tbz	w14, #3, 417d04 <ferror@plt+0x16114>
  417d1c:	madd	x13, x13, x25, x22
  417d20:	ldr	w13, [x13, #8]
  417d24:	orr	w14, w12, w10
  417d28:	cmp	w14, #0x0
  417d2c:	add	w12, w12, #0x1
  417d30:	add	w15, w13, #0x2
  417d34:	csel	w13, w13, w15, eq  // eq = none
  417d38:	add	w9, w13, w9
  417d3c:	b	417d04 <ferror@plt+0x16114>
  417d40:	mov	w23, wzr
  417d44:	str	wzr, [sp, #32]
  417d48:	adrp	x0, 429000 <ferror@plt+0x27410>
  417d4c:	add	x0, x0, #0x44d
  417d50:	bl	401b90 <getenv@plt>
  417d54:	cbz	x0, 417d68 <ferror@plt+0x16178>
  417d58:	mov	w2, #0xa                   	// #10
  417d5c:	mov	x1, xzr
  417d60:	bl	401a10 <strtol@plt>
  417d64:	b	417d6c <ferror@plt+0x1617c>
  417d68:	mov	w0, #0x50                  	// #80
  417d6c:	ldr	w25, [sp, #32]
  417d70:	mov	w9, #0x7fffffff            	// #2147483647
  417d74:	mov	w27, wzr
  417d78:	mov	w12, #0x1                   	// #1
  417d7c:	sub	w8, w0, w25
  417d80:	sub	w8, w8, #0x5
  417d84:	add	w10, w25, #0x4
  417d88:	cmp	w8, #0xe
  417d8c:	csel	w8, w9, w8, lt  // lt = tstop
  417d90:	add	w9, w10, w23
  417d94:	cmp	w9, w0
  417d98:	csel	w23, w23, w8, lt  // lt = tstop
  417d9c:	sub	w8, w23, #0x1
  417da0:	add	w11, w25, #0x5
  417da4:	add	x8, x8, #0x1
  417da8:	stur	w11, [x29, #-16]
  417dac:	mov	w28, #0xc                   	// #12
  417db0:	str	w10, [sp, #16]
  417db4:	str	x8, [sp, #24]
  417db8:	mov	w8, #0x1                   	// #1
  417dbc:	b	417dcc <ferror@plt+0x161dc>
  417dc0:	add	w8, w27, #0x1
  417dc4:	cmp	w8, #0x3
  417dc8:	b.eq	41823c <ferror@plt+0x1664c>  // b.none
  417dcc:	ldur	x21, [x29, #-8]
  417dd0:	mov	w13, w27
  417dd4:	mov	w27, w8
  417dd8:	cbz	x21, 417dc0 <ferror@plt+0x161d0>
  417ddc:	str	w13, [sp, #20]
  417de0:	str	w27, [sp, #12]
  417de4:	b	417e14 <ferror@plt+0x16224>
  417de8:	ldr	w25, [sp, #32]
  417dec:	ldr	w27, [sp, #12]
  417df0:	adrp	x1, 428000 <ferror@plt+0x26410>
  417df4:	mov	x0, x19
  417df8:	add	x1, x1, #0x60
  417dfc:	mov	x2, x26
  417e00:	bl	401bc0 <fprintf@plt>
  417e04:	ldr	w13, [sp, #20]
  417e08:	mov	w12, #0x1                   	// #1
  417e0c:	ldr	x21, [x21, #8]
  417e10:	cbz	x21, 417dc0 <ferror@plt+0x161d0>
  417e14:	ldrsw	x8, [x21]
  417e18:	ldr	x9, [x20, #8]
  417e1c:	ldr	x10, [x21, #16]
  417e20:	mul	x8, x8, x28
  417e24:	ldr	w8, [x9, x8]
  417e28:	bic	w8, w12, w8, lsr #3
  417e2c:	cbz	x10, 417e50 <ferror@plt+0x16260>
  417e30:	ldrsw	x11, [x10]
  417e34:	mul	x11, x11, x28
  417e38:	ldrb	w11, [x9, x11]
  417e3c:	tbz	w11, #3, 417e4c <ferror@plt+0x1625c>
  417e40:	ldr	x10, [x10, #8]
  417e44:	cbnz	x10, 417e30 <ferror@plt+0x16240>
  417e48:	b	417e50 <ferror@plt+0x16260>
  417e4c:	mov	w8, #0x1                   	// #1
  417e50:	cmp	w27, #0x2
  417e54:	cset	w9, eq  // eq = none
  417e58:	cmp	w8, #0x0
  417e5c:	orr	w10, w8, w13
  417e60:	cset	w8, ne  // ne = any
  417e64:	cbz	w10, 417e0c <ferror@plt+0x1621c>
  417e68:	and	w8, w9, w8
  417e6c:	tbnz	w8, #0, 417e0c <ferror@plt+0x1621c>
  417e70:	mov	w0, #0x20                  	// #32
  417e74:	mov	x1, x19
  417e78:	bl	401820 <fputc@plt>
  417e7c:	mov	w0, #0x20                  	// #32
  417e80:	mov	x1, x19
  417e84:	bl	401820 <fputc@plt>
  417e88:	ldrsw	x8, [x21]
  417e8c:	ldr	x9, [x20, #8]
  417e90:	mul	x10, x8, x28
  417e94:	ldrb	w9, [x9, x10]
  417e98:	tbnz	w9, #3, 417ed0 <ferror@plt+0x162e0>
  417e9c:	ldr	x9, [x20]
  417ea0:	mov	w10, #0x18                  	// #24
  417ea4:	mul	x8, x8, x10
  417ea8:	adrp	x1, 429000 <ferror@plt+0x27410>
  417eac:	ldr	x2, [x9, x8]
  417eb0:	mov	x0, x19
  417eb4:	add	x1, x1, #0x354
  417eb8:	bl	401bc0 <fprintf@plt>
  417ebc:	add	w26, w0, #0x2
  417ec0:	mov	w8, #0x1                   	// #1
  417ec4:	ldr	x24, [x21, #16]
  417ec8:	cbnz	x24, 418104 <ferror@plt+0x16514>
  417ecc:	b	417ee0 <ferror@plt+0x162f0>
  417ed0:	mov	w8, wzr
  417ed4:	mov	w26, #0x2                   	// #2
  417ed8:	ldr	x24, [x21, #16]
  417edc:	cbnz	x24, 418104 <ferror@plt+0x16514>
  417ee0:	ldrsw	x9, [x21]
  417ee4:	ldr	x10, [x20, #8]
  417ee8:	mul	x11, x9, x28
  417eec:	ldrb	w10, [x10, x11]
  417ef0:	tbz	w10, #3, 417f3c <ferror@plt+0x1634c>
  417ef4:	add	w22, w8, #0x1
  417ef8:	cbz	w8, 417f14 <ferror@plt+0x16324>
  417efc:	adrp	x1, 426000 <ferror@plt+0x24410>
  417f00:	mov	x0, x19
  417f04:	add	x1, x1, #0xc0
  417f08:	bl	401bc0 <fprintf@plt>
  417f0c:	ldrsw	x9, [x21]
  417f10:	add	w26, w0, w26
  417f14:	ldr	x8, [x20]
  417f18:	mov	w10, #0x18                  	// #24
  417f1c:	mul	x9, x9, x10
  417f20:	adrp	x1, 429000 <ferror@plt+0x27410>
  417f24:	ldr	x2, [x8, x9]
  417f28:	mov	x0, x19
  417f2c:	add	x1, x1, #0x354
  417f30:	bl	401bc0 <fprintf@plt>
  417f34:	add	w26, w0, w26
  417f38:	mov	w8, w22
  417f3c:	ldr	x24, [x21, #16]
  417f40:	cbnz	x24, 41816c <ferror@plt+0x1657c>
  417f44:	ldr	w8, [sp, #16]
  417f48:	sub	w8, w8, w26
  417f4c:	cmp	w8, #0x1
  417f50:	b.lt	417f74 <ferror@plt+0x16384>  // b.tstop
  417f54:	ldur	w8, [x29, #-16]
  417f58:	sub	w22, w8, w26
  417f5c:	mov	w0, #0x20                  	// #32
  417f60:	mov	x1, x19
  417f64:	bl	401820 <fputc@plt>
  417f68:	sub	w22, w22, #0x1
  417f6c:	cmp	w22, #0x1
  417f70:	b.gt	417f5c <ferror@plt+0x1636c>
  417f74:	ldrsw	x8, [x21]
  417f78:	ldr	x9, [x20]
  417f7c:	mov	w10, #0x18                  	// #24
  417f80:	madd	x8, x8, x10, x9
  417f84:	ldr	x8, [x8, #16]
  417f88:	adrp	x9, 43e000 <ferror@plt+0x3c410>
  417f8c:	add	x9, x9, #0x16b
  417f90:	cmp	x8, #0x0
  417f94:	csel	x26, x9, x8, eq  // eq = none
  417f98:	cmp	w23, #0x1
  417f9c:	b.lt	4181a4 <ferror@plt+0x165b4>  // b.tstop
  417fa0:	ldr	x8, [sp, #24]
  417fa4:	ldrb	w25, [x26]
  417fa8:	mov	x27, xzr
  417fac:	mov	x22, xzr
  417fb0:	add	x8, x26, x8
  417fb4:	stur	x8, [x29, #-24]
  417fb8:	ands	w8, w25, #0xff
  417fbc:	b.eq	417de8 <ferror@plt+0x161f8>  // b.none
  417fc0:	cmp	w8, #0xa
  417fc4:	b.eq	418074 <ferror@plt+0x16484>  // b.none
  417fc8:	add	x24, x26, x27
  417fcc:	bl	401a00 <__ctype_b_loc@plt>
  417fd0:	ldr	x8, [x0]
  417fd4:	and	x9, x25, #0xff
  417fd8:	and	w10, w25, #0xff
  417fdc:	add	x11, x26, x27
  417fe0:	ldrh	w8, [x8, x9, lsl #1]
  417fe4:	cmp	w10, #0x2d
  417fe8:	ldrb	w25, [x11, #1]
  417fec:	cset	w9, eq  // eq = none
  417ff0:	and	w8, w8, #0x2000
  417ff4:	orr	w8, w9, w8, lsr #13
  417ff8:	add	x27, x27, #0x1
  417ffc:	cmp	w8, #0x0
  418000:	csel	x22, x24, x22, ne  // ne = any
  418004:	cmp	w23, w27
  418008:	b.ne	417fb8 <ferror@plt+0x163c8>  // b.any
  41800c:	cmp	w25, #0xa
  418010:	mov	w27, w23
  418014:	b.eq	41807c <ferror@plt+0x1648c>  // b.none
  418018:	adrp	x1, 429000 <ferror@plt+0x27410>
  41801c:	add	x1, x1, #0x444
  418020:	cbz	w25, 417de8 <ferror@plt+0x161f8>
  418024:	ldur	x24, [x29, #-24]
  418028:	sub	w8, w22, w26
  41802c:	cmp	x22, #0x0
  418030:	csel	w2, w23, w8, eq  // eq = none
  418034:	mov	x0, x19
  418038:	mov	x3, x26
  41803c:	csel	x24, x24, x22, eq  // eq = none
  418040:	bl	401bc0 <fprintf@plt>
  418044:	ldr	w8, [sp, #32]
  418048:	cmn	w8, #0x3
  41804c:	b.lt	41806c <ferror@plt+0x1647c>  // b.tstop
  418050:	ldur	w22, [x29, #-16]
  418054:	mov	w0, #0x20                  	// #32
  418058:	mov	x1, x19
  41805c:	bl	401820 <fputc@plt>
  418060:	sub	w22, w22, #0x1
  418064:	cmp	w22, #0x1
  418068:	b.gt	418054 <ferror@plt+0x16464>
  41806c:	add	x26, x24, #0x1
  418070:	b	417fa0 <ferror@plt+0x163b0>
  418074:	add	x8, x26, x27
  418078:	stur	x8, [x29, #-24]
  41807c:	adrp	x1, 429000 <ferror@plt+0x27410>
  418080:	mov	x0, x19
  418084:	add	x1, x1, #0x444
  418088:	mov	w2, w27
  41808c:	mov	x3, x26
  418090:	bl	401bc0 <fprintf@plt>
  418094:	ldr	w8, [sp, #32]
  418098:	cmn	w8, #0x3
  41809c:	b.lt	4180c8 <ferror@plt+0x164d8>  // b.tstop
  4180a0:	ldur	w22, [x29, #-16]
  4180a4:	mov	w0, #0x20                  	// #32
  4180a8:	mov	x1, x19
  4180ac:	bl	401820 <fputc@plt>
  4180b0:	sub	w22, w22, #0x1
  4180b4:	cmp	w22, #0x1
  4180b8:	b.gt	4180a4 <ferror@plt+0x164b4>
  4180bc:	ldur	x24, [x29, #-24]
  4180c0:	add	x26, x24, #0x1
  4180c4:	b	417fa0 <ferror@plt+0x163b0>
  4180c8:	ldur	x24, [x29, #-24]
  4180cc:	add	x26, x24, #0x1
  4180d0:	b	417fa0 <ferror@plt+0x163b0>
  4180d4:	ldr	x8, [x20]
  4180d8:	mov	w10, #0x18                  	// #24
  4180dc:	mul	x9, x9, x10
  4180e0:	adrp	x1, 429000 <ferror@plt+0x27410>
  4180e4:	ldr	x2, [x8, x9]
  4180e8:	mov	x0, x19
  4180ec:	add	x1, x1, #0x354
  4180f0:	bl	401bc0 <fprintf@plt>
  4180f4:	add	w26, w0, w26
  4180f8:	mov	w8, w22
  4180fc:	ldr	x24, [x24, #8]
  418100:	cbz	x24, 417ee0 <ferror@plt+0x162f0>
  418104:	ldrsw	x9, [x24]
  418108:	ldr	x10, [x20, #8]
  41810c:	mul	x11, x9, x28
  418110:	ldrb	w10, [x10, x11]
  418114:	tbnz	w10, #3, 4180fc <ferror@plt+0x1650c>
  418118:	add	w22, w8, #0x1
  41811c:	cbz	w8, 4180d4 <ferror@plt+0x164e4>
  418120:	adrp	x1, 426000 <ferror@plt+0x24410>
  418124:	mov	x0, x19
  418128:	add	x1, x1, #0xc0
  41812c:	bl	401bc0 <fprintf@plt>
  418130:	ldrsw	x9, [x24]
  418134:	add	w26, w0, w26
  418138:	b	4180d4 <ferror@plt+0x164e4>
  41813c:	ldr	x8, [x20]
  418140:	mov	w10, #0x18                  	// #24
  418144:	mul	x9, x9, x10
  418148:	adrp	x1, 429000 <ferror@plt+0x27410>
  41814c:	ldr	x2, [x8, x9]
  418150:	mov	x0, x19
  418154:	add	x1, x1, #0x354
  418158:	bl	401bc0 <fprintf@plt>
  41815c:	add	w26, w0, w26
  418160:	mov	w8, w22
  418164:	ldr	x24, [x24, #8]
  418168:	cbz	x24, 417f44 <ferror@plt+0x16354>
  41816c:	ldrsw	x9, [x24]
  418170:	ldr	x10, [x20, #8]
  418174:	mul	x11, x9, x28
  418178:	ldrb	w10, [x10, x11]
  41817c:	tbz	w10, #3, 418164 <ferror@plt+0x16574>
  418180:	add	w22, w8, #0x1
  418184:	cbz	w8, 41813c <ferror@plt+0x1654c>
  418188:	adrp	x1, 426000 <ferror@plt+0x24410>
  41818c:	mov	x0, x19
  418190:	add	x1, x1, #0xc0
  418194:	bl	401bc0 <fprintf@plt>
  418198:	ldrsw	x9, [x24]
  41819c:	add	w26, w0, w26
  4181a0:	b	41813c <ferror@plt+0x1654c>
  4181a4:	adrp	x24, 429000 <ferror@plt+0x27410>
  4181a8:	add	x24, x24, #0x444
  4181ac:	b	4181b4 <ferror@plt+0x165c4>
  4181b0:	add	x26, x26, #0x1
  4181b4:	ldrb	w8, [x26]
  4181b8:	cmp	w8, #0xa
  4181bc:	b.eq	418200 <ferror@plt+0x16610>  // b.none
  4181c0:	cbz	w8, 417df0 <ferror@plt+0x16200>
  4181c4:	mov	x0, x19
  4181c8:	mov	x1, x24
  4181cc:	mov	w2, wzr
  4181d0:	mov	x3, x26
  4181d4:	bl	401bc0 <fprintf@plt>
  4181d8:	ldur	w22, [x29, #-16]
  4181dc:	cmn	w25, #0x3
  4181e0:	b.lt	4181b0 <ferror@plt+0x165c0>  // b.tstop
  4181e4:	mov	w0, #0x20                  	// #32
  4181e8:	mov	x1, x19
  4181ec:	bl	401820 <fputc@plt>
  4181f0:	sub	w22, w22, #0x1
  4181f4:	cmp	w22, #0x1
  4181f8:	b.gt	4181e4 <ferror@plt+0x165f4>
  4181fc:	b	4181b0 <ferror@plt+0x165c0>
  418200:	mov	x0, x19
  418204:	mov	x1, x24
  418208:	mov	w2, wzr
  41820c:	mov	x3, x26
  418210:	bl	401bc0 <fprintf@plt>
  418214:	cmn	w25, #0x3
  418218:	b.lt	4181b0 <ferror@plt+0x165c0>  // b.tstop
  41821c:	ldur	w22, [x29, #-16]
  418220:	mov	w0, #0x20                  	// #32
  418224:	mov	x1, x19
  418228:	bl	401820 <fputc@plt>
  41822c:	sub	w22, w22, #0x1
  418230:	cmp	w22, #0x1
  418234:	b.gt	418220 <ferror@plt+0x16630>
  418238:	b	4181b0 <ferror@plt+0x165c0>
  41823c:	ldr	x0, [sp]
  418240:	bl	401a30 <free@plt>
  418244:	ldp	x20, x19, [sp, #144]
  418248:	ldp	x22, x21, [sp, #128]
  41824c:	ldp	x24, x23, [sp, #112]
  418250:	ldp	x26, x25, [sp, #96]
  418254:	ldp	x28, x27, [sp, #80]
  418258:	ldp	x29, x30, [sp, #64]
  41825c:	mov	w0, wzr
  418260:	add	sp, sp, #0xa0
  418264:	ret
  418268:	sub	sp, sp, #0xb0
  41826c:	stp	x20, x19, [sp, #160]
  418270:	mov	x20, x1
  418274:	mov	x19, x0
  418278:	stp	x29, x30, [sp, #80]
  41827c:	stp	x28, x27, [sp, #96]
  418280:	stp	x26, x25, [sp, #112]
  418284:	stp	x24, x23, [sp, #128]
  418288:	stp	x22, x21, [sp, #144]
  41828c:	add	x29, sp, #0x50
  418290:	cbz	x1, 418298 <ferror@plt+0x166a8>
  418294:	str	xzr, [x20]
  418298:	cbz	x2, 4182a4 <ferror@plt+0x166b4>
  41829c:	ldr	w8, [x19, #32]
  4182a0:	str	w8, [x2]
  4182a4:	ldr	w24, [x19, #32]
  4182a8:	ldr	w26, [x19, #20]
  4182ac:	cmp	w24, w26
  4182b0:	b.ge	418598 <ferror@plt+0x169a8>  // b.tcont
  4182b4:	ldr	x23, [x19, #24]
  4182b8:	sxtw	x8, w24
  4182bc:	ldr	x8, [x23, x8, lsl #3]
  4182c0:	cbz	x8, 418598 <ferror@plt+0x169a8>
  4182c4:	ldr	w15, [x19, #36]
  4182c8:	sxtw	x9, w15
  4182cc:	add	x27, x8, x9
  4182d0:	cbz	w15, 418370 <ferror@plt+0x16780>
  4182d4:	ldr	w8, [x19, #16]
  4182d8:	cmp	w8, #0x1
  4182dc:	b.lt	418344 <ferror@plt+0x16754>  // b.tstop
  4182e0:	ldp	x11, x12, [x19]
  4182e4:	mov	x10, xzr
  4182e8:	mov	w9, wzr
  4182ec:	mov	w28, #0xffffffff            	// #-1
  4182f0:	b	418308 <ferror@plt+0x16718>
  4182f4:	add	x10, x10, #0x1
  4182f8:	add	x11, x11, #0x18
  4182fc:	cmp	x8, x10
  418300:	add	x12, x12, #0xc
  418304:	b.eq	418330 <ferror@plt+0x16740>  // b.none
  418308:	ldrb	w13, [x12]
  41830c:	tbnz	w13, #3, 4182f4 <ferror@plt+0x16704>
  418310:	ldr	x13, [x11]
  418314:	ldrb	w14, [x27]
  418318:	ldrb	w13, [x13, #1]
  41831c:	cmp	w13, w14
  418320:	b.ne	4182f4 <ferror@plt+0x16704>  // b.any
  418324:	add	w9, w9, #0x1
  418328:	mov	w28, w10
  41832c:	b	4182f4 <ferror@plt+0x16704>
  418330:	cbz	w9, 418344 <ferror@plt+0x16754>
  418334:	cmp	w9, #0x2
  418338:	b.lt	4183e8 <ferror@plt+0x167f8>  // b.tstop
  41833c:	mov	w2, #0xfffffffe            	// #-2
  418340:	b	418348 <ferror@plt+0x16758>
  418344:	mov	w2, #0xffffffff            	// #-1
  418348:	mov	x0, x19
  41834c:	ldp	x20, x19, [sp, #160]
  418350:	ldp	x22, x21, [sp, #144]
  418354:	ldp	x24, x23, [sp, #128]
  418358:	ldp	x26, x25, [sp, #112]
  41835c:	ldp	x28, x27, [sp, #96]
  418360:	ldp	x29, x30, [sp, #80]
  418364:	mov	w1, #0x1                   	// #1
  418368:	add	sp, sp, #0xb0
  41836c:	b	41871c <ferror@plt+0x16b2c>
  418370:	ldrb	w10, [x27]
  418374:	cmp	w10, #0x2d
  418378:	b.ne	418598 <ferror@plt+0x169a8>  // b.any
  41837c:	mov	x11, x27
  418380:	ldrb	w10, [x11, #1]!
  418384:	cbz	w10, 418598 <ferror@plt+0x169a8>
  418388:	cmp	w10, #0x2d
  41838c:	b.ne	418424 <ferror@plt+0x16834>  // b.any
  418390:	ldrb	w10, [x27, #2]
  418394:	cbz	w10, 418434 <ferror@plt+0x16844>
  418398:	mov	x12, x27
  41839c:	ldrb	w10, [x12, #2]!
  4183a0:	stur	x12, [x29, #-16]
  4183a4:	cbz	w10, 418424 <ferror@plt+0x16834>
  4183a8:	add	x8, x9, x8
  4183ac:	add	x8, x8, #0x3
  4183b0:	ands	w9, w10, #0xff
  4183b4:	b.eq	4183cc <ferror@plt+0x167dc>  // b.none
  4183b8:	cmp	w9, #0x3d
  4183bc:	b.eq	4183cc <ferror@plt+0x167dc>  // b.none
  4183c0:	ldrb	w10, [x8], #1
  4183c4:	ands	w9, w10, #0xff
  4183c8:	b.ne	4183b8 <ferror@plt+0x167c8>  // b.any
  4183cc:	tst	w10, #0xff
  4183d0:	b.eq	418454 <ferror@plt+0x16864>  // b.none
  4183d4:	mov	x9, x8
  4183d8:	ldrb	w10, [x9], #1
  4183dc:	cbnz	w10, 4183d8 <ferror@plt+0x167e8>
  4183e0:	str	x8, [sp, #24]
  4183e4:	b	418458 <ferror@plt+0x16868>
  4183e8:	ldrb	w8, [x27, #1]!
  4183ec:	mov	x25, x15
  4183f0:	mov	w22, #0x1                   	// #1
  4183f4:	cmp	w8, #0x0
  4183f8:	csel	x27, xzr, x27, eq  // eq = none
  4183fc:	add	w21, w24, #0x1
  418400:	cmp	w21, w26
  418404:	b.ge	418570 <ferror@plt+0x16980>  // b.tcont
  418408:	ldr	x1, [x23, w21, sxtw #3]
  41840c:	adrp	x0, 429000 <ferror@plt+0x27410>
  418410:	add	x0, x0, #0x44a
  418414:	bl	4019f0 <strcmp@plt>
  418418:	cmp	w0, #0x0
  41841c:	cset	w10, ne  // ne = any
  418420:	b	418574 <ferror@plt+0x16984>
  418424:	mov	w15, #0x1                   	// #1
  418428:	mov	x27, x11
  41842c:	str	w15, [x19, #36]
  418430:	b	4182d4 <ferror@plt+0x166e4>
  418434:	cbz	x2, 418444 <ferror@plt+0x16854>
  418438:	add	w8, w24, #0x1
  41843c:	str	w8, [x2]
  418440:	ldr	w24, [x19, #32]
  418444:	add	w8, w24, #0x1
  418448:	mov	w20, wzr
  41844c:	stp	w8, wzr, [x19, #32]
  418450:	b	41859c <ferror@plt+0x169ac>
  418454:	str	xzr, [sp, #24]
  418458:	ldr	w12, [x19, #16]
  41845c:	cmp	w12, #0x1
  418460:	b.lt	418534 <ferror@plt+0x16944>  // b.tstop
  418464:	stp	x15, x23, [sp, #8]
  418468:	str	xzr, [sp, #32]
  41846c:	ldur	x9, [x29, #-16]
  418470:	ldp	x10, x11, [x19]
  418474:	mov	x22, xzr
  418478:	mov	w28, #0xffffffff            	// #-1
  41847c:	mvn	x9, x9
  418480:	add	x13, x9, x8
  418484:	sxtw	x8, w13
  418488:	add	x21, x10, #0x8
  41848c:	add	x23, x11, #0x4
  418490:	stur	x8, [x29, #-24]
  418494:	str	x12, [sp, #40]
  418498:	stur	x13, [x29, #-32]
  41849c:	b	4184bc <ferror@plt+0x168cc>
  4184a0:	ldr	x12, [sp, #40]
  4184a4:	ldur	x13, [x29, #-32]
  4184a8:	add	x22, x22, #0x1
  4184ac:	add	x21, x21, #0x18
  4184b0:	cmp	x12, x22
  4184b4:	add	x23, x23, #0xc
  4184b8:	b.eq	41851c <ferror@plt+0x1692c>  // b.none
  4184bc:	ldurb	w8, [x23, #-4]
  4184c0:	tbz	w8, #3, 4184a8 <ferror@plt+0x168b8>
  4184c4:	ldr	w25, [x23]
  4184c8:	cmp	w25, w13
  4184cc:	b.lt	4184a8 <ferror@plt+0x168b8>  // b.tstop
  4184d0:	ldur	x8, [x21, #-8]
  4184d4:	ldp	x2, x1, [x29, #-24]
  4184d8:	add	x0, x8, #0x2
  4184dc:	bl	4018c0 <strncmp@plt>
  4184e0:	cbnz	w0, 4184a0 <ferror@plt+0x168b0>
  4184e4:	ldur	x13, [x29, #-32]
  4184e8:	cmp	w25, w13
  4184ec:	b.eq	41854c <ferror@plt+0x1695c>  // b.none
  4184f0:	ldr	w8, [x21]
  4184f4:	ldp	w11, w10, [sp, #32]
  4184f8:	ldr	x12, [sp, #40]
  4184fc:	mov	w28, w22
  418500:	add	w9, w10, #0x1
  418504:	cmp	w11, w8
  418508:	csel	w10, w10, w9, eq  // eq = none
  41850c:	cmp	w11, #0x0
  418510:	csel	w9, w9, w10, eq  // eq = none
  418514:	stp	w8, w9, [sp, #32]
  418518:	b	4184a8 <ferror@plt+0x168b8>
  41851c:	ldr	w8, [sp, #36]
  418520:	cbz	w8, 418534 <ferror@plt+0x16944>
  418524:	cmp	w8, #0x2
  418528:	b.lt	418550 <ferror@plt+0x16960>  // b.tstop
  41852c:	mov	w20, #0xfffffffe            	// #-2
  418530:	b	418538 <ferror@plt+0x16948>
  418534:	mov	w20, #0xffffffff            	// #-1
  418538:	mov	x0, x19
  41853c:	mov	w1, wzr
  418540:	mov	w2, w20
  418544:	bl	41871c <ferror@plt+0x16b2c>
  418548:	b	41859c <ferror@plt+0x169ac>
  41854c:	mov	w28, w22
  418550:	ldp	x15, x23, [sp, #8]
  418554:	cbnz	w15, 4182d4 <ferror@plt+0x166e4>
  418558:	ldr	x27, [sp, #24]
  41855c:	mov	w25, wzr
  418560:	mov	w22, wzr
  418564:	add	w21, w24, #0x1
  418568:	cmp	w21, w26
  41856c:	b.lt	418408 <ferror@plt+0x16818>  // b.tstop
  418570:	mov	w10, wzr
  418574:	ldr	x8, [x19, #8]
  418578:	mov	w9, #0xc                   	// #12
  41857c:	smull	x9, w28, w9
  418580:	ldr	w11, [x8, x9]
  418584:	ldr	x8, [x19]
  418588:	sxtw	x9, w28
  41858c:	tbnz	w11, #0, 4185c0 <ferror@plt+0x169d0>
  418590:	tbnz	w11, #1, 4185dc <ferror@plt+0x169ec>
  418594:	tbnz	w11, #2, 4185f0 <ferror@plt+0x16a00>
  418598:	mov	w20, wzr
  41859c:	mov	w0, w20
  4185a0:	ldp	x20, x19, [sp, #160]
  4185a4:	ldp	x22, x21, [sp, #144]
  4185a8:	ldp	x24, x23, [sp, #128]
  4185ac:	ldp	x26, x25, [sp, #112]
  4185b0:	ldp	x28, x27, [sp, #96]
  4185b4:	ldp	x29, x30, [sp, #80]
  4185b8:	add	sp, sp, #0xb0
  4185bc:	ret
  4185c0:	cbz	x27, 4185fc <ferror@plt+0x16a0c>
  4185c4:	cbnz	w22, 4185fc <ferror@plt+0x16a0c>
  4185c8:	ldrb	w8, [x19, #40]
  4185cc:	cbz	w8, 418648 <ferror@plt+0x16a58>
  4185d0:	stp	w21, wzr, [x19, #32]
  4185d4:	mov	w20, #0xfffffffc            	// #-4
  4185d8:	b	41859c <ferror@plt+0x169ac>
  4185dc:	cmp	x27, #0x0
  4185e0:	cset	w11, ne  // ne = any
  4185e4:	orr	w10, w11, w10
  4185e8:	tbz	w10, #0, 41860c <ferror@plt+0x16a1c>
  4185ec:	cbz	x27, 418624 <ferror@plt+0x16a34>
  4185f0:	cbz	x20, 418634 <ferror@plt+0x16a44>
  4185f4:	str	x27, [x20]
  4185f8:	b	418634 <ferror@plt+0x16a44>
  4185fc:	cbz	x27, 41861c <ferror@plt+0x16a2c>
  418600:	add	w10, w25, #0x1
  418604:	str	w10, [x19, #36]
  418608:	b	418638 <ferror@plt+0x16a48>
  41860c:	ldrb	w8, [x19, #40]
  418610:	cbz	w8, 418658 <ferror@plt+0x16a68>
  418614:	mov	w20, #0xfffffffd            	// #-3
  418618:	b	41859c <ferror@plt+0x169ac>
  41861c:	mov	w10, wzr
  418620:	b	418634 <ferror@plt+0x16a44>
  418624:	cbz	x20, 418630 <ferror@plt+0x16a40>
  418628:	ldr	x10, [x23, w21, sxtw #3]
  41862c:	str	x10, [x20]
  418630:	add	w21, w24, #0x2
  418634:	stp	w21, wzr, [x19, #32]
  418638:	mov	w10, #0x18                  	// #24
  41863c:	madd	x8, x9, x10, x8
  418640:	ldr	w20, [x8, #8]
  418644:	b	41859c <ferror@plt+0x169ac>
  418648:	cmp	w24, #0x1
  41864c:	b.lt	41867c <ferror@plt+0x16a8c>  // b.tstop
  418650:	ldr	x20, [x23, x24, lsl #3]
  418654:	b	418684 <ferror@plt+0x16a94>
  418658:	cmp	w24, #0x1
  41865c:	b.lt	4186d0 <ferror@plt+0x16ae0>  // b.tstop
  418660:	ldr	x19, [x23, x24, lsl #3]
  418664:	cbz	w22, 4186d8 <ferror@plt+0x16ae8>
  418668:	ldrb	w8, [x19, w25, sxtw]
  41866c:	sub	x19, x29, #0x4
  418670:	sturb	wzr, [x29, #-3]
  418674:	sturb	w8, [x29, #-4]
  418678:	b	4186d8 <ferror@plt+0x16ae8>
  41867c:	adrp	x20, 43e000 <ferror@plt+0x3c410>
  418680:	add	x20, x20, #0x16b
  418684:	adrp	x21, 45e000 <ferror@plt+0x5c410>
  418688:	ldr	x0, [x21, #3264]
  41868c:	ldr	x2, [x23]
  418690:	adrp	x1, 429000 <ferror@plt+0x27410>
  418694:	add	x1, x1, #0x455
  418698:	bl	401bc0 <fprintf@plt>
  41869c:	ldr	x21, [x21, #3264]
  4186a0:	adrp	x1, 429000 <ferror@plt+0x27410>
  4186a4:	add	x1, x1, #0x45a
  4186a8:	mov	w2, #0x5                   	// #5
  4186ac:	mov	x0, xzr
  4186b0:	bl	401ae0 <dcgettext@plt>
  4186b4:	mov	x1, x0
  4186b8:	mov	x0, x21
  4186bc:	mov	x2, x20
  4186c0:	bl	401bc0 <fprintf@plt>
  4186c4:	ldr	w8, [x19, #32]
  4186c8:	add	w21, w8, #0x1
  4186cc:	b	4185d0 <ferror@plt+0x169e0>
  4186d0:	adrp	x19, 43e000 <ferror@plt+0x3c410>
  4186d4:	add	x19, x19, #0x16b
  4186d8:	adrp	x20, 45e000 <ferror@plt+0x5c410>
  4186dc:	ldr	x0, [x20, #3264]
  4186e0:	ldr	x2, [x23]
  4186e4:	adrp	x1, 429000 <ferror@plt+0x27410>
  4186e8:	add	x1, x1, #0x455
  4186ec:	bl	401bc0 <fprintf@plt>
  4186f0:	ldr	x20, [x20, #3264]
  4186f4:	adrp	x1, 429000 <ferror@plt+0x27410>
  4186f8:	add	x1, x1, #0x481
  4186fc:	mov	w2, #0x5                   	// #5
  418700:	mov	x0, xzr
  418704:	bl	401ae0 <dcgettext@plt>
  418708:	mov	x1, x0
  41870c:	mov	x0, x20
  418710:	mov	x2, x19
  418714:	bl	401bc0 <fprintf@plt>
  418718:	b	418614 <ferror@plt+0x16a24>
  41871c:	stp	x29, x30, [sp, #-48]!
  418720:	stp	x20, x19, [sp, #32]
  418724:	ldrb	w8, [x0, #40]
  418728:	mov	w19, w2
  41872c:	str	x21, [sp, #16]
  418730:	mov	x29, sp
  418734:	cbz	w8, 41874c <ferror@plt+0x16b5c>
  418738:	mov	w0, w19
  41873c:	ldp	x20, x19, [sp, #32]
  418740:	ldr	x21, [sp, #16]
  418744:	ldp	x29, x30, [sp], #48
  418748:	ret
  41874c:	ldr	w8, [x0, #32]
  418750:	cmp	w8, #0x1
  418754:	b.lt	418788 <ferror@plt+0x16b98>  // b.tstop
  418758:	ldr	w9, [x0, #20]
  41875c:	cmp	w8, w9
  418760:	b.ge	418788 <ferror@plt+0x16b98>  // b.tcont
  418764:	ldr	x9, [x0, #24]
  418768:	ldr	x20, [x9, x8, lsl #3]
  41876c:	cbz	w1, 418790 <ferror@plt+0x16ba0>
  418770:	ldrsw	x8, [x0, #36]
  418774:	ldrb	w8, [x20, x8]
  418778:	add	x20, x29, #0x1c
  41877c:	strb	wzr, [x29, #29]
  418780:	strb	w8, [x29, #28]
  418784:	b	418790 <ferror@plt+0x16ba0>
  418788:	adrp	x20, 43e000 <ferror@plt+0x3c410>
  41878c:	add	x20, x20, #0x16b
  418790:	ldr	x8, [x0, #24]
  418794:	adrp	x21, 45e000 <ferror@plt+0x5c410>
  418798:	ldr	x0, [x21, #3264]
  41879c:	adrp	x1, 429000 <ferror@plt+0x27410>
  4187a0:	ldr	x2, [x8]
  4187a4:	add	x1, x1, #0x455
  4187a8:	bl	401bc0 <fprintf@plt>
  4187ac:	add	w8, w19, #0x4
  4187b0:	cmp	w8, #0x3
  4187b4:	b.hi	4187e0 <ferror@plt+0x16bf0>  // b.pmore
  4187b8:	adrp	x9, 429000 <ferror@plt+0x27410>
  4187bc:	add	x9, x9, #0x428
  4187c0:	adr	x10, 4187d0 <ferror@plt+0x16be0>
  4187c4:	ldrb	w11, [x9, x8]
  4187c8:	add	x10, x10, x11, lsl #2
  4187cc:	br	x10
  4187d0:	ldr	x21, [x21, #3264]
  4187d4:	adrp	x1, 429000 <ferror@plt+0x27410>
  4187d8:	add	x1, x1, #0x45a
  4187dc:	b	418838 <ferror@plt+0x16c48>
  4187e0:	ldr	x20, [x21, #3264]
  4187e4:	adrp	x1, 429000 <ferror@plt+0x27410>
  4187e8:	add	x1, x1, #0x4d7
  4187ec:	mov	w2, #0x5                   	// #5
  4187f0:	mov	x0, xzr
  4187f4:	bl	401ae0 <dcgettext@plt>
  4187f8:	mov	x1, x0
  4187fc:	mov	x0, x20
  418800:	mov	w2, w19
  418804:	bl	401bc0 <fprintf@plt>
  418808:	b	418738 <ferror@plt+0x16b48>
  41880c:	ldr	x21, [x21, #3264]
  418810:	adrp	x1, 429000 <ferror@plt+0x27410>
  418814:	add	x1, x1, #0x481
  418818:	b	418838 <ferror@plt+0x16c48>
  41881c:	ldr	x21, [x21, #3264]
  418820:	adrp	x1, 429000 <ferror@plt+0x27410>
  418824:	add	x1, x1, #0x4a3
  418828:	b	418838 <ferror@plt+0x16c48>
  41882c:	ldr	x21, [x21, #3264]
  418830:	adrp	x1, 429000 <ferror@plt+0x27410>
  418834:	add	x1, x1, #0x4bd
  418838:	mov	w2, #0x5                   	// #5
  41883c:	mov	x0, xzr
  418840:	bl	401ae0 <dcgettext@plt>
  418844:	mov	x1, x0
  418848:	mov	x0, x21
  41884c:	mov	x2, x20
  418850:	bl	401bc0 <fprintf@plt>
  418854:	b	418738 <ferror@plt+0x16b48>
  418858:	cbz	x0, 418884 <ferror@plt+0x16c94>
  41885c:	stp	x29, x30, [sp, #-32]!
  418860:	str	x19, [sp, #16]
  418864:	mov	x19, x0
  418868:	ldr	x0, [x0, #8]
  41886c:	mov	x29, sp
  418870:	bl	401a30 <free@plt>
  418874:	mov	x0, x19
  418878:	bl	401a30 <free@plt>
  41887c:	ldr	x19, [sp, #16]
  418880:	ldp	x29, x30, [sp], #32
  418884:	mov	w0, wzr
  418888:	ret
  41888c:	stp	x29, x30, [sp, #-32]!
  418890:	str	x19, [sp, #16]
  418894:	mov	x29, sp
  418898:	mov	w19, w1
  41889c:	bl	4117d4 <ferror@plt+0xfbe4>
  4188a0:	mov	w2, w19
  4188a4:	ldr	x19, [sp, #16]
  4188a8:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x330>
  4188ac:	add	x3, x3, #0x6a8
  4188b0:	mov	x1, xzr
  4188b4:	ldp	x29, x30, [sp], #32
  4188b8:	b	4188bc <ferror@plt+0x16ccc>
  4188bc:	stp	x29, x30, [sp, #-80]!
  4188c0:	str	x25, [sp, #16]
  4188c4:	stp	x24, x23, [sp, #32]
  4188c8:	stp	x22, x21, [sp, #48]
  4188cc:	stp	x20, x19, [sp, #64]
  4188d0:	mov	x29, sp
  4188d4:	mov	x19, x3
  4188d8:	mov	w20, w2
  4188dc:	mov	x21, x1
  4188e0:	mov	x22, x0
  4188e4:	bl	418e80 <ferror@plt+0x17290>
  4188e8:	ldr	x25, [x19, w0, sxtw #3]
  4188ec:	mov	w23, w0
  4188f0:	cbz	x25, 418910 <ferror@plt+0x16d20>
  4188f4:	mov	x24, x25
  4188f8:	ldr	x1, [x24, #16]
  4188fc:	mov	x0, x22
  418900:	bl	4019f0 <strcmp@plt>
  418904:	cbz	w0, 418934 <ferror@plt+0x16d44>
  418908:	ldr	x24, [x24, #8]
  41890c:	cbnz	x24, 4188f8 <ferror@plt+0x16d08>
  418910:	mov	w0, #0x28                  	// #40
  418914:	sxtw	x24, w23
  418918:	bl	4018b0 <malloc@plt>
  41891c:	mov	x23, x0
  418920:	cbz	x0, 41893c <ferror@plt+0x16d4c>
  418924:	cbz	x25, 418958 <ferror@plt+0x16d68>
  418928:	str	x25, [x23, #8]
  41892c:	str	x23, [x25]
  418930:	b	41895c <ferror@plt+0x16d6c>
  418934:	mov	w0, #0xffffffff            	// #-1
  418938:	b	418970 <ferror@plt+0x16d80>
  41893c:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  418940:	add	x1, x1, #0xe7c
  418944:	mov	w2, #0x5                   	// #5
  418948:	bl	401ae0 <dcgettext@plt>
  41894c:	bl	411868 <ferror@plt+0xfc78>
  418950:	ldr	x25, [x19, x24, lsl #3]
  418954:	cbnz	x25, 418928 <ferror@plt+0x16d38>
  418958:	str	xzr, [x23, #8]
  41895c:	mov	w0, wzr
  418960:	str	xzr, [x23]
  418964:	stp	x22, x21, [x23, #16]
  418968:	str	w20, [x23, #32]
  41896c:	str	x23, [x19, x24, lsl #3]
  418970:	ldp	x20, x19, [sp, #64]
  418974:	ldp	x22, x21, [sp, #48]
  418978:	ldp	x24, x23, [sp, #32]
  41897c:	ldr	x25, [sp, #16]
  418980:	ldp	x29, x30, [sp], #80
  418984:	ret
  418988:	stp	x29, x30, [sp, #-48]!
  41898c:	stp	x20, x19, [sp, #32]
  418990:	ldrb	w11, [x0]
  418994:	mov	x19, x0
  418998:	str	x21, [sp, #16]
  41899c:	mov	x29, sp
  4189a0:	cbz	w11, 418a18 <ferror@plt+0x16e28>
  4189a4:	mov	w9, #0xf0cb                	// #61643
  4189a8:	mov	w12, wzr
  4189ac:	add	x8, x19, #0x1
  4189b0:	movk	w9, #0x288d, lsl #16
  4189b4:	mov	w10, #0x65                  	// #101
  4189b8:	lsl	w12, w12, #1
  4189bc:	add	w12, w12, w11, uxtb
  4189c0:	ldrb	w11, [x8], #1
  4189c4:	smull	x13, w12, w9
  4189c8:	lsr	x14, x13, #63
  4189cc:	asr	x13, x13, #36
  4189d0:	add	w13, w13, w14
  4189d4:	msub	w12, w13, w10, w12
  4189d8:	cbnz	w11, 4189b8 <ferror@plt+0x16dc8>
  4189dc:	sxtw	x8, w12
  4189e0:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  4189e4:	add	x9, x9, #0x6a8
  4189e8:	ldr	x20, [x9, x8, lsl #3]
  4189ec:	cbz	x20, 418a2c <ferror@plt+0x16e3c>
  4189f0:	adrp	x21, 43d000 <ferror@plt+0x3b410>
  4189f4:	add	x21, x21, #0xea8
  4189f8:	ldr	x1, [x20, #16]
  4189fc:	mov	x0, x19
  418a00:	bl	4019f0 <strcmp@plt>
  418a04:	cbz	w0, 418a34 <ferror@plt+0x16e44>
  418a08:	ldr	x20, [x20, #8]
  418a0c:	cbnz	x20, 4189f8 <ferror@plt+0x16e08>
  418a10:	mov	x20, x21
  418a14:	b	418a34 <ferror@plt+0x16e44>
  418a18:	mov	x8, xzr
  418a1c:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  418a20:	add	x9, x9, #0x6a8
  418a24:	ldr	x20, [x9, x8, lsl #3]
  418a28:	cbnz	x20, 4189f0 <ferror@plt+0x16e00>
  418a2c:	adrp	x20, 43d000 <ferror@plt+0x3b410>
  418a30:	add	x20, x20, #0xea8
  418a34:	ldr	w0, [x20, #32]
  418a38:	ldp	x20, x19, [sp, #32]
  418a3c:	ldr	x21, [sp, #16]
  418a40:	ldp	x29, x30, [sp], #48
  418a44:	ret
  418a48:	stp	x29, x30, [sp, #-32]!
  418a4c:	stp	x20, x19, [sp, #16]
  418a50:	mov	x29, sp
  418a54:	mov	x19, x1
  418a58:	bl	4117d4 <ferror@plt+0xfbe4>
  418a5c:	mov	x20, x0
  418a60:	mov	x0, x19
  418a64:	bl	4117d4 <ferror@plt+0xfbe4>
  418a68:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x330>
  418a6c:	mov	x1, x0
  418a70:	add	x3, x3, #0x9d0
  418a74:	mov	x0, x20
  418a78:	mov	w2, wzr
  418a7c:	bl	4188bc <ferror@plt+0x16ccc>
  418a80:	cbz	w0, 418aa4 <ferror@plt+0x16eb4>
  418a84:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  418a88:	add	x1, x1, #0xe47
  418a8c:	mov	w2, #0x5                   	// #5
  418a90:	mov	x0, xzr
  418a94:	bl	401ae0 <dcgettext@plt>
  418a98:	ldp	x20, x19, [sp, #16]
  418a9c:	ldp	x29, x30, [sp], #32
  418aa0:	b	416fb4 <ferror@plt+0x153c4>
  418aa4:	ldp	x20, x19, [sp, #16]
  418aa8:	ldp	x29, x30, [sp], #32
  418aac:	ret
  418ab0:	stp	x29, x30, [sp, #-48]!
  418ab4:	stp	x20, x19, [sp, #32]
  418ab8:	ldrb	w11, [x0]
  418abc:	mov	x19, x0
  418ac0:	str	x21, [sp, #16]
  418ac4:	mov	x29, sp
  418ac8:	cbz	w11, 418b40 <ferror@plt+0x16f50>
  418acc:	mov	w9, #0xf0cb                	// #61643
  418ad0:	mov	w12, wzr
  418ad4:	add	x8, x19, #0x1
  418ad8:	movk	w9, #0x288d, lsl #16
  418adc:	mov	w10, #0x65                  	// #101
  418ae0:	lsl	w12, w12, #1
  418ae4:	add	w12, w12, w11, uxtb
  418ae8:	ldrb	w11, [x8], #1
  418aec:	smull	x13, w12, w9
  418af0:	lsr	x14, x13, #63
  418af4:	asr	x13, x13, #36
  418af8:	add	w13, w13, w14
  418afc:	msub	w12, w13, w10, w12
  418b00:	cbnz	w11, 418ae0 <ferror@plt+0x16ef0>
  418b04:	sxtw	x8, w12
  418b08:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  418b0c:	add	x9, x9, #0x9d0
  418b10:	ldr	x20, [x9, x8, lsl #3]
  418b14:	cbz	x20, 418b54 <ferror@plt+0x16f64>
  418b18:	adrp	x21, 43d000 <ferror@plt+0x3b410>
  418b1c:	add	x21, x21, #0xea8
  418b20:	ldr	x1, [x20, #16]
  418b24:	mov	x0, x19
  418b28:	bl	4019f0 <strcmp@plt>
  418b2c:	cbz	w0, 418b5c <ferror@plt+0x16f6c>
  418b30:	ldr	x20, [x20, #8]
  418b34:	cbnz	x20, 418b20 <ferror@plt+0x16f30>
  418b38:	mov	x20, x21
  418b3c:	b	418b5c <ferror@plt+0x16f6c>
  418b40:	mov	x8, xzr
  418b44:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  418b48:	add	x9, x9, #0x9d0
  418b4c:	ldr	x20, [x9, x8, lsl #3]
  418b50:	cbnz	x20, 418b18 <ferror@plt+0x16f28>
  418b54:	adrp	x20, 43d000 <ferror@plt+0x3b410>
  418b58:	add	x20, x20, #0xea8
  418b5c:	ldr	x0, [x20, #24]
  418b60:	ldp	x20, x19, [sp, #32]
  418b64:	ldr	x21, [sp, #16]
  418b68:	ldp	x29, x30, [sp], #48
  418b6c:	ret
  418b70:	stp	x29, x30, [sp, #-48]!
  418b74:	stp	x20, x19, [sp, #32]
  418b78:	adrp	x19, 465000 <stdin@@GLIBC_2.17+0x6330>
  418b7c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  418b80:	ldr	w9, [x19, #2648]
  418b84:	ldr	w10, [x8, #3920]
  418b88:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  418b8c:	ldr	x0, [x20, #2520]
  418b90:	add	w1, w9, #0x28
  418b94:	add	w9, w10, #0x1
  418b98:	mov	w2, #0x4                   	// #4
  418b9c:	str	x21, [sp, #16]
  418ba0:	mov	x29, sp
  418ba4:	str	w1, [x19, #2648]
  418ba8:	str	w9, [x8, #3920]
  418bac:	bl	411800 <ferror@plt+0xfc10>
  418bb0:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  418bb4:	ldr	x8, [x21, #2744]
  418bb8:	ldr	w1, [x19, #2648]
  418bbc:	str	x0, [x20, #2520]
  418bc0:	mov	w2, #0x4                   	// #4
  418bc4:	mov	x0, x8
  418bc8:	bl	411800 <ferror@plt+0xfc10>
  418bcc:	adrp	x20, 465000 <stdin@@GLIBC_2.17+0x6330>
  418bd0:	ldr	x8, [x20, #2616]
  418bd4:	ldr	w1, [x19, #2648]
  418bd8:	str	x0, [x21, #2744]
  418bdc:	mov	w2, #0x4                   	// #4
  418be0:	mov	x0, x8
  418be4:	bl	411800 <ferror@plt+0xfc10>
  418be8:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  418bec:	ldr	x8, [x21, #2664]
  418bf0:	ldr	w1, [x19, #2648]
  418bf4:	str	x0, [x20, #2616]
  418bf8:	mov	w2, #0x4                   	// #4
  418bfc:	mov	x0, x8
  418c00:	bl	411800 <ferror@plt+0xfc10>
  418c04:	adrp	x20, 464000 <stdin@@GLIBC_2.17+0x5330>
  418c08:	ldr	x8, [x20, #576]
  418c0c:	ldr	w1, [x19, #2648]
  418c10:	str	x0, [x21, #2664]
  418c14:	mov	w2, #0x8                   	// #8
  418c18:	mov	x0, x8
  418c1c:	bl	411800 <ferror@plt+0xfc10>
  418c20:	str	x0, [x20, #576]
  418c24:	ldp	x20, x19, [sp, #32]
  418c28:	ldr	x21, [sp, #16]
  418c2c:	ldp	x29, x30, [sp], #48
  418c30:	ret
  418c34:	stp	x29, x30, [sp, #-96]!
  418c38:	stp	x22, x21, [sp, #64]
  418c3c:	adrp	x21, 463000 <stdin@@GLIBC_2.17+0x4330>
  418c40:	str	x27, [sp, #16]
  418c44:	adrp	x27, 465000 <stdin@@GLIBC_2.17+0x6330>
  418c48:	ldr	w9, [x21, #1340]
  418c4c:	ldr	w8, [x27, #2648]
  418c50:	stp	x26, x25, [sp, #32]
  418c54:	stp	x24, x23, [sp, #48]
  418c58:	add	w9, w9, #0x1
  418c5c:	stp	x20, x19, [sp, #80]
  418c60:	mov	w19, w1
  418c64:	mov	x20, x0
  418c68:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x5330>
  418c6c:	adrp	x25, 460000 <stdin@@GLIBC_2.17+0x1330>
  418c70:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  418c74:	cmp	w9, w8
  418c78:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  418c7c:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  418c80:	mov	x29, sp
  418c84:	str	w9, [x21, #1340]
  418c88:	b.lt	418d14 <ferror@plt+0x17124>  // b.tstop
  418c8c:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  418c90:	ldr	w10, [x9, #3920]
  418c94:	ldr	x0, [x25, #2520]
  418c98:	add	w1, w8, #0x28
  418c9c:	mov	w2, #0x4                   	// #4
  418ca0:	add	w8, w10, #0x1
  418ca4:	str	w1, [x27, #2648]
  418ca8:	str	w8, [x9, #3920]
  418cac:	bl	411800 <ferror@plt+0xfc10>
  418cb0:	ldr	x8, [x24, #2744]
  418cb4:	ldr	w1, [x27, #2648]
  418cb8:	str	x0, [x25, #2520]
  418cbc:	mov	w2, #0x4                   	// #4
  418cc0:	mov	x0, x8
  418cc4:	bl	411800 <ferror@plt+0xfc10>
  418cc8:	ldr	x8, [x23, #2616]
  418ccc:	ldr	w1, [x27, #2648]
  418cd0:	str	x0, [x24, #2744]
  418cd4:	mov	w2, #0x4                   	// #4
  418cd8:	mov	x0, x8
  418cdc:	bl	411800 <ferror@plt+0xfc10>
  418ce0:	ldr	x8, [x22, #2664]
  418ce4:	ldr	w1, [x27, #2648]
  418ce8:	str	x0, [x23, #2616]
  418cec:	mov	w2, #0x4                   	// #4
  418cf0:	mov	x0, x8
  418cf4:	bl	411800 <ferror@plt+0xfc10>
  418cf8:	ldr	x8, [x26, #576]
  418cfc:	ldr	w1, [x27, #2648]
  418d00:	str	x0, [x22, #2664]
  418d04:	mov	w2, #0x8                   	// #8
  418d08:	mov	x0, x8
  418d0c:	bl	411800 <ferror@plt+0xfc10>
  418d10:	str	x0, [x26, #576]
  418d14:	mov	x0, x20
  418d18:	bl	4117d4 <ferror@plt+0xfbe4>
  418d1c:	ldrsw	x2, [x21, #1340]
  418d20:	ldr	x8, [x26, #576]
  418d24:	adrp	x3, 45f000 <stdin@@GLIBC_2.17+0x330>
  418d28:	add	x3, x3, #0xcf8
  418d2c:	lsl	x9, x2, #3
  418d30:	str	x0, [x8, x9]
  418d34:	ldr	x8, [x26, #576]
  418d38:	mov	x1, xzr
  418d3c:	ldr	x0, [x8, x9]
  418d40:	bl	4188bc <ferror@plt+0x16ccc>
  418d44:	cbz	w0, 418d64 <ferror@plt+0x17174>
  418d48:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  418d4c:	add	x1, x1, #0xe5a
  418d50:	mov	w2, #0x5                   	// #5
  418d54:	mov	x0, xzr
  418d58:	bl	401ae0 <dcgettext@plt>
  418d5c:	mov	x1, x20
  418d60:	bl	417208 <ferror@plt+0x15618>
  418d64:	mov	w0, #0x101                 	// #257
  418d68:	bl	412fe4 <ferror@plt+0x113f4>
  418d6c:	ldr	x8, [x25, #2520]
  418d70:	ldrsw	x9, [x21, #1340]
  418d74:	str	w0, [x8, x9, lsl #2]
  418d78:	mov	w0, #0x101                 	// #257
  418d7c:	bl	412fe4 <ferror@plt+0x113f4>
  418d80:	ldr	x8, [x24, #2744]
  418d84:	ldrsw	x9, [x21, #1340]
  418d88:	ldr	x27, [sp, #16]
  418d8c:	str	w0, [x8, x9, lsl #2]
  418d90:	ldr	x8, [x23, #2616]
  418d94:	ldrsw	x9, [x21, #1340]
  418d98:	str	w19, [x8, x9, lsl #2]
  418d9c:	ldr	x8, [x22, #2664]
  418da0:	ldrsw	x9, [x21, #1340]
  418da4:	str	wzr, [x8, x9, lsl #2]
  418da8:	ldp	x20, x19, [sp, #80]
  418dac:	ldp	x22, x21, [sp, #64]
  418db0:	ldp	x24, x23, [sp, #48]
  418db4:	ldp	x26, x25, [sp, #32]
  418db8:	ldp	x29, x30, [sp], #96
  418dbc:	ret
  418dc0:	stp	x29, x30, [sp, #-48]!
  418dc4:	stp	x20, x19, [sp, #32]
  418dc8:	ldrb	w11, [x0]
  418dcc:	mov	x19, x0
  418dd0:	str	x21, [sp, #16]
  418dd4:	mov	x29, sp
  418dd8:	cbz	w11, 418e50 <ferror@plt+0x17260>
  418ddc:	mov	w9, #0xf0cb                	// #61643
  418de0:	mov	w12, wzr
  418de4:	add	x8, x19, #0x1
  418de8:	movk	w9, #0x288d, lsl #16
  418dec:	mov	w10, #0x65                  	// #101
  418df0:	lsl	w12, w12, #1
  418df4:	add	w12, w12, w11, uxtb
  418df8:	ldrb	w11, [x8], #1
  418dfc:	smull	x13, w12, w9
  418e00:	lsr	x14, x13, #63
  418e04:	asr	x13, x13, #36
  418e08:	add	w13, w13, w14
  418e0c:	msub	w12, w13, w10, w12
  418e10:	cbnz	w11, 418df0 <ferror@plt+0x17200>
  418e14:	sxtw	x8, w12
  418e18:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  418e1c:	add	x9, x9, #0xcf8
  418e20:	ldr	x20, [x9, x8, lsl #3]
  418e24:	cbz	x20, 418e64 <ferror@plt+0x17274>
  418e28:	adrp	x21, 43d000 <ferror@plt+0x3b410>
  418e2c:	add	x21, x21, #0xea8
  418e30:	ldr	x1, [x20, #16]
  418e34:	mov	x0, x19
  418e38:	bl	4019f0 <strcmp@plt>
  418e3c:	cbz	w0, 418e6c <ferror@plt+0x1727c>
  418e40:	ldr	x20, [x20, #8]
  418e44:	cbnz	x20, 418e30 <ferror@plt+0x17240>
  418e48:	mov	x20, x21
  418e4c:	b	418e6c <ferror@plt+0x1727c>
  418e50:	mov	x8, xzr
  418e54:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  418e58:	add	x9, x9, #0xcf8
  418e5c:	ldr	x20, [x9, x8, lsl #3]
  418e60:	cbnz	x20, 418e28 <ferror@plt+0x17238>
  418e64:	adrp	x20, 43d000 <ferror@plt+0x3b410>
  418e68:	add	x20, x20, #0xea8
  418e6c:	ldr	w0, [x20, #32]
  418e70:	ldp	x20, x19, [sp, #32]
  418e74:	ldr	x21, [sp, #16]
  418e78:	ldp	x29, x30, [sp], #48
  418e7c:	ret
  418e80:	ldrb	w11, [x0]
  418e84:	cbz	w11, 418ec8 <ferror@plt+0x172d8>
  418e88:	mov	x8, x0
  418e8c:	mov	w9, #0xf0cb                	// #61643
  418e90:	mov	w0, wzr
  418e94:	add	x8, x8, #0x1
  418e98:	movk	w9, #0x288d, lsl #16
  418e9c:	mov	w10, #0x65                  	// #101
  418ea0:	lsl	w12, w0, #1
  418ea4:	add	w12, w12, w11, uxtb
  418ea8:	ldrb	w11, [x8], #1
  418eac:	smull	x13, w12, w9
  418eb0:	lsr	x14, x13, #63
  418eb4:	asr	x13, x13, #36
  418eb8:	add	w13, w13, w14
  418ebc:	msub	w0, w13, w10, w12
  418ec0:	cbnz	w11, 418ea0 <ferror@plt+0x172b0>
  418ec4:	ret
  418ec8:	mov	w0, wzr
  418ecc:	ret
  418ed0:	str	x1, [x0]
  418ed4:	str	wzr, [x0, #8]
  418ed8:	mov	w0, wzr
  418edc:	ret
  418ee0:	stp	x29, x30, [sp, #-48]!
  418ee4:	mov	w8, #0x57b1                	// #22449
  418ee8:	movi	v0.2d, #0x0
  418eec:	movk	w8, #0xf13c, lsl #16
  418ef0:	stp	x22, x21, [sp, #16]
  418ef4:	stp	x20, x19, [sp, #32]
  418ef8:	mov	x21, x0
  418efc:	stp	q0, q0, [x0]
  418f00:	str	w8, [x0]
  418f04:	mov	x0, x1
  418f08:	mov	x29, sp
  418f0c:	mov	x19, x2
  418f10:	mov	x20, x1
  418f14:	bl	401790 <strlen@plt>
  418f18:	mov	x22, x0
  418f1c:	mov	x0, x19
  418f20:	bl	401790 <strlen@plt>
  418f24:	add	w8, w22, w0
  418f28:	add	w8, w8, #0xf
  418f2c:	orr	w9, w8, #0xfffffff8
  418f30:	sub	w8, w8, w9
  418f34:	mov	x0, x20
  418f38:	stp	w8, wzr, [x21, #4]
  418f3c:	strh	wzr, [x21, #12]
  418f40:	bl	4117d4 <ferror@plt+0xfbe4>
  418f44:	str	x0, [x21, #16]
  418f48:	mov	x0, x19
  418f4c:	bl	4117d4 <ferror@plt+0xfbe4>
  418f50:	str	x0, [x21, #24]
  418f54:	ldp	x20, x19, [sp, #32]
  418f58:	ldp	x22, x21, [sp, #16]
  418f5c:	mov	w0, wzr
  418f60:	ldp	x29, x30, [sp], #48
  418f64:	ret
  418f68:	mov	w8, #0x4                   	// #4
  418f6c:	stp	xzr, xzr, [x0]
  418f70:	str	xzr, [x0, #16]
  418f74:	strh	w1, [x0]
  418f78:	strh	w8, [x0, #2]
  418f7c:	mov	w0, wzr
  418f80:	ret
  418f84:	stp	x29, x30, [sp, #-32]!
  418f88:	str	x19, [sp, #16]
  418f8c:	mov	x19, x0
  418f90:	ldr	x0, [x0, #16]
  418f94:	mov	x29, sp
  418f98:	bl	401a30 <free@plt>
  418f9c:	mov	x0, x19
  418fa0:	bl	401a30 <free@plt>
  418fa4:	ldr	x19, [sp, #16]
  418fa8:	mov	w0, wzr
  418fac:	ldp	x29, x30, [sp], #32
  418fb0:	ret
  418fb4:	sub	sp, sp, #0x60
  418fb8:	stp	x29, x30, [sp, #32]
  418fbc:	stp	x24, x23, [sp, #48]
  418fc0:	stp	x22, x21, [sp, #64]
  418fc4:	stp	x20, x19, [sp, #80]
  418fc8:	ldr	w8, [x1]
  418fcc:	mov	x19, x1
  418fd0:	mov	x20, x0
  418fd4:	mov	w1, #0x4                   	// #4
  418fd8:	rev	w8, w8
  418fdc:	str	w8, [sp, #12]
  418fe0:	ldr	x3, [x0]
  418fe4:	add	x0, sp, #0xc
  418fe8:	mov	w2, #0x1                   	// #1
  418fec:	add	x29, sp, #0x20
  418ff0:	bl	401a80 <fwrite@plt>
  418ff4:	cmp	w0, #0x1
  418ff8:	b.ne	419274 <ferror@plt+0x17684>  // b.any
  418ffc:	ldr	w8, [x20, #8]
  419000:	add	x0, sp, #0x10
  419004:	mov	w1, #0x4                   	// #4
  419008:	mov	w2, #0x1                   	// #1
  41900c:	add	w8, w8, #0x4
  419010:	str	w8, [x20, #8]
  419014:	ldr	w8, [x19, #4]
  419018:	rev	w8, w8
  41901c:	str	w8, [sp, #16]
  419020:	ldr	x3, [x20]
  419024:	bl	401a80 <fwrite@plt>
  419028:	cmp	w0, #0x1
  41902c:	b.ne	419274 <ferror@plt+0x17684>  // b.any
  419030:	ldr	w8, [x20, #8]
  419034:	ldr	x0, [x20]
  419038:	add	x1, x20, #0x10
  41903c:	add	w8, w8, #0x4
  419040:	str	w8, [x20, #8]
  419044:	bl	4017d0 <fgetpos@plt>
  419048:	cbnz	w0, 419314 <ferror@plt+0x17724>
  41904c:	ldr	w8, [x19, #8]
  419050:	sub	x0, x29, #0xc
  419054:	mov	w1, #0x4                   	// #4
  419058:	mov	w2, #0x1                   	// #1
  41905c:	rev	w8, w8
  419060:	stur	w8, [x29, #-12]
  419064:	ldr	x3, [x20]
  419068:	bl	401a80 <fwrite@plt>
  41906c:	cmp	w0, #0x1
  419070:	b.ne	4192c4 <ferror@plt+0x176d4>  // b.any
  419074:	ldr	w8, [x20, #8]
  419078:	sub	x0, x29, #0x8
  41907c:	mov	w1, #0x2                   	// #2
  419080:	mov	w2, #0x1                   	// #1
  419084:	add	w8, w8, #0x4
  419088:	str	w8, [x20, #8]
  41908c:	ldrh	w8, [x19, #12]
  419090:	rev	w8, w8
  419094:	lsr	w8, w8, #16
  419098:	sturh	w8, [x29, #-8]
  41909c:	ldr	x3, [x20]
  4190a0:	bl	401a80 <fwrite@plt>
  4190a4:	cmp	w0, #0x1
  4190a8:	b.ne	4192c4 <ferror@plt+0x176d4>  // b.any
  4190ac:	ldr	w8, [x20, #8]
  4190b0:	add	w8, w8, #0x2
  4190b4:	str	w8, [x20, #8]
  4190b8:	ldr	x22, [x19, #16]
  4190bc:	mov	x0, x22
  4190c0:	bl	401790 <strlen@plt>
  4190c4:	ldr	x3, [x20]
  4190c8:	mov	x21, x0
  4190cc:	add	w23, w21, #0x1
  4190d0:	sxtw	x2, w23
  4190d4:	mov	w1, #0x1                   	// #1
  4190d8:	mov	x0, x22
  4190dc:	bl	401a80 <fwrite@plt>
  4190e0:	cmp	w23, w0
  4190e4:	b.ne	4190fc <ferror@plt+0x1750c>  // b.any
  4190e8:	ldr	w8, [x20, #8]
  4190ec:	add	w22, w21, #0xf
  4190f0:	add	w8, w8, w23
  4190f4:	str	w8, [x20, #8]
  4190f8:	b	419108 <ferror@plt+0x17518>
  4190fc:	cmn	w23, #0x1
  419100:	b.ne	4193b4 <ferror@plt+0x177c4>  // b.any
  419104:	mov	w22, #0xd                   	// #13
  419108:	ldr	x21, [x19, #24]
  41910c:	mov	x0, x21
  419110:	bl	401790 <strlen@plt>
  419114:	ldr	x3, [x20]
  419118:	add	w23, w0, #0x1
  41911c:	sxtw	x2, w23
  419120:	mov	w1, #0x1                   	// #1
  419124:	mov	x0, x21
  419128:	bl	401a80 <fwrite@plt>
  41912c:	cmp	w23, w0
  419130:	b.ne	419144 <ferror@plt+0x17554>  // b.any
  419134:	ldr	w8, [x20, #8]
  419138:	add	w8, w8, w23
  41913c:	str	w8, [x20, #8]
  419140:	b	419150 <ferror@plt+0x17560>
  419144:	cmn	w23, #0x1
  419148:	b.ne	419404 <ferror@plt+0x17814>  // b.any
  41914c:	ldr	w8, [x20, #8]
  419150:	add	w9, w8, #0x7
  419154:	cmp	w8, #0x0
  419158:	csel	w9, w9, w8, lt  // lt = tstop
  41915c:	and	w9, w9, #0xfffffff8
  419160:	mov	w10, #0x8                   	// #8
  419164:	sub	w8, w8, w9
  419168:	mov	w11, #0xf                   	// #15
  41916c:	sub	w9, w10, w8
  419170:	sub	w8, w11, w8
  419174:	cmp	w9, #0x0
  419178:	csel	w8, w8, w9, lt  // lt = tstop
  41917c:	and	w8, w8, #0xfffffff8
  419180:	sub	w8, w9, w8
  419184:	cmp	w8, #0x1
  419188:	b.lt	4191d8 <ferror@plt+0x175e8>  // b.tstop
  41918c:	mov	w21, wzr
  419190:	add	w24, w8, #0x1
  419194:	sturb	wzr, [x29, #-4]
  419198:	ldr	x3, [x20]
  41919c:	sub	x0, x29, #0x4
  4191a0:	mov	w1, #0x1                   	// #1
  4191a4:	mov	w2, #0x1                   	// #1
  4191a8:	bl	401a80 <fwrite@plt>
  4191ac:	cmp	w0, #0x1
  4191b0:	b.ne	419208 <ferror@plt+0x17618>  // b.any
  4191b4:	ldr	w8, [x20, #8]
  4191b8:	sub	w21, w21, #0x1
  4191bc:	add	w9, w24, w21
  4191c0:	cmp	w9, #0x1
  4191c4:	add	w8, w8, #0x1
  4191c8:	str	w8, [x20, #8]
  4191cc:	b.gt	419194 <ferror@plt+0x175a4>
  4191d0:	neg	w8, w21
  4191d4:	b	4191dc <ferror@plt+0x175ec>
  4191d8:	mov	w8, wzr
  4191dc:	ldr	w9, [x19, #4]
  4191e0:	add	w10, w23, w22
  4191e4:	add	w0, w10, w8
  4191e8:	cmp	w0, w9
  4191ec:	b.ne	419364 <ferror@plt+0x17774>  // b.any
  4191f0:	ldp	x20, x19, [sp, #80]
  4191f4:	ldp	x22, x21, [sp, #64]
  4191f8:	ldp	x24, x23, [sp, #48]
  4191fc:	ldp	x29, x30, [sp, #32]
  419200:	add	sp, sp, #0x60
  419204:	ret
  419208:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41920c:	ldr	x19, [x8, #3264]
  419210:	adrp	x1, 428000 <ferror@plt+0x26410>
  419214:	add	x1, x1, #0x26a
  419218:	mov	w2, #0x5                   	// #5
  41921c:	mov	x0, xzr
  419220:	bl	401ae0 <dcgettext@plt>
  419224:	adrp	x8, 456000 <ferror@plt+0x54410>
  419228:	ldr	x20, [x8, #608]
  41922c:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  419230:	mov	x21, x0
  419234:	add	x1, x1, #0xf57
  419238:	mov	w2, #0x5                   	// #5
  41923c:	mov	x0, xzr
  419240:	bl	401ae0 <dcgettext@plt>
  419244:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  419248:	mov	x5, x0
  41924c:	add	x3, x3, #0xed0
  419250:	mov	w4, #0xad                  	// #173
  419254:	mov	x0, x19
  419258:	mov	x1, x21
  41925c:	mov	x2, x20
  419260:	bl	401bc0 <fprintf@plt>
  419264:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  419268:	add	x0, x0, #0xa88
  41926c:	mov	w1, #0x2                   	// #2
  419270:	bl	401b20 <longjmp@plt>
  419274:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  419278:	ldr	x19, [x8, #3264]
  41927c:	adrp	x1, 428000 <ferror@plt+0x26410>
  419280:	add	x1, x1, #0x26a
  419284:	mov	w2, #0x5                   	// #5
  419288:	mov	x0, xzr
  41928c:	bl	401ae0 <dcgettext@plt>
  419290:	adrp	x8, 456000 <ferror@plt+0x54410>
  419294:	ldr	x20, [x8, #608]
  419298:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  41929c:	mov	x21, x0
  4192a0:	add	x1, x1, #0xed9
  4192a4:	mov	w2, #0x5                   	// #5
  4192a8:	mov	x0, xzr
  4192ac:	bl	401ae0 <dcgettext@plt>
  4192b0:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  4192b4:	mov	x5, x0
  4192b8:	add	x3, x3, #0xed0
  4192bc:	mov	w4, #0x96                  	// #150
  4192c0:	b	419254 <ferror@plt+0x17664>
  4192c4:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4192c8:	ldr	x19, [x8, #3264]
  4192cc:	adrp	x1, 428000 <ferror@plt+0x26410>
  4192d0:	add	x1, x1, #0x26a
  4192d4:	mov	w2, #0x5                   	// #5
  4192d8:	mov	x0, xzr
  4192dc:	bl	401ae0 <dcgettext@plt>
  4192e0:	adrp	x8, 456000 <ferror@plt+0x54410>
  4192e4:	ldr	x20, [x8, #608]
  4192e8:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  4192ec:	mov	x21, x0
  4192f0:	add	x1, x1, #0xf09
  4192f4:	mov	w2, #0x5                   	// #5
  4192f8:	mov	x0, xzr
  4192fc:	bl	401ae0 <dcgettext@plt>
  419300:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  419304:	mov	x5, x0
  419308:	add	x3, x3, #0xed0
  41930c:	mov	w4, #0x9e                  	// #158
  419310:	b	419254 <ferror@plt+0x17664>
  419314:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  419318:	ldr	x19, [x8, #3264]
  41931c:	adrp	x1, 428000 <ferror@plt+0x26410>
  419320:	add	x1, x1, #0x26a
  419324:	mov	w2, #0x5                   	// #5
  419328:	mov	x0, xzr
  41932c:	bl	401ae0 <dcgettext@plt>
  419330:	adrp	x8, 456000 <ferror@plt+0x54410>
  419334:	ldr	x20, [x8, #608]
  419338:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  41933c:	mov	x21, x0
  419340:	add	x1, x1, #0xefa
  419344:	mov	w2, #0x5                   	// #5
  419348:	mov	x0, xzr
  41934c:	bl	401ae0 <dcgettext@plt>
  419350:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  419354:	mov	x5, x0
  419358:	add	x3, x3, #0xed0
  41935c:	mov	w4, #0x9a                  	// #154
  419360:	b	419254 <ferror@plt+0x17664>
  419364:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  419368:	ldr	x19, [x8, #3264]
  41936c:	adrp	x1, 428000 <ferror@plt+0x26410>
  419370:	add	x1, x1, #0x26a
  419374:	mov	w2, #0x5                   	// #5
  419378:	mov	x0, xzr
  41937c:	bl	401ae0 <dcgettext@plt>
  419380:	adrp	x8, 456000 <ferror@plt+0x54410>
  419384:	ldr	x20, [x8, #608]
  419388:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  41938c:	mov	x21, x0
  419390:	add	x1, x1, #0xf57
  419394:	mov	w2, #0x5                   	// #5
  419398:	mov	x0, xzr
  41939c:	bl	401ae0 <dcgettext@plt>
  4193a0:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  4193a4:	mov	x5, x0
  4193a8:	add	x3, x3, #0xed0
  4193ac:	mov	w4, #0xb2                  	// #178
  4193b0:	b	419254 <ferror@plt+0x17664>
  4193b4:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4193b8:	ldr	x19, [x8, #3264]
  4193bc:	adrp	x1, 428000 <ferror@plt+0x26410>
  4193c0:	add	x1, x1, #0x26a
  4193c4:	mov	w2, #0x5                   	// #5
  4193c8:	mov	x0, xzr
  4193cc:	bl	401ae0 <dcgettext@plt>
  4193d0:	adrp	x8, 456000 <ferror@plt+0x54410>
  4193d4:	ldr	x20, [x8, #608]
  4193d8:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  4193dc:	mov	x21, x0
  4193e0:	add	x1, x1, #0xf28
  4193e4:	mov	w2, #0x5                   	// #5
  4193e8:	mov	x0, xzr
  4193ec:	bl	401ae0 <dcgettext@plt>
  4193f0:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  4193f4:	mov	x5, x0
  4193f8:	add	x3, x3, #0xed0
  4193fc:	mov	w4, #0xa3                  	// #163
  419400:	b	419254 <ferror@plt+0x17664>
  419404:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  419408:	ldr	x19, [x8, #3264]
  41940c:	adrp	x1, 428000 <ferror@plt+0x26410>
  419410:	add	x1, x1, #0x26a
  419414:	mov	w2, #0x5                   	// #5
  419418:	mov	x0, xzr
  41941c:	bl	401ae0 <dcgettext@plt>
  419420:	adrp	x8, 456000 <ferror@plt+0x54410>
  419424:	ldr	x20, [x8, #608]
  419428:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  41942c:	mov	x21, x0
  419430:	add	x1, x1, #0xf41
  419434:	mov	w2, #0x5                   	// #5
  419438:	mov	x0, xzr
  41943c:	bl	401ae0 <dcgettext@plt>
  419440:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  419444:	mov	x5, x0
  419448:	add	x3, x3, #0xed0
  41944c:	mov	w4, #0xa8                  	// #168
  419450:	b	419254 <ferror@plt+0x17664>
  419454:	stp	x29, x30, [sp, #-32]!
  419458:	mov	x29, sp
  41945c:	rev	w8, w1
  419460:	str	w8, [x29, #28]
  419464:	ldr	x3, [x0]
  419468:	str	x19, [sp, #16]
  41946c:	mov	x19, x0
  419470:	add	x0, x29, #0x1c
  419474:	mov	w1, #0x4                   	// #4
  419478:	mov	w2, #0x1                   	// #1
  41947c:	bl	401a80 <fwrite@plt>
  419480:	cmp	w0, #0x1
  419484:	b.ne	4194a4 <ferror@plt+0x178b4>  // b.any
  419488:	ldr	w8, [x19, #8]
  41948c:	mov	w0, #0x4                   	// #4
  419490:	add	w8, w8, #0x4
  419494:	str	w8, [x19, #8]
  419498:	ldr	x19, [sp, #16]
  41949c:	ldp	x29, x30, [sp], #32
  4194a0:	ret
  4194a4:	mov	w0, #0xffffffff            	// #-1
  4194a8:	ldr	x19, [sp, #16]
  4194ac:	ldp	x29, x30, [sp], #32
  4194b0:	ret
  4194b4:	stp	x29, x30, [sp, #-32]!
  4194b8:	rev	w8, w1
  4194bc:	mov	x29, sp
  4194c0:	lsr	w8, w8, #16
  4194c4:	strh	w8, [x29, #28]
  4194c8:	ldr	x3, [x0]
  4194cc:	str	x19, [sp, #16]
  4194d0:	mov	x19, x0
  4194d4:	add	x0, x29, #0x1c
  4194d8:	mov	w1, #0x2                   	// #2
  4194dc:	mov	w2, #0x1                   	// #1
  4194e0:	bl	401a80 <fwrite@plt>
  4194e4:	cmp	w0, #0x1
  4194e8:	b.ne	419508 <ferror@plt+0x17918>  // b.any
  4194ec:	ldr	w8, [x19, #8]
  4194f0:	mov	w0, #0x2                   	// #2
  4194f4:	add	w8, w8, #0x2
  4194f8:	str	w8, [x19, #8]
  4194fc:	ldr	x19, [sp, #16]
  419500:	ldp	x29, x30, [sp], #32
  419504:	ret
  419508:	mov	w0, #0xffffffff            	// #-1
  41950c:	ldr	x19, [sp, #16]
  419510:	ldp	x29, x30, [sp], #32
  419514:	ret
  419518:	stp	x29, x30, [sp, #-32]!
  41951c:	stp	x20, x19, [sp, #16]
  419520:	ldr	x3, [x0]
  419524:	mov	w19, w2
  419528:	mov	x8, x1
  41952c:	mov	x20, x0
  419530:	sxtw	x2, w19
  419534:	mov	w1, #0x1                   	// #1
  419538:	mov	x0, x8
  41953c:	mov	x29, sp
  419540:	bl	401a80 <fwrite@plt>
  419544:	cmp	w0, w19
  419548:	b.ne	419568 <ferror@plt+0x17978>  // b.any
  41954c:	ldr	w8, [x20, #8]
  419550:	add	w8, w8, w19
  419554:	str	w8, [x20, #8]
  419558:	mov	w0, w19
  41955c:	ldp	x20, x19, [sp, #16]
  419560:	ldp	x29, x30, [sp], #32
  419564:	ret
  419568:	mov	w19, #0xffffffff            	// #-1
  41956c:	mov	w0, w19
  419570:	ldp	x20, x19, [sp, #16]
  419574:	ldp	x29, x30, [sp], #32
  419578:	ret
  41957c:	sub	sp, sp, #0x60
  419580:	stp	x29, x30, [sp, #16]
  419584:	stp	x24, x23, [sp, #48]
  419588:	stp	x22, x21, [sp, #64]
  41958c:	stp	x20, x19, [sp, #80]
  419590:	ldrh	w8, [x1]
  419594:	mov	x20, x1
  419598:	mov	x19, x0
  41959c:	mov	w1, #0x2                   	// #2
  4195a0:	rev	w8, w8
  4195a4:	lsr	w8, w8, #16
  4195a8:	strh	w8, [sp]
  4195ac:	ldr	x3, [x0]
  4195b0:	mov	x0, sp
  4195b4:	mov	w2, #0x1                   	// #1
  4195b8:	str	x25, [sp, #32]
  4195bc:	add	x29, sp, #0x10
  4195c0:	bl	401a80 <fwrite@plt>
  4195c4:	cmp	w0, #0x1
  4195c8:	b.ne	4197d4 <ferror@plt+0x17be4>  // b.any
  4195cc:	ldr	w8, [x19, #8]
  4195d0:	mov	x0, sp
  4195d4:	mov	w1, #0x2                   	// #2
  4195d8:	mov	w2, #0x1                   	// #1
  4195dc:	add	w8, w8, #0x2
  4195e0:	str	w8, [x19, #8]
  4195e4:	ldrh	w8, [x20, #2]
  4195e8:	rev	w8, w8
  4195ec:	lsr	w8, w8, #16
  4195f0:	strh	w8, [sp]
  4195f4:	ldr	x3, [x19]
  4195f8:	bl	401a80 <fwrite@plt>
  4195fc:	cmp	w0, #0x1
  419600:	b.ne	4197d4 <ferror@plt+0x17be4>  // b.any
  419604:	ldr	w8, [x19, #8]
  419608:	mov	x0, sp
  41960c:	mov	w1, #0x4                   	// #4
  419610:	mov	w2, #0x1                   	// #1
  419614:	add	w8, w8, #0x2
  419618:	str	w8, [x19, #8]
  41961c:	ldr	w8, [x20, #4]
  419620:	rev	w8, w8
  419624:	str	w8, [sp]
  419628:	ldr	x3, [x19]
  41962c:	bl	401a80 <fwrite@plt>
  419630:	cmp	w0, #0x1
  419634:	b.ne	4197d4 <ferror@plt+0x17be4>  // b.any
  419638:	ldr	w8, [x19, #8]
  41963c:	mov	x0, sp
  419640:	mov	w1, #0x4                   	// #4
  419644:	mov	w2, #0x1                   	// #1
  419648:	add	w8, w8, #0x4
  41964c:	str	w8, [x19, #8]
  419650:	ldr	w8, [x20, #8]
  419654:	rev	w8, w8
  419658:	str	w8, [sp]
  41965c:	ldr	x3, [x19]
  419660:	bl	401a80 <fwrite@plt>
  419664:	cmp	w0, #0x1
  419668:	b.ne	4197d4 <ferror@plt+0x17be4>  // b.any
  41966c:	ldr	w8, [x19, #8]
  419670:	mov	x0, x20
  419674:	add	w8, w8, #0x4
  419678:	str	w8, [x19, #8]
  41967c:	bl	419eb4 <ferror@plt+0x182c4>
  419680:	ldrh	w9, [x20, #2]
  419684:	mov	w21, w0
  419688:	tst	w9, #0x1
  41968c:	cset	w8, eq  // eq = none
  419690:	tst	w9, #0x2
  419694:	cset	w10, eq  // eq = none
  419698:	cmp	w0, #0x1
  41969c:	b.lt	4197f4 <ferror@plt+0x17c04>  // b.tstop
  4196a0:	mov	w22, wzr
  4196a4:	mov	w23, #0xc                   	// #12
  4196a8:	mov	w24, #0x2                   	// #2
  4196ac:	mov	w25, #0x4                   	// #4
  4196b0:	tst	w10, #0x1
  4196b4:	csel	x9, x25, x24, ne  // ne = any
  4196b8:	tst	w8, #0x1
  4196bc:	csinc	x8, x9, xzr, ne  // ne = any
  4196c0:	cmp	x8, #0x4
  4196c4:	b.eq	419760 <ferror@plt+0x17b70>  // b.none
  4196c8:	cmp	x8, #0x2
  4196cc:	b.eq	419718 <ferror@plt+0x17b28>  // b.none
  4196d0:	cmp	x8, #0x1
  4196d4:	b.ne	419928 <ferror@plt+0x17d38>  // b.any
  4196d8:	mov	x0, x20
  4196dc:	mov	w1, w22
  4196e0:	bl	419b2c <ferror@plt+0x17f3c>
  4196e4:	strb	w0, [sp]
  4196e8:	ldr	x3, [x19]
  4196ec:	mov	x0, sp
  4196f0:	mov	w1, #0x1                   	// #1
  4196f4:	mov	w2, #0x1                   	// #1
  4196f8:	bl	401a80 <fwrite@plt>
  4196fc:	cmp	w0, #0x1
  419700:	b.ne	4197a4 <ferror@plt+0x17bb4>  // b.any
  419704:	ldr	w8, [x19, #8]
  419708:	mov	w9, #0x1                   	// #1
  41970c:	add	w8, w8, #0x1
  419710:	str	w8, [x19, #8]
  419714:	b	4197a8 <ferror@plt+0x17bb8>
  419718:	mov	x0, x20
  41971c:	mov	w1, w22
  419720:	bl	419b2c <ferror@plt+0x17f3c>
  419724:	rev	w8, w0
  419728:	lsr	w8, w8, #16
  41972c:	strh	w8, [sp]
  419730:	ldr	x3, [x19]
  419734:	mov	x0, sp
  419738:	mov	w1, #0x2                   	// #2
  41973c:	mov	w2, #0x1                   	// #1
  419740:	bl	401a80 <fwrite@plt>
  419744:	cmp	w0, #0x1
  419748:	b.ne	4197a4 <ferror@plt+0x17bb4>  // b.any
  41974c:	ldr	w8, [x19, #8]
  419750:	mov	w9, #0x2                   	// #2
  419754:	add	w8, w8, #0x2
  419758:	str	w8, [x19, #8]
  41975c:	b	4197a8 <ferror@plt+0x17bb8>
  419760:	mov	x0, x20
  419764:	mov	w1, w22
  419768:	bl	419b2c <ferror@plt+0x17f3c>
  41976c:	rev	w8, w0
  419770:	str	w8, [sp]
  419774:	ldr	x3, [x19]
  419778:	mov	x0, sp
  41977c:	mov	w1, #0x4                   	// #4
  419780:	mov	w2, #0x1                   	// #1
  419784:	bl	401a80 <fwrite@plt>
  419788:	cmp	w0, #0x1
  41978c:	b.ne	4197a4 <ferror@plt+0x17bb4>  // b.any
  419790:	ldr	w8, [x19, #8]
  419794:	mov	w9, #0x4                   	// #4
  419798:	add	w8, w8, #0x4
  41979c:	str	w8, [x19, #8]
  4197a0:	b	4197a8 <ferror@plt+0x17bb8>
  4197a4:	mov	w9, #0xffffffff            	// #-1
  4197a8:	tbnz	w9, #31, 419978 <ferror@plt+0x17d88>
  4197ac:	ldrh	w10, [x20, #2]
  4197b0:	add	w22, w22, #0x1
  4197b4:	add	w23, w9, w23
  4197b8:	tst	w10, #0x1
  4197bc:	cset	w8, eq  // eq = none
  4197c0:	tst	w10, #0x2
  4197c4:	cset	w10, eq  // eq = none
  4197c8:	cmp	w21, w22
  4197cc:	b.ne	4196b0 <ferror@plt+0x17ac0>  // b.any
  4197d0:	b	4197f8 <ferror@plt+0x17c08>
  4197d4:	mov	w0, #0xffffffff            	// #-1
  4197d8:	ldp	x20, x19, [sp, #80]
  4197dc:	ldp	x22, x21, [sp, #64]
  4197e0:	ldp	x24, x23, [sp, #48]
  4197e4:	ldr	x25, [sp, #32]
  4197e8:	ldp	x29, x30, [sp, #16]
  4197ec:	add	sp, sp, #0x60
  4197f0:	ret
  4197f4:	mov	w23, #0xc                   	// #12
  4197f8:	cmp	w10, #0x0
  4197fc:	mov	w9, #0x2                   	// #2
  419800:	mov	w10, #0x4                   	// #4
  419804:	csel	w9, w10, w9, ne  // ne = any
  419808:	cmp	w8, #0x0
  41980c:	csinc	w8, w9, wzr, ne  // ne = any
  419810:	orr	w9, wzr, #0xc
  419814:	madd	w8, w8, w21, w9
  419818:	cmp	w23, w8
  41981c:	b.ne	419a84 <ferror@plt+0x17e94>  // b.any
  419820:	ldr	w8, [x19, #8]
  419824:	mov	w9, #0x8                   	// #8
  419828:	mov	w10, #0xf                   	// #15
  41982c:	add	w11, w8, #0x7
  419830:	cmp	w8, #0x0
  419834:	csel	w11, w11, w8, lt  // lt = tstop
  419838:	and	w11, w11, #0xfffffff8
  41983c:	sub	w8, w8, w11
  419840:	sub	w9, w9, w8
  419844:	sub	w8, w10, w8
  419848:	cmp	w9, #0x0
  41984c:	csel	w8, w8, w9, lt  // lt = tstop
  419850:	and	w8, w8, #0xfffffff8
  419854:	sub	w8, w9, w8
  419858:	cmp	w8, #0x1
  41985c:	b.lt	4198ac <ferror@plt+0x17cbc>  // b.tstop
  419860:	mov	w20, wzr
  419864:	add	w21, w8, #0x1
  419868:	strb	wzr, [sp]
  41986c:	ldr	x3, [x19]
  419870:	mov	x0, sp
  419874:	mov	w1, #0x1                   	// #1
  419878:	mov	w2, #0x1                   	// #1
  41987c:	bl	401a80 <fwrite@plt>
  419880:	cmp	w0, #0x1
  419884:	b.ne	4199c8 <ferror@plt+0x17dd8>  // b.any
  419888:	ldr	w8, [x19, #8]
  41988c:	sub	w20, w20, #0x1
  419890:	add	w9, w21, w20
  419894:	cmp	w9, #0x1
  419898:	add	w8, w8, #0x1
  41989c:	str	w8, [x19, #8]
  4198a0:	b.gt	419868 <ferror@plt+0x17c78>
  4198a4:	neg	w20, w20
  4198a8:	b	4198b0 <ferror@plt+0x17cc0>
  4198ac:	mov	w20, wzr
  4198b0:	ldr	x0, [x19]
  4198b4:	mov	x1, sp
  4198b8:	bl	4017d0 <fgetpos@plt>
  4198bc:	cbnz	w0, 419a34 <ferror@plt+0x17e44>
  4198c0:	mov	x1, x19
  4198c4:	ldr	x0, [x1], #16
  4198c8:	bl	401a40 <fsetpos@plt>
  4198cc:	cbnz	w0, 419a34 <ferror@plt+0x17e44>
  4198d0:	ldr	w8, [x19, #8]
  4198d4:	add	x0, x29, #0x1c
  4198d8:	mov	w1, #0x4                   	// #4
  4198dc:	mov	w2, #0x1                   	// #1
  4198e0:	rev	w8, w8
  4198e4:	str	w8, [x29, #28]
  4198e8:	ldr	x3, [x19]
  4198ec:	bl	401a80 <fwrite@plt>
  4198f0:	cmp	w0, #0x1
  4198f4:	b.ne	419a34 <ferror@plt+0x17e44>  // b.any
  4198f8:	ldr	w8, [x19, #8]
  4198fc:	ldr	x0, [x19]
  419900:	mov	x1, sp
  419904:	add	w8, w8, #0x4
  419908:	str	w8, [x19, #8]
  41990c:	bl	401a40 <fsetpos@plt>
  419910:	cbnz	w0, 419a34 <ferror@plt+0x17e44>
  419914:	ldr	w8, [x19, #8]
  419918:	add	w0, w20, w23
  41991c:	sub	w8, w8, #0x4
  419920:	str	w8, [x19, #8]
  419924:	b	4197d8 <ferror@plt+0x17be8>
  419928:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41992c:	ldr	x19, [x8, #3264]
  419930:	adrp	x1, 428000 <ferror@plt+0x26410>
  419934:	add	x1, x1, #0x26a
  419938:	mov	w2, #0x5                   	// #5
  41993c:	mov	x0, xzr
  419940:	bl	401ae0 <dcgettext@plt>
  419944:	adrp	x8, 456000 <ferror@plt+0x54410>
  419948:	ldr	x20, [x8, #608]
  41994c:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  419950:	mov	x21, x0
  419954:	add	x1, x1, #0xf64
  419958:	mov	w2, #0x5                   	// #5
  41995c:	mov	x0, xzr
  419960:	bl	401ae0 <dcgettext@plt>
  419964:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  419968:	mov	x5, x0
  41996c:	add	x3, x3, #0xed0
  419970:	mov	w4, #0xe1                  	// #225
  419974:	b	419a14 <ferror@plt+0x17e24>
  419978:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41997c:	ldr	x19, [x8, #3264]
  419980:	adrp	x1, 428000 <ferror@plt+0x26410>
  419984:	add	x1, x1, #0x26a
  419988:	mov	w2, #0x5                   	// #5
  41998c:	mov	x0, xzr
  419990:	bl	401ae0 <dcgettext@plt>
  419994:	adrp	x8, 456000 <ferror@plt+0x54410>
  419998:	ldr	x20, [x8, #608]
  41999c:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  4199a0:	mov	x21, x0
  4199a4:	add	x1, x1, #0xf7e
  4199a8:	mov	w2, #0x5                   	// #5
  4199ac:	mov	x0, xzr
  4199b0:	bl	401ae0 <dcgettext@plt>
  4199b4:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  4199b8:	mov	x5, x0
  4199bc:	add	x3, x3, #0xed0
  4199c0:	mov	w4, #0xe4                  	// #228
  4199c4:	b	419a14 <ferror@plt+0x17e24>
  4199c8:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4199cc:	ldr	x19, [x8, #3264]
  4199d0:	adrp	x1, 428000 <ferror@plt+0x26410>
  4199d4:	add	x1, x1, #0x26a
  4199d8:	mov	w2, #0x5                   	// #5
  4199dc:	mov	x0, xzr
  4199e0:	bl	401ae0 <dcgettext@plt>
  4199e4:	adrp	x8, 456000 <ferror@plt+0x54410>
  4199e8:	ldr	x20, [x8, #608]
  4199ec:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  4199f0:	mov	x21, x0
  4199f4:	add	x1, x1, #0xf57
  4199f8:	mov	w2, #0x5                   	// #5
  4199fc:	mov	x0, xzr
  419a00:	bl	401ae0 <dcgettext@plt>
  419a04:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  419a08:	mov	x5, x0
  419a0c:	add	x3, x3, #0xed0
  419a10:	mov	w4, #0xf2                  	// #242
  419a14:	mov	x0, x19
  419a18:	mov	x1, x21
  419a1c:	mov	x2, x20
  419a20:	bl	401bc0 <fprintf@plt>
  419a24:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  419a28:	add	x0, x0, #0xa88
  419a2c:	mov	w1, #0x2                   	// #2
  419a30:	bl	401b20 <longjmp@plt>
  419a34:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  419a38:	ldr	x19, [x8, #3264]
  419a3c:	adrp	x1, 428000 <ferror@plt+0x26410>
  419a40:	add	x1, x1, #0x26a
  419a44:	mov	w2, #0x5                   	// #5
  419a48:	mov	x0, xzr
  419a4c:	bl	401ae0 <dcgettext@plt>
  419a50:	adrp	x8, 456000 <ferror@plt+0x54410>
  419a54:	ldr	x20, [x8, #608]
  419a58:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  419a5c:	mov	x21, x0
  419a60:	add	x1, x1, #0xfab
  419a64:	mov	w2, #0x5                   	// #5
  419a68:	mov	x0, xzr
  419a6c:	bl	401ae0 <dcgettext@plt>
  419a70:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  419a74:	mov	x5, x0
  419a78:	add	x3, x3, #0xed0
  419a7c:	mov	w4, #0xfc                  	// #252
  419a80:	b	419a14 <ferror@plt+0x17e24>
  419a84:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  419a88:	ldr	x19, [x8, #3264]
  419a8c:	adrp	x1, 428000 <ferror@plt+0x26410>
  419a90:	add	x1, x1, #0x26a
  419a94:	mov	w2, #0x5                   	// #5
  419a98:	mov	x0, xzr
  419a9c:	bl	401ae0 <dcgettext@plt>
  419aa0:	adrp	x8, 456000 <ferror@plt+0x54410>
  419aa4:	ldr	x20, [x8, #608]
  419aa8:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  419aac:	mov	x21, x0
  419ab0:	add	x1, x1, #0xf99
  419ab4:	mov	w2, #0x5                   	// #5
  419ab8:	mov	x0, xzr
  419abc:	bl	401ae0 <dcgettext@plt>
  419ac0:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  419ac4:	mov	x5, x0
  419ac8:	add	x3, x3, #0xed0
  419acc:	mov	w4, #0xec                  	// #236
  419ad0:	b	419a14 <ferror@plt+0x17e24>
  419ad4:	stp	x29, x30, [sp, #-32]!
  419ad8:	mov	x29, sp
  419adc:	strb	w1, [x29, #28]
  419ae0:	ldr	x3, [x0]
  419ae4:	str	x19, [sp, #16]
  419ae8:	mov	x19, x0
  419aec:	add	x0, x29, #0x1c
  419af0:	mov	w1, #0x1                   	// #1
  419af4:	mov	w2, #0x1                   	// #1
  419af8:	bl	401a80 <fwrite@plt>
  419afc:	cmp	w0, #0x1
  419b00:	b.ne	419b1c <ferror@plt+0x17f2c>  // b.any
  419b04:	ldr	w8, [x19, #8]
  419b08:	add	w8, w8, #0x1
  419b0c:	str	w8, [x19, #8]
  419b10:	ldr	x19, [sp, #16]
  419b14:	ldp	x29, x30, [sp], #32
  419b18:	ret
  419b1c:	mov	w0, #0xffffffff            	// #-1
  419b20:	ldr	x19, [sp, #16]
  419b24:	ldp	x29, x30, [sp], #32
  419b28:	ret
  419b2c:	stp	x29, x30, [sp, #-48]!
  419b30:	stp	x20, x19, [sp, #32]
  419b34:	ldrh	w8, [x0, #2]
  419b38:	mov	w9, #0x2                   	// #2
  419b3c:	mov	w10, #0x4                   	// #4
  419b40:	str	x21, [sp, #16]
  419b44:	tst	w8, #0x2
  419b48:	csel	x9, x10, x9, eq  // eq = none
  419b4c:	tst	w8, #0x1
  419b50:	csinc	x8, x9, xzr, eq  // eq = none
  419b54:	cmp	x8, #0x4
  419b58:	mov	x29, sp
  419b5c:	b.eq	419ba0 <ferror@plt+0x17fb0>  // b.none
  419b60:	cmp	x8, #0x2
  419b64:	b.eq	419b88 <ferror@plt+0x17f98>  // b.none
  419b68:	cmp	x8, #0x1
  419b6c:	b.ne	419bb8 <ferror@plt+0x17fc8>  // b.any
  419b70:	ldr	x8, [x0, #16]
  419b74:	ldrsb	w0, [x8, w1, sxtw]
  419b78:	ldp	x20, x19, [sp, #32]
  419b7c:	ldr	x21, [sp, #16]
  419b80:	ldp	x29, x30, [sp], #48
  419b84:	ret
  419b88:	ldr	x8, [x0, #16]
  419b8c:	ldrsh	w0, [x8, w1, sxtw #1]
  419b90:	ldp	x20, x19, [sp, #32]
  419b94:	ldr	x21, [sp, #16]
  419b98:	ldp	x29, x30, [sp], #48
  419b9c:	ret
  419ba0:	ldr	x8, [x0, #16]
  419ba4:	ldr	w0, [x8, w1, sxtw #2]
  419ba8:	ldp	x20, x19, [sp, #32]
  419bac:	ldr	x21, [sp, #16]
  419bb0:	ldp	x29, x30, [sp], #48
  419bb4:	ret
  419bb8:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  419bbc:	ldr	x19, [x8, #3264]
  419bc0:	adrp	x1, 428000 <ferror@plt+0x26410>
  419bc4:	add	x1, x1, #0x26a
  419bc8:	mov	w2, #0x5                   	// #5
  419bcc:	mov	x0, xzr
  419bd0:	bl	401ae0 <dcgettext@plt>
  419bd4:	adrp	x8, 456000 <ferror@plt+0x54410>
  419bd8:	ldr	x20, [x8, #608]
  419bdc:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  419be0:	mov	x21, x0
  419be4:	add	x1, x1, #0xf64
  419be8:	mov	w2, #0x5                   	// #5
  419bec:	mov	x0, xzr
  419bf0:	bl	401ae0 <dcgettext@plt>
  419bf4:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  419bf8:	mov	x5, x0
  419bfc:	add	x3, x3, #0xed0
  419c00:	mov	w4, #0x186                 	// #390
  419c04:	mov	x0, x19
  419c08:	mov	x1, x21
  419c0c:	mov	x2, x20
  419c10:	bl	401bc0 <fprintf@plt>
  419c14:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  419c18:	add	x0, x0, #0xa88
  419c1c:	mov	w1, #0x2                   	// #2
  419c20:	bl	401b20 <longjmp@plt>
  419c24:	stp	x29, x30, [sp, #-80]!
  419c28:	stp	x24, x23, [sp, #32]
  419c2c:	stp	x22, x21, [sp, #48]
  419c30:	stp	x20, x19, [sp, #64]
  419c34:	str	x25, [sp, #16]
  419c38:	ldrh	w24, [x0]
  419c3c:	ldur	x23, [x0, #4]
  419c40:	ldrh	w25, [x0, #2]
  419c44:	mov	x29, sp
  419c48:	mov	x19, x0
  419c4c:	bl	419eb4 <ferror@plt+0x182c4>
  419c50:	cmp	w0, #0x1
  419c54:	b.lt	419ca4 <ferror@plt+0x180b4>  // b.tstop
  419c58:	mov	w20, w0
  419c5c:	mov	w22, wzr
  419c60:	mov	w21, wzr
  419c64:	mov	x0, x19
  419c68:	mov	w1, w21
  419c6c:	bl	419b2c <ferror@plt+0x17f3c>
  419c70:	cmp	w0, #0x0
  419c74:	cneg	w8, w0, mi  // mi = first
  419c78:	add	w21, w21, #0x1
  419c7c:	cmp	w22, w8
  419c80:	csel	w22, w8, w22, lt  // lt = tstop
  419c84:	cmp	w20, w21
  419c88:	b.ne	419c64 <ferror@plt+0x18074>  // b.any
  419c8c:	cmp	w22, #0x8, lsl #12
  419c90:	mov	w8, #0x4                   	// #4
  419c94:	mov	w9, #0x2                   	// #2
  419c98:	csel	x21, x9, x8, lt  // lt = tstop
  419c9c:	cmp	w22, #0x7f
  419ca0:	b.gt	419ca8 <ferror@plt+0x180b8>
  419ca4:	mov	w21, #0x1                   	// #1
  419ca8:	ldrh	w8, [x19, #2]
  419cac:	mov	w9, #0x2                   	// #2
  419cb0:	mov	w10, #0x4                   	// #4
  419cb4:	tst	w8, #0x2
  419cb8:	csel	x9, x10, x9, eq  // eq = none
  419cbc:	tst	w8, #0x1
  419cc0:	csinc	x8, x9, xzr, eq  // eq = none
  419cc4:	cmp	x21, x8
  419cc8:	b.eq	419dd4 <ferror@plt+0x181e4>  // b.none
  419ccc:	b.hi	419dec <ferror@plt+0x181fc>  // b.pmore
  419cd0:	mov	x0, x19
  419cd4:	bl	419eb4 <ferror@plt+0x182c4>
  419cd8:	mov	w22, w0
  419cdc:	sxtw	x0, w22
  419ce0:	mov	x1, x21
  419ce4:	bl	401920 <calloc@plt>
  419ce8:	cmp	x21, #0x2
  419cec:	mov	w9, #0x4                   	// #4
  419cf0:	mov	w10, #0x2                   	// #2
  419cf4:	csel	w9, w10, w9, eq  // eq = none
  419cf8:	cmp	x21, #0x1
  419cfc:	and	w8, w25, #0xfff8
  419d00:	csinc	w9, w9, wzr, ne  // ne = any
  419d04:	mov	x20, x0
  419d08:	cmp	w22, #0x1
  419d0c:	orr	w25, w9, w8
  419d10:	b.lt	419db8 <ferror@plt+0x181c8>  // b.tstop
  419d14:	tst	w25, #0x2
  419d18:	mov	w8, #0x2                   	// #2
  419d1c:	mov	w9, #0x4                   	// #4
  419d20:	csel	x8, x9, x8, eq  // eq = none
  419d24:	tst	w25, #0x1
  419d28:	csinc	x8, x8, xzr, eq  // eq = none
  419d2c:	cmp	x8, #0x1
  419d30:	b.eq	419d94 <ferror@plt+0x181a4>  // b.none
  419d34:	cmp	x8, #0x2
  419d38:	b.eq	419d6c <ferror@plt+0x1817c>  // b.none
  419d3c:	cmp	x8, #0x4
  419d40:	b.ne	419e3c <ferror@plt+0x1824c>  // b.any
  419d44:	mov	x21, xzr
  419d48:	mov	w22, w22
  419d4c:	mov	x0, x19
  419d50:	mov	w1, w21
  419d54:	bl	419b2c <ferror@plt+0x17f3c>
  419d58:	str	w0, [x20, x21, lsl #2]
  419d5c:	add	x21, x21, #0x1
  419d60:	cmp	x22, x21
  419d64:	b.ne	419d4c <ferror@plt+0x1815c>  // b.any
  419d68:	b	419db8 <ferror@plt+0x181c8>
  419d6c:	mov	x21, xzr
  419d70:	mov	w22, w22
  419d74:	mov	x0, x19
  419d78:	mov	w1, w21
  419d7c:	bl	419b2c <ferror@plt+0x17f3c>
  419d80:	strh	w0, [x20, x21, lsl #1]
  419d84:	add	x21, x21, #0x1
  419d88:	cmp	x22, x21
  419d8c:	b.ne	419d74 <ferror@plt+0x18184>  // b.any
  419d90:	b	419db8 <ferror@plt+0x181c8>
  419d94:	mov	x21, xzr
  419d98:	mov	w22, w22
  419d9c:	mov	x0, x19
  419da0:	mov	w1, w21
  419da4:	bl	419b2c <ferror@plt+0x17f3c>
  419da8:	strb	w0, [x20, x21]
  419dac:	add	x21, x21, #0x1
  419db0:	cmp	x22, x21
  419db4:	b.ne	419d9c <ferror@plt+0x181ac>  // b.any
  419db8:	ldr	x0, [x19, #16]
  419dbc:	bl	401a30 <free@plt>
  419dc0:	strh	w24, [x19]
  419dc4:	strh	w25, [x19, #2]
  419dc8:	stur	x23, [x19, #4]
  419dcc:	str	wzr, [x19, #12]
  419dd0:	str	x20, [x19, #16]
  419dd4:	ldp	x20, x19, [sp, #64]
  419dd8:	ldp	x22, x21, [sp, #48]
  419ddc:	ldp	x24, x23, [sp, #32]
  419de0:	ldr	x25, [sp, #16]
  419de4:	ldp	x29, x30, [sp], #80
  419de8:	ret
  419dec:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  419df0:	ldr	x19, [x8, #3264]
  419df4:	adrp	x1, 428000 <ferror@plt+0x26410>
  419df8:	add	x1, x1, #0x26a
  419dfc:	mov	w2, #0x5                   	// #5
  419e00:	mov	x0, xzr
  419e04:	bl	401ae0 <dcgettext@plt>
  419e08:	adrp	x8, 456000 <ferror@plt+0x54410>
  419e0c:	ldr	x20, [x8, #608]
  419e10:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  419e14:	mov	x21, x0
  419e18:	add	x1, x1, #0xfc3
  419e1c:	mov	w2, #0x5                   	// #5
  419e20:	mov	x0, xzr
  419e24:	bl	401ae0 <dcgettext@plt>
  419e28:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  419e2c:	mov	x5, x0
  419e30:	add	x3, x3, #0xed0
  419e34:	mov	w4, #0x1e0                 	// #480
  419e38:	b	419e94 <ferror@plt+0x182a4>
  419e3c:	mov	x0, x19
  419e40:	mov	w1, wzr
  419e44:	bl	419b2c <ferror@plt+0x17f3c>
  419e48:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  419e4c:	ldr	x19, [x8, #3264]
  419e50:	adrp	x1, 428000 <ferror@plt+0x26410>
  419e54:	add	x1, x1, #0x26a
  419e58:	mov	w2, #0x5                   	// #5
  419e5c:	mov	x0, xzr
  419e60:	bl	401ae0 <dcgettext@plt>
  419e64:	adrp	x8, 456000 <ferror@plt+0x54410>
  419e68:	ldr	x20, [x8, #608]
  419e6c:	adrp	x1, 43d000 <ferror@plt+0x3b410>
  419e70:	mov	x21, x0
  419e74:	add	x1, x1, #0xf64
  419e78:	mov	w2, #0x5                   	// #5
  419e7c:	mov	x0, xzr
  419e80:	bl	401ae0 <dcgettext@plt>
  419e84:	adrp	x3, 43d000 <ferror@plt+0x3b410>
  419e88:	mov	x5, x0
  419e8c:	add	x3, x3, #0xed0
  419e90:	mov	w4, #0x1a2                 	// #418
  419e94:	mov	x0, x19
  419e98:	mov	x1, x21
  419e9c:	mov	x2, x20
  419ea0:	bl	401bc0 <fprintf@plt>
  419ea4:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  419ea8:	add	x0, x0, #0xa88
  419eac:	mov	w1, #0x2                   	// #2
  419eb0:	bl	401b20 <longjmp@plt>
  419eb4:	ldp	w8, w10, [x0, #4]
  419eb8:	ldrh	w9, [x0]
  419ebc:	cmp	w8, #0x0
  419ec0:	csinc	w8, w8, wzr, ne  // ne = any
  419ec4:	cmp	w9, #0xb
  419ec8:	mul	w8, w8, w10
  419ecc:	cset	w9, eq  // eq = none
  419ed0:	lsl	w0, w8, w9
  419ed4:	ret
  419ed8:	stp	x29, x30, [sp, #-96]!
  419edc:	stp	x28, x27, [sp, #16]
  419ee0:	stp	x26, x25, [sp, #32]
  419ee4:	stp	x24, x23, [sp, #48]
  419ee8:	stp	x22, x21, [sp, #64]
  419eec:	stp	x20, x19, [sp, #80]
  419ef0:	mov	x29, sp
  419ef4:	sub	sp, sp, #0x840
  419ef8:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x1330>
  419efc:	mov	w23, w1
  419f00:	ldr	w1, [x26, #2432]
  419f04:	mov	w8, #0x64                  	// #100
  419f08:	mul	w9, w2, w8
  419f0c:	mov	w24, w2
  419f10:	lsl	w10, w1, #4
  419f14:	sub	w10, w10, w1
  419f18:	cmp	w9, w10
  419f1c:	mov	x21, x0
  419f20:	b.ge	419f58 <ferror@plt+0x18368>  // b.tcont
  419f24:	mov	w3, #0xffff8002            	// #-32766
  419f28:	mov	x0, x21
  419f2c:	mov	w2, w23
  419f30:	mov	w4, w24
  419f34:	bl	41a830 <ferror@plt+0x18c40>
  419f38:	add	sp, sp, #0x840
  419f3c:	ldp	x20, x19, [sp, #80]
  419f40:	ldp	x22, x21, [sp, #64]
  419f44:	ldp	x24, x23, [sp, #48]
  419f48:	ldp	x26, x25, [sp, #32]
  419f4c:	ldp	x28, x27, [sp, #16]
  419f50:	ldp	x29, x30, [sp], #96
  419f54:	ret
  419f58:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  419f5c:	ldr	w20, [x22, #2652]
  419f60:	mul	w27, w4, w8
  419f64:	mov	w8, #0x32                  	// #50
  419f68:	mul	w28, w24, w8
  419f6c:	cmp	w27, w28
  419f70:	b.le	419fac <ferror@plt+0x183bc>
  419f74:	cbz	w20, 41a0a0 <ferror@plt+0x184b0>
  419f78:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  419f7c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  419f80:	add	x8, x8, #0xe74
  419f84:	add	x9, x9, #0x9ec
  419f88:	mov	w25, w20
  419f8c:	ldr	w10, [x8, w25, sxtw #2]
  419f90:	cmp	w10, w3
  419f94:	b.eq	41a258 <ferror@plt+0x18668>  // b.none
  419f98:	sxtw	x10, w25
  419f9c:	ldr	w25, [x9, x10, lsl #2]
  419fa0:	cbnz	w25, 419f8c <ferror@plt+0x1839c>
  419fa4:	mov	w4, w24
  419fa8:	b	41a35c <ferror@plt+0x1876c>
  419fac:	cbz	w20, 41a09c <ferror@plt+0x184ac>
  419fb0:	cmp	w1, #0x1
  419fb4:	b.lt	41a354 <ferror@plt+0x18764>  // b.tstop
  419fb8:	sub	w9, w20, #0x1
  419fbc:	adrp	x14, 460000 <stdin@@GLIBC_2.17+0x1330>
  419fc0:	add	x14, x14, #0xad0
  419fc4:	mul	w10, w9, w1
  419fc8:	add	x8, sp, #0x30
  419fcc:	subs	w9, w1, #0x1
  419fd0:	add	x11, x14, w10, sxtw #2
  419fd4:	b.eq	41a6e8 <ferror@plt+0x18af8>  // b.none
  419fd8:	add	x16, x9, #0x1
  419fdc:	sxtw	x15, w10
  419fe0:	and	x18, x16, #0x1fffffffe
  419fe4:	add	x15, x14, x15, lsl #2
  419fe8:	lsl	x2, x18, #2
  419fec:	mov	w12, wzr
  419ff0:	mov	w13, wzr
  419ff4:	add	x9, x21, #0x8
  419ff8:	add	x10, x8, #0x8
  419ffc:	sub	w14, w1, w18
  41a000:	add	x0, x15, #0x8
  41a004:	add	x11, x11, x2
  41a008:	add	x17, x8, x2
  41a00c:	add	x15, x21, x2
  41a010:	mov	w2, #0xffffffff            	// #-1
  41a014:	mov	x8, x18
  41a018:	b	41a038 <ferror@plt+0x18448>
  41a01c:	add	w12, w12, w5
  41a020:	add	w13, w13, w3
  41a024:	subs	x8, x8, #0x2
  41a028:	add	x9, x9, #0x8
  41a02c:	add	x0, x0, #0x8
  41a030:	add	x10, x10, #0x8
  41a034:	b.eq	41a344 <ferror@plt+0x18754>  // b.none
  41a038:	ldp	w7, w4, [x0, #-4]
  41a03c:	ldp	w19, w6, [x9, #-4]
  41a040:	cmp	w4, w6
  41a044:	cset	w3, ne  // ne = any
  41a048:	cmp	w7, w19
  41a04c:	cset	w5, ne  // ne = any
  41a050:	b.ne	41a074 <ferror@plt+0x18484>  // b.any
  41a054:	cmp	w4, w6
  41a058:	b.ne	41a080 <ferror@plt+0x18490>  // b.any
  41a05c:	cmp	w7, w19
  41a060:	b.ne	41a08c <ferror@plt+0x1849c>  // b.any
  41a064:	stur	w2, [x10, #-4]
  41a068:	cmp	w4, w6
  41a06c:	b.ne	41a01c <ferror@plt+0x1842c>  // b.any
  41a070:	b	41a094 <ferror@plt+0x184a4>
  41a074:	stur	w19, [x10, #-4]
  41a078:	cmp	w4, w6
  41a07c:	b.eq	41a05c <ferror@plt+0x1846c>  // b.none
  41a080:	str	w6, [x10]
  41a084:	cmp	w7, w19
  41a088:	b.eq	41a064 <ferror@plt+0x18474>  // b.none
  41a08c:	cmp	w4, w6
  41a090:	b.ne	41a01c <ferror@plt+0x1842c>  // b.any
  41a094:	str	w2, [x10]
  41a098:	b	41a01c <ferror@plt+0x1842c>
  41a09c:	mov	w3, wzr
  41a0a0:	mov	w25, wzr
  41a0a4:	mov	w11, wzr
  41a0a8:	mov	w4, w24
  41a0ac:	mov	w8, #0x64                  	// #100
  41a0b0:	mul	w19, w4, w8
  41a0b4:	cmp	w19, w28
  41a0b8:	b.gt	41a56c <ferror@plt+0x1897c>
  41a0bc:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x4330>
  41a0c0:	add	x20, x20, #0x950
  41a0c4:	mov	w27, w3
  41a0c8:	ldr	w3, [x20, w25, sxtw #2]
  41a0cc:	mov	w8, #0x404                 	// #1028
  41a0d0:	add	x9, sp, #0x30
  41a0d4:	smaddl	x0, w11, w8, x9
  41a0d8:	mov	w2, w23
  41a0dc:	bl	41a830 <ferror@plt+0x18c40>
  41a0e0:	add	w8, w24, w24, lsl #2
  41a0e4:	cmp	w19, w8, lsl #2
  41a0e8:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41a0ec:	add	x8, x8, #0xc2c
  41a0f0:	b.ge	41a0fc <ferror@plt+0x1850c>  // b.tcont
  41a0f4:	ldr	w9, [x22, #2652]
  41a0f8:	b	41a1fc <ferror@plt+0x1860c>
  41a0fc:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41a100:	ldrsw	x11, [x10, #3104]
  41a104:	mov	w14, w27
  41a108:	add	x9, x11, #0x1
  41a10c:	cmp	w11, #0x30
  41a110:	str	w9, [x10, #3104]
  41a114:	b.gt	41a12c <ferror@plt+0x1853c>
  41a118:	ldr	w10, [x26, #2432]
  41a11c:	mul	w10, w10, w9
  41a120:	cmp	w10, #0x7cf
  41a124:	mov	x10, x9
  41a128:	b.le	41a14c <ferror@plt+0x1855c>
  41a12c:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  41a130:	ldr	w9, [x11, #2604]
  41a134:	adrp	x13, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a138:	add	x13, x13, #0x9ec
  41a13c:	ldrsw	x12, [x8, w9, sxtw #2]
  41a140:	sxtw	x10, w9
  41a144:	str	w12, [x11, #2604]
  41a148:	str	wzr, [x13, x12, lsl #2]
  41a14c:	ldrsw	x11, [x22, #2652]
  41a150:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a154:	add	x12, x12, #0x9ec
  41a158:	str	w11, [x12, x10, lsl #2]
  41a15c:	cbz	w11, 41a164 <ferror@plt+0x18574>
  41a160:	str	w9, [x8, x11, lsl #2]
  41a164:	ldr	w12, [x26, #2432]
  41a168:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  41a16c:	lsl	x10, x10, #2
  41a170:	add	x11, x11, #0xe74
  41a174:	cmp	w12, #0x1
  41a178:	str	w9, [x22, #2652]
  41a17c:	str	w23, [x20, x10]
  41a180:	str	w14, [x11, x10]
  41a184:	b.lt	41a1fc <ferror@plt+0x1860c>  // b.tstop
  41a188:	sub	w10, w9, #0x1
  41a18c:	mul	w10, w12, w10
  41a190:	cmp	x12, #0x8
  41a194:	sxtw	x11, w10
  41a198:	add	x10, x12, #0x1
  41a19c:	b.cc	41a1d0 <ferror@plt+0x185e0>  // b.lo, b.ul, b.last
  41a1a0:	adrp	x13, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a1a4:	add	x13, x13, #0xad0
  41a1a8:	add	x16, x13, x11, lsl #2
  41a1ac:	add	x14, x16, #0x4
  41a1b0:	add	x15, x21, x10, lsl #2
  41a1b4:	cmp	x14, x15
  41a1b8:	b.cs	41a760 <ferror@plt+0x18b70>  // b.hs, b.nlast
  41a1bc:	add	x14, x11, x10
  41a1c0:	add	x13, x13, x14, lsl #2
  41a1c4:	add	x14, x21, #0x4
  41a1c8:	cmp	x14, x13
  41a1cc:	b.cs	41a760 <ferror@plt+0x18b70>  // b.hs, b.nlast
  41a1d0:	mov	w13, #0x1                   	// #1
  41a1d4:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a1d8:	add	x11, x13, x11
  41a1dc:	add	x12, x12, #0xad0
  41a1e0:	sub	x10, x10, x13
  41a1e4:	add	x11, x12, x11, lsl #2
  41a1e8:	add	x12, x21, x13, lsl #2
  41a1ec:	ldr	w13, [x12], #4
  41a1f0:	subs	x10, x10, #0x1
  41a1f4:	str	w13, [x11], #4
  41a1f8:	b.ne	41a1ec <ferror@plt+0x185fc>  // b.any
  41a1fc:	cmp	w9, w25
  41a200:	b.eq	419f38 <ferror@plt+0x18348>  // b.none
  41a204:	sxtw	x11, w25
  41a208:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  41a20c:	ldr	w13, [x12, #2604]
  41a210:	ldr	w10, [x8, x11, lsl #2]
  41a214:	cmp	w13, w25
  41a218:	sxtw	x13, w10
  41a21c:	b.ne	41a224 <ferror@plt+0x18634>  // b.any
  41a220:	str	w10, [x12, #2604]
  41a224:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a228:	lsl	x11, x11, #2
  41a22c:	add	x12, x12, #0x9ec
  41a230:	ldr	w14, [x12, x11]
  41a234:	str	w14, [x12, x13, lsl #2]
  41a238:	ldrsw	x13, [x12, x11]
  41a23c:	cbz	w13, 41a244 <ferror@plt+0x18654>
  41a240:	str	w10, [x8, x13, lsl #2]
  41a244:	str	wzr, [x8, x11]
  41a248:	str	w9, [x12, x11]
  41a24c:	str	w25, [x8, w9, sxtw #2]
  41a250:	str	w25, [x22, #2652]
  41a254:	b	419f38 <ferror@plt+0x18348>
  41a258:	cmp	w1, #0x1
  41a25c:	b.lt	41a758 <ferror@plt+0x18b68>  // b.tstop
  41a260:	sub	w9, w25, #0x1
  41a264:	adrp	x14, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a268:	add	x14, x14, #0xad0
  41a26c:	mul	w10, w9, w1
  41a270:	add	x8, sp, #0x30
  41a274:	subs	w9, w1, #0x1
  41a278:	add	x11, x14, w10, sxtw #2
  41a27c:	b.eq	41a798 <ferror@plt+0x18ba8>  // b.none
  41a280:	add	x15, x9, #0x1
  41a284:	sxtw	x16, w10
  41a288:	and	x18, x15, #0x1fffffffe
  41a28c:	add	x16, x14, x16, lsl #2
  41a290:	lsl	x2, x18, #2
  41a294:	mov	w12, wzr
  41a298:	mov	w13, wzr
  41a29c:	add	x9, x21, #0x8
  41a2a0:	add	x10, x8, #0x8
  41a2a4:	sub	w14, w1, w18
  41a2a8:	add	x0, x16, #0x8
  41a2ac:	add	x11, x11, x2
  41a2b0:	add	x17, x8, x2
  41a2b4:	add	x16, x21, x2
  41a2b8:	mov	w2, #0xffffffff            	// #-1
  41a2bc:	mov	x8, x18
  41a2c0:	b	41a2e0 <ferror@plt+0x186f0>
  41a2c4:	add	w12, w12, w5
  41a2c8:	add	w13, w13, w30
  41a2cc:	subs	x8, x8, #0x2
  41a2d0:	add	x9, x9, #0x8
  41a2d4:	add	x0, x0, #0x8
  41a2d8:	add	x10, x10, #0x8
  41a2dc:	b.eq	41a748 <ferror@plt+0x18b58>  // b.none
  41a2e0:	ldp	w7, w4, [x0, #-4]
  41a2e4:	ldp	w19, w6, [x9, #-4]
  41a2e8:	cmp	w4, w6
  41a2ec:	cset	w30, ne  // ne = any
  41a2f0:	cmp	w7, w19
  41a2f4:	cset	w5, ne  // ne = any
  41a2f8:	b.ne	41a31c <ferror@plt+0x1872c>  // b.any
  41a2fc:	cmp	w4, w6
  41a300:	b.ne	41a328 <ferror@plt+0x18738>  // b.any
  41a304:	cmp	w7, w19
  41a308:	b.ne	41a334 <ferror@plt+0x18744>  // b.any
  41a30c:	stur	w2, [x10, #-4]
  41a310:	cmp	w4, w6
  41a314:	b.ne	41a2c4 <ferror@plt+0x186d4>  // b.any
  41a318:	b	41a33c <ferror@plt+0x1874c>
  41a31c:	stur	w19, [x10, #-4]
  41a320:	cmp	w4, w6
  41a324:	b.eq	41a304 <ferror@plt+0x18714>  // b.none
  41a328:	str	w6, [x10]
  41a32c:	cmp	w7, w19
  41a330:	b.eq	41a30c <ferror@plt+0x1871c>  // b.none
  41a334:	cmp	w4, w6
  41a338:	b.ne	41a2c4 <ferror@plt+0x186d4>  // b.any
  41a33c:	str	w2, [x10]
  41a340:	b	41a2c4 <ferror@plt+0x186d4>
  41a344:	cmp	x16, x18
  41a348:	add	w4, w13, w12
  41a34c:	b.eq	41a358 <ferror@plt+0x18768>  // b.none
  41a350:	b	41a6f8 <ferror@plt+0x18b08>
  41a354:	mov	w4, wzr
  41a358:	mov	w3, wzr
  41a35c:	mov	w25, w20
  41a360:	mov	w8, #0x64                  	// #100
  41a364:	mul	w8, w4, w8
  41a368:	add	w9, w24, w24, lsl #2
  41a36c:	cmp	w8, w9, lsl #1
  41a370:	mov	w11, wzr
  41a374:	b.le	41a55c <ferror@plt+0x1896c>
  41a378:	cbz	w25, 41a55c <ferror@plt+0x1896c>
  41a37c:	cmp	w1, #0x0
  41a380:	b.le	41a6a0 <ferror@plt+0x18ab0>
  41a384:	sub	w12, w1, #0x1
  41a388:	add	x2, x12, #0x1
  41a38c:	add	x9, sp, #0x30
  41a390:	adrp	x17, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a394:	and	x19, x2, #0x1fffffffe
  41a398:	stp	w3, w28, [sp, #12]
  41a39c:	mov	w11, wzr
  41a3a0:	add	x8, x21, #0x8
  41a3a4:	add	x17, x17, #0xad0
  41a3a8:	mov	w18, #0xffffffff            	// #-1
  41a3ac:	add	x0, sp, #0x30
  41a3b0:	add	x3, x9, #0x40c
  41a3b4:	add	x7, x21, x19, lsl #2
  41a3b8:	sub	w26, w1, w19
  41a3bc:	mov	w5, w25
  41a3c0:	str	w27, [sp, #20]
  41a3c4:	str	x20, [sp, #24]
  41a3c8:	stp	w24, w23, [sp, #32]
  41a3cc:	str	x21, [sp, #40]
  41a3d0:	b	41a3f4 <ferror@plt+0x18804>
  41a3d4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a3d8:	cmp	w24, w4
  41a3dc:	add	x9, x9, #0x9ec
  41a3e0:	csel	w5, w25, w5, lt  // lt = tstop
  41a3e4:	ldr	w25, [x9, w25, sxtw #2]
  41a3e8:	csel	w4, w24, w4, lt  // lt = tstop
  41a3ec:	csel	w11, w28, w11, lt  // lt = tstop
  41a3f0:	cbz	w25, 41a53c <ferror@plt+0x1894c>
  41a3f4:	mov	w9, #0x1                   	// #1
  41a3f8:	sub	x28, x9, w11, sxtw
  41a3fc:	sub	w9, w25, #0x1
  41a400:	mul	w10, w9, w1
  41a404:	add	x30, x17, w10, sxtw #2
  41a408:	mov	w24, wzr
  41a40c:	cbz	w12, 41a4e0 <ferror@plt+0x188f0>
  41a410:	mov	w14, #0x404                 	// #1028
  41a414:	sxtw	x10, w10
  41a418:	lsl	x13, x19, #2
  41a41c:	madd	x14, x28, x14, x0
  41a420:	add	x30, x30, x13
  41a424:	add	x23, x14, x13
  41a428:	add	x10, x17, x10, lsl #2
  41a42c:	mov	w13, #0xfffffbfc            	// #-1028
  41a430:	mov	w9, wzr
  41a434:	add	x10, x10, #0x8
  41a438:	smaddl	x20, w11, w13, x3
  41a43c:	mov	x13, x8
  41a440:	mov	x6, x19
  41a444:	b	41a464 <ferror@plt+0x18874>
  41a448:	add	w24, w24, w22
  41a44c:	add	w9, w9, w21
  41a450:	subs	x6, x6, #0x2
  41a454:	add	x10, x10, #0x8
  41a458:	add	x13, x13, #0x8
  41a45c:	add	x20, x20, #0x8
  41a460:	b.eq	41a4c8 <ferror@plt+0x188d8>  // b.none
  41a464:	ldp	w16, w27, [x10, #-4]
  41a468:	ldp	w14, w15, [x13, #-4]
  41a46c:	cmp	w27, w15
  41a470:	cset	w21, ne  // ne = any
  41a474:	cmp	w16, w14
  41a478:	cset	w22, ne  // ne = any
  41a47c:	b.ne	41a4a0 <ferror@plt+0x188b0>  // b.any
  41a480:	cmp	w27, w15
  41a484:	b.ne	41a4ac <ferror@plt+0x188bc>  // b.any
  41a488:	cmp	w16, w14
  41a48c:	b.ne	41a4b8 <ferror@plt+0x188c8>  // b.any
  41a490:	stur	w18, [x20, #-4]
  41a494:	cmp	w27, w15
  41a498:	b.ne	41a448 <ferror@plt+0x18858>  // b.any
  41a49c:	b	41a4c0 <ferror@plt+0x188d0>
  41a4a0:	stur	w14, [x20, #-4]
  41a4a4:	cmp	w27, w15
  41a4a8:	b.eq	41a488 <ferror@plt+0x18898>  // b.none
  41a4ac:	str	w15, [x20]
  41a4b0:	cmp	w16, w14
  41a4b4:	b.eq	41a490 <ferror@plt+0x188a0>  // b.none
  41a4b8:	cmp	w27, w15
  41a4bc:	b.ne	41a448 <ferror@plt+0x18858>  // b.any
  41a4c0:	str	w18, [x20]
  41a4c4:	b	41a448 <ferror@plt+0x18858>
  41a4c8:	cmp	x2, x19
  41a4cc:	add	w24, w9, w24
  41a4d0:	mov	x13, x7
  41a4d4:	mov	w15, w26
  41a4d8:	b.ne	41a4f0 <ferror@plt+0x18900>  // b.any
  41a4dc:	b	41a3d4 <ferror@plt+0x187e4>
  41a4e0:	ldr	x13, [sp, #40]
  41a4e4:	mov	w9, #0x404                 	// #1028
  41a4e8:	madd	x23, x28, x9, x0
  41a4ec:	mov	w15, w1
  41a4f0:	add	x9, x30, #0x4
  41a4f4:	add	x10, x23, #0x4
  41a4f8:	add	x13, x13, #0x4
  41a4fc:	add	w6, w15, #0x1
  41a500:	b	41a520 <ferror@plt+0x18930>
  41a504:	str	w18, [x10]
  41a508:	sub	w6, w6, #0x1
  41a50c:	add	x9, x9, #0x4
  41a510:	add	x10, x10, #0x4
  41a514:	cmp	w6, #0x1
  41a518:	add	x13, x13, #0x4
  41a51c:	b.le	41a3d4 <ferror@plt+0x187e4>
  41a520:	ldr	w15, [x9]
  41a524:	ldr	w14, [x13]
  41a528:	cmp	w15, w14
  41a52c:	b.eq	41a504 <ferror@plt+0x18914>  // b.none
  41a530:	str	w14, [x10]
  41a534:	add	w24, w24, #0x1
  41a538:	b	41a508 <ferror@plt+0x18918>
  41a53c:	ldr	x21, [sp, #40]
  41a540:	ldp	w24, w23, [sp, #32]
  41a544:	ldr	x20, [sp, #24]
  41a548:	ldp	w28, w27, [sp, #16]
  41a54c:	ldr	w3, [sp, #12]
  41a550:	mov	w25, w5
  41a554:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  41a558:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a55c:	mov	w8, #0x64                  	// #100
  41a560:	mul	w19, w4, w8
  41a564:	cmp	w19, w28
  41a568:	b.le	41a0bc <ferror@plt+0x184cc>
  41a56c:	mov	w8, #0x3c                  	// #60
  41a570:	mul	w8, w24, w8
  41a574:	cmp	w27, w8
  41a578:	b.ge	41a68c <ferror@plt+0x18a9c>  // b.tcont
  41a57c:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41a580:	ldrsw	x10, [x9, #3104]
  41a584:	add	x8, x10, #0x1
  41a588:	cmp	w10, #0x30
  41a58c:	str	w8, [x9, #3104]
  41a590:	b.gt	41a5a4 <ferror@plt+0x189b4>
  41a594:	mul	w9, w8, w1
  41a598:	cmp	w9, #0x7cf
  41a59c:	mov	x9, x8
  41a5a0:	b.le	41a5cc <ferror@plt+0x189dc>
  41a5a4:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41a5a8:	ldr	w8, [x10, #2604]
  41a5ac:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41a5b0:	add	x9, x9, #0xc2c
  41a5b4:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a5b8:	ldrsw	x11, [x9, w8, sxtw #2]
  41a5bc:	add	x12, x12, #0x9ec
  41a5c0:	sxtw	x9, w8
  41a5c4:	str	w11, [x10, #2604]
  41a5c8:	str	wzr, [x12, x11, lsl #2]
  41a5cc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a5d0:	add	x10, x10, #0x9ec
  41a5d4:	str	w20, [x10, x9, lsl #2]
  41a5d8:	cbz	w20, 41a5ec <ferror@plt+0x189fc>
  41a5dc:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  41a5e0:	sxtw	x10, w20
  41a5e4:	add	x11, x11, #0xc2c
  41a5e8:	str	w8, [x11, x10, lsl #2]
  41a5ec:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x4330>
  41a5f0:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  41a5f4:	lsl	x9, x9, #2
  41a5f8:	add	x10, x10, #0x950
  41a5fc:	add	x11, x11, #0xe74
  41a600:	cmp	w1, #0x1
  41a604:	str	w8, [x22, #2652]
  41a608:	str	w23, [x10, x9]
  41a60c:	str	w3, [x11, x9]
  41a610:	b.lt	419f24 <ferror@plt+0x18334>  // b.tstop
  41a614:	sub	w8, w8, #0x1
  41a618:	mul	w8, w8, w1
  41a61c:	cmp	x1, #0x8
  41a620:	sxtw	x9, w8
  41a624:	add	x8, x1, #0x1
  41a628:	b.cc	41a65c <ferror@plt+0x18a6c>  // b.lo, b.ul, b.last
  41a62c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a630:	add	x10, x10, #0xad0
  41a634:	add	x13, x10, x9, lsl #2
  41a638:	add	x11, x13, #0x4
  41a63c:	add	x12, x21, x8, lsl #2
  41a640:	cmp	x11, x12
  41a644:	b.cs	41a7f8 <ferror@plt+0x18c08>  // b.hs, b.nlast
  41a648:	add	x11, x9, x8
  41a64c:	add	x10, x10, x11, lsl #2
  41a650:	add	x11, x21, #0x4
  41a654:	cmp	x11, x10
  41a658:	b.cs	41a7f8 <ferror@plt+0x18c08>  // b.hs, b.nlast
  41a65c:	mov	w10, #0x1                   	// #1
  41a660:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a664:	add	x9, x10, x9
  41a668:	add	x11, x11, #0xad0
  41a66c:	sub	x8, x8, x10
  41a670:	add	x9, x11, x9, lsl #2
  41a674:	add	x10, x21, x10, lsl #2
  41a678:	ldr	w11, [x10], #4
  41a67c:	subs	x8, x8, #0x1
  41a680:	str	w11, [x9], #4
  41a684:	b.ne	41a678 <ferror@plt+0x18a88>  // b.any
  41a688:	b	419f24 <ferror@plt+0x18334>
  41a68c:	mov	x0, x21
  41a690:	mov	w1, w23
  41a694:	mov	w2, w3
  41a698:	bl	41af38 <ferror@plt+0x19348>
  41a69c:	b	419f38 <ferror@plt+0x18348>
  41a6a0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a6a4:	mov	w11, wzr
  41a6a8:	mov	w8, #0x1                   	// #1
  41a6ac:	add	x10, x10, #0x9ec
  41a6b0:	mov	w9, w25
  41a6b4:	cmp	w4, #0x0
  41a6b8:	csel	w9, w25, w9, gt
  41a6bc:	ldr	w25, [x10, w25, sxtw #2]
  41a6c0:	sub	w12, w8, w11
  41a6c4:	csel	w4, wzr, w4, gt
  41a6c8:	csel	w11, w12, w11, gt
  41a6cc:	cbnz	w25, 41a6b4 <ferror@plt+0x18ac4>
  41a6d0:	mov	w25, w9
  41a6d4:	mov	w8, #0x64                  	// #100
  41a6d8:	mul	w19, w4, w8
  41a6dc:	cmp	w19, w28
  41a6e0:	b.gt	41a56c <ferror@plt+0x1897c>
  41a6e4:	b	41a0bc <ferror@plt+0x184cc>
  41a6e8:	mov	w4, wzr
  41a6ec:	add	x17, sp, #0x30
  41a6f0:	mov	x15, x21
  41a6f4:	mov	w14, w1
  41a6f8:	add	x8, x11, #0x4
  41a6fc:	add	x9, x17, #0x4
  41a700:	add	x10, x15, #0x4
  41a704:	add	w11, w14, #0x1
  41a708:	mov	w12, #0xffffffff            	// #-1
  41a70c:	b	41a730 <ferror@plt+0x18b40>
  41a710:	add	w4, w4, #0x1
  41a714:	str	w13, [x9]
  41a718:	sub	w11, w11, #0x1
  41a71c:	add	x8, x8, #0x4
  41a720:	add	x9, x9, #0x4
  41a724:	cmp	w11, #0x1
  41a728:	add	x10, x10, #0x4
  41a72c:	b.le	41a358 <ferror@plt+0x18768>
  41a730:	ldr	w14, [x8]
  41a734:	ldr	w13, [x10]
  41a738:	cmp	w14, w13
  41a73c:	b.ne	41a710 <ferror@plt+0x18b20>  // b.any
  41a740:	str	w12, [x9]
  41a744:	b	41a718 <ferror@plt+0x18b28>
  41a748:	cmp	x15, x18
  41a74c:	add	w4, w13, w12
  41a750:	b.eq	41a360 <ferror@plt+0x18770>  // b.none
  41a754:	b	41a7a8 <ferror@plt+0x18bb8>
  41a758:	mov	w4, wzr
  41a75c:	b	41a360 <ferror@plt+0x18770>
  41a760:	and	x14, x12, #0xfffffff8
  41a764:	add	x15, x21, #0x14
  41a768:	orr	x13, x14, #0x1
  41a76c:	add	x16, x16, #0x14
  41a770:	mov	x17, x14
  41a774:	ldp	q0, q1, [x15, #-16]
  41a778:	add	x15, x15, #0x20
  41a77c:	subs	x17, x17, #0x8
  41a780:	stp	q0, q1, [x16, #-16]
  41a784:	add	x16, x16, #0x20
  41a788:	b.ne	41a774 <ferror@plt+0x18b84>  // b.any
  41a78c:	cmp	x12, x14
  41a790:	b.eq	41a1fc <ferror@plt+0x1860c>  // b.none
  41a794:	b	41a1d4 <ferror@plt+0x185e4>
  41a798:	mov	w4, wzr
  41a79c:	add	x17, sp, #0x30
  41a7a0:	mov	x16, x21
  41a7a4:	mov	w14, w1
  41a7a8:	add	x8, x11, #0x4
  41a7ac:	add	x9, x17, #0x4
  41a7b0:	add	x10, x16, #0x4
  41a7b4:	add	w11, w14, #0x1
  41a7b8:	mov	w12, #0xffffffff            	// #-1
  41a7bc:	b	41a7e0 <ferror@plt+0x18bf0>
  41a7c0:	add	w4, w4, #0x1
  41a7c4:	str	w13, [x9]
  41a7c8:	sub	w11, w11, #0x1
  41a7cc:	add	x8, x8, #0x4
  41a7d0:	add	x9, x9, #0x4
  41a7d4:	cmp	w11, #0x1
  41a7d8:	add	x10, x10, #0x4
  41a7dc:	b.le	41a360 <ferror@plt+0x18770>
  41a7e0:	ldr	w14, [x8]
  41a7e4:	ldr	w13, [x10]
  41a7e8:	cmp	w14, w13
  41a7ec:	b.ne	41a7c0 <ferror@plt+0x18bd0>  // b.any
  41a7f0:	str	w12, [x9]
  41a7f4:	b	41a7c8 <ferror@plt+0x18bd8>
  41a7f8:	and	x11, x1, #0xfffffff8
  41a7fc:	add	x12, x21, #0x14
  41a800:	orr	x10, x11, #0x1
  41a804:	add	x13, x13, #0x14
  41a808:	mov	x14, x11
  41a80c:	ldp	q0, q1, [x12, #-16]
  41a810:	add	x12, x12, #0x20
  41a814:	subs	x14, x14, #0x8
  41a818:	stp	q0, q1, [x13, #-16]
  41a81c:	add	x13, x13, #0x20
  41a820:	b.ne	41a80c <ferror@plt+0x18c1c>  // b.any
  41a824:	cmp	x1, x11
  41a828:	b.eq	419f24 <ferror@plt+0x18334>  // b.none
  41a82c:	b	41a660 <ferror@plt+0x18a70>
  41a830:	sub	sp, sp, #0x80
  41a834:	mov	w14, w2
  41a838:	stp	x29, x30, [sp, #32]
  41a83c:	stp	x28, x27, [sp, #48]
  41a840:	stp	x26, x25, [sp, #64]
  41a844:	stp	x24, x23, [sp, #80]
  41a848:	stp	x22, x21, [sp, #96]
  41a84c:	stp	x20, x19, [sp, #112]
  41a850:	add	x29, sp, #0x20
  41a854:	cbz	w4, 41a89c <ferror@plt+0x18cac>
  41a858:	mov	x20, x0
  41a85c:	cmp	w1, #0x1
  41a860:	b.lt	41a8c8 <ferror@plt+0x18cd8>  // b.tstop
  41a864:	mov	w8, #0xffff8002            	// #-32766
  41a868:	add	w22, w1, #0x1
  41a86c:	cmp	w3, w8
  41a870:	mvn	w12, w1
  41a874:	b.ne	41a8d4 <ferror@plt+0x18ce4>  // b.any
  41a878:	mov	w8, #0x1                   	// #1
  41a87c:	ldr	w9, [x20, x8, lsl #2]
  41a880:	add	w9, w9, #0x1
  41a884:	cmp	w9, #0x1
  41a888:	b.hi	41a918 <ferror@plt+0x18d28>  // b.pmore
  41a88c:	add	x8, x8, #0x1
  41a890:	cmp	x22, x8
  41a894:	b.ne	41a87c <ferror@plt+0x18c8c>  // b.any
  41a898:	b	41a920 <ferror@plt+0x18d30>
  41a89c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a8a0:	ldr	x8, [x8, #352]
  41a8a4:	mov	w10, #0xffff8002            	// #-32766
  41a8a8:	cmp	w3, w10
  41a8ac:	sbfiz	x9, x14, #2, #32
  41a8b0:	csel	w10, w3, wzr, eq  // eq = none
  41a8b4:	str	w10, [x8, x9]
  41a8b8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  41a8bc:	ldr	x8, [x8, #592]
  41a8c0:	str	w3, [x8, x9]
  41a8c4:	b	41ac08 <ferror@plt+0x19018>
  41a8c8:	mov	w12, #0xffffffff            	// #-1
  41a8cc:	mov	w22, #0x1                   	// #1
  41a8d0:	b	41a920 <ferror@plt+0x18d30>
  41a8d4:	ldr	w8, [x20, #4]
  41a8d8:	cmn	w8, #0x1
  41a8dc:	b.eq	41a8ec <ferror@plt+0x18cfc>  // b.none
  41a8e0:	mov	w12, #0xffffffff            	// #-1
  41a8e4:	mov	w8, #0x1                   	// #1
  41a8e8:	b	41a91c <ferror@plt+0x18d2c>
  41a8ec:	mov	w8, #0x2                   	// #2
  41a8f0:	add	x9, x20, #0x8
  41a8f4:	sub	x10, x8, x22
  41a8f8:	mov	w8, #0x1                   	// #1
  41a8fc:	add	x11, x10, x8
  41a900:	cmp	x11, #0x1
  41a904:	b.eq	41a920 <ferror@plt+0x18d30>  // b.none
  41a908:	ldr	w11, [x9], #4
  41a90c:	add	x8, x8, #0x1
  41a910:	cmn	w11, #0x1
  41a914:	b.eq	41a8fc <ferror@plt+0x18d0c>  // b.none
  41a918:	neg	w12, w8
  41a91c:	mov	w22, w8
  41a920:	cmp	w4, #0x1
  41a924:	b.ne	41a964 <ferror@plt+0x18d74>  // b.any
  41a928:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41a92c:	ldr	w9, [x8, #2376]
  41a930:	ldr	w2, [x20, w22, uxtw #2]
  41a934:	cmp	w9, #0x1f3
  41a938:	b.lt	41a9b4 <ferror@plt+0x18dc4>  // b.tstop
  41a93c:	mov	w1, w22
  41a940:	ldp	x20, x19, [sp, #112]
  41a944:	ldp	x22, x21, [sp, #96]
  41a948:	ldp	x24, x23, [sp, #80]
  41a94c:	ldp	x26, x25, [sp, #64]
  41a950:	ldp	x28, x27, [sp, #48]
  41a954:	ldp	x29, x30, [sp, #32]
  41a958:	mov	w0, w14
  41a95c:	add	sp, sp, #0x80
  41a960:	b	41bfe4 <ferror@plt+0x1a3f4>
  41a964:	cmp	w1, #0x1
  41a968:	mov	w25, w1
  41a96c:	b.lt	41aa0c <ferror@plt+0x18e1c>  // b.tstop
  41a970:	mov	w8, #0xffff8002            	// #-32766
  41a974:	cmp	w3, w8
  41a978:	b.ne	41a9f4 <ferror@plt+0x18e04>  // b.any
  41a97c:	mov	x8, xzr
  41a980:	mov	w9, w1
  41a984:	add	x10, x20, w1, uxtw #2
  41a988:	ldr	w11, [x10, x8, lsl #2]
  41a98c:	add	w11, w11, #0x1
  41a990:	cmp	w11, #0x1
  41a994:	b.hi	41a9ac <ferror@plt+0x18dbc>  // b.pmore
  41a998:	sub	x8, x8, #0x1
  41a99c:	add	x11, x9, x8
  41a9a0:	add	x11, x11, #0x1
  41a9a4:	cmp	x11, #0x1
  41a9a8:	b.gt	41a988 <ferror@plt+0x18d98>
  41a9ac:	add	w25, w9, w8
  41a9b0:	b	41aa0c <ferror@plt+0x18e1c>
  41a9b4:	add	w9, w9, #0x1
  41a9b8:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x5330>
  41a9bc:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  41a9c0:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  41a9c4:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x5330>
  41a9c8:	add	x10, x10, #0xa60
  41a9cc:	add	x11, x11, #0x190
  41a9d0:	add	x12, x12, #0x268
  41a9d4:	add	x13, x13, #0x278
  41a9d8:	str	w9, [x8, #2376]
  41a9dc:	sbfiz	x8, x9, #2, #32
  41a9e0:	str	w14, [x10, x8]
  41a9e4:	str	w22, [x11, x8]
  41a9e8:	str	w2, [x12, x8]
  41a9ec:	str	w3, [x13, x8]
  41a9f0:	b	41ac08 <ferror@plt+0x19018>
  41a9f4:	mov	w25, w1
  41a9f8:	ldr	w8, [x20, w25, uxtw #2]
  41a9fc:	cmn	w8, #0x1
  41aa00:	b.ne	41aa0c <ferror@plt+0x18e1c>  // b.any
  41aa04:	subs	w25, w25, #0x1
  41aa08:	b.gt	41a9f8 <ferror@plt+0x18e08>
  41aa0c:	mov	w8, #0x64                  	// #100
  41aa10:	lsl	w9, w1, #4
  41aa14:	mul	w8, w4, w8
  41aa18:	sub	w9, w9, w1
  41aa1c:	cmp	w8, w9
  41aa20:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  41aa24:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41aa28:	stur	w3, [x29, #-4]
  41aa2c:	str	x14, [sp, #16]
  41aa30:	b.le	41aa4c <ferror@plt+0x18e5c>
  41aa34:	ldr	w8, [x8, #3012]
  41aa38:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  41aa3c:	ldr	w28, [x9, #588]
  41aa40:	cmp	w8, w22
  41aa44:	csinc	w27, w22, w8, lt  // lt = tstop
  41aa48:	b	41ab08 <ferror@plt+0x18f18>
  41aa4c:	ldr	w27, [x9, #628]
  41aa50:	cmp	w27, w22
  41aa54:	b.ge	41aa7c <ferror@plt+0x18e8c>  // b.tcont
  41aa58:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41aa5c:	ldr	x8, [x8, #2448]
  41aa60:	add	x8, x8, #0x4
  41aa64:	add	x9, x8, w27, sxtw #2
  41aa68:	ldr	w10, [x9], #4
  41aa6c:	add	w27, w27, #0x1
  41aa70:	cbnz	w10, 41aa68 <ferror@plt+0x18e78>
  41aa74:	cmp	w22, w27
  41aa78:	b.gt	41aa64 <ferror@plt+0x18e74>
  41aa7c:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  41aa80:	ldr	w28, [x23, #588]
  41aa84:	add	w8, w12, w25
  41aa88:	add	w8, w8, w27
  41aa8c:	add	w21, w8, #0x1
  41aa90:	cmp	w21, w28
  41aa94:	str	w12, [sp, #12]
  41aa98:	b.lt	41ab00 <ferror@plt+0x18f10>  // b.tstop
  41aa9c:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  41aaa0:	adrp	x26, 465000 <stdin@@GLIBC_2.17+0x6330>
  41aaa4:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  41aaa8:	ldr	w8, [x24, #3920]
  41aaac:	ldr	x0, [x26, #3912]
  41aab0:	add	w1, w28, #0x7d0
  41aab4:	mov	w2, #0x4                   	// #4
  41aab8:	add	w8, w8, #0x1
  41aabc:	str	w1, [x23, #588]
  41aac0:	str	w8, [x24, #3920]
  41aac4:	bl	411800 <ferror@plt+0xfc10>
  41aac8:	ldr	x8, [x19, #2448]
  41aacc:	ldr	w1, [x23, #588]
  41aad0:	str	x0, [x26, #3912]
  41aad4:	mov	w2, #0x4                   	// #4
  41aad8:	mov	x0, x8
  41aadc:	bl	411800 <ferror@plt+0xfc10>
  41aae0:	str	x0, [x19, #2448]
  41aae4:	add	x0, x0, w28, sxtw #2
  41aae8:	mov	w2, #0x1f40                	// #8000
  41aaec:	mov	w1, wzr
  41aaf0:	bl	401900 <memset@plt>
  41aaf4:	ldr	w28, [x23, #588]
  41aaf8:	cmp	w21, w28
  41aafc:	b.ge	41aaa8 <ferror@plt+0x18eb8>  // b.tcont
  41ab00:	cmp	w22, w25
  41ab04:	b.le	41ac84 <ferror@plt+0x19094>
  41ab08:	sub	w8, w27, w22
  41ab0c:	str	w8, [sp, #8]
  41ab10:	add	w8, w8, w25
  41ab14:	add	w24, w8, #0x1
  41ab18:	cmp	w24, w28
  41ab1c:	str	w8, [sp, #12]
  41ab20:	b.lt	41ab8c <ferror@plt+0x18f9c>  // b.tstop
  41ab24:	adrp	x26, 465000 <stdin@@GLIBC_2.17+0x6330>
  41ab28:	adrp	x19, 465000 <stdin@@GLIBC_2.17+0x6330>
  41ab2c:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  41ab30:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ab34:	ldr	w8, [x19, #3920]
  41ab38:	ldr	x0, [x23, #3912]
  41ab3c:	add	w1, w28, #0x7d0
  41ab40:	mov	w2, #0x4                   	// #4
  41ab44:	add	w8, w8, #0x1
  41ab48:	str	w1, [x26, #588]
  41ab4c:	str	w8, [x19, #3920]
  41ab50:	bl	411800 <ferror@plt+0xfc10>
  41ab54:	ldr	x8, [x21, #2448]
  41ab58:	ldr	w1, [x26, #588]
  41ab5c:	str	x0, [x23, #3912]
  41ab60:	mov	w2, #0x4                   	// #4
  41ab64:	mov	x0, x8
  41ab68:	bl	411800 <ferror@plt+0xfc10>
  41ab6c:	str	x0, [x21, #2448]
  41ab70:	add	x0, x0, w28, sxtw #2
  41ab74:	mov	w2, #0x1f40                	// #8000
  41ab78:	mov	w1, wzr
  41ab7c:	bl	401900 <memset@plt>
  41ab80:	ldr	w28, [x26, #588]
  41ab84:	cmp	w24, w28
  41ab88:	b.ge	41ab34 <ferror@plt+0x18f44>  // b.tcont
  41ab8c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ab90:	ldr	x15, [sp, #16]
  41ab94:	ldr	x8, [x8, #352]
  41ab98:	ldr	w10, [sp, #8]
  41ab9c:	ldur	w11, [x29, #-4]
  41aba0:	sbfiz	x9, x15, #2, #32
  41aba4:	cmp	w22, w25
  41aba8:	str	w10, [x8, x9]
  41abac:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  41abb0:	ldr	x8, [x8, #592]
  41abb4:	adrp	x16, 464000 <stdin@@GLIBC_2.17+0x5330>
  41abb8:	str	w11, [x8, x9]
  41abbc:	b.le	41ac28 <ferror@plt+0x19038>
  41abc0:	ldr	w8, [x16, #628]
  41abc4:	cmp	w27, w8
  41abc8:	b.ne	41abf0 <ferror@plt+0x19000>  // b.any
  41abcc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41abd0:	ldr	x8, [x8, #2448]
  41abd4:	add	w9, w27, #0x1
  41abd8:	add	x8, x8, w27, sxtw #2
  41abdc:	add	x8, x8, #0x4
  41abe0:	str	w9, [x16, #628]
  41abe4:	ldr	w10, [x8], #4
  41abe8:	add	w9, w9, #0x1
  41abec:	cbnz	w10, 41abe0 <ferror@plt+0x18ff0>
  41abf0:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41abf4:	ldr	w8, [x9, #3012]
  41abf8:	ldr	w10, [sp, #12]
  41abfc:	cmp	w8, w10
  41ac00:	csel	w8, w8, w10, gt
  41ac04:	str	w8, [x9, #3012]
  41ac08:	ldp	x20, x19, [sp, #112]
  41ac0c:	ldp	x22, x21, [sp, #96]
  41ac10:	ldp	x24, x23, [sp, #80]
  41ac14:	ldp	x26, x25, [sp, #64]
  41ac18:	ldp	x28, x27, [sp, #48]
  41ac1c:	ldp	x29, x30, [sp, #32]
  41ac20:	add	sp, sp, #0x80
  41ac24:	ret
  41ac28:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  41ac2c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ac30:	ldr	x8, [x8, #3912]
  41ac34:	ldr	x9, [x9, #2448]
  41ac38:	mov	w10, #0xffff8002            	// #-32766
  41ac3c:	cmp	w11, w10
  41ac40:	b.ne	41ad88 <ferror@plt+0x19198>  // b.any
  41ac44:	sxtw	x10, w22
  41ac48:	sxtw	x11, w25
  41ac4c:	mov	w12, w27
  41ac50:	b	41ac64 <ferror@plt+0x19074>
  41ac54:	cmp	x10, x11
  41ac58:	add	x10, x10, #0x1
  41ac5c:	add	w12, w12, #0x1
  41ac60:	b.ge	41abc0 <ferror@plt+0x18fd0>  // b.tcont
  41ac64:	ldr	w13, [x20, w10, uxtw #2]
  41ac68:	add	w14, w13, #0x1
  41ac6c:	cmp	w14, #0x2
  41ac70:	b.cc	41ac54 <ferror@plt+0x19064>  // b.lo, b.ul, b.last
  41ac74:	sbfiz	x14, x12, #2, #32
  41ac78:	str	w13, [x8, x14]
  41ac7c:	str	w15, [x9, x14]
  41ac80:	b	41ac54 <ferror@plt+0x19064>
  41ac84:	ldur	w9, [x29, #-4]
  41ac88:	mov	w8, #0xffff8002            	// #-32766
  41ac8c:	sub	w13, w22, #0x1
  41ac90:	str	w13, [sp, #8]
  41ac94:	cmp	w9, w8
  41ac98:	b.ne	41adc8 <ferror@plt+0x191d8>  // b.any
  41ac9c:	ldr	w12, [sp, #12]
  41aca0:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x1330>
  41aca4:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  41aca8:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  41acac:	add	w14, w12, w25
  41acb0:	mov	w8, w22
  41acb4:	str	w14, [sp, #4]
  41acb8:	b	41accc <ferror@plt+0x190dc>
  41acbc:	mov	w8, w13
  41acc0:	cmp	w8, w25
  41acc4:	add	w8, w8, #0x1
  41acc8:	b.ge	41ab08 <ferror@plt+0x18f18>  // b.tcont
  41accc:	ldr	w9, [x20, w8, sxtw #2]
  41acd0:	add	w9, w9, #0x1
  41acd4:	cmp	w9, #0x2
  41acd8:	b.cc	41acc0 <ferror@plt+0x190d0>  // b.lo, b.ul, b.last
  41acdc:	ldr	x9, [x26, #2448]
  41ace0:	add	w10, w8, w12
  41ace4:	add	w10, w10, w27
  41ace8:	ldr	w10, [x9, w10, sxtw #2]
  41acec:	cbz	w10, 41acc0 <ferror@plt+0x190d0>
  41acf0:	sxtw	x10, w27
  41acf4:	sxtw	x8, w28
  41acf8:	add	x10, x10, #0x1
  41acfc:	mov	x27, x10
  41ad00:	cmp	x10, x8
  41ad04:	b.ge	41ad14 <ferror@plt+0x19124>  // b.tcont
  41ad08:	ldr	w11, [x9, x27, lsl #2]
  41ad0c:	add	x10, x27, #0x1
  41ad10:	cbnz	w11, 41acfc <ferror@plt+0x1910c>
  41ad14:	add	w8, w14, w27
  41ad18:	add	w19, w8, #0x1
  41ad1c:	cmp	w19, w28
  41ad20:	b.lt	41acbc <ferror@plt+0x190cc>  // b.tstop
  41ad24:	ldr	w8, [x24, #3920]
  41ad28:	ldr	x0, [x21, #3912]
  41ad2c:	add	w1, w28, #0x7d0
  41ad30:	mov	w2, #0x4                   	// #4
  41ad34:	add	w8, w8, #0x1
  41ad38:	str	w1, [x23, #588]
  41ad3c:	str	w8, [x24, #3920]
  41ad40:	bl	411800 <ferror@plt+0xfc10>
  41ad44:	ldr	x8, [x26, #2448]
  41ad48:	ldr	w1, [x23, #588]
  41ad4c:	str	x0, [x21, #3912]
  41ad50:	mov	w2, #0x4                   	// #4
  41ad54:	mov	x0, x8
  41ad58:	bl	411800 <ferror@plt+0xfc10>
  41ad5c:	str	x0, [x26, #2448]
  41ad60:	add	x0, x0, w28, sxtw #2
  41ad64:	mov	w2, #0x1f40                	// #8000
  41ad68:	mov	w1, wzr
  41ad6c:	bl	401900 <memset@plt>
  41ad70:	ldr	w28, [x23, #588]
  41ad74:	cmp	w19, w28
  41ad78:	b.ge	41ad24 <ferror@plt+0x19134>  // b.tcont
  41ad7c:	ldp	w13, w12, [sp, #8]
  41ad80:	ldr	w14, [sp, #4]
  41ad84:	b	41acbc <ferror@plt+0x190cc>
  41ad88:	sub	w10, w22, #0x1
  41ad8c:	add	x11, x20, w22, uxtw #2
  41ad90:	mov	w12, w27
  41ad94:	b	41adac <ferror@plt+0x191bc>
  41ad98:	add	w10, w10, #0x1
  41ad9c:	add	w12, w12, #0x1
  41ada0:	cmp	w25, w10
  41ada4:	add	x11, x11, #0x4
  41ada8:	b.le	41abc0 <ferror@plt+0x18fd0>
  41adac:	ldr	w13, [x11]
  41adb0:	cmn	w13, #0x1
  41adb4:	b.eq	41ad98 <ferror@plt+0x191a8>  // b.none
  41adb8:	sbfiz	x14, x12, #2, #32
  41adbc:	str	w13, [x8, x14]
  41adc0:	str	w15, [x9, x14]
  41adc4:	b	41ad98 <ferror@plt+0x191a8>
  41adc8:	ldr	w12, [sp, #12]
  41adcc:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x1330>
  41add0:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  41add4:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  41add8:	add	w14, w12, w25
  41addc:	mov	w8, w22
  41ade0:	str	w14, [sp, #4]
  41ade4:	b	41adf8 <ferror@plt+0x19208>
  41ade8:	mov	w8, w13
  41adec:	cmp	w8, w25
  41adf0:	add	w8, w8, #0x1
  41adf4:	b.ge	41ab08 <ferror@plt+0x18f18>  // b.tcont
  41adf8:	ldr	w9, [x20, w8, sxtw #2]
  41adfc:	cmn	w9, #0x1
  41ae00:	b.eq	41adec <ferror@plt+0x191fc>  // b.none
  41ae04:	ldr	x9, [x26, #2448]
  41ae08:	add	w10, w8, w12
  41ae0c:	add	w10, w10, w27
  41ae10:	ldr	w10, [x9, w10, sxtw #2]
  41ae14:	cbz	w10, 41adec <ferror@plt+0x191fc>
  41ae18:	sxtw	x10, w27
  41ae1c:	sxtw	x8, w28
  41ae20:	add	x10, x10, #0x1
  41ae24:	mov	x27, x10
  41ae28:	cmp	x10, x8
  41ae2c:	b.ge	41ae3c <ferror@plt+0x1924c>  // b.tcont
  41ae30:	ldr	w11, [x9, x27, lsl #2]
  41ae34:	add	x10, x27, #0x1
  41ae38:	cbnz	w11, 41ae24 <ferror@plt+0x19234>
  41ae3c:	add	w8, w14, w27
  41ae40:	add	w19, w8, #0x1
  41ae44:	cmp	w19, w28
  41ae48:	b.lt	41ade8 <ferror@plt+0x191f8>  // b.tstop
  41ae4c:	ldr	w8, [x24, #3920]
  41ae50:	ldr	x0, [x21, #3912]
  41ae54:	add	w1, w28, #0x7d0
  41ae58:	mov	w2, #0x4                   	// #4
  41ae5c:	add	w8, w8, #0x1
  41ae60:	str	w1, [x23, #588]
  41ae64:	str	w8, [x24, #3920]
  41ae68:	bl	411800 <ferror@plt+0xfc10>
  41ae6c:	ldr	x8, [x26, #2448]
  41ae70:	ldr	w1, [x23, #588]
  41ae74:	str	x0, [x21, #3912]
  41ae78:	mov	w2, #0x4                   	// #4
  41ae7c:	mov	x0, x8
  41ae80:	bl	411800 <ferror@plt+0xfc10>
  41ae84:	str	x0, [x26, #2448]
  41ae88:	add	x0, x0, w28, sxtw #2
  41ae8c:	mov	w2, #0x1f40                	// #8000
  41ae90:	mov	w1, wzr
  41ae94:	bl	401900 <memset@plt>
  41ae98:	ldr	w28, [x23, #588]
  41ae9c:	cmp	w19, w28
  41aea0:	b.ge	41ae4c <ferror@plt+0x1925c>  // b.tcont
  41aea4:	ldp	w13, w12, [sp, #8]
  41aea8:	ldr	w14, [sp, #4]
  41aeac:	b	41ade8 <ferror@plt+0x191f8>
  41aeb0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41aeb4:	ldr	w11, [x8, #2432]
  41aeb8:	cmp	w11, #0x1
  41aebc:	b.lt	41af30 <ferror@plt+0x19340>  // b.tstop
  41aec0:	sub	w12, w1, #0x1
  41aec4:	adrp	x13, 460000 <stdin@@GLIBC_2.17+0x1330>
  41aec8:	add	x13, x13, #0xad0
  41aecc:	add	w10, w11, #0x1
  41aed0:	mul	w11, w11, w12
  41aed4:	mov	x8, x0
  41aed8:	add	x11, x13, w11, sxtw #2
  41aedc:	mov	w0, wzr
  41aee0:	add	x9, x2, #0x4
  41aee4:	add	x8, x8, #0x4
  41aee8:	add	x11, x11, #0x4
  41aeec:	mov	w12, #0xffffffff            	// #-1
  41aef0:	b	41af14 <ferror@plt+0x19324>
  41aef4:	add	w0, w0, #0x1
  41aef8:	str	w13, [x9]
  41aefc:	sub	w10, w10, #0x1
  41af00:	add	x11, x11, #0x4
  41af04:	add	x9, x9, #0x4
  41af08:	cmp	w10, #0x1
  41af0c:	add	x8, x8, #0x4
  41af10:	b.le	41af2c <ferror@plt+0x1933c>
  41af14:	ldr	w14, [x11]
  41af18:	ldr	w13, [x8]
  41af1c:	cmp	w14, w13
  41af20:	b.ne	41aef4 <ferror@plt+0x19304>  // b.any
  41af24:	str	w12, [x9]
  41af28:	b	41aefc <ferror@plt+0x1930c>
  41af2c:	ret
  41af30:	mov	w0, wzr
  41af34:	ret
  41af38:	stp	x29, x30, [sp, #-80]!
  41af3c:	stp	x28, x25, [sp, #16]
  41af40:	stp	x24, x23, [sp, #32]
  41af44:	stp	x22, x21, [sp, #48]
  41af48:	stp	x20, x19, [sp, #64]
  41af4c:	mov	x29, sp
  41af50:	sub	sp, sp, #0x510
  41af54:	adrp	x24, 462000 <stdin@@GLIBC_2.17+0x3330>
  41af58:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  41af5c:	ldrsw	x10, [x24, #2660]
  41af60:	ldrsw	x4, [x23, #2432]
  41af64:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41af68:	ldr	w9, [x8, #2688]
  41af6c:	add	x10, x10, #0x1
  41af70:	mul	x22, x4, x10
  41af74:	str	w10, [x24, #2660]
  41af78:	add	w10, w22, w4
  41af7c:	mov	w21, w2
  41af80:	mov	w19, w1
  41af84:	mov	x20, x0
  41af88:	cmp	w10, w9
  41af8c:	adrp	x25, 462000 <stdin@@GLIBC_2.17+0x3330>
  41af90:	b.lt	41afc0 <ferror@plt+0x193d0>  // b.tstop
  41af94:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  41af98:	ldr	w11, [x10, #3920]
  41af9c:	ldr	x0, [x25, #2616]
  41afa0:	add	w1, w9, #0x9c4
  41afa4:	str	w1, [x8, #2688]
  41afa8:	add	w8, w11, #0x1
  41afac:	mov	w2, #0x4                   	// #4
  41afb0:	str	w8, [x10, #3920]
  41afb4:	bl	411800 <ferror@plt+0xfc10>
  41afb8:	ldr	w4, [x23, #2432]
  41afbc:	str	x0, [x25, #2616]
  41afc0:	cmp	w4, #0x1
  41afc4:	b.lt	41b010 <ferror@plt+0x19420>  // b.tstop
  41afc8:	ldr	x8, [x25, #2616]
  41afcc:	mov	w1, wzr
  41afd0:	mov	w9, #0x1                   	// #1
  41afd4:	add	x10, sp, #0x8
  41afd8:	add	x8, x8, w22, sxtw #2
  41afdc:	b	41aff4 <ferror@plt+0x19404>
  41afe0:	str	w11, [x8, x9, lsl #2]
  41afe4:	ldrsw	x4, [x23, #2432]
  41afe8:	cmp	x9, x4
  41afec:	add	x9, x9, #0x1
  41aff0:	b.ge	41b014 <ferror@plt+0x19424>  // b.tcont
  41aff4:	ldr	w11, [x20, x9, lsl #2]
  41aff8:	cbz	w11, 41afe0 <ferror@plt+0x193f0>
  41affc:	add	w12, w1, #0x1
  41b000:	strb	w9, [x10, w1, sxtw]
  41b004:	mov	w11, w21
  41b008:	mov	w1, w12
  41b00c:	b	41afe0 <ferror@plt+0x193f0>
  41b010:	mov	w1, wzr
  41b014:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41b018:	ldr	w8, [x8, #1320]
  41b01c:	cbz	w8, 41b03c <ferror@plt+0x1944c>
  41b020:	adrp	x2, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b024:	adrp	x3, 463000 <stdin@@GLIBC_2.17+0x4330>
  41b028:	add	x2, x2, #0xd04
  41b02c:	add	x3, x3, #0x10c
  41b030:	add	x0, sp, #0x8
  41b034:	mov	w5, wzr
  41b038:	bl	404f84 <ferror@plt+0x3394>
  41b03c:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b040:	ldrsw	x13, [x12, #3104]
  41b044:	ldr	x8, [x25, #2616]
  41b048:	ldr	w11, [x24, #2660]
  41b04c:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b050:	add	x9, x13, #0x1
  41b054:	str	w9, [x12, #3104]
  41b058:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  41b05c:	add	x10, x10, #0xc2c
  41b060:	cmp	w13, #0x30
  41b064:	add	x12, x12, #0x9ec
  41b068:	b.gt	41b080 <ferror@plt+0x19490>
  41b06c:	ldr	w13, [x23, #2432]
  41b070:	mul	w13, w13, w9
  41b074:	cmp	w13, #0x7cf
  41b078:	mov	x13, x9
  41b07c:	b.le	41b098 <ferror@plt+0x194a8>
  41b080:	adrp	x14, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b084:	ldr	w9, [x14, #2604]
  41b088:	ldrsw	x15, [x10, w9, sxtw #2]
  41b08c:	sxtw	x13, w9
  41b090:	str	w15, [x14, #2604]
  41b094:	str	wzr, [x12, x15, lsl #2]
  41b098:	adrp	x14, 465000 <stdin@@GLIBC_2.17+0x6330>
  41b09c:	ldrsw	x15, [x14, #2652]
  41b0a0:	neg	w3, w11
  41b0a4:	str	w15, [x12, x13, lsl #2]
  41b0a8:	cbz	w15, 41b0b0 <ferror@plt+0x194c0>
  41b0ac:	str	w9, [x10, x15, lsl #2]
  41b0b0:	ldr	w1, [x23, #2432]
  41b0b4:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x4330>
  41b0b8:	lsl	x10, x13, #2
  41b0bc:	add	x11, x11, #0x950
  41b0c0:	str	w3, [x11, x10]
  41b0c4:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  41b0c8:	add	x11, x11, #0xe74
  41b0cc:	cmp	w1, #0x0
  41b0d0:	str	w9, [x14, #2652]
  41b0d4:	str	w21, [x11, x10]
  41b0d8:	b.le	41b22c <ferror@plt+0x1963c>
  41b0dc:	sxtw	x9, w9
  41b0e0:	sxtw	x10, w1
  41b0e4:	sub	x9, x9, #0x1
  41b0e8:	mul	x9, x10, x9
  41b0ec:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41b0f0:	add	x11, x1, #0x1
  41b0f4:	cmp	x1, #0x8
  41b0f8:	add	x10, x10, #0xad0
  41b0fc:	b.cc	41b130 <ferror@plt+0x19540>  // b.lo, b.ul, b.last
  41b100:	add	x15, x10, x9, lsl #2
  41b104:	add	x12, x22, x11
  41b108:	add	x13, x15, #0x4
  41b10c:	add	x12, x8, x12, lsl #2
  41b110:	cmp	x13, x12
  41b114:	add	x12, x8, x22, lsl #2
  41b118:	b.cs	41b268 <ferror@plt+0x19678>  // b.hs, b.nlast
  41b11c:	add	x13, x9, x11
  41b120:	add	x13, x10, x13, lsl #2
  41b124:	add	x14, x12, #0x4
  41b128:	cmp	x14, x13
  41b12c:	b.cs	41b268 <ferror@plt+0x19678>  // b.hs, b.nlast
  41b130:	mov	w12, #0x1                   	// #1
  41b134:	add	x13, x12, x9
  41b138:	add	x14, x12, x22
  41b13c:	sub	x11, x11, x12
  41b140:	add	x12, x10, x13, lsl #2
  41b144:	add	x8, x8, x14, lsl #2
  41b148:	ldr	w13, [x8], #4
  41b14c:	subs	x11, x11, #0x1
  41b150:	str	w13, [x12], #4
  41b154:	b.ne	41b148 <ferror@plt+0x19558>  // b.any
  41b158:	cmp	w1, #0x1
  41b15c:	b.lt	41b22c <ferror@plt+0x1963c>  // b.tstop
  41b160:	add	x18, sp, #0x10c
  41b164:	subs	w8, w1, #0x1
  41b168:	add	x12, x10, x9, lsl #2
  41b16c:	b.eq	41b2a0 <ferror@plt+0x196b0>  // b.none
  41b170:	add	x13, x8, #0x1
  41b174:	and	x15, x13, #0x1fffffffe
  41b178:	lsl	x0, x15, #2
  41b17c:	mov	w9, wzr
  41b180:	mov	w11, wzr
  41b184:	add	x14, x12, #0x8
  41b188:	add	x16, x20, #0x8
  41b18c:	add	x17, x18, #0x8
  41b190:	sub	w8, w1, w15
  41b194:	add	x12, x12, x0
  41b198:	add	x10, x18, x0
  41b19c:	add	x20, x20, x0
  41b1a0:	mov	w18, #0xffffffff            	// #-1
  41b1a4:	mov	x0, x15
  41b1a8:	b	41b1c8 <ferror@plt+0x195d8>
  41b1ac:	add	w9, w9, w5
  41b1b0:	add	w11, w11, w2
  41b1b4:	subs	x0, x0, #0x2
  41b1b8:	add	x14, x14, #0x8
  41b1bc:	add	x16, x16, #0x8
  41b1c0:	add	x17, x17, #0x8
  41b1c4:	b.eq	41b258 <ferror@plt+0x19668>  // b.none
  41b1c8:	ldp	w7, w4, [x14, #-4]
  41b1cc:	ldp	w21, w6, [x16, #-4]
  41b1d0:	cmp	w4, w6
  41b1d4:	cset	w2, ne  // ne = any
  41b1d8:	cmp	w7, w21
  41b1dc:	cset	w5, ne  // ne = any
  41b1e0:	b.ne	41b204 <ferror@plt+0x19614>  // b.any
  41b1e4:	cmp	w4, w6
  41b1e8:	b.ne	41b210 <ferror@plt+0x19620>  // b.any
  41b1ec:	cmp	w7, w21
  41b1f0:	b.ne	41b21c <ferror@plt+0x1962c>  // b.any
  41b1f4:	stur	w18, [x17, #-4]
  41b1f8:	cmp	w4, w6
  41b1fc:	b.ne	41b1ac <ferror@plt+0x195bc>  // b.any
  41b200:	b	41b224 <ferror@plt+0x19634>
  41b204:	stur	w21, [x17, #-4]
  41b208:	cmp	w4, w6
  41b20c:	b.eq	41b1ec <ferror@plt+0x195fc>  // b.none
  41b210:	str	w6, [x17]
  41b214:	cmp	w7, w21
  41b218:	b.eq	41b1f4 <ferror@plt+0x19604>  // b.none
  41b21c:	cmp	w4, w6
  41b220:	b.ne	41b1ac <ferror@plt+0x195bc>  // b.any
  41b224:	str	w18, [x17]
  41b228:	b	41b1ac <ferror@plt+0x195bc>
  41b22c:	mov	w4, wzr
  41b230:	add	x0, sp, #0x10c
  41b234:	mov	w2, w19
  41b238:	bl	41a830 <ferror@plt+0x18c40>
  41b23c:	add	sp, sp, #0x510
  41b240:	ldp	x20, x19, [sp, #64]
  41b244:	ldp	x22, x21, [sp, #48]
  41b248:	ldp	x24, x23, [sp, #32]
  41b24c:	ldp	x28, x25, [sp, #16]
  41b250:	ldp	x29, x30, [sp], #80
  41b254:	ret
  41b258:	cmp	x13, x15
  41b25c:	add	w4, w11, w9
  41b260:	b.eq	41b230 <ferror@plt+0x19640>  // b.none
  41b264:	b	41b2ac <ferror@plt+0x196bc>
  41b268:	and	x13, x1, #0xfffffff8
  41b26c:	add	x14, x12, #0x14
  41b270:	orr	x12, x13, #0x1
  41b274:	add	x15, x15, #0x14
  41b278:	mov	x16, x13
  41b27c:	ldp	q0, q1, [x14, #-16]
  41b280:	add	x14, x14, #0x20
  41b284:	subs	x16, x16, #0x8
  41b288:	stp	q0, q1, [x15, #-16]
  41b28c:	add	x15, x15, #0x20
  41b290:	b.ne	41b27c <ferror@plt+0x1968c>  // b.any
  41b294:	cmp	x1, x13
  41b298:	b.eq	41b158 <ferror@plt+0x19568>  // b.none
  41b29c:	b	41b134 <ferror@plt+0x19544>
  41b2a0:	mov	w4, wzr
  41b2a4:	add	x10, sp, #0x10c
  41b2a8:	mov	w8, w1
  41b2ac:	add	x9, x12, #0x4
  41b2b0:	add	x10, x10, #0x4
  41b2b4:	add	x11, x20, #0x4
  41b2b8:	add	w8, w8, #0x1
  41b2bc:	mov	w12, #0xffffffff            	// #-1
  41b2c0:	b	41b2e4 <ferror@plt+0x196f4>
  41b2c4:	add	w4, w4, #0x1
  41b2c8:	str	w13, [x10]
  41b2cc:	sub	w8, w8, #0x1
  41b2d0:	add	x9, x9, #0x4
  41b2d4:	add	x10, x10, #0x4
  41b2d8:	cmp	w8, #0x1
  41b2dc:	add	x11, x11, #0x4
  41b2e0:	b.le	41b230 <ferror@plt+0x19640>
  41b2e4:	ldr	w14, [x9]
  41b2e8:	ldr	w13, [x11]
  41b2ec:	cmp	w14, w13
  41b2f0:	b.ne	41b2c4 <ferror@plt+0x196d4>  // b.any
  41b2f4:	str	w12, [x10]
  41b2f8:	b	41b2cc <ferror@plt+0x196dc>
  41b2fc:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b300:	ldrsw	x12, [x11, #3104]
  41b304:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b308:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41b30c:	add	x10, x10, #0xc2c
  41b310:	add	x8, x12, #0x1
  41b314:	str	w8, [x11, #3104]
  41b318:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  41b31c:	cmp	w12, #0x30
  41b320:	add	x11, x11, #0x9ec
  41b324:	b.gt	41b33c <ferror@plt+0x1974c>
  41b328:	ldr	w12, [x9, #2432]
  41b32c:	mul	w12, w12, w8
  41b330:	cmp	w12, #0x7cf
  41b334:	mov	x12, x8
  41b338:	b.le	41b354 <ferror@plt+0x19764>
  41b33c:	adrp	x13, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b340:	ldr	w8, [x13, #2604]
  41b344:	ldrsw	x14, [x10, w8, sxtw #2]
  41b348:	sxtw	x12, w8
  41b34c:	str	w14, [x13, #2604]
  41b350:	str	wzr, [x11, x14, lsl #2]
  41b354:	adrp	x13, 465000 <stdin@@GLIBC_2.17+0x6330>
  41b358:	ldrsw	x14, [x13, #2652]
  41b35c:	str	w14, [x11, x12, lsl #2]
  41b360:	cbz	w14, 41b368 <ferror@plt+0x19778>
  41b364:	str	w8, [x10, x14, lsl #2]
  41b368:	ldr	w11, [x9, #2432]
  41b36c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  41b370:	lsl	x10, x12, #2
  41b374:	add	x9, x9, #0x950
  41b378:	str	w1, [x9, x10]
  41b37c:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  41b380:	add	x9, x9, #0xe74
  41b384:	cmp	w11, #0x1
  41b388:	str	w8, [x13, #2652]
  41b38c:	str	w2, [x9, x10]
  41b390:	b.lt	41b400 <ferror@plt+0x19810>  // b.tstop
  41b394:	sub	w9, w8, #0x1
  41b398:	mul	w9, w11, w9
  41b39c:	sxtw	x10, w9
  41b3a0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41b3a4:	add	x8, x11, #0x1
  41b3a8:	cmp	x11, #0x8
  41b3ac:	add	x9, x9, #0xad0
  41b3b0:	b.cc	41b3dc <ferror@plt+0x197ec>  // b.lo, b.ul, b.last
  41b3b4:	add	x15, x9, x10, lsl #2
  41b3b8:	add	x12, x15, #0x4
  41b3bc:	add	x13, x0, x8, lsl #2
  41b3c0:	cmp	x12, x13
  41b3c4:	b.cs	41b404 <ferror@plt+0x19814>  // b.hs, b.nlast
  41b3c8:	add	x12, x10, x8
  41b3cc:	add	x12, x9, x12, lsl #2
  41b3d0:	add	x13, x0, #0x4
  41b3d4:	cmp	x13, x12
  41b3d8:	b.cs	41b404 <ferror@plt+0x19814>  // b.hs, b.nlast
  41b3dc:	mov	w12, #0x1                   	// #1
  41b3e0:	add	x10, x12, x10
  41b3e4:	add	x11, x0, x12, lsl #2
  41b3e8:	add	x9, x9, x10, lsl #2
  41b3ec:	sub	x8, x8, x12
  41b3f0:	ldr	w10, [x11], #4
  41b3f4:	subs	x8, x8, #0x1
  41b3f8:	str	w10, [x9], #4
  41b3fc:	b.ne	41b3f0 <ferror@plt+0x19800>  // b.any
  41b400:	ret
  41b404:	and	x13, x11, #0xfffffff8
  41b408:	add	x14, x0, #0x14
  41b40c:	orr	x12, x13, #0x1
  41b410:	add	x15, x15, #0x14
  41b414:	mov	x16, x13
  41b418:	ldp	q0, q1, [x14, #-16]
  41b41c:	add	x14, x14, #0x20
  41b420:	subs	x16, x16, #0x8
  41b424:	stp	q0, q1, [x15, #-16]
  41b428:	add	x15, x15, #0x20
  41b42c:	b.ne	41b418 <ferror@plt+0x19828>  // b.any
  41b430:	cmp	x11, x13
  41b434:	b.eq	41b400 <ferror@plt+0x19810>  // b.none
  41b438:	b	41b3e0 <ferror@plt+0x197f0>
  41b43c:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  41b440:	ldr	w9, [x8, #2652]
  41b444:	cmp	w9, w0
  41b448:	b.eq	41b4a8 <ferror@plt+0x198b8>  // b.none
  41b44c:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b450:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b454:	add	x10, x10, #0xc2c
  41b458:	ldr	w14, [x12, #2604]
  41b45c:	ldr	w11, [x10, w0, sxtw #2]
  41b460:	sxtw	x13, w0
  41b464:	cmp	w14, w0
  41b468:	sxtw	x14, w11
  41b46c:	b.ne	41b474 <ferror@plt+0x19884>  // b.any
  41b470:	str	w11, [x12, #2604]
  41b474:	lsl	x12, x13, #2
  41b478:	adrp	x13, 460000 <stdin@@GLIBC_2.17+0x1330>
  41b47c:	add	x13, x13, #0x9ec
  41b480:	ldr	w15, [x13, x12]
  41b484:	str	w15, [x13, x14, lsl #2]
  41b488:	ldrsw	x15, [x13, x12]
  41b48c:	sxtw	x14, w9
  41b490:	cbz	w15, 41b498 <ferror@plt+0x198a8>
  41b494:	str	w11, [x10, x15, lsl #2]
  41b498:	str	wzr, [x10, x12]
  41b49c:	str	w9, [x13, x12]
  41b4a0:	str	w0, [x10, x14, lsl #2]
  41b4a4:	str	w0, [x8, #2652]
  41b4a8:	ret
  41b4ac:	stp	x29, x30, [sp, #-96]!
  41b4b0:	stp	x28, x27, [sp, #16]
  41b4b4:	stp	x26, x25, [sp, #32]
  41b4b8:	stp	x24, x23, [sp, #48]
  41b4bc:	stp	x22, x21, [sp, #64]
  41b4c0:	stp	x20, x19, [sp, #80]
  41b4c4:	mov	x29, sp
  41b4c8:	sub	sp, sp, #0x420
  41b4cc:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b4d0:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  41b4d4:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b4d8:	ldr	w8, [x19, #2660]
  41b4dc:	ldr	w2, [x20, #2432]
  41b4e0:	ldr	w9, [x9, #3012]
  41b4e4:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x4330>
  41b4e8:	ldr	w10, [x10, #1320]
  41b4ec:	adrp	x11, 464000 <stdin@@GLIBC_2.17+0x5330>
  41b4f0:	madd	w9, w2, w8, w9
  41b4f4:	str	w9, [x11, #2644]
  41b4f8:	cbz	w10, 41b518 <ferror@plt+0x19928>
  41b4fc:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b500:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x4330>
  41b504:	add	x0, x0, #0xd04
  41b508:	add	x1, x1, #0x10c
  41b50c:	bl	404f18 <ferror@plt+0x3328>
  41b510:	ldr	w8, [x19, #2660]
  41b514:	mov	w2, w0
  41b518:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  41b51c:	ldr	w9, [x22, #2492]
  41b520:	adrp	x24, 464000 <stdin@@GLIBC_2.17+0x5330>
  41b524:	ldr	w10, [x24, #2640]
  41b528:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  41b52c:	add	w9, w9, w8
  41b530:	add	w9, w9, #0x1
  41b534:	cmp	w9, w10
  41b538:	str	w2, [x23, #2472]
  41b53c:	b.lt	41b560 <ferror@plt+0x19970>  // b.tstop
  41b540:	bl	40384c <ferror@plt+0x1c5c>
  41b544:	ldr	w9, [x22, #2492]
  41b548:	ldr	w8, [x19, #2660]
  41b54c:	ldr	w10, [x24, #2640]
  41b550:	add	w9, w9, w8
  41b554:	add	w9, w9, #0x1
  41b558:	cmp	w9, w10
  41b55c:	b.ge	41b540 <ferror@plt+0x19950>  // b.tcont
  41b560:	cmp	w8, #0x1
  41b564:	b.lt	41b888 <ferror@plt+0x19c98>  // b.tstop
  41b568:	adrp	x25, 463000 <stdin@@GLIBC_2.17+0x4330>
  41b56c:	add	x26, sp, #0x14
  41b570:	mov	w24, wzr
  41b574:	add	x25, x25, #0x10c
  41b578:	mov	w27, #0x1                   	// #1
  41b57c:	adrp	x28, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b580:	add	x8, x26, #0x14
  41b584:	str	x8, [sp, #8]
  41b588:	b	41b5bc <ferror@plt+0x199cc>
  41b58c:	mov	w4, wzr
  41b590:	ldr	w8, [x22, #2492]
  41b594:	ldr	w1, [x23, #2472]
  41b598:	add	w21, w27, #0x1
  41b59c:	add	x0, sp, #0x14
  41b5a0:	add	w2, w21, w8
  41b5a4:	mov	w3, #0xffff8002            	// #-32766
  41b5a8:	bl	41a830 <ferror@plt+0x18c40>
  41b5ac:	ldr	w8, [x19, #2660]
  41b5b0:	cmp	w27, w8
  41b5b4:	mov	w27, w21
  41b5b8:	b.ge	41b888 <ferror@plt+0x19c98>  // b.tcont
  41b5bc:	ldr	w8, [x20, #2432]
  41b5c0:	add	w24, w24, #0x1
  41b5c4:	cmp	w8, #0x1
  41b5c8:	b.lt	41b58c <ferror@plt+0x1999c>  // b.tstop
  41b5cc:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  41b5d0:	ldr	w10, [x9, #1320]
  41b5d4:	ldr	x9, [x28, #2616]
  41b5d8:	cbz	w10, 41b5ec <ferror@plt+0x199fc>
  41b5dc:	cmp	w8, #0x7
  41b5e0:	b.hi	41b628 <ferror@plt+0x19a38>  // b.pmore
  41b5e4:	mov	w4, wzr
  41b5e8:	b	41b7a8 <ferror@plt+0x19bb8>
  41b5ec:	cmp	w8, #0x8
  41b5f0:	b.cs	41b7e4 <ferror@plt+0x19bf4>  // b.hs, b.nlast
  41b5f4:	mov	w4, wzr
  41b5f8:	mov	w10, #0x1                   	// #1
  41b5fc:	mul	w11, w8, w27
  41b600:	add	w12, w11, w10
  41b604:	ldr	w12, [x9, w12, sxtw #2]
  41b608:	add	x13, x10, #0x1
  41b60c:	cmp	w12, #0x0
  41b610:	cinc	w4, w4, gt
  41b614:	cmp	x10, x8
  41b618:	str	w12, [x26, x10, lsl #2]
  41b61c:	mov	x10, x13
  41b620:	b.cc	41b600 <ferror@plt+0x19a10>  // b.lo, b.ul, b.last
  41b624:	b	41b590 <ferror@plt+0x199a0>
  41b628:	sub	x10, x8, #0x1
  41b62c:	mul	w11, w8, w24
  41b630:	add	w12, w11, w10
  41b634:	add	w12, w12, #0x1
  41b638:	cmp	w12, w11
  41b63c:	mov	w4, wzr
  41b640:	b.le	41b7a8 <ferror@plt+0x19bb8>
  41b644:	lsr	x11, x10, #32
  41b648:	mov	w10, #0x1                   	// #1
  41b64c:	cbnz	x11, 41b7ac <ferror@plt+0x19bbc>
  41b650:	and	x11, x8, #0xfffffff8
  41b654:	orr	w10, wzr, #0x1
  41b658:	adrp	x13, 463000 <stdin@@GLIBC_2.17+0x4330>
  41b65c:	madd	w12, w8, w27, w10
  41b660:	movi	v0.2d, #0x0
  41b664:	add	x13, x13, #0x120
  41b668:	orr	x10, x11, #0x1
  41b66c:	mov	x14, x11
  41b670:	movi	v1.2d, #0x0
  41b674:	b	41b6a0 <ferror@plt+0x19ab0>
  41b678:	cmgt	v4.4s, v4.4s, #0
  41b67c:	cmgt	v3.4s, v3.4s, #0
  41b680:	and	v2.16b, v2.16b, v4.16b
  41b684:	and	v3.16b, v6.16b, v3.16b
  41b688:	add	w12, w12, #0x8
  41b68c:	subs	x14, x14, #0x8
  41b690:	sub	v0.4s, v0.4s, v2.4s
  41b694:	sub	v1.4s, v1.4s, v3.4s
  41b698:	add	x13, x13, #0x20
  41b69c:	b.eq	41b870 <ferror@plt+0x19c80>  // b.none
  41b6a0:	ldp	q7, q5, [x13, #-16]
  41b6a4:	add	x15, x9, w12, sxtw #2
  41b6a8:	ldp	q4, q3, [x15]
  41b6ac:	cmgt	v2.4s, v7.4s, #0
  41b6b0:	xtn	v6.4h, v2.4s
  41b6b4:	umov	w15, v6.h[0]
  41b6b8:	uxtl	v16.2d, v7.2s
  41b6bc:	tbz	w15, #0, 41b6f4 <ferror@plt+0x19b04>
  41b6c0:	fmov	x15, d16
  41b6c4:	str	s4, [x26, x15, lsl #2]
  41b6c8:	umov	w15, v6.h[1]
  41b6cc:	tbnz	w15, #0, 41b6fc <ferror@plt+0x19b0c>
  41b6d0:	umov	w15, v6.h[2]
  41b6d4:	uxtl2	v7.2d, v7.4s
  41b6d8:	tbz	w15, #0, 41b714 <ferror@plt+0x19b24>
  41b6dc:	fmov	x15, d7
  41b6e0:	add	x15, x26, x15, lsl #2
  41b6e4:	st1	{v4.s}[2], [x15]
  41b6e8:	umov	w15, v6.h[3]
  41b6ec:	tbnz	w15, #0, 41b71c <ferror@plt+0x19b2c>
  41b6f0:	b	41b728 <ferror@plt+0x19b38>
  41b6f4:	umov	w15, v6.h[1]
  41b6f8:	tbz	w15, #0, 41b6d0 <ferror@plt+0x19ae0>
  41b6fc:	mov	x15, v16.d[1]
  41b700:	add	x15, x26, x15, lsl #2
  41b704:	st1	{v4.s}[1], [x15]
  41b708:	umov	w15, v6.h[2]
  41b70c:	uxtl2	v7.2d, v7.4s
  41b710:	tbnz	w15, #0, 41b6dc <ferror@plt+0x19aec>
  41b714:	umov	w15, v6.h[3]
  41b718:	tbz	w15, #0, 41b728 <ferror@plt+0x19b38>
  41b71c:	mov	x15, v7.d[1]
  41b720:	add	x15, x26, x15, lsl #2
  41b724:	st1	{v4.s}[3], [x15]
  41b728:	cmgt	v6.4s, v5.4s, #0
  41b72c:	xtn	v7.4h, v6.4s
  41b730:	umov	w15, v7.h[0]
  41b734:	uxtl	v16.2d, v5.2s
  41b738:	tbz	w15, #0, 41b770 <ferror@plt+0x19b80>
  41b73c:	fmov	x15, d16
  41b740:	str	s3, [x26, x15, lsl #2]
  41b744:	umov	w15, v7.h[1]
  41b748:	tbnz	w15, #0, 41b778 <ferror@plt+0x19b88>
  41b74c:	umov	w15, v7.h[2]
  41b750:	uxtl2	v5.2d, v5.4s
  41b754:	tbz	w15, #0, 41b790 <ferror@plt+0x19ba0>
  41b758:	fmov	x15, d5
  41b75c:	add	x15, x26, x15, lsl #2
  41b760:	st1	{v3.s}[2], [x15]
  41b764:	umov	w15, v7.h[3]
  41b768:	tbz	w15, #0, 41b678 <ferror@plt+0x19a88>
  41b76c:	b	41b798 <ferror@plt+0x19ba8>
  41b770:	umov	w15, v7.h[1]
  41b774:	tbz	w15, #0, 41b74c <ferror@plt+0x19b5c>
  41b778:	mov	x15, v16.d[1]
  41b77c:	add	x15, x26, x15, lsl #2
  41b780:	st1	{v3.s}[1], [x15]
  41b784:	umov	w15, v7.h[2]
  41b788:	uxtl2	v5.2d, v5.4s
  41b78c:	tbnz	w15, #0, 41b758 <ferror@plt+0x19b68>
  41b790:	umov	w15, v7.h[3]
  41b794:	tbz	w15, #0, 41b678 <ferror@plt+0x19a88>
  41b798:	mov	x15, v5.d[1]
  41b79c:	add	x15, x26, x15, lsl #2
  41b7a0:	st1	{v3.s}[3], [x15]
  41b7a4:	b	41b678 <ferror@plt+0x19a88>
  41b7a8:	mov	w10, #0x1                   	// #1
  41b7ac:	mul	w11, w8, w27
  41b7b0:	b	41b7c0 <ferror@plt+0x19bd0>
  41b7b4:	cmp	x10, x8
  41b7b8:	add	x10, x10, #0x1
  41b7bc:	b.cs	41b590 <ferror@plt+0x199a0>  // b.hs, b.nlast
  41b7c0:	ldr	w12, [x25, x10, lsl #2]
  41b7c4:	cmp	w12, #0x1
  41b7c8:	b.lt	41b7b4 <ferror@plt+0x19bc4>  // b.tstop
  41b7cc:	add	w13, w11, w10
  41b7d0:	ldr	w13, [x9, w13, sxtw #2]
  41b7d4:	cmp	w13, #0x0
  41b7d8:	cinc	w4, w4, gt
  41b7dc:	str	w13, [x26, x12, lsl #2]
  41b7e0:	b	41b7b4 <ferror@plt+0x19bc4>
  41b7e4:	sub	x10, x8, #0x1
  41b7e8:	mul	w11, w8, w24
  41b7ec:	add	w12, w11, w10
  41b7f0:	add	w12, w12, #0x1
  41b7f4:	cmp	w12, w11
  41b7f8:	mov	w4, wzr
  41b7fc:	b.le	41b5f8 <ferror@plt+0x19a08>
  41b800:	lsr	x11, x10, #32
  41b804:	mov	w10, #0x1                   	// #1
  41b808:	cbnz	x11, 41b5fc <ferror@plt+0x19a0c>
  41b80c:	ldr	x13, [sp, #8]
  41b810:	and	x11, x8, #0xfffffff8
  41b814:	orr	w10, wzr, #0x1
  41b818:	madd	w12, w8, w27, w10
  41b81c:	movi	v0.2d, #0x0
  41b820:	orr	x10, x11, #0x1
  41b824:	mov	x14, x11
  41b828:	movi	v1.2d, #0x0
  41b82c:	add	x15, x9, w12, sxtw #2
  41b830:	ldp	q2, q3, [x15]
  41b834:	add	w12, w12, #0x8
  41b838:	subs	x14, x14, #0x8
  41b83c:	stp	q2, q3, [x13, #-16]
  41b840:	cmgt	v2.4s, v2.4s, #0
  41b844:	cmgt	v3.4s, v3.4s, #0
  41b848:	sub	v0.4s, v0.4s, v2.4s
  41b84c:	sub	v1.4s, v1.4s, v3.4s
  41b850:	add	x13, x13, #0x20
  41b854:	b.ne	41b82c <ferror@plt+0x19c3c>  // b.any
  41b858:	add	v0.4s, v1.4s, v0.4s
  41b85c:	addv	s0, v0.4s
  41b860:	cmp	x11, x8
  41b864:	fmov	w4, s0
  41b868:	b.eq	41b590 <ferror@plt+0x199a0>  // b.none
  41b86c:	b	41b5fc <ferror@plt+0x19a0c>
  41b870:	add	v0.4s, v1.4s, v0.4s
  41b874:	addv	s0, v0.4s
  41b878:	cmp	x11, x8
  41b87c:	fmov	w4, s0
  41b880:	b.eq	41b590 <ferror@plt+0x199a0>  // b.none
  41b884:	b	41b7ac <ferror@plt+0x19bbc>
  41b888:	add	sp, sp, #0x420
  41b88c:	ldp	x20, x19, [sp, #80]
  41b890:	ldp	x22, x21, [sp, #64]
  41b894:	ldp	x24, x23, [sp, #48]
  41b898:	ldp	x26, x25, [sp, #32]
  41b89c:	ldp	x28, x27, [sp, #16]
  41b8a0:	ldp	x29, x30, [sp], #96
  41b8a4:	ret
  41b8a8:	stp	x29, x30, [sp, #-48]!
  41b8ac:	stp	x22, x21, [sp, #16]
  41b8b0:	stp	x20, x19, [sp, #32]
  41b8b4:	adrp	x19, 465000 <stdin@@GLIBC_2.17+0x6330>
  41b8b8:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  41b8bc:	ldrsw	x20, [x19, #588]
  41b8c0:	ldr	w9, [x8, #3920]
  41b8c4:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  41b8c8:	ldr	x0, [x21, #3912]
  41b8cc:	add	w1, w20, #0x7d0
  41b8d0:	add	w9, w9, #0x1
  41b8d4:	mov	w2, #0x4                   	// #4
  41b8d8:	mov	x29, sp
  41b8dc:	str	w1, [x19, #588]
  41b8e0:	str	w9, [x8, #3920]
  41b8e4:	bl	411800 <ferror@plt+0xfc10>
  41b8e8:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  41b8ec:	ldr	x8, [x22, #2448]
  41b8f0:	ldr	w1, [x19, #588]
  41b8f4:	str	x0, [x21, #3912]
  41b8f8:	mov	w2, #0x4                   	// #4
  41b8fc:	mov	x0, x8
  41b900:	bl	411800 <ferror@plt+0xfc10>
  41b904:	str	x0, [x22, #2448]
  41b908:	add	x8, x0, x20, lsl #2
  41b90c:	ldp	x20, x19, [sp, #32]
  41b910:	ldp	x22, x21, [sp, #16]
  41b914:	mov	w2, #0x1f40                	// #8000
  41b918:	mov	x0, x8
  41b91c:	mov	w1, wzr
  41b920:	ldp	x29, x30, [sp], #48
  41b924:	b	401900 <memset@plt>
  41b928:	stp	x29, x30, [sp, #-96]!
  41b92c:	cmp	w1, #0x5
  41b930:	str	x27, [sp, #16]
  41b934:	stp	x26, x25, [sp, #32]
  41b938:	stp	x24, x23, [sp, #48]
  41b93c:	stp	x22, x21, [sp, #64]
  41b940:	stp	x20, x19, [sp, #80]
  41b944:	mov	x29, sp
  41b948:	b.lt	41b980 <ferror@plt+0x19d90>  // b.tstop
  41b94c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41b950:	ldr	w9, [x8, #3012]
  41b954:	cmp	w9, #0x2
  41b958:	b.ge	41bb20 <ferror@plt+0x19f30>  // b.tcont
  41b95c:	mov	w19, #0x1                   	// #1
  41b960:	mov	w0, w19
  41b964:	ldp	x20, x19, [sp, #80]
  41b968:	ldp	x22, x21, [sp, #64]
  41b96c:	ldp	x24, x23, [sp, #48]
  41b970:	ldp	x26, x25, [sp, #32]
  41b974:	ldr	x27, [sp, #16]
  41b978:	ldp	x29, x30, [sp], #96
  41b97c:	ret
  41b980:	adrp	x20, 464000 <stdin@@GLIBC_2.17+0x5330>
  41b984:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  41b988:	adrp	x22, 465000 <stdin@@GLIBC_2.17+0x6330>
  41b98c:	ldr	w19, [x20, #628]
  41b990:	ldr	w8, [x21, #2432]
  41b994:	ldr	w27, [x22, #588]
  41b998:	add	x23, x0, #0x4
  41b99c:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  41b9a0:	adrp	x25, 465000 <stdin@@GLIBC_2.17+0x6330>
  41b9a4:	adrp	x26, 465000 <stdin@@GLIBC_2.17+0x6330>
  41b9a8:	add	w9, w8, w19
  41b9ac:	cmp	w9, w27
  41b9b0:	b.lt	41ba14 <ferror@plt+0x19e24>  // b.tstop
  41b9b4:	ldr	w8, [x25, #3920]
  41b9b8:	ldr	x0, [x26, #3912]
  41b9bc:	add	w1, w27, #0x7d0
  41b9c0:	mov	w2, #0x4                   	// #4
  41b9c4:	add	w8, w8, #0x1
  41b9c8:	str	w1, [x22, #588]
  41b9cc:	str	w8, [x25, #3920]
  41b9d0:	bl	411800 <ferror@plt+0xfc10>
  41b9d4:	ldr	x8, [x24, #2448]
  41b9d8:	ldr	w1, [x22, #588]
  41b9dc:	str	x0, [x26, #3912]
  41b9e0:	mov	w2, #0x4                   	// #4
  41b9e4:	mov	x0, x8
  41b9e8:	bl	411800 <ferror@plt+0xfc10>
  41b9ec:	str	x0, [x24, #2448]
  41b9f0:	add	x0, x0, w27, sxtw #2
  41b9f4:	mov	w2, #0x1f40                	// #8000
  41b9f8:	mov	w1, wzr
  41b9fc:	bl	401900 <memset@plt>
  41ba00:	ldr	w8, [x21, #2432]
  41ba04:	ldr	w27, [x22, #588]
  41ba08:	add	w9, w8, w19
  41ba0c:	cmp	w9, w27
  41ba10:	b.ge	41b9b4 <ferror@plt+0x19dc4>  // b.tcont
  41ba14:	ldr	x9, [x24, #2448]
  41ba18:	b	41ba30 <ferror@plt+0x19e40>
  41ba1c:	mov	w10, #0x1                   	// #1
  41ba20:	add	w19, w19, w10
  41ba24:	add	w10, w8, w19
  41ba28:	cmp	w10, w27
  41ba2c:	b.ge	41ba5c <ferror@plt+0x19e6c>  // b.tcont
  41ba30:	add	x10, x9, w19, sxtw #2
  41ba34:	ldur	w11, [x10, #-4]
  41ba38:	sxtw	x10, w19
  41ba3c:	cbnz	w11, 41ba1c <ferror@plt+0x19e2c>
  41ba40:	ldr	w10, [x9, x10, lsl #2]
  41ba44:	cbz	w10, 41bac0 <ferror@plt+0x19ed0>
  41ba48:	mov	w10, #0x2                   	// #2
  41ba4c:	add	w19, w19, w10
  41ba50:	add	w10, w8, w19
  41ba54:	cmp	w10, w27
  41ba58:	b.lt	41ba30 <ferror@plt+0x19e40>  // b.tstop
  41ba5c:	ldr	w8, [x25, #3920]
  41ba60:	ldr	x0, [x26, #3912]
  41ba64:	add	w1, w27, #0x7d0
  41ba68:	mov	w2, #0x4                   	// #4
  41ba6c:	add	w8, w8, #0x1
  41ba70:	str	w1, [x22, #588]
  41ba74:	str	w8, [x25, #3920]
  41ba78:	bl	411800 <ferror@plt+0xfc10>
  41ba7c:	ldr	x8, [x24, #2448]
  41ba80:	ldr	w1, [x22, #588]
  41ba84:	str	x0, [x26, #3912]
  41ba88:	mov	w2, #0x4                   	// #4
  41ba8c:	mov	x0, x8
  41ba90:	bl	411800 <ferror@plt+0xfc10>
  41ba94:	str	x0, [x24, #2448]
  41ba98:	add	x0, x0, w27, sxtw #2
  41ba9c:	mov	w2, #0x1f40                	// #8000
  41baa0:	mov	w1, wzr
  41baa4:	bl	401900 <memset@plt>
  41baa8:	ldr	w8, [x21, #2432]
  41baac:	ldr	w27, [x22, #588]
  41bab0:	add	w9, w8, w19
  41bab4:	cmp	w9, w27
  41bab8:	b.ge	41ba5c <ferror@plt+0x19e6c>  // b.tcont
  41babc:	b	41ba14 <ferror@plt+0x19e24>
  41bac0:	add	w10, w19, #0x1
  41bac4:	str	w10, [x20, #628]
  41bac8:	cbz	w8, 41b960 <ferror@plt+0x19d70>
  41bacc:	add	w11, w10, w8
  41bad0:	sxtw	x11, w11
  41bad4:	sbfiz	x12, x10, #2, #32
  41bad8:	lsl	x11, x11, #2
  41badc:	add	x9, x9, x12
  41bae0:	sub	x11, x11, x12
  41bae4:	mov	x12, x23
  41bae8:	b	41bafc <ferror@plt+0x19f0c>
  41baec:	add	x9, x9, #0x4
  41baf0:	subs	x11, x11, #0x4
  41baf4:	add	x12, x12, #0x4
  41baf8:	b.eq	41b960 <ferror@plt+0x19d70>  // b.none
  41bafc:	ldr	w13, [x12]
  41bb00:	cbz	w13, 41baec <ferror@plt+0x19efc>
  41bb04:	ldr	w13, [x9]
  41bb08:	cbz	w13, 41baec <ferror@plt+0x19efc>
  41bb0c:	mov	w19, w10
  41bb10:	add	w9, w8, w19
  41bb14:	cmp	w9, w27
  41bb18:	b.ge	41b9b4 <ferror@plt+0x19dc4>  // b.tcont
  41bb1c:	b	41ba14 <ferror@plt+0x19e24>
  41bb20:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  41bb24:	adrp	x21, 465000 <stdin@@GLIBC_2.17+0x6330>
  41bb28:	ldr	w8, [x20, #2432]
  41bb2c:	ldr	w26, [x21, #588]
  41bb30:	add	x22, x0, #0x4
  41bb34:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  41bb38:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  41bb3c:	sub	w19, w9, w8
  41bb40:	adrp	x25, 465000 <stdin@@GLIBC_2.17+0x6330>
  41bb44:	add	w9, w8, w19
  41bb48:	cmp	w9, w26
  41bb4c:	b.lt	41bbb0 <ferror@plt+0x19fc0>  // b.tstop
  41bb50:	ldr	w8, [x24, #3920]
  41bb54:	ldr	x0, [x25, #3912]
  41bb58:	add	w1, w26, #0x7d0
  41bb5c:	mov	w2, #0x4                   	// #4
  41bb60:	add	w8, w8, #0x1
  41bb64:	str	w1, [x21, #588]
  41bb68:	str	w8, [x24, #3920]
  41bb6c:	bl	411800 <ferror@plt+0xfc10>
  41bb70:	ldr	x8, [x23, #2448]
  41bb74:	ldr	w1, [x21, #588]
  41bb78:	str	x0, [x25, #3912]
  41bb7c:	mov	w2, #0x4                   	// #4
  41bb80:	mov	x0, x8
  41bb84:	bl	411800 <ferror@plt+0xfc10>
  41bb88:	str	x0, [x23, #2448]
  41bb8c:	add	x0, x0, w26, sxtw #2
  41bb90:	mov	w2, #0x1f40                	// #8000
  41bb94:	mov	w1, wzr
  41bb98:	bl	401900 <memset@plt>
  41bb9c:	ldr	w8, [x20, #2432]
  41bba0:	ldr	w26, [x21, #588]
  41bba4:	add	w9, w8, w19
  41bba8:	cmp	w9, w26
  41bbac:	b.ge	41bb50 <ferror@plt+0x19f60>  // b.tcont
  41bbb0:	ldr	x9, [x23, #2448]
  41bbb4:	b	41bbcc <ferror@plt+0x19fdc>
  41bbb8:	mov	w10, #0x1                   	// #1
  41bbbc:	add	w19, w19, w10
  41bbc0:	add	w10, w8, w19
  41bbc4:	cmp	w10, w26
  41bbc8:	b.ge	41bbf8 <ferror@plt+0x1a008>  // b.tcont
  41bbcc:	add	x10, x9, w19, sxtw #2
  41bbd0:	ldur	w11, [x10, #-4]
  41bbd4:	sxtw	x10, w19
  41bbd8:	cbnz	w11, 41bbb8 <ferror@plt+0x19fc8>
  41bbdc:	ldr	w10, [x9, x10, lsl #2]
  41bbe0:	cbz	w10, 41bc5c <ferror@plt+0x1a06c>
  41bbe4:	mov	w10, #0x2                   	// #2
  41bbe8:	add	w19, w19, w10
  41bbec:	add	w10, w8, w19
  41bbf0:	cmp	w10, w26
  41bbf4:	b.lt	41bbcc <ferror@plt+0x19fdc>  // b.tstop
  41bbf8:	ldr	w8, [x24, #3920]
  41bbfc:	ldr	x0, [x25, #3912]
  41bc00:	add	w1, w26, #0x7d0
  41bc04:	mov	w2, #0x4                   	// #4
  41bc08:	add	w8, w8, #0x1
  41bc0c:	str	w1, [x21, #588]
  41bc10:	str	w8, [x24, #3920]
  41bc14:	bl	411800 <ferror@plt+0xfc10>
  41bc18:	ldr	x8, [x23, #2448]
  41bc1c:	ldr	w1, [x21, #588]
  41bc20:	str	x0, [x25, #3912]
  41bc24:	mov	w2, #0x4                   	// #4
  41bc28:	mov	x0, x8
  41bc2c:	bl	411800 <ferror@plt+0xfc10>
  41bc30:	str	x0, [x23, #2448]
  41bc34:	add	x0, x0, w26, sxtw #2
  41bc38:	mov	w2, #0x1f40                	// #8000
  41bc3c:	mov	w1, wzr
  41bc40:	bl	401900 <memset@plt>
  41bc44:	ldr	w8, [x20, #2432]
  41bc48:	ldr	w26, [x21, #588]
  41bc4c:	add	w9, w8, w19
  41bc50:	cmp	w9, w26
  41bc54:	b.ge	41bbf8 <ferror@plt+0x1a008>  // b.tcont
  41bc58:	b	41bbb0 <ferror@plt+0x19fc0>
  41bc5c:	cbz	w8, 41b960 <ferror@plt+0x19d70>
  41bc60:	add	w10, w19, #0x1
  41bc64:	add	w11, w10, w8
  41bc68:	sxtw	x11, w11
  41bc6c:	sbfiz	x12, x10, #2, #32
  41bc70:	lsl	x11, x11, #2
  41bc74:	add	x9, x9, x12
  41bc78:	sub	x11, x11, x12
  41bc7c:	mov	x12, x22
  41bc80:	b	41bc94 <ferror@plt+0x1a0a4>
  41bc84:	add	x9, x9, #0x4
  41bc88:	subs	x11, x11, #0x4
  41bc8c:	add	x12, x12, #0x4
  41bc90:	b.eq	41b960 <ferror@plt+0x19d70>  // b.none
  41bc94:	ldr	w13, [x12]
  41bc98:	cbz	w13, 41bc84 <ferror@plt+0x1a094>
  41bc9c:	ldr	w13, [x9]
  41bca0:	cbz	w13, 41bc84 <ferror@plt+0x1a094>
  41bca4:	mov	w19, w10
  41bca8:	add	w9, w8, w19
  41bcac:	cmp	w9, w26
  41bcb0:	b.ge	41bb50 <ferror@plt+0x19f60>  // b.tcont
  41bcb4:	b	41bbb0 <ferror@plt+0x19fc0>
  41bcb8:	stp	x29, x30, [sp, #-16]!
  41bcbc:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  41bcc0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41bcc4:	ldrsw	x9, [x9, #588]
  41bcc8:	ldr	x0, [x8, #2448]
  41bccc:	mov	w1, wzr
  41bcd0:	mov	x29, sp
  41bcd4:	lsl	x2, x9, #2
  41bcd8:	bl	401900 <memset@plt>
  41bcdc:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41bce0:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x4330>
  41bce4:	str	wzr, [x8, #3012]
  41bce8:	ldr	w8, [x10, #1320]
  41bcec:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  41bcf0:	mov	w10, #0x1                   	// #1
  41bcf4:	str	w10, [x9, #628]
  41bcf8:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41bcfc:	str	wzr, [x9, #2660]
  41bd00:	cbz	w8, 41be00 <ferror@plt+0x1a210>
  41bd04:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41bd08:	ldrsw	x8, [x8, #2432]
  41bd0c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  41bd10:	str	wzr, [x9, #272]
  41bd14:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41bd18:	cmp	w8, #0x1
  41bd1c:	add	x9, x9, #0xd04
  41bd20:	b.le	41bdfc <ferror@plt+0x1a20c>
  41bd24:	and	x8, x8, #0xffffffff
  41bd28:	sub	x11, x8, #0x1
  41bd2c:	cmp	x11, #0x8
  41bd30:	b.cs	41bd3c <ferror@plt+0x1a14c>  // b.hs, b.nlast
  41bd34:	mov	w10, #0x2                   	// #2
  41bd38:	b	41bdd4 <ferror@plt+0x1a1e4>
  41bd3c:	adrp	x10, 426000 <ferror@plt+0x24410>
  41bd40:	adrp	x14, 426000 <ferror@plt+0x24410>
  41bd44:	adrp	x15, 426000 <ferror@plt+0x24410>
  41bd48:	ldr	q0, [x10, #640]
  41bd4c:	ldr	q3, [x14, #656]
  41bd50:	ldr	q4, [x15, #672]
  41bd54:	and	x12, x11, #0xfffffffffffffff8
  41bd58:	adrp	x13, 463000 <stdin@@GLIBC_2.17+0x4330>
  41bd5c:	mov	w14, #0x8                   	// #8
  41bd60:	add	x13, x13, #0x124
  41bd64:	movi	v1.2d, #0xffffffffffffffff
  41bd68:	movi	v2.4s, #0x3
  41bd6c:	orr	x10, x12, #0x2
  41bd70:	movi	v5.4s, #0x4
  41bd74:	dup	v6.2d, x14
  41bd78:	movi	v7.4s, #0x8
  41bd7c:	mov	x14, x12
  41bd80:	add	v16.2d, v3.2d, v1.2d
  41bd84:	xtn	v17.2s, v0.2d
  41bd88:	xtn	v18.2s, v16.2d
  41bd8c:	fmov	x15, d16
  41bd90:	xtn	v16.2s, v3.2d
  41bd94:	add	v17.2s, v17.2s, v1.2s
  41bd98:	xtn2	v16.4s, v0.2d
  41bd9c:	mov	v18.d[1], v17.d[0]
  41bda0:	add	v17.4s, v4.4s, v5.4s
  41bda4:	add	x15, x9, x15, lsl #2
  41bda8:	add	v16.4s, v16.4s, v2.4s
  41bdac:	add	v3.2d, v3.2d, v6.2d
  41bdb0:	subs	x14, x14, #0x8
  41bdb4:	add	v0.2d, v0.2d, v6.2d
  41bdb8:	stp	q4, q17, [x15]
  41bdbc:	add	v4.4s, v4.4s, v7.4s
  41bdc0:	stp	q18, q16, [x13, #-16]
  41bdc4:	add	x13, x13, #0x20
  41bdc8:	b.ne	41bd80 <ferror@plt+0x1a190>  // b.any
  41bdcc:	cmp	x11, x12
  41bdd0:	b.eq	41bdfc <ferror@plt+0x1a20c>  // b.none
  41bdd4:	adrp	x11, 463000 <stdin@@GLIBC_2.17+0x4330>
  41bdd8:	add	x11, x11, #0x10c
  41bddc:	lsl	x12, x10, #2
  41bde0:	add	x14, x9, x12
  41bde4:	sub	w13, w10, #0x1
  41bde8:	cmp	x10, x8
  41bdec:	stur	w10, [x14, #-4]
  41bdf0:	add	x10, x10, #0x1
  41bdf4:	str	w13, [x11, x12]
  41bdf8:	b.cc	41bddc <ferror@plt+0x1a1ec>  // b.lo, b.ul, b.last
  41bdfc:	str	wzr, [x9, x8, lsl #2]
  41be00:	ldp	x29, x30, [sp], #16
  41be04:	ret
  41be08:	stp	x29, x30, [sp, #-80]!
  41be0c:	stp	x20, x19, [sp, #64]
  41be10:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41be14:	adrp	x19, 462000 <stdin@@GLIBC_2.17+0x3330>
  41be18:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  41be1c:	ldr	w8, [x8, #2492]
  41be20:	ldr	w9, [x19, #3012]
  41be24:	stp	x24, x23, [sp, #32]
  41be28:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  41be2c:	ldr	w10, [x20, #2432]
  41be30:	stp	x26, x25, [sp, #16]
  41be34:	ldr	w26, [x24, #588]
  41be38:	stp	x22, x21, [sp, #48]
  41be3c:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  41be40:	add	w8, w8, #0x1
  41be44:	add	w9, w9, #0x1
  41be48:	str	w8, [x21, #2460]
  41be4c:	add	w8, w10, w9
  41be50:	cmp	w8, w26
  41be54:	adrp	x23, 465000 <stdin@@GLIBC_2.17+0x6330>
  41be58:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  41be5c:	mov	x29, sp
  41be60:	str	w9, [x19, #3012]
  41be64:	b.lt	41bed0 <ferror@plt+0x1a2e0>  // b.tstop
  41be68:	adrp	x25, 465000 <stdin@@GLIBC_2.17+0x6330>
  41be6c:	ldr	w8, [x25, #3920]
  41be70:	ldr	x0, [x23, #3912]
  41be74:	add	w1, w26, #0x7d0
  41be78:	mov	w2, #0x4                   	// #4
  41be7c:	add	w8, w8, #0x1
  41be80:	str	w1, [x24, #588]
  41be84:	str	w8, [x25, #3920]
  41be88:	bl	411800 <ferror@plt+0xfc10>
  41be8c:	ldr	x8, [x22, #2448]
  41be90:	ldr	w1, [x24, #588]
  41be94:	str	x0, [x23, #3912]
  41be98:	mov	w2, #0x4                   	// #4
  41be9c:	mov	x0, x8
  41bea0:	bl	411800 <ferror@plt+0xfc10>
  41bea4:	str	x0, [x22, #2448]
  41bea8:	add	x0, x0, w26, sxtw #2
  41beac:	mov	w2, #0x1f40                	// #8000
  41beb0:	mov	w1, wzr
  41beb4:	bl	401900 <memset@plt>
  41beb8:	ldr	w9, [x19, #3012]
  41bebc:	ldr	w8, [x20, #2432]
  41bec0:	ldr	w26, [x24, #588]
  41bec4:	add	w8, w8, w9
  41bec8:	cmp	w8, w26
  41becc:	b.ge	41be6c <ferror@plt+0x1a27c>  // b.tcont
  41bed0:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41bed4:	ldr	x8, [x23, #3912]
  41bed8:	ldr	w10, [x10, #2632]
  41bedc:	str	w10, [x8, w9, sxtw #2]
  41bee0:	ldr	w10, [x21, #2460]
  41bee4:	ldr	x9, [x22, #2448]
  41bee8:	ldrsw	x11, [x19, #3012]
  41beec:	str	w10, [x9, x11, lsl #2]
  41bef0:	ldr	w11, [x20, #2432]
  41bef4:	ldr	w10, [x19, #3012]
  41bef8:	cmp	w11, #0x1
  41befc:	b.lt	41bf30 <ferror@plt+0x1a340>  // b.tstop
  41bf00:	mov	w11, #0x1                   	// #1
  41bf04:	add	w10, w10, w11
  41bf08:	str	wzr, [x8, w10, sxtw #2]
  41bf0c:	ldr	w10, [x19, #3012]
  41bf10:	ldr	w12, [x21, #2460]
  41bf14:	add	w10, w11, w10
  41bf18:	str	w12, [x9, w10, sxtw #2]
  41bf1c:	ldr	w12, [x20, #2432]
  41bf20:	ldr	w10, [x19, #3012]
  41bf24:	cmp	w11, w12
  41bf28:	add	w11, w11, #0x1
  41bf2c:	b.lt	41bf04 <ferror@plt+0x1a314>  // b.tstop
  41bf30:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41bf34:	ldrsw	x9, [x21, #2460]
  41bf38:	ldr	x8, [x8, #352]
  41bf3c:	adrp	x11, 462000 <stdin@@GLIBC_2.17+0x3330>
  41bf40:	str	w10, [x11, #3084]
  41bf44:	str	w10, [x8, x9, lsl #2]
  41bf48:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  41bf4c:	ldr	x8, [x8, #592]
  41bf50:	ldrsw	x9, [x21, #2460]
  41bf54:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41bf58:	str	wzr, [x8, x9, lsl #2]
  41bf5c:	ldr	w8, [x20, #2432]
  41bf60:	ldr	w9, [x19, #3012]
  41bf64:	ldr	w11, [x10, #2660]
  41bf68:	ldp	x22, x21, [sp, #48]
  41bf6c:	ldp	x24, x23, [sp, #32]
  41bf70:	add	w8, w9, w8
  41bf74:	str	w8, [x19, #3012]
  41bf78:	ldp	x20, x19, [sp, #64]
  41bf7c:	ldp	x26, x25, [sp, #16]
  41bf80:	add	w9, w11, #0x1
  41bf84:	str	w9, [x10, #2660]
  41bf88:	ldp	x29, x30, [sp], #80
  41bf8c:	ret
  41bf90:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41bf94:	ldr	w9, [x8, #2376]
  41bf98:	cmp	w9, #0x1f3
  41bf9c:	b.lt	41bfa4 <ferror@plt+0x1a3b4>  // b.tstop
  41bfa0:	b	41bfe4 <ferror@plt+0x1a3f4>
  41bfa4:	add	w9, w9, #0x1
  41bfa8:	adrp	x10, 464000 <stdin@@GLIBC_2.17+0x5330>
  41bfac:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  41bfb0:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  41bfb4:	adrp	x13, 464000 <stdin@@GLIBC_2.17+0x5330>
  41bfb8:	add	x10, x10, #0xa60
  41bfbc:	add	x11, x11, #0x190
  41bfc0:	add	x12, x12, #0x268
  41bfc4:	add	x13, x13, #0x278
  41bfc8:	str	w9, [x8, #2376]
  41bfcc:	sbfiz	x8, x9, #2, #32
  41bfd0:	str	w0, [x10, x8]
  41bfd4:	str	w1, [x11, x8]
  41bfd8:	str	w2, [x12, x8]
  41bfdc:	str	w3, [x13, x8]
  41bfe0:	ret
  41bfe4:	stp	x29, x30, [sp, #-96]!
  41bfe8:	stp	x28, x27, [sp, #16]
  41bfec:	stp	x26, x25, [sp, #32]
  41bff0:	stp	x24, x23, [sp, #48]
  41bff4:	stp	x22, x21, [sp, #64]
  41bff8:	stp	x20, x19, [sp, #80]
  41bffc:	adrp	x26, 464000 <stdin@@GLIBC_2.17+0x5330>
  41c000:	ldr	w8, [x26, #628]
  41c004:	mov	w20, w3
  41c008:	mov	w19, w2
  41c00c:	mov	w22, w1
  41c010:	cmp	w8, w1
  41c014:	mov	w21, w0
  41c018:	mov	x29, sp
  41c01c:	b.ge	41c028 <ferror@plt+0x1a438>  // b.tcont
  41c020:	mov	w8, w22
  41c024:	str	w22, [x26, #628]
  41c028:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c02c:	ldr	x9, [x23, #2448]
  41c030:	adrp	x24, 465000 <stdin@@GLIBC_2.17+0x6330>
  41c034:	adrp	x25, 465000 <stdin@@GLIBC_2.17+0x6330>
  41c038:	ldr	w10, [x9, w8, sxtw #2]
  41c03c:	cbz	w10, 41c0bc <ferror@plt+0x1a4cc>
  41c040:	adrp	x27, 465000 <stdin@@GLIBC_2.17+0x6330>
  41c044:	b	41c050 <ferror@plt+0x1a460>
  41c048:	ldr	w10, [x9, w8, sxtw #2]
  41c04c:	cbz	w10, 41c0bc <ferror@plt+0x1a4cc>
  41c050:	ldrsw	x28, [x25, #588]
  41c054:	add	w8, w8, #0x1
  41c058:	str	w8, [x26, #628]
  41c05c:	cmp	w8, w28
  41c060:	b.lt	41c048 <ferror@plt+0x1a458>  // b.tstop
  41c064:	ldr	w8, [x27, #3920]
  41c068:	ldr	x0, [x24, #3912]
  41c06c:	add	w1, w28, #0x7d0
  41c070:	mov	w2, #0x4                   	// #4
  41c074:	add	w8, w8, #0x1
  41c078:	str	w1, [x25, #588]
  41c07c:	str	w8, [x27, #3920]
  41c080:	bl	411800 <ferror@plt+0xfc10>
  41c084:	ldr	x8, [x23, #2448]
  41c088:	ldr	w1, [x25, #588]
  41c08c:	str	x0, [x24, #3912]
  41c090:	mov	w2, #0x4                   	// #4
  41c094:	mov	x0, x8
  41c098:	bl	411800 <ferror@plt+0xfc10>
  41c09c:	str	x0, [x23, #2448]
  41c0a0:	add	x0, x0, x28, lsl #2
  41c0a4:	mov	w2, #0x1f40                	// #8000
  41c0a8:	mov	w1, wzr
  41c0ac:	bl	401900 <memset@plt>
  41c0b0:	ldr	x9, [x23, #2448]
  41c0b4:	ldr	w8, [x26, #628]
  41c0b8:	b	41c048 <ferror@plt+0x1a458>
  41c0bc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c0c0:	ldr	x10, [x10, #352]
  41c0c4:	sub	w8, w8, w22
  41c0c8:	sbfiz	x11, x21, #2, #32
  41c0cc:	str	w8, [x10, x11]
  41c0d0:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  41c0d4:	ldr	x8, [x8, #592]
  41c0d8:	str	w20, [x8, x11]
  41c0dc:	ldrsw	x8, [x26, #628]
  41c0e0:	str	w21, [x9, x8, lsl #2]
  41c0e4:	ldr	x0, [x24, #3912]
  41c0e8:	ldrsw	x9, [x26, #628]
  41c0ec:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41c0f0:	str	w19, [x0, x9, lsl #2]
  41c0f4:	ldr	w9, [x26, #628]
  41c0f8:	ldr	w10, [x8, #3012]
  41c0fc:	cmp	w9, w10
  41c100:	b.le	41c11c <ferror@plt+0x1a52c>
  41c104:	ldrsw	x19, [x25, #588]
  41c108:	add	w10, w9, #0x1
  41c10c:	str	w10, [x26, #628]
  41c110:	str	w9, [x8, #3012]
  41c114:	cmp	w10, w19
  41c118:	b.ge	41c138 <ferror@plt+0x1a548>  // b.tcont
  41c11c:	ldp	x20, x19, [sp, #80]
  41c120:	ldp	x22, x21, [sp, #64]
  41c124:	ldp	x24, x23, [sp, #48]
  41c128:	ldp	x26, x25, [sp, #32]
  41c12c:	ldp	x28, x27, [sp, #16]
  41c130:	ldp	x29, x30, [sp], #96
  41c134:	ret
  41c138:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  41c13c:	ldr	w9, [x8, #3920]
  41c140:	add	w1, w19, #0x7d0
  41c144:	mov	w2, #0x4                   	// #4
  41c148:	str	w1, [x25, #588]
  41c14c:	add	w9, w9, #0x1
  41c150:	str	w9, [x8, #3920]
  41c154:	bl	411800 <ferror@plt+0xfc10>
  41c158:	ldr	x8, [x23, #2448]
  41c15c:	ldr	w1, [x25, #588]
  41c160:	str	x0, [x24, #3912]
  41c164:	mov	w2, #0x4                   	// #4
  41c168:	mov	x0, x8
  41c16c:	bl	411800 <ferror@plt+0xfc10>
  41c170:	str	x0, [x23, #2448]
  41c174:	add	x8, x0, x19, lsl #2
  41c178:	ldp	x20, x19, [sp, #80]
  41c17c:	ldp	x22, x21, [sp, #64]
  41c180:	ldp	x24, x23, [sp, #48]
  41c184:	ldp	x26, x25, [sp, #32]
  41c188:	ldp	x28, x27, [sp, #16]
  41c18c:	mov	w2, #0x1f40                	// #8000
  41c190:	mov	x0, x8
  41c194:	mov	w1, wzr
  41c198:	ldp	x29, x30, [sp], #96
  41c19c:	b	401900 <memset@plt>
  41c1a0:	stp	x29, x30, [sp, #-32]!
  41c1a4:	stp	x20, x19, [sp, #16]
  41c1a8:	mov	w20, w1
  41c1ac:	mov	w1, w2
  41c1b0:	mov	x29, sp
  41c1b4:	mov	x19, x0
  41c1b8:	bl	41b928 <ferror@plt+0x19d38>
  41c1bc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c1c0:	ldr	x8, [x8, #352]
  41c1c4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c1c8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c1cc:	str	w0, [x8, w20, sxtw #2]
  41c1d0:	ldr	x11, [x9, #2448]
  41c1d4:	mov	x8, #0x100000001           	// #4294967297
  41c1d8:	add	x9, x11, w0, sxtw #2
  41c1dc:	stur	x8, [x9, #-4]
  41c1e0:	ldr	w9, [x10, #2432]
  41c1e4:	sxtw	x8, w0
  41c1e8:	cmp	w9, #0x1
  41c1ec:	b.lt	41c238 <ferror@plt+0x1a648>  // b.tstop
  41c1f0:	adrp	x12, 465000 <stdin@@GLIBC_2.17+0x6330>
  41c1f4:	ldr	x12, [x12, #3912]
  41c1f8:	lsl	x13, x8, #2
  41c1fc:	add	x11, x11, x13
  41c200:	add	x12, x12, x13
  41c204:	mov	w13, #0x1                   	// #1
  41c208:	b	41c218 <ferror@plt+0x1a628>
  41c20c:	cmp	x13, w9, sxtw
  41c210:	add	x13, x13, #0x1
  41c214:	b.ge	41c238 <ferror@plt+0x1a648>  // b.tcont
  41c218:	ldr	w14, [x19, x13, lsl #2]
  41c21c:	cbz	w14, 41c20c <ferror@plt+0x1a61c>
  41c220:	lsl	x9, x13, #2
  41c224:	str	w13, [x11, x9]
  41c228:	ldr	w14, [x19, x9]
  41c22c:	str	w14, [x12, x9]
  41c230:	ldr	w9, [x10, #2432]
  41c234:	b	41c20c <ferror@plt+0x1a61c>
  41c238:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41c23c:	ldr	w11, [x10, #3012]
  41c240:	add	w8, w9, w8
  41c244:	cmp	w8, w11
  41c248:	b.le	41c250 <ferror@plt+0x1a660>
  41c24c:	str	w8, [x10, #3012]
  41c250:	ldp	x20, x19, [sp, #16]
  41c254:	ldp	x29, x30, [sp], #32
  41c258:	ret
  41c25c:	stp	x29, x30, [sp, #-48]!
  41c260:	stp	x20, x19, [sp, #32]
  41c264:	adrp	x20, 463000 <stdin@@GLIBC_2.17+0x4330>
  41c268:	ldr	w8, [x20, #1304]
  41c26c:	str	x21, [sp, #16]
  41c270:	mov	x29, sp
  41c274:	cbnz	w8, 41c28c <ferror@plt+0x1a69c>
  41c278:	bl	41c5b4 <ferror@plt+0x1a9c4>
  41c27c:	add	w8, w0, #0x1
  41c280:	mov	w19, w0
  41c284:	cmp	w8, #0x1
  41c288:	b.hi	41c2c8 <ferror@plt+0x1a6d8>  // b.pmore
  41c28c:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c290:	ldr	w8, [x19, #2536]
  41c294:	mov	w9, #0x1                   	// #1
  41c298:	str	w9, [x20, #1304]
  41c29c:	cmp	w8, #0x1
  41c2a0:	b.ne	41c2d8 <ferror@plt+0x1a6e8>  // b.any
  41c2a4:	adrp	x1, 43e000 <ferror@plt+0x3c410>
  41c2a8:	add	x1, x1, #0x15a
  41c2ac:	mov	w2, #0x5                   	// #5
  41c2b0:	mov	x0, xzr
  41c2b4:	bl	401ae0 <dcgettext@plt>
  41c2b8:	bl	416fb4 <ferror@plt+0x153c4>
  41c2bc:	mov	w8, #0x2                   	// #2
  41c2c0:	str	w8, [x19, #2536]
  41c2c4:	mov	w19, #0x104                 	// #260
  41c2c8:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  41c2cc:	ldr	w8, [x8, #616]
  41c2d0:	cbnz	w8, 41c2e8 <ferror@plt+0x1a6f8>
  41c2d4:	b	41c32c <ferror@plt+0x1a73c>
  41c2d8:	mov	w19, wzr
  41c2dc:	adrp	x8, 464000 <stdin@@GLIBC_2.17+0x5330>
  41c2e0:	ldr	w8, [x8, #616]
  41c2e4:	cbz	w8, 41c32c <ferror@plt+0x1a73c>
  41c2e8:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c2ec:	ldrb	w8, [x20, #36]
  41c2f0:	cmp	w8, #0x1
  41c2f4:	b.eq	41c340 <ferror@plt+0x1a750>  // b.none
  41c2f8:	cmp	w19, #0x11c
  41c2fc:	b.hi	41c36c <ferror@plt+0x1a77c>  // b.pmore
  41c300:	adrp	x9, 43d000 <ferror@plt+0x3b410>
  41c304:	mov	w8, w19
  41c308:	add	x9, x9, #0xfe1
  41c30c:	adr	x10, 41c31c <ferror@plt+0x1a72c>
  41c310:	ldrb	w11, [x9, x8]
  41c314:	add	x10, x10, x11, lsl #2
  41c318:	br	x10
  41c31c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c320:	ldr	x1, [x8, #3264]
  41c324:	mov	w0, w19
  41c328:	bl	401800 <putc@plt>
  41c32c:	mov	w0, w19
  41c330:	ldp	x20, x19, [sp, #32]
  41c334:	ldr	x21, [sp, #16]
  41c338:	ldp	x29, x30, [sp], #48
  41c33c:	ret
  41c340:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  41c344:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c348:	ldr	w9, [x9, #568]
  41c34c:	ldr	x0, [x8, #3264]
  41c350:	adrp	x1, 43e000 <ferror@plt+0x3c410>
  41c354:	add	x1, x1, #0x168
  41c358:	add	w2, w9, #0x1
  41c35c:	bl	401bc0 <fprintf@plt>
  41c360:	strb	wzr, [x20, #36]
  41c364:	cmp	w19, #0x11c
  41c368:	b.ls	41c300 <ferror@plt+0x1a710>  // b.plast
  41c36c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c370:	ldr	x20, [x8, #3264]
  41c374:	adrp	x1, 43e000 <ferror@plt+0x3c410>
  41c378:	add	x1, x1, #0x19b
  41c37c:	mov	w2, #0x5                   	// #5
  41c380:	mov	x0, xzr
  41c384:	bl	401ae0 <dcgettext@plt>
  41c388:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  41c38c:	ldr	w3, [x8, #4000]
  41c390:	mov	x1, x0
  41c394:	mov	x0, x20
  41c398:	mov	w2, w19
  41c39c:	bl	401bc0 <fprintf@plt>
  41c3a0:	b	41c32c <ferror@plt+0x1a73c>
  41c3a4:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c3a8:	ldr	x1, [x8, #3264]
  41c3ac:	mov	w0, #0xa                   	// #10
  41c3b0:	bl	401800 <putc@plt>
  41c3b4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c3b8:	ldr	w8, [x8, #2536]
  41c3bc:	cmp	w8, #0x2
  41c3c0:	b.ne	41c32c <ferror@plt+0x1a73c>  // b.any
  41c3c4:	mov	w8, #0x1                   	// #1
  41c3c8:	strb	w8, [x20, #36]
  41c3cc:	b	41c32c <ferror@plt+0x1a73c>
  41c3d0:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  41c3d4:	ldr	w20, [x8, #4000]
  41c3d8:	sub	w8, w20, #0x22
  41c3dc:	cmp	w8, #0x5b
  41c3e0:	b.hi	41c3fc <ferror@plt+0x1a80c>  // b.pmore
  41c3e4:	adrp	x9, 43e000 <ferror@plt+0x3c410>
  41c3e8:	add	x9, x9, #0xfe
  41c3ec:	adr	x10, 41c3fc <ferror@plt+0x1a80c>
  41c3f0:	ldrb	w11, [x9, x8]
  41c3f4:	add	x10, x10, x11, lsl #2
  41c3f8:	br	x10
  41c3fc:	cmp	w20, #0x7f
  41c400:	b.hi	41c43c <ferror@plt+0x1a84c>  // b.pmore
  41c404:	bl	401a00 <__ctype_b_loc@plt>
  41c408:	ldr	x8, [x0]
  41c40c:	ldrh	w8, [x8, x20, lsl #1]
  41c410:	tbz	w8, #14, 41c43c <ferror@plt+0x1a84c>
  41c414:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c418:	ldr	x1, [x8, #3264]
  41c41c:	mov	w0, w20
  41c420:	b	41c328 <ferror@plt+0x1a738>
  41c424:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c428:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x7330>
  41c42c:	ldr	x1, [x8, #3264]
  41c430:	ldr	x0, [x9, #56]
  41c434:	bl	4017a0 <fputs@plt>
  41c438:	b	41c32c <ferror@plt+0x1a73c>
  41c43c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c440:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  41c444:	ldr	w8, [x8, #3584]
  41c448:	ldr	x0, [x9, #3264]
  41c44c:	cbnz	w8, 41c5a0 <ferror@plt+0x1a9b0>
  41c450:	adrp	x1, 428000 <ferror@plt+0x26410>
  41c454:	add	x1, x1, #0xc1
  41c458:	b	41c5a8 <ferror@plt+0x1a9b8>
  41c45c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c460:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  41c464:	ldr	x0, [x8, #3264]
  41c468:	ldr	w2, [x9, #4000]
  41c46c:	adrp	x1, 428000 <ferror@plt+0x26410>
  41c470:	add	x1, x1, #0x331
  41c474:	bl	401bc0 <fprintf@plt>
  41c478:	b	41c32c <ferror@plt+0x1a73c>
  41c47c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c480:	ldr	x0, [x8, #3264]
  41c484:	adrp	x1, 43e000 <ferror@plt+0x3c410>
  41c488:	add	x1, x1, #0x178
  41c48c:	b	41c5a8 <ferror@plt+0x1a9b8>
  41c490:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c494:	ldr	x20, [x8, #3264]
  41c498:	adrp	x1, 43e000 <ferror@plt+0x3c410>
  41c49c:	add	x1, x1, #0x18f
  41c4a0:	mov	w2, #0x5                   	// #5
  41c4a4:	mov	x0, xzr
  41c4a8:	bl	401ae0 <dcgettext@plt>
  41c4ac:	mov	x1, x0
  41c4b0:	mov	x0, x20
  41c4b4:	bl	401bc0 <fprintf@plt>
  41c4b8:	b	41c32c <ferror@plt+0x1a73c>
  41c4bc:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c4c0:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  41c4c4:	ldr	x0, [x8, #3264]
  41c4c8:	ldr	w2, [x9, #4000]
  41c4cc:	adrp	x1, 423000 <ferror@plt+0x21410>
  41c4d0:	add	x1, x1, #0x796
  41c4d4:	bl	401bc0 <fprintf@plt>
  41c4d8:	b	41c32c <ferror@plt+0x1a73c>
  41c4dc:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c4e0:	ldr	x3, [x8, #3264]
  41c4e4:	adrp	x0, 43e000 <ferror@plt+0x3c410>
  41c4e8:	add	x0, x0, #0x16f
  41c4ec:	mov	w1, #0x3                   	// #3
  41c4f0:	mov	w2, #0x1                   	// #1
  41c4f4:	mov	w21, #0x1                   	// #1
  41c4f8:	bl	401a80 <fwrite@plt>
  41c4fc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c500:	ldr	w8, [x8, #2536]
  41c504:	cmp	w8, #0x2
  41c508:	b.ne	41c32c <ferror@plt+0x1a73c>  // b.any
  41c50c:	strb	w21, [x20, #36]
  41c510:	b	41c32c <ferror@plt+0x1a73c>
  41c514:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c518:	ldr	x3, [x8, #3264]
  41c51c:	adrp	x0, 429000 <ferror@plt+0x27410>
  41c520:	add	x0, x0, #0x354
  41c524:	b	41c538 <ferror@plt+0x1a948>
  41c528:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c52c:	ldr	x3, [x8, #3264]
  41c530:	adrp	x0, 43e000 <ferror@plt+0x3c410>
  41c534:	add	x0, x0, #0x16c
  41c538:	mov	w1, #0x2                   	// #2
  41c53c:	b	41c574 <ferror@plt+0x1a984>
  41c540:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c544:	ldr	x0, [x8, #3264]
  41c548:	adrp	x1, 43e000 <ferror@plt+0x3c410>
  41c54c:	adrp	x2, 463000 <stdin@@GLIBC_2.17+0x4330>
  41c550:	add	x1, x1, #0x173
  41c554:	add	x2, x2, #0xa18
  41c558:	bl	401bc0 <fprintf@plt>
  41c55c:	b	41c32c <ferror@plt+0x1a73c>
  41c560:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c564:	ldr	x3, [x8, #3264]
  41c568:	adrp	x0, 43e000 <ferror@plt+0x3c410>
  41c56c:	add	x0, x0, #0x183
  41c570:	mov	w1, #0x7                   	// #7
  41c574:	mov	w2, #0x1                   	// #1
  41c578:	bl	401a80 <fwrite@plt>
  41c57c:	b	41c32c <ferror@plt+0x1a73c>
  41c580:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c584:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x7330>
  41c588:	ldr	x0, [x8, #3264]
  41c58c:	ldr	x2, [x9, #56]
  41c590:	adrp	x1, 43e000 <ferror@plt+0x3c410>
  41c594:	add	x1, x1, #0x18b
  41c598:	bl	401bc0 <fprintf@plt>
  41c59c:	b	41c32c <ferror@plt+0x1a73c>
  41c5a0:	adrp	x1, 43e000 <ferror@plt+0x3c410>
  41c5a4:	add	x1, x1, #0x17c
  41c5a8:	mov	w2, w20
  41c5ac:	bl	401bc0 <fprintf@plt>
  41c5b0:	b	41c32c <ferror@plt+0x1a73c>
  41c5b4:	stp	x29, x30, [sp, #-96]!
  41c5b8:	stp	x28, x27, [sp, #16]
  41c5bc:	stp	x26, x25, [sp, #32]
  41c5c0:	stp	x24, x23, [sp, #48]
  41c5c4:	stp	x22, x21, [sp, #64]
  41c5c8:	stp	x20, x19, [sp, #80]
  41c5cc:	mov	x29, sp
  41c5d0:	sub	sp, sp, #0x860
  41c5d4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c5d8:	ldrb	w9, [x8, #64]
  41c5dc:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c5e0:	add	x4, x4, #0x50
  41c5e4:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41c5e8:	tbnz	w9, #0, 41c754 <ferror@plt+0x1ab64>
  41c5ec:	adrp	x0, 426000 <ferror@plt+0x24410>
  41c5f0:	mov	w19, #0x1                   	// #1
  41c5f4:	add	x0, x0, #0xe13
  41c5f8:	strb	w19, [x8, #64]
  41c5fc:	bl	401b90 <getenv@plt>
  41c600:	cbz	x0, 41c60c <ferror@plt+0x1aa1c>
  41c604:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41c608:	str	w19, [x8, #3112]
  41c60c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c610:	ldr	w9, [x8, #88]
  41c614:	cbnz	w9, 41c620 <ferror@plt+0x1aa30>
  41c618:	mov	w9, #0x1                   	// #1
  41c61c:	str	w9, [x8, #88]
  41c620:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c624:	ldr	x19, [x20, #40]
  41c628:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c62c:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41c630:	add	x4, x4, #0x50
  41c634:	cbz	x19, 41c6ac <ferror@plt+0x1aabc>
  41c638:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c63c:	ldr	x9, [x8, #48]
  41c640:	cbz	x9, 41c6c4 <ferror@plt+0x1aad4>
  41c644:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c648:	ldr	x8, [x21, #120]
  41c64c:	cbz	x8, 41c6dc <ferror@plt+0x1aaec>
  41c650:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c654:	ldr	x9, [x9, #128]
  41c658:	ldr	x0, [x8, x9, lsl #3]
  41c65c:	cbnz	x0, 41c72c <ferror@plt+0x1ab3c>
  41c660:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c664:	ldr	x10, [x22, #160]
  41c668:	sub	x11, x10, #0x1
  41c66c:	cmp	x9, x11
  41c670:	b.cc	41c704 <ferror@plt+0x1ab14>  // b.lo, b.ul, b.last
  41c674:	add	x23, x10, #0x8
  41c678:	lsl	x1, x23, #3
  41c67c:	mov	x0, x8
  41c680:	bl	401950 <realloc@plt>
  41c684:	str	x0, [x21, #120]
  41c688:	cbz	x0, 422974 <ferror@plt+0x20d84>
  41c68c:	ldr	x8, [x22, #160]
  41c690:	ldr	x19, [x20, #40]
  41c694:	movi	v0.2d, #0x0
  41c698:	str	x23, [x22, #160]
  41c69c:	add	x8, x0, x8, lsl #3
  41c6a0:	stp	q0, q0, [x8, #32]
  41c6a4:	stp	q0, q0, [x8]
  41c6a8:	b	41c704 <ferror@plt+0x1ab14>
  41c6ac:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  41c6b0:	ldr	x19, [x8, #3280]
  41c6b4:	str	x19, [x20, #40]
  41c6b8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c6bc:	ldr	x9, [x8, #48]
  41c6c0:	cbnz	x9, 41c644 <ferror@plt+0x1aa54>
  41c6c4:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  41c6c8:	ldr	x9, [x9, #3272]
  41c6cc:	str	x9, [x8, #48]
  41c6d0:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c6d4:	ldr	x8, [x21, #120]
  41c6d8:	cbnz	x8, 41c650 <ferror@plt+0x1aa60>
  41c6dc:	mov	w0, #0x8                   	// #8
  41c6e0:	bl	4018b0 <malloc@plt>
  41c6e4:	str	x0, [x21, #120]
  41c6e8:	cbz	x0, 422974 <ferror@plt+0x20d84>
  41c6ec:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c6f0:	add	x8, x8, #0x80
  41c6f4:	mov	w9, #0x1                   	// #1
  41c6f8:	str	xzr, [x0]
  41c6fc:	str	x9, [x8, #32]
  41c700:	str	xzr, [x8]
  41c704:	mov	w1, #0x4000                	// #16384
  41c708:	mov	x0, x19
  41c70c:	bl	422a08 <ferror@plt+0x20e18>
  41c710:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c714:	add	x9, x9, #0x78
  41c718:	ldp	x8, x9, [x9]
  41c71c:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c720:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41c724:	add	x4, x4, #0x50
  41c728:	str	x0, [x8, x9, lsl #3]
  41c72c:	ldr	w10, [x0, #28]
  41c730:	str	w10, [x4, #24]
  41c734:	ldr	x10, [x0, #16]
  41c738:	str	x10, [x4, #56]
  41c73c:	str	x10, [x3, #56]
  41c740:	ldr	x8, [x8, x9, lsl #3]
  41c744:	ldr	x8, [x8]
  41c748:	str	x8, [x20, #40]
  41c74c:	ldrb	w8, [x10]
  41c750:	strb	w8, [x4]
  41c754:	add	x8, sp, #0x58
  41c758:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41c75c:	adrp	x26, 43e000 <ferror@plt+0x3c410>
  41c760:	adrp	x27, 441000 <ferror@plt+0x3f410>
  41c764:	adrp	x28, 43e000 <ferror@plt+0x3c410>
  41c768:	adrp	x21, 442000 <ferror@plt+0x40410>
  41c76c:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c770:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41c774:	adrp	x24, 441000 <ferror@plt+0x3f410>
  41c778:	sub	x8, x8, #0x1
  41c77c:	adrp	x23, 442000 <ferror@plt+0x40410>
  41c780:	str	wzr, [sp, #76]
  41c784:	str	xzr, [sp, #80]
  41c788:	add	x5, x5, #0x3f4
  41c78c:	add	x26, x26, #0x4f4
  41c790:	add	x27, x27, #0x190
  41c794:	add	x28, x28, #0xda8
  41c798:	add	x21, x21, #0x4fa
  41c79c:	mov	w20, #0x119f                	// #4511
  41c7a0:	add	x22, x22, #0x64
  41c7a4:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41c7a8:	add	x6, x6, #0x1c0
  41c7ac:	add	x24, x24, #0xb1a
  41c7b0:	str	x8, [sp, #64]
  41c7b4:	add	x23, x23, #0x4a4
  41c7b8:	ldr	x25, [x4, #56]
  41c7bc:	ldrb	w8, [x4]
  41c7c0:	mov	x19, x25
  41c7c4:	strb	w8, [x25]
  41c7c8:	ldp	x8, x9, [x4, #40]
  41c7cc:	ldr	x8, [x8, x9, lsl #3]
  41c7d0:	ldr	w9, [x4, #8]
  41c7d4:	ldr	w8, [x8, #40]
  41c7d8:	add	w9, w8, w9
  41c7dc:	b	41c7f4 <ferror@plt+0x1ac04>
  41c7e0:	ldrsh	x9, [x21, x11, lsl #1]
  41c7e4:	add	x19, x19, #0x1
  41c7e8:	ldrh	w8, [x27, x9, lsl #1]
  41c7ec:	cmp	w8, w20
  41c7f0:	b.eq	41c868 <ferror@plt+0x1ac78>  // b.none
  41c7f4:	ldrb	w8, [x19]
  41c7f8:	ldrh	w11, [x26, w9, sxtw #1]
  41c7fc:	ldrb	w10, [x5, x8]
  41c800:	sxtw	x8, w9
  41c804:	cbz	w11, 41c810 <ferror@plt+0x1ac20>
  41c808:	str	w9, [x22]
  41c80c:	stur	x19, [x22, #44]
  41c810:	ldrsh	x11, [x27, x8, lsl #1]
  41c814:	add	x11, x11, x10
  41c818:	ldrsh	w12, [x28, x11, lsl #1]
  41c81c:	cmp	w9, w12
  41c820:	b.eq	41c7e0 <ferror@plt+0x1abf0>  // b.none
  41c824:	mov	w9, w10
  41c828:	b	41c844 <ferror@plt+0x1ac54>
  41c82c:	ldrsh	x11, [x27, x8, lsl #1]
  41c830:	and	x10, x9, #0xff
  41c834:	add	x11, x11, x10
  41c838:	ldrh	w12, [x28, x11, lsl #1]
  41c83c:	cmp	w12, w8, uxth
  41c840:	b.eq	41c7e0 <ferror@plt+0x1abf0>  // b.none
  41c844:	ldrsh	x8, [x24, x8, lsl #1]
  41c848:	cmp	x8, #0x45a
  41c84c:	b.lt	41c82c <ferror@plt+0x1ac3c>  // b.tstop
  41c850:	ldrb	w9, [x23, x10]
  41c854:	b	41c82c <ferror@plt+0x1ac3c>
  41c858:	ldrb	w8, [x4]
  41c85c:	strb	w8, [x19]
  41c860:	ldr	x19, [x4, #64]
  41c864:	ldr	w9, [x4, #20]
  41c868:	ldrh	w8, [x26, w9, sxtw #1]
  41c86c:	cbnz	w8, 41c87c <ferror@plt+0x1ac8c>
  41c870:	ldrsw	x8, [x22]
  41c874:	ldur	x19, [x22, #44]
  41c878:	ldrh	w8, [x26, x8, lsl #1]
  41c87c:	sub	w9, w19, w25
  41c880:	str	x25, [x3, #56]
  41c884:	str	w9, [x13, #64]
  41c888:	ldrb	w10, [x19]
  41c88c:	sxth	w9, w8
  41c890:	mov	x8, x19
  41c894:	strb	w10, [x4]
  41c898:	strb	wzr, [x19]
  41c89c:	str	x19, [x4, #56]
  41c8a0:	cmp	w9, #0x119
  41c8a4:	b.hi	4228f0 <ferror@plt+0x20d00>  // b.pmore
  41c8a8:	mov	w9, w9
  41c8ac:	adr	x10, 41c858 <ferror@plt+0x1ac68>
  41c8b0:	ldrh	w11, [x6, x9, lsl #1]
  41c8b4:	add	x10, x10, x11, lsl #2
  41c8b8:	br	x10
  41c8bc:	ldrb	w8, [x4]
  41c8c0:	ldr	x11, [x3, #56]
  41c8c4:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c8c8:	strb	w8, [x19]
  41c8cc:	ldp	x9, x10, [x4, #40]
  41c8d0:	str	x11, [sp, #16]
  41c8d4:	ldr	x15, [x9, x10, lsl #3]
  41c8d8:	ldr	w8, [x15, #56]
  41c8dc:	cbz	w8, 41c8e8 <ferror@plt+0x1acf8>
  41c8e0:	ldr	w8, [x12, #104]
  41c8e4:	b	41c908 <ferror@plt+0x1ad18>
  41c8e8:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c8ec:	ldr	w8, [x15, #28]
  41c8f0:	ldr	x11, [x11, #40]
  41c8f4:	str	w8, [x12, #104]
  41c8f8:	str	x11, [x15]
  41c8fc:	ldr	x15, [x9, x10, lsl #3]
  41c900:	mov	w11, #0x1                   	// #1
  41c904:	str	w11, [x15, #56]
  41c908:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c90c:	ldr	x12, [x15, #8]
  41c910:	ldr	x1, [x11, #136]
  41c914:	sxtw	x13, w8
  41c918:	ldr	x8, [x3, #56]
  41c91c:	add	x14, x12, x13
  41c920:	cmp	x1, x14
  41c924:	b.ls	41ce88 <ferror@plt+0x1b298>  // b.plast
  41c928:	add	w11, w13, #0x1
  41c92c:	add	x11, x12, w11, sxtw
  41c930:	cmp	x1, x11
  41c934:	b.hi	422940 <ferror@plt+0x20d50>  // b.pmore
  41c938:	ldr	w11, [x15, #52]
  41c93c:	sub	x18, x1, x8
  41c940:	cbz	w11, 41c9d8 <ferror@plt+0x1ade8>
  41c944:	sub	w11, w18, #0x1
  41c948:	cmp	w11, #0x1
  41c94c:	str	x11, [sp, #24]
  41c950:	b.lt	41c9b8 <ferror@plt+0x1adc8>  // b.tstop
  41c954:	sub	w11, w1, w8
  41c958:	sub	w11, w11, #0x2
  41c95c:	cmp	w11, #0x1f
  41c960:	b.cc	41c98c <ferror@plt+0x1ad9c>  // b.lo, b.ul, b.last
  41c964:	sub	w13, w1, w8
  41c968:	sub	w13, w13, #0x2
  41c96c:	add	x14, x8, x13
  41c970:	add	x14, x14, #0x1
  41c974:	cmp	x12, x14
  41c978:	b.cs	41cc48 <ferror@plt+0x1b058>  // b.hs, b.nlast
  41c97c:	add	x13, x12, x13
  41c980:	add	x13, x13, #0x1
  41c984:	cmp	x8, x13
  41c988:	b.cs	41cc48 <ferror@plt+0x1b058>  // b.hs, b.nlast
  41c98c:	mov	w14, wzr
  41c990:	mov	x11, x12
  41c994:	mov	x13, x8
  41c998:	add	w8, w14, w8
  41c99c:	sub	w8, w8, w1
  41c9a0:	add	w8, w8, #0x1
  41c9a4:	ldrb	w12, [x13], #1
  41c9a8:	adds	w8, w8, #0x1
  41c9ac:	strb	w12, [x11], #1
  41c9b0:	b.cc	41c9a4 <ferror@plt+0x1adb4>  // b.lo, b.ul, b.last
  41c9b4:	ldr	x15, [x9, x10, lsl #3]
  41c9b8:	ldr	w8, [x15, #56]
  41c9bc:	str	x18, [sp, #32]
  41c9c0:	cmp	w8, #0x2
  41c9c4:	b.ne	41c9e4 <ferror@plt+0x1adf4>  // b.any
  41c9c8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41c9cc:	str	wzr, [x8, #104]
  41c9d0:	str	wzr, [x15, #28]
  41c9d4:	b	41cd10 <ferror@plt+0x1b120>
  41c9d8:	cmp	x18, #0x1
  41c9dc:	b.eq	41ce34 <ferror@plt+0x1b244>  // b.none
  41c9e0:	b	41cfc8 <ferror@plt+0x1b3d8>
  41c9e4:	ldr	w8, [x15, #24]
  41c9e8:	sub	w9, w8, w18
  41c9ec:	cmp	w9, #0x0
  41c9f0:	b.gt	41ca78 <ferror@plt+0x1ae88>
  41c9f4:	ldr	w9, [x15, #32]
  41c9f8:	cbz	w9, 42294c <ferror@plt+0x20d5c>
  41c9fc:	ldr	x0, [x15, #8]
  41ca00:	cmp	w8, #0x0
  41ca04:	str	x1, [sp, #48]
  41ca08:	b.le	41ca14 <ferror@plt+0x1ae24>
  41ca0c:	lsl	w8, w8, #1
  41ca10:	b	41ca20 <ferror@plt+0x1ae30>
  41ca14:	add	w9, w8, #0x7
  41ca18:	csel	w9, w9, w8, lt  // lt = tstop
  41ca1c:	add	w8, w8, w9, asr #3
  41ca20:	str	w8, [x15, #24]
  41ca24:	add	w8, w8, #0x2
  41ca28:	sxtw	x1, w8
  41ca2c:	str	x15, [sp, #56]
  41ca30:	str	x0, [sp, #40]
  41ca34:	bl	401950 <realloc@plt>
  41ca38:	ldr	x8, [sp, #56]
  41ca3c:	str	x0, [x8, #8]
  41ca40:	cbz	x0, 422950 <ferror@plt+0x20d60>
  41ca44:	ldp	x12, x11, [sp, #40]
  41ca48:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ca4c:	add	x8, x8, #0x78
  41ca50:	ldp	x9, x10, [x8]
  41ca54:	sub	x11, x11, x12
  41ca58:	add	x1, x0, w11, sxtw
  41ca5c:	str	x1, [x8, #16]
  41ca60:	ldr	x15, [x9, x10, lsl #3]
  41ca64:	ldr	x9, [sp, #32]
  41ca68:	ldr	w8, [x15, #24]
  41ca6c:	sub	w9, w8, w9
  41ca70:	cmp	w9, #0x1
  41ca74:	b.lt	41c9f4 <ferror@plt+0x1ae04>  // b.tstop
  41ca78:	ldr	w8, [x15, #36]
  41ca7c:	cmp	w9, #0x2, lsl #12
  41ca80:	mov	w10, #0x2000                	// #8192
  41ca84:	csel	w9, w9, w10, lt  // lt = tstop
  41ca88:	cbz	w8, 41caf8 <ferror@plt+0x1af08>
  41ca8c:	ldr	x8, [sp, #24]
  41ca90:	mov	x13, xzr
  41ca94:	sxtw	x8, w8
  41ca98:	str	x8, [sp, #48]
  41ca9c:	mov	w8, w9
  41caa0:	str	x8, [sp, #40]
  41caa4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41caa8:	ldr	x0, [x8, #40]
  41caac:	str	x13, [sp, #56]
  41cab0:	bl	401970 <getc@plt>
  41cab4:	cmn	w0, #0x1
  41cab8:	b.eq	41cbe0 <ferror@plt+0x1aff0>  // b.none
  41cabc:	cmp	w0, #0xa
  41cac0:	b.eq	41cbe0 <ferror@plt+0x1aff0>  // b.none
  41cac4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cac8:	add	x8, x8, #0x78
  41cacc:	ldp	x9, x8, [x8]
  41cad0:	ldr	x8, [x9, x8, lsl #3]
  41cad4:	ldp	x9, x13, [sp, #48]
  41cad8:	ldr	x8, [x8, #8]
  41cadc:	add	x8, x8, x9
  41cae0:	strb	w0, [x8, x13]
  41cae4:	ldr	x8, [sp, #40]
  41cae8:	add	x13, x13, #0x1
  41caec:	cmp	x13, x8
  41caf0:	b.cc	41caa4 <ferror@plt+0x1aeb4>  // b.lo, b.ul, b.last
  41caf4:	b	41cbe4 <ferror@plt+0x1aff4>
  41caf8:	str	x15, [sp, #56]
  41cafc:	str	w9, [sp, #8]
  41cb00:	bl	401b70 <__errno_location@plt>
  41cb04:	ldr	x8, [sp, #56]
  41cb08:	str	wzr, [x0]
  41cb0c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cb10:	ldr	x3, [x9, #40]
  41cb14:	ldr	x9, [sp, #24]
  41cb18:	ldr	x8, [x8, #8]
  41cb1c:	mov	w1, #0x1                   	// #1
  41cb20:	sxtw	x9, w9
  41cb24:	stp	x9, x0, [sp, #40]
  41cb28:	add	x0, x8, x9
  41cb2c:	ldr	w8, [sp, #8]
  41cb30:	mov	w2, w8
  41cb34:	str	x2, [sp, #8]
  41cb38:	bl	401a20 <fread@plt>
  41cb3c:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cb40:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41cb44:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41cb48:	mov	x13, x0
  41cb4c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cb50:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41cb54:	add	x4, x4, #0x50
  41cb58:	add	x5, x5, #0x3f4
  41cb5c:	add	x6, x6, #0x1c0
  41cb60:	str	w13, [x8, #104]
  41cb64:	cbnz	w13, 41cce8 <ferror@plt+0x1b0f8>
  41cb68:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cb6c:	ldr	x0, [x8, #40]
  41cb70:	str	x0, [sp, #56]
  41cb74:	bl	401bf0 <ferror@plt>
  41cb78:	cbz	w0, 41ccc8 <ferror@plt+0x1b0d8>
  41cb7c:	ldr	x9, [sp, #48]
  41cb80:	ldr	w8, [x9]
  41cb84:	cmp	w8, #0x4
  41cb88:	b.ne	42295c <ferror@plt+0x20d6c>  // b.any
  41cb8c:	ldr	x0, [sp, #56]
  41cb90:	str	wzr, [x9]
  41cb94:	bl	401aa0 <clearerr@plt>
  41cb98:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cb9c:	add	x9, x9, #0x68
  41cba0:	ldp	x8, x9, [x9, #16]
  41cba4:	ldr	x2, [sp, #8]
  41cba8:	mov	w1, #0x1                   	// #1
  41cbac:	ldr	x8, [x8, x9, lsl #3]
  41cbb0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cbb4:	ldr	x3, [x9, #40]
  41cbb8:	ldr	x9, [sp, #40]
  41cbbc:	ldr	x8, [x8, #8]
  41cbc0:	add	x0, x8, x9
  41cbc4:	bl	401a20 <fread@plt>
  41cbc8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cbcc:	mov	x13, x0
  41cbd0:	add	x8, x8, #0x68
  41cbd4:	str	w13, [x8]
  41cbd8:	cbz	w13, 41cb68 <ferror@plt+0x1af78>
  41cbdc:	b	41cccc <ferror@plt+0x1b0dc>
  41cbe0:	ldr	x13, [sp, #56]
  41cbe4:	cmn	w0, #0x1
  41cbe8:	b.eq	41cc88 <ferror@plt+0x1b098>  // b.none
  41cbec:	cmp	w0, #0xa
  41cbf0:	b.ne	41cc20 <ferror@plt+0x1b030>  // b.any
  41cbf4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cbf8:	add	x8, x8, #0x78
  41cbfc:	ldp	x9, x8, [x8]
  41cc00:	mov	w10, #0xa                   	// #10
  41cc04:	ldr	x8, [x9, x8, lsl #3]
  41cc08:	ldr	x9, [sp, #48]
  41cc0c:	ldr	x8, [x8, #8]
  41cc10:	add	x8, x8, x9
  41cc14:	add	w9, w13, #0x1
  41cc18:	strb	w10, [x8, w13, uxtw]
  41cc1c:	mov	w13, w9
  41cc20:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cc24:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41cc28:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41cc2c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cc30:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41cc34:	add	x4, x4, #0x50
  41cc38:	add	x5, x5, #0x3f4
  41cc3c:	add	x6, x6, #0x1c0
  41cc40:	str	w13, [x8, #104]
  41cc44:	b	41cce8 <ferror@plt+0x1b0f8>
  41cc48:	add	x15, x11, #0x1
  41cc4c:	and	x14, x15, #0x1ffffffe0
  41cc50:	add	x16, x8, #0x10
  41cc54:	add	x11, x12, x14
  41cc58:	add	x13, x8, x14
  41cc5c:	add	x12, x12, #0x10
  41cc60:	mov	x17, x14
  41cc64:	ldp	q0, q1, [x16, #-16]
  41cc68:	add	x16, x16, #0x20
  41cc6c:	subs	x17, x17, #0x20
  41cc70:	stp	q0, q1, [x12, #-16]
  41cc74:	add	x12, x12, #0x20
  41cc78:	b.ne	41cc64 <ferror@plt+0x1b074>  // b.any
  41cc7c:	cmp	x15, x14
  41cc80:	b.ne	41c998 <ferror@plt+0x1ada8>  // b.any
  41cc84:	b	41c9b4 <ferror@plt+0x1adc4>
  41cc88:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cc8c:	ldr	x0, [x8, #40]
  41cc90:	str	x13, [sp, #56]
  41cc94:	bl	401bf0 <ferror@plt>
  41cc98:	ldr	x13, [sp, #56]
  41cc9c:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cca0:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41cca4:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41cca8:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41ccac:	add	x4, x4, #0x50
  41ccb0:	add	x5, x5, #0x3f4
  41ccb4:	add	x6, x6, #0x1c0
  41ccb8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ccbc:	cbnz	w0, 42295c <ferror@plt+0x20d6c>
  41ccc0:	str	w13, [x8, #104]
  41ccc4:	b	41cce8 <ferror@plt+0x1b0f8>
  41ccc8:	mov	w13, wzr
  41cccc:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ccd0:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41ccd4:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41ccd8:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41ccdc:	add	x4, x4, #0x50
  41cce0:	add	x5, x5, #0x3f4
  41cce4:	add	x6, x6, #0x1c0
  41cce8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ccec:	add	x8, x8, #0x78
  41ccf0:	ldp	x9, x10, [x8]
  41ccf4:	ldr	x15, [x9, x10, lsl #3]
  41ccf8:	str	w13, [x15, #28]
  41ccfc:	cbz	w13, 41cd0c <ferror@plt+0x1b11c>
  41cd00:	ldr	x18, [sp, #32]
  41cd04:	mov	w14, wzr
  41cd08:	b	41cd6c <ferror@plt+0x1b17c>
  41cd0c:	ldr	x18, [sp, #32]
  41cd10:	ldr	x8, [sp, #24]
  41cd14:	cbz	w8, 41cd28 <ferror@plt+0x1b138>
  41cd18:	mov	w13, wzr
  41cd1c:	mov	w14, #0x2                   	// #2
  41cd20:	str	w14, [x15, #56]
  41cd24:	b	41cd6c <ferror@plt+0x1b17c>
  41cd28:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cd2c:	ldr	x0, [x8, #40]
  41cd30:	bl	422be0 <ferror@plt+0x20ff0>
  41cd34:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cd38:	add	x8, x8, #0x68
  41cd3c:	ldp	x9, x10, [x8, #16]
  41cd40:	ldr	x18, [sp, #32]
  41cd44:	ldr	w13, [x8]
  41cd48:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41cd4c:	ldr	x15, [x9, x10, lsl #3]
  41cd50:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41cd54:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cd58:	add	x6, x6, #0x1c0
  41cd5c:	add	x5, x5, #0x3f4
  41cd60:	add	x4, x4, #0x50
  41cd64:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41cd68:	mov	w14, #0x1                   	// #1
  41cd6c:	ldr	x11, [sp, #24]
  41cd70:	ldr	w8, [x15, #24]
  41cd74:	add	w11, w13, w11
  41cd78:	cmp	w11, w8
  41cd7c:	b.le	41cdfc <ferror@plt+0x1b20c>
  41cd80:	ldr	x0, [x15, #8]
  41cd84:	add	w8, w11, w13, asr #1
  41cd88:	sxtw	x1, w8
  41cd8c:	str	w14, [sp, #56]
  41cd90:	str	x8, [sp, #48]
  41cd94:	bl	401950 <realloc@plt>
  41cd98:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cd9c:	add	x8, x8, #0x78
  41cda0:	ldp	x9, x10, [x8]
  41cda4:	lsl	x8, x10, #3
  41cda8:	ldr	x11, [x9, x8]
  41cdac:	str	x0, [x11, #8]
  41cdb0:	ldr	x11, [x9, x8]
  41cdb4:	ldr	x8, [x11, #8]
  41cdb8:	cbz	x8, 422968 <ferror@plt+0x20d78>
  41cdbc:	ldr	x12, [sp, #48]
  41cdc0:	ldr	w14, [sp, #56]
  41cdc4:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cdc8:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41cdcc:	sub	w12, w12, #0x2
  41cdd0:	str	w12, [x11, #24]
  41cdd4:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cdd8:	ldr	w13, [x12, #104]
  41cddc:	ldp	x11, x18, [sp, #24]
  41cde0:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41cde4:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41cde8:	add	x4, x4, #0x50
  41cdec:	add	w11, w13, w11
  41cdf0:	add	x5, x5, #0x3f4
  41cdf4:	add	x6, x6, #0x1c0
  41cdf8:	b	41ce04 <ferror@plt+0x1b214>
  41cdfc:	ldr	x8, [x15, #8]
  41ce00:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ce04:	str	w11, [x12, #104]
  41ce08:	lsl	x10, x10, #3
  41ce0c:	strb	wzr, [x8, w11, sxtw]
  41ce10:	ldr	x8, [x9, x10]
  41ce14:	add	w11, w13, w18
  41ce18:	cmp	w14, #0x1
  41ce1c:	ldr	x8, [x8, #8]
  41ce20:	strb	wzr, [x8, w11, sxtw]
  41ce24:	ldr	x8, [x9, x10]
  41ce28:	ldr	x8, [x8, #8]
  41ce2c:	str	x8, [x3, #56]
  41ce30:	b.ne	41cfa4 <ferror@plt+0x1b3b4>  // b.any
  41ce34:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ce38:	ldr	w10, [x9, #344]
  41ce3c:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ce40:	strb	wzr, [x12, #84]
  41ce44:	sub	w11, w10, #0x1
  41ce48:	cmp	w10, #0x2
  41ce4c:	str	w11, [x9, #344]
  41ce50:	b.ge	421198 <ferror@plt+0x1f5a8>  // b.tcont
  41ce54:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ce58:	add	x9, x9, #0x58
  41ce5c:	ldr	w10, [x9]
  41ce60:	str	x8, [x9, #48]
  41ce64:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41ce68:	sub	w9, w10, #0x1
  41ce6c:	cmp	w9, #0x0
  41ce70:	csel	w9, w10, w9, lt  // lt = tstop
  41ce74:	asr	w9, w9, #1
  41ce78:	add	w9, w9, #0xff
  41ce7c:	cmp	w9, #0x119
  41ce80:	b.ls	41c8a8 <ferror@plt+0x1acb8>  // b.plast
  41ce84:	b	4228f0 <ferror@plt+0x20d00>
  41ce88:	ldr	x9, [sp, #16]
  41ce8c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ce90:	add	x10, x10, #0x58
  41ce94:	sub	w9, w19, w9
  41ce98:	sub	w12, w9, #0x1
  41ce9c:	add	x19, x8, w12, sxtw
  41cea0:	str	x19, [x10, #48]
  41cea4:	ldr	w10, [x10]
  41cea8:	ldr	w12, [x15, #40]
  41ceac:	cmp	w9, #0x2
  41ceb0:	add	w9, w12, w10
  41ceb4:	b.lt	41cf40 <ferror@plt+0x1b350>  // b.tstop
  41ceb8:	mov	x10, x8
  41cebc:	b	41ced0 <ferror@plt+0x1b2e0>
  41cec0:	ldrsh	w9, [x21, x14, lsl #1]
  41cec4:	add	x10, x10, #0x1
  41cec8:	cmp	x10, x19
  41cecc:	b.cs	41cf40 <ferror@plt+0x1b350>  // b.hs, b.nlast
  41ced0:	ldrb	w12, [x10]
  41ced4:	cbz	x12, 41cee0 <ferror@plt+0x1b2f0>
  41ced8:	ldrb	w12, [x5, x12]
  41cedc:	b	41cee4 <ferror@plt+0x1b2f4>
  41cee0:	mov	w12, #0x1                   	// #1
  41cee4:	ldrh	w14, [x26, w9, sxtw #1]
  41cee8:	sxtw	x13, w9
  41ceec:	cbz	w14, 41cef8 <ferror@plt+0x1b308>
  41cef0:	str	w9, [x22]
  41cef4:	stur	x10, [x22, #44]
  41cef8:	ldrsh	x14, [x27, x13, lsl #1]
  41cefc:	add	x14, x14, x12
  41cf00:	ldrsh	w15, [x28, x14, lsl #1]
  41cf04:	cmp	w9, w15
  41cf08:	b.eq	41cec0 <ferror@plt+0x1b2d0>  // b.none
  41cf0c:	mov	w9, w12
  41cf10:	b	41cf2c <ferror@plt+0x1b33c>
  41cf14:	ldrsh	x14, [x27, x13, lsl #1]
  41cf18:	and	x12, x9, #0xff
  41cf1c:	add	x14, x14, x12
  41cf20:	ldrh	w15, [x28, x14, lsl #1]
  41cf24:	cmp	w15, w13, uxth
  41cf28:	b.eq	41cec0 <ferror@plt+0x1b2d0>  // b.none
  41cf2c:	ldrsh	x13, [x24, x13, lsl #1]
  41cf30:	cmp	x13, #0x45a
  41cf34:	b.lt	41cf14 <ferror@plt+0x1b324>  // b.tstop
  41cf38:	ldrb	w9, [x23, x12]
  41cf3c:	b	41cf14 <ferror@plt+0x1b324>
  41cf40:	ldrh	w12, [x26, w9, sxtw #1]
  41cf44:	sxtw	x10, w9
  41cf48:	cbz	w12, 41cf54 <ferror@plt+0x1b364>
  41cf4c:	str	w9, [x22]
  41cf50:	stur	x19, [x22, #44]
  41cf54:	ldrsh	x12, [x27, x10, lsl #1]
  41cf58:	add	x12, x12, #0x1
  41cf5c:	ldrsh	w13, [x28, x12, lsl #1]
  41cf60:	cmp	w9, w13
  41cf64:	b.eq	41cf84 <ferror@plt+0x1b394>  // b.none
  41cf68:	ldrh	w13, [x24, x10, lsl #1]
  41cf6c:	sxth	x10, w13
  41cf70:	ldrsh	x12, [x27, x10, lsl #1]
  41cf74:	add	x12, x12, #0x1
  41cf78:	ldrh	w14, [x28, x12, lsl #1]
  41cf7c:	cmp	w13, w14
  41cf80:	b.ne	41cf68 <ferror@plt+0x1b378>  // b.any
  41cf84:	ldrh	w10, [x21, x12, lsl #1]
  41cf88:	mov	x25, x8
  41cf8c:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41cf90:	cbz	w10, 41c868 <ferror@plt+0x1ac78>
  41cf94:	cmp	w10, #0x459
  41cf98:	mov	x25, x8
  41cf9c:	b.eq	41c868 <ferror@plt+0x1ac78>  // b.none
  41cfa0:	b	41d170 <ferror@plt+0x1b580>
  41cfa4:	cbz	w14, 41d088 <ferror@plt+0x1b498>
  41cfa8:	cmp	w14, #0x2
  41cfac:	b.ne	421290 <ferror@plt+0x1f6a0>  // b.any
  41cfb0:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cfb4:	add	x11, x11, #0x68
  41cfb8:	ldp	x9, x10, [x11, #16]
  41cfbc:	ldrsw	x13, [x11]
  41cfc0:	ldr	x15, [x9, x10, lsl #3]
  41cfc4:	ldr	x12, [x15, #8]
  41cfc8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41cfcc:	add	x19, x12, x13
  41cfd0:	add	x9, x9, #0x58
  41cfd4:	str	x19, [x9, #48]
  41cfd8:	ldr	w9, [x9]
  41cfdc:	ldr	w10, [x15, #40]
  41cfe0:	cmp	x8, x19
  41cfe4:	mov	x25, x8
  41cfe8:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41cfec:	add	w9, w10, w9
  41cff0:	b.cs	41c868 <ferror@plt+0x1ac78>  // b.hs, b.nlast
  41cff4:	mov	x10, x8
  41cff8:	b	41d010 <ferror@plt+0x1b420>
  41cffc:	ldrsh	w9, [x21, x13, lsl #1]
  41d000:	add	x10, x10, #0x1
  41d004:	cmp	x10, x19
  41d008:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41d00c:	b.eq	41d080 <ferror@plt+0x1b490>  // b.none
  41d010:	ldrb	w11, [x10]
  41d014:	cbz	x11, 41d020 <ferror@plt+0x1b430>
  41d018:	ldrb	w11, [x5, x11]
  41d01c:	b	41d024 <ferror@plt+0x1b434>
  41d020:	mov	w11, #0x1                   	// #1
  41d024:	ldrh	w13, [x26, w9, sxtw #1]
  41d028:	sxtw	x12, w9
  41d02c:	cbz	w13, 41d038 <ferror@plt+0x1b448>
  41d030:	str	w9, [x22]
  41d034:	stur	x10, [x22, #44]
  41d038:	ldrsh	x13, [x27, x12, lsl #1]
  41d03c:	add	x13, x13, x11
  41d040:	ldrsh	w14, [x28, x13, lsl #1]
  41d044:	cmp	w9, w14
  41d048:	b.eq	41cffc <ferror@plt+0x1b40c>  // b.none
  41d04c:	mov	w9, w11
  41d050:	b	41d06c <ferror@plt+0x1b47c>
  41d054:	ldrsh	x13, [x27, x12, lsl #1]
  41d058:	and	x11, x9, #0xff
  41d05c:	add	x13, x13, x11
  41d060:	ldrh	w14, [x28, x13, lsl #1]
  41d064:	cmp	w14, w12, uxth
  41d068:	b.eq	41cffc <ferror@plt+0x1b40c>  // b.none
  41d06c:	ldrsh	x12, [x24, x12, lsl #1]
  41d070:	cmp	x12, #0x45a
  41d074:	b.lt	41d054 <ferror@plt+0x1b464>  // b.tstop
  41d078:	ldrb	w9, [x23, x11]
  41d07c:	b	41d054 <ferror@plt+0x1b464>
  41d080:	mov	x25, x8
  41d084:	b	41c868 <ferror@plt+0x1ac78>
  41d088:	ldr	x9, [sp, #16]
  41d08c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d090:	add	x10, x10, #0x58
  41d094:	ldp	x11, x12, [x10, #32]
  41d098:	sub	w9, w19, w9
  41d09c:	sub	w13, w9, #0x1
  41d0a0:	add	x19, x8, w13, sxtw
  41d0a4:	str	x19, [x10, #48]
  41d0a8:	ldr	x11, [x11, x12, lsl #3]
  41d0ac:	ldr	w10, [x10]
  41d0b0:	cmp	w9, #0x2
  41d0b4:	mov	x25, x8
  41d0b8:	ldr	w11, [x11, #40]
  41d0bc:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41d0c0:	add	w9, w11, w10
  41d0c4:	b.lt	41c7f4 <ferror@plt+0x1ac04>  // b.tstop
  41d0c8:	mov	x10, x8
  41d0cc:	b	41d0e0 <ferror@plt+0x1b4f0>
  41d0d0:	ldrsh	w9, [x21, x13, lsl #1]
  41d0d4:	add	x10, x10, #0x1
  41d0d8:	cmp	x10, x19
  41d0dc:	b.cs	41d150 <ferror@plt+0x1b560>  // b.hs, b.nlast
  41d0e0:	ldrb	w11, [x10]
  41d0e4:	cbz	x11, 41d0f0 <ferror@plt+0x1b500>
  41d0e8:	ldrb	w11, [x5, x11]
  41d0ec:	b	41d0f4 <ferror@plt+0x1b504>
  41d0f0:	mov	w11, #0x1                   	// #1
  41d0f4:	ldrh	w13, [x26, w9, sxtw #1]
  41d0f8:	sxtw	x12, w9
  41d0fc:	cbz	w13, 41d108 <ferror@plt+0x1b518>
  41d100:	str	w9, [x22]
  41d104:	stur	x10, [x22, #44]
  41d108:	ldrsh	x13, [x27, x12, lsl #1]
  41d10c:	add	x13, x13, x11
  41d110:	ldrsh	w14, [x28, x13, lsl #1]
  41d114:	cmp	w9, w14
  41d118:	b.eq	41d0d0 <ferror@plt+0x1b4e0>  // b.none
  41d11c:	mov	w9, w11
  41d120:	b	41d13c <ferror@plt+0x1b54c>
  41d124:	ldrsh	x13, [x27, x12, lsl #1]
  41d128:	and	x11, x9, #0xff
  41d12c:	add	x13, x13, x11
  41d130:	ldrh	w14, [x28, x13, lsl #1]
  41d134:	cmp	w14, w12, uxth
  41d138:	b.eq	41d0d0 <ferror@plt+0x1b4e0>  // b.none
  41d13c:	ldrsh	x12, [x24, x12, lsl #1]
  41d140:	cmp	x12, #0x45a
  41d144:	b.lt	41d124 <ferror@plt+0x1b534>  // b.tstop
  41d148:	ldrb	w9, [x23, x11]
  41d14c:	b	41d124 <ferror@plt+0x1b534>
  41d150:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d154:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41d158:	mov	x25, x8
  41d15c:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41d160:	add	x4, x4, #0x50
  41d164:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41d168:	add	x6, x6, #0x1c0
  41d16c:	b	41c7f4 <ferror@plt+0x1ac04>
  41d170:	add	x19, x19, #0x1
  41d174:	sxth	w9, w10
  41d178:	str	x19, [x11, #136]
  41d17c:	mov	x25, x8
  41d180:	b	41c7f4 <ferror@plt+0x1ac04>
  41d184:	ldrsw	x8, [x13, #64]
  41d188:	ldr	x0, [x3, #56]
  41d18c:	cmp	w8, #0x1
  41d190:	b.lt	41d1b8 <ferror@plt+0x1b5c8>  // b.tstop
  41d194:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d198:	add	x9, x9, #0x78
  41d19c:	ldp	x10, x9, [x9]
  41d1a0:	add	x8, x8, x0
  41d1a4:	ldurb	w8, [x8, #-1]
  41d1a8:	ldr	x9, [x10, x9, lsl #3]
  41d1ac:	cmp	w8, #0xa
  41d1b0:	cset	w8, eq  // eq = none
  41d1b4:	str	w8, [x9, #40]
  41d1b8:	bl	4116f4 <ferror@plt+0xfb04>
  41d1bc:	b	420bf8 <ferror@plt+0x1f008>
  41d1c0:	ldrsw	x8, [x13, #64]
  41d1c4:	cmp	w8, #0x1
  41d1c8:	b.lt	41c7b8 <ferror@plt+0x1abc8>  // b.tstop
  41d1cc:	ldr	x9, [x3, #56]
  41d1d0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d1d4:	add	x10, x10, #0x78
  41d1d8:	ldp	x11, x10, [x10]
  41d1dc:	add	x8, x8, x9
  41d1e0:	ldurb	w8, [x8, #-1]
  41d1e4:	ldr	x9, [x11, x10, lsl #3]
  41d1e8:	cmp	w8, #0xa
  41d1ec:	cset	w8, eq  // eq = none
  41d1f0:	str	w8, [x9, #40]
  41d1f4:	b	41c7b8 <ferror@plt+0x1abc8>
  41d1f8:	ldrsw	x8, [x13, #64]
  41d1fc:	cmp	w8, #0x1
  41d200:	b.lt	41d22c <ferror@plt+0x1b63c>  // b.tstop
  41d204:	ldr	x9, [x3, #56]
  41d208:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d20c:	add	x10, x10, #0x78
  41d210:	ldp	x11, x10, [x10]
  41d214:	add	x8, x8, x9
  41d218:	ldurb	w8, [x8, #-1]
  41d21c:	ldr	x9, [x11, x10, lsl #3]
  41d220:	cmp	w8, #0xa
  41d224:	cset	w8, eq  // eq = none
  41d228:	str	w8, [x9, #40]
  41d22c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41d230:	ldr	w9, [x8, #1332]
  41d234:	add	w9, w9, #0x1
  41d238:	str	w9, [x8, #1332]
  41d23c:	b	41c7b8 <ferror@plt+0x1abc8>
  41d240:	ldrsw	x1, [x13, #64]
  41d244:	ldr	x0, [x3, #56]
  41d248:	cmp	w1, #0x1
  41d24c:	b.lt	41d274 <ferror@plt+0x1b684>  // b.tstop
  41d250:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d254:	add	x8, x8, #0x78
  41d258:	ldp	x9, x8, [x8]
  41d25c:	add	x10, x1, x0
  41d260:	ldurb	w10, [x10, #-1]
  41d264:	ldr	x8, [x9, x8, lsl #3]
  41d268:	cmp	w10, #0xa
  41d26c:	cset	w9, eq  // eq = none
  41d270:	str	w9, [x8, #40]
  41d274:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d278:	ldr	x3, [x8, #48]
  41d27c:	mov	w2, #0x1                   	// #1
  41d280:	bl	401a80 <fwrite@plt>
  41d284:	b	420bf8 <ferror@plt+0x1f008>
  41d288:	ldrsw	x8, [x13, #64]
  41d28c:	cmp	w8, #0x1
  41d290:	b.lt	41d2bc <ferror@plt+0x1b6cc>  // b.tstop
  41d294:	ldr	x9, [x3, #56]
  41d298:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d29c:	add	x10, x10, #0x78
  41d2a0:	ldp	x11, x10, [x10]
  41d2a4:	add	x8, x8, x9
  41d2a8:	ldurb	w8, [x8, #-1]
  41d2ac:	ldr	x9, [x11, x10, lsl #3]
  41d2b0:	cmp	w8, #0xa
  41d2b4:	cset	w8, eq  // eq = none
  41d2b8:	str	w8, [x9, #40]
  41d2bc:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d2c0:	ldr	w10, [x9, #108]
  41d2c4:	sub	w8, w10, #0x1
  41d2c8:	cmp	w10, #0x0
  41d2cc:	str	w8, [x9, #108]
  41d2d0:	b.le	4229e4 <ferror@plt+0x20df4>
  41d2d4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d2d8:	add	x9, x9, #0x58
  41d2dc:	ldr	x10, [x9, #64]
  41d2e0:	ldr	w8, [x10, w8, sxtw #2]
  41d2e4:	mov	w10, #0x1                   	// #1
  41d2e8:	bfi	w10, w8, #1, #31
  41d2ec:	str	w10, [x9]
  41d2f0:	b	41c7b8 <ferror@plt+0x1abc8>
  41d2f4:	ldrsw	x8, [x13, #64]
  41d2f8:	cmp	w8, #0x1
  41d2fc:	b.lt	41d328 <ferror@plt+0x1b738>  // b.tstop
  41d300:	ldr	x9, [x3, #56]
  41d304:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d308:	add	x10, x10, #0x78
  41d30c:	ldp	x11, x10, [x10]
  41d310:	add	x8, x8, x9
  41d314:	ldurb	w8, [x8, #-1]
  41d318:	ldr	x9, [x11, x10, lsl #3]
  41d31c:	cmp	w8, #0xa
  41d320:	cset	w8, eq  // eq = none
  41d324:	str	w8, [x9, #40]
  41d328:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d32c:	mov	w9, #0x3                   	// #3
  41d330:	str	w9, [x8, #88]
  41d334:	b	41c7b8 <ferror@plt+0x1abc8>
  41d338:	ldrsw	x8, [x13, #64]
  41d33c:	ldr	x0, [x3, #56]
  41d340:	cmp	w8, #0x1
  41d344:	b.lt	41d36c <ferror@plt+0x1b77c>  // b.tstop
  41d348:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d34c:	add	x9, x9, #0x78
  41d350:	ldp	x10, x9, [x9]
  41d354:	add	x8, x8, x0
  41d358:	ldurb	w8, [x8, #-1]
  41d35c:	ldr	x9, [x10, x9, lsl #3]
  41d360:	cmp	w8, #0xa
  41d364:	cset	w8, eq  // eq = none
  41d368:	str	w8, [x9, #40]
  41d36c:	bl	4116f4 <ferror@plt+0xfb04>
  41d370:	b	41f550 <ferror@plt+0x1d960>
  41d374:	ldrsw	x8, [x13, #64]
  41d378:	cmp	w8, #0x1
  41d37c:	b.lt	420810 <ferror@plt+0x1ec20>  // b.tstop
  41d380:	ldr	x9, [x3, #56]
  41d384:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d388:	add	x10, x10, #0x78
  41d38c:	ldp	x11, x10, [x10]
  41d390:	add	x8, x8, x9
  41d394:	ldurb	w8, [x8, #-1]
  41d398:	ldr	x9, [x11, x10, lsl #3]
  41d39c:	cmp	w8, #0xa
  41d3a0:	cset	w8, eq  // eq = none
  41d3a4:	str	w8, [x9, #40]
  41d3a8:	b	420810 <ferror@plt+0x1ec20>
  41d3ac:	ldrsw	x8, [x13, #64]
  41d3b0:	ldr	x0, [x3, #56]
  41d3b4:	cmp	w8, #0x1
  41d3b8:	b.lt	41d3e0 <ferror@plt+0x1b7f0>  // b.tstop
  41d3bc:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d3c0:	add	x9, x9, #0x78
  41d3c4:	ldp	x10, x9, [x9]
  41d3c8:	add	x8, x8, x0
  41d3cc:	ldurb	w8, [x8, #-1]
  41d3d0:	ldr	x9, [x10, x9, lsl #3]
  41d3d4:	cmp	w8, #0xa
  41d3d8:	cset	w8, eq  // eq = none
  41d3dc:	str	w8, [x9, #40]
  41d3e0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41d3e4:	ldr	w9, [x8, #1332]
  41d3e8:	add	w9, w9, #0x1
  41d3ec:	str	w9, [x8, #1332]
  41d3f0:	bl	4116f4 <ferror@plt+0xfb04>
  41d3f4:	b	420bf8 <ferror@plt+0x1f008>
  41d3f8:	ldrsw	x8, [x13, #64]
  41d3fc:	cmp	w8, #0x1
  41d400:	b.lt	41d42c <ferror@plt+0x1b83c>  // b.tstop
  41d404:	ldr	x9, [x3, #56]
  41d408:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d40c:	add	x10, x10, #0x78
  41d410:	ldp	x11, x10, [x10]
  41d414:	add	x8, x8, x9
  41d418:	ldurb	w8, [x8, #-1]
  41d41c:	ldr	x9, [x11, x10, lsl #3]
  41d420:	cmp	w8, #0xa
  41d424:	cset	w8, eq  // eq = none
  41d428:	str	w8, [x9, #40]
  41d42c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d430:	ldrb	w8, [x8, #68]
  41d434:	tbnz	w8, #0, 41d470 <ferror@plt+0x1b880>
  41d438:	adrp	x1, 444000 <ferror@plt+0x42410>
  41d43c:	add	x1, x1, #0x999
  41d440:	mov	w2, #0x5                   	// #5
  41d444:	mov	x0, xzr
  41d448:	bl	401ae0 <dcgettext@plt>
  41d44c:	bl	416fb4 <ferror@plt+0x153c4>
  41d450:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41d454:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41d458:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d45c:	add	x6, x6, #0x1c0
  41d460:	add	x5, x5, #0x3f4
  41d464:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41d468:	add	x4, x4, #0x50
  41d46c:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41d470:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41d474:	ldr	w9, [x8, #1332]
  41d478:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d47c:	mov	w11, #0x1                   	// #1
  41d480:	str	w11, [x10, #88]
  41d484:	b	41d234 <ferror@plt+0x1b644>
  41d488:	ldrsw	x8, [x13, #64]
  41d48c:	cmp	w8, #0x1
  41d490:	b.lt	41d4bc <ferror@plt+0x1b8cc>  // b.tstop
  41d494:	ldr	x9, [x3, #56]
  41d498:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d49c:	add	x10, x10, #0x78
  41d4a0:	ldp	x11, x10, [x10]
  41d4a4:	add	x8, x8, x9
  41d4a8:	ldurb	w8, [x8, #-1]
  41d4ac:	ldr	x9, [x11, x10, lsl #3]
  41d4b0:	cmp	w8, #0xa
  41d4b4:	cset	w8, eq  // eq = none
  41d4b8:	str	w8, [x9, #40]
  41d4bc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d4c0:	ldr	w8, [x8, #96]
  41d4c4:	cbz	w8, 420964 <ferror@plt+0x1ed74>
  41d4c8:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d4cc:	adrp	x1, 426000 <ferror@plt+0x24410>
  41d4d0:	add	x0, x0, #0xa8
  41d4d4:	add	x1, x1, #0xddd
  41d4d8:	bl	402428 <ferror@plt+0x838>
  41d4dc:	b	420bf8 <ferror@plt+0x1f008>
  41d4e0:	ldrsw	x8, [x13, #64]
  41d4e4:	cmp	w8, #0x1
  41d4e8:	b.lt	41d514 <ferror@plt+0x1b924>  // b.tstop
  41d4ec:	ldr	x9, [x3, #56]
  41d4f0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d4f4:	add	x10, x10, #0x78
  41d4f8:	ldp	x11, x10, [x10]
  41d4fc:	add	x8, x8, x9
  41d500:	ldurb	w8, [x8, #-1]
  41d504:	ldr	x9, [x11, x10, lsl #3]
  41d508:	cmp	w8, #0xa
  41d50c:	cset	w8, eq  // eq = none
  41d510:	str	w8, [x9, #40]
  41d514:	adrp	x8, 456000 <ferror@plt+0x54410>
  41d518:	ldr	x0, [x8, #616]
  41d51c:	b	41e784 <ferror@plt+0x1cb94>
  41d520:	ldrsw	x2, [x13, #64]
  41d524:	cmp	w2, #0x1
  41d528:	b.lt	41d554 <ferror@plt+0x1b964>  // b.tstop
  41d52c:	ldr	x8, [x3, #56]
  41d530:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d534:	add	x9, x9, #0x78
  41d538:	ldp	x10, x9, [x9]
  41d53c:	add	x8, x2, x8
  41d540:	ldurb	w8, [x8, #-1]
  41d544:	ldr	x9, [x10, x9, lsl #3]
  41d548:	cmp	w8, #0xa
  41d54c:	cset	w8, eq  // eq = none
  41d550:	str	w8, [x9, #40]
  41d554:	ldr	w8, [sp, #84]
  41d558:	subs	w8, w8, #0x1
  41d55c:	b.eq	420978 <ferror@plt+0x1ed88>  // b.none
  41d560:	ldr	x1, [x3, #56]
  41d564:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d568:	add	x0, x0, #0x128
  41d56c:	str	w8, [sp, #84]
  41d570:	bl	4021ac <ferror@plt+0x5bc>
  41d574:	b	4203b0 <ferror@plt+0x1e7c0>
  41d578:	ldrsw	x8, [x13, #64]
  41d57c:	cmp	w8, #0x1
  41d580:	b.lt	41d5ac <ferror@plt+0x1b9bc>  // b.tstop
  41d584:	ldr	x9, [x3, #56]
  41d588:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d58c:	add	x10, x10, #0x78
  41d590:	ldp	x11, x10, [x10]
  41d594:	add	x8, x8, x9
  41d598:	ldurb	w8, [x8, #-1]
  41d59c:	ldr	x9, [x11, x10, lsl #3]
  41d5a0:	cmp	w8, #0xa
  41d5a4:	cset	w8, eq  // eq = none
  41d5a8:	str	w8, [x9, #40]
  41d5ac:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  41d5b0:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  41d5b4:	ldr	x8, [x8, #1680]
  41d5b8:	ldr	x9, [x9, #1688]
  41d5bc:	ldr	w8, [x8, x9, lsl #2]
  41d5c0:	tbnz	w8, #2, 41c7b8 <ferror@plt+0x1abc8>
  41d5c4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41d5c8:	ldr	w10, [x8, #1336]
  41d5cc:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d5d0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d5d4:	str	wzr, [x11, #2528]
  41d5d8:	mov	w11, #0x19                  	// #25
  41d5dc:	str	x11, [x9, #88]
  41d5e0:	cbz	w10, 41c7b8 <ferror@plt+0x1abc8>
  41d5e4:	b	422820 <ferror@plt+0x20c30>
  41d5e8:	ldrsw	x8, [x13, #64]
  41d5ec:	cmp	w8, #0x1
  41d5f0:	b.lt	41d61c <ferror@plt+0x1ba2c>  // b.tstop
  41d5f4:	ldr	x9, [x3, #56]
  41d5f8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d5fc:	add	x10, x10, #0x78
  41d600:	ldp	x11, x10, [x10]
  41d604:	add	x8, x8, x9
  41d608:	ldurb	w8, [x8, #-1]
  41d60c:	ldr	x9, [x11, x10, lsl #3]
  41d610:	cmp	w8, #0xa
  41d614:	cset	w8, eq  // eq = none
  41d618:	str	w8, [x9, #40]
  41d61c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d620:	mov	w9, #0x2b                  	// #43
  41d624:	str	w9, [x8, #88]
  41d628:	b	41c7b8 <ferror@plt+0x1abc8>
  41d62c:	ldrsw	x8, [x13, #64]
  41d630:	cmp	w8, #0x1
  41d634:	b.lt	41d660 <ferror@plt+0x1ba70>  // b.tstop
  41d638:	ldr	x9, [x3, #56]
  41d63c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d640:	add	x10, x10, #0x78
  41d644:	ldp	x11, x10, [x10]
  41d648:	add	x8, x8, x9
  41d64c:	ldurb	w8, [x8, #-1]
  41d650:	ldr	x9, [x11, x10, lsl #3]
  41d654:	cmp	w8, #0xa
  41d658:	cset	w8, eq  // eq = none
  41d65c:	str	w8, [x9, #40]
  41d660:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d664:	ldr	w8, [x8, #96]
  41d668:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41d66c:	str	w8, [x9, #3032]
  41d670:	b	41c7b8 <ferror@plt+0x1abc8>
  41d674:	ldrsw	x8, [x13, #64]
  41d678:	cmp	w8, #0x1
  41d67c:	b.lt	41d6a8 <ferror@plt+0x1bab8>  // b.tstop
  41d680:	ldr	x9, [x3, #56]
  41d684:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d688:	add	x10, x10, #0x78
  41d68c:	ldp	x11, x10, [x10]
  41d690:	add	x8, x8, x9
  41d694:	ldurb	w8, [x8, #-1]
  41d698:	ldr	x9, [x11, x10, lsl #3]
  41d69c:	cmp	w8, #0xa
  41d6a0:	cset	w8, eq  // eq = none
  41d6a4:	str	w8, [x9, #40]
  41d6a8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d6ac:	ldr	w8, [x8, #96]
  41d6b0:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  41d6b4:	str	w8, [x9, #588]
  41d6b8:	b	41c7b8 <ferror@plt+0x1abc8>
  41d6bc:	ldrsw	x8, [x13, #64]
  41d6c0:	cmp	w8, #0x1
  41d6c4:	b.lt	41d6f0 <ferror@plt+0x1bb00>  // b.tstop
  41d6c8:	ldr	x9, [x3, #56]
  41d6cc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d6d0:	add	x10, x10, #0x78
  41d6d4:	ldp	x11, x10, [x10]
  41d6d8:	add	x8, x8, x9
  41d6dc:	ldurb	w8, [x8, #-1]
  41d6e0:	ldr	x9, [x11, x10, lsl #3]
  41d6e4:	cmp	w8, #0xa
  41d6e8:	cset	w8, eq  // eq = none
  41d6ec:	str	w8, [x9, #40]
  41d6f0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d6f4:	ldr	w8, [x8, #96]
  41d6f8:	cbz	w8, 420998 <ferror@plt+0x1eda8>
  41d6fc:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d700:	adrp	x1, 426000 <ferror@plt+0x24410>
  41d704:	add	x0, x0, #0xa8
  41d708:	add	x1, x1, #0xcc7
  41d70c:	bl	402428 <ferror@plt+0x838>
  41d710:	b	420bf8 <ferror@plt+0x1f008>
  41d714:	ldrsw	x8, [x13, #64]
  41d718:	cmp	w8, #0x1
  41d71c:	b.lt	41d748 <ferror@plt+0x1bb58>  // b.tstop
  41d720:	ldr	x9, [x3, #56]
  41d724:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d728:	add	x10, x10, #0x78
  41d72c:	ldp	x11, x10, [x10]
  41d730:	add	x8, x8, x9
  41d734:	ldurb	w8, [x8, #-1]
  41d738:	ldr	x9, [x11, x10, lsl #3]
  41d73c:	cmp	w8, #0xa
  41d740:	cset	w8, eq  // eq = none
  41d744:	str	w8, [x9, #40]
  41d748:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d74c:	ldr	w8, [x8, #96]
  41d750:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  41d754:	cmp	w8, #0x0
  41d758:	cset	w9, ne  // ne = any
  41d75c:	strb	w9, [x10, #2656]
  41d760:	cbz	w8, 41c7b8 <ferror@plt+0x1abc8>
  41d764:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41d768:	ldrb	w9, [x8, #3052]
  41d76c:	cbnz	w9, 41c7b8 <ferror@plt+0x1abc8>
  41d770:	mov	w9, #0x1                   	// #1
  41d774:	strb	w9, [x8, #3052]
  41d778:	b	41c7b8 <ferror@plt+0x1abc8>
  41d77c:	ldrsw	x8, [x13, #64]
  41d780:	cmp	w8, #0x1
  41d784:	b.lt	41d7b0 <ferror@plt+0x1bbc0>  // b.tstop
  41d788:	ldr	x9, [x3, #56]
  41d78c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d790:	add	x10, x10, #0x78
  41d794:	ldp	x11, x10, [x10]
  41d798:	add	x8, x8, x9
  41d79c:	ldurb	w8, [x8, #-1]
  41d7a0:	ldr	x9, [x11, x10, lsl #3]
  41d7a4:	cmp	w8, #0xa
  41d7a8:	cset	w8, eq  // eq = none
  41d7ac:	str	w8, [x9, #40]
  41d7b0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41d7b4:	ldr	w9, [x8, #1332]
  41d7b8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d7bc:	mov	w11, #0x1                   	// #1
  41d7c0:	str	w11, [x10, #88]
  41d7c4:	add	w9, w9, #0x1
  41d7c8:	str	w9, [x8, #1332]
  41d7cc:	b	41c7b8 <ferror@plt+0x1abc8>
  41d7d0:	ldrsw	x8, [x13, #64]
  41d7d4:	cmp	w8, #0x1
  41d7d8:	b.lt	41d804 <ferror@plt+0x1bc14>  // b.tstop
  41d7dc:	ldr	x9, [x3, #56]
  41d7e0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d7e4:	add	x10, x10, #0x78
  41d7e8:	ldp	x11, x10, [x10]
  41d7ec:	add	x9, x8, x9
  41d7f0:	ldurb	w9, [x9, #-1]
  41d7f4:	ldr	x10, [x11, x10, lsl #3]
  41d7f8:	cmp	w9, #0xa
  41d7fc:	cset	w9, eq  // eq = none
  41d800:	str	w9, [x10, #40]
  41d804:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  41d808:	adrp	x10, 45f000 <stdin@@GLIBC_2.17+0x330>
  41d80c:	ldr	x9, [x9, #1680]
  41d810:	ldr	x10, [x10, #1688]
  41d814:	ldr	w9, [x9, x10, lsl #2]
  41d818:	tbnz	w9, #2, 41e4b0 <ferror@plt+0x1c8c0>
  41d81c:	ldrb	w9, [x4]
  41d820:	sub	x8, x8, #0x2
  41d824:	add	x10, x25, x8
  41d828:	mov	w11, #0x19                  	// #25
  41d82c:	strb	w9, [x19]
  41d830:	str	x10, [x4, #56]
  41d834:	str	x25, [x3, #56]
  41d838:	str	w8, [x13, #64]
  41d83c:	ldrb	w8, [x10]
  41d840:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d844:	strb	w8, [x4]
  41d848:	strb	wzr, [x10]
  41d84c:	str	x10, [x4, #56]
  41d850:	str	wzr, [x9, #2528]
  41d854:	str	x11, [x4, #8]
  41d858:	b	41c7b8 <ferror@plt+0x1abc8>
  41d85c:	ldrsw	x8, [x13, #64]
  41d860:	ldr	x0, [x3, #56]
  41d864:	cmp	w8, #0x1
  41d868:	b.lt	41d890 <ferror@plt+0x1bca0>  // b.tstop
  41d86c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d870:	add	x9, x9, #0x78
  41d874:	ldp	x10, x9, [x9]
  41d878:	add	x8, x8, x0
  41d87c:	ldurb	w8, [x8, #-1]
  41d880:	ldr	x9, [x10, x9, lsl #3]
  41d884:	cmp	w8, #0xa
  41d888:	cset	w8, eq  // eq = none
  41d88c:	str	w8, [x9, #40]
  41d890:	bl	4116f4 <ferror@plt+0xfb04>
  41d894:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d898:	ldr	w9, [x8, #92]
  41d89c:	add	w9, w9, #0x1
  41d8a0:	b	41f870 <ferror@plt+0x1dc80>
  41d8a4:	ldrsw	x8, [x13, #64]
  41d8a8:	cmp	w8, #0x1
  41d8ac:	b.lt	41d8d8 <ferror@plt+0x1bce8>  // b.tstop
  41d8b0:	ldr	x9, [x3, #56]
  41d8b4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d8b8:	add	x10, x10, #0x78
  41d8bc:	ldp	x11, x10, [x10]
  41d8c0:	add	x8, x8, x9
  41d8c4:	ldurb	w8, [x8, #-1]
  41d8c8:	ldr	x9, [x11, x10, lsl #3]
  41d8cc:	cmp	w8, #0xa
  41d8d0:	cset	w8, eq  // eq = none
  41d8d4:	str	w8, [x9, #40]
  41d8d8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d8dc:	ldr	w8, [x8, #96]
  41d8e0:	mov	w9, #0x80                  	// #128
  41d8e4:	mov	w10, #0x100                 	// #256
  41d8e8:	b	41e734 <ferror@plt+0x1cb44>
  41d8ec:	ldrsw	x8, [x13, #64]
  41d8f0:	cmp	w8, #0x1
  41d8f4:	b.lt	41d920 <ferror@plt+0x1bd30>  // b.tstop
  41d8f8:	ldr	x9, [x3, #56]
  41d8fc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d900:	add	x10, x10, #0x78
  41d904:	ldp	x11, x10, [x10]
  41d908:	add	x8, x8, x9
  41d90c:	ldurb	w8, [x8, #-1]
  41d910:	ldr	x9, [x11, x10, lsl #3]
  41d914:	cmp	w8, #0xa
  41d918:	cset	w8, eq  // eq = none
  41d91c:	str	w8, [x9, #40]
  41d920:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41d924:	ldr	w9, [x8, #1332]
  41d928:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41d92c:	str	wzr, [x10, #2600]
  41d930:	b	41d234 <ferror@plt+0x1b644>
  41d934:	ldrsw	x8, [x13, #64]
  41d938:	cmp	w8, #0x1
  41d93c:	b.lt	41d968 <ferror@plt+0x1bd78>  // b.tstop
  41d940:	ldr	x9, [x3, #56]
  41d944:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d948:	add	x10, x10, #0x78
  41d94c:	ldp	x11, x10, [x10]
  41d950:	add	x8, x8, x9
  41d954:	ldurb	w8, [x8, #-1]
  41d958:	ldr	x9, [x11, x10, lsl #3]
  41d95c:	cmp	w8, #0xa
  41d960:	cset	w8, eq  // eq = none
  41d964:	str	w8, [x9, #40]
  41d968:	adrp	x1, 444000 <ferror@plt+0x42410>
  41d96c:	add	x1, x1, #0xa38
  41d970:	mov	w2, #0x5                   	// #5
  41d974:	mov	x0, xzr
  41d978:	bl	401ae0 <dcgettext@plt>
  41d97c:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x7330>
  41d980:	ldr	x1, [x8, #56]
  41d984:	bl	4172fc <ferror@plt+0x1570c>
  41d988:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d98c:	mov	w9, #0x1b                  	// #27
  41d990:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41d994:	str	w9, [x8, #88]
  41d998:	b	420bfc <ferror@plt+0x1f00c>
  41d99c:	ldrsw	x8, [x13, #64]
  41d9a0:	ldr	x0, [x3, #56]
  41d9a4:	cmp	w8, #0x1
  41d9a8:	b.lt	41d9d0 <ferror@plt+0x1bde0>  // b.tstop
  41d9ac:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d9b0:	add	x9, x9, #0x78
  41d9b4:	ldp	x10, x9, [x9]
  41d9b8:	add	x8, x8, x0
  41d9bc:	ldurb	w8, [x8, #-1]
  41d9c0:	ldr	x9, [x10, x9, lsl #3]
  41d9c4:	cmp	w8, #0xa
  41d9c8:	cset	w8, eq  // eq = none
  41d9cc:	str	w8, [x9, #40]
  41d9d0:	bl	4116f4 <ferror@plt+0xfb04>
  41d9d4:	adrp	x19, 466000 <stdin@@GLIBC_2.17+0x7330>
  41d9d8:	ldr	x0, [x19, #56]
  41d9dc:	bl	4118bc <ferror@plt+0xfccc>
  41d9e0:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41d9e4:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41d9e8:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41d9ec:	mov	x3, x19
  41d9f0:	add	x4, x4, #0x50
  41d9f4:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41d9f8:	add	x5, x5, #0x3f4
  41d9fc:	add	x6, x6, #0x1c0
  41da00:	cbz	w0, 41c7b8 <ferror@plt+0x1abc8>
  41da04:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  41da08:	mov	w9, #0x1                   	// #1
  41da0c:	str	w9, [x8, #3924]
  41da10:	b	41c7b8 <ferror@plt+0x1abc8>
  41da14:	ldrsw	x8, [x13, #64]
  41da18:	cmp	w8, #0x1
  41da1c:	b.lt	41da48 <ferror@plt+0x1be58>  // b.tstop
  41da20:	ldr	x9, [x3, #56]
  41da24:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41da28:	add	x10, x10, #0x78
  41da2c:	ldp	x11, x10, [x10]
  41da30:	add	x8, x8, x9
  41da34:	ldurb	w8, [x8, #-1]
  41da38:	ldr	x9, [x11, x10, lsl #3]
  41da3c:	cmp	w8, #0xa
  41da40:	cset	w8, eq  // eq = none
  41da44:	str	w8, [x9, #40]
  41da48:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  41da4c:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  41da50:	ldr	x9, [x9, #1688]
  41da54:	ldr	x8, [x8, #1680]
  41da58:	lsl	x9, x9, #2
  41da5c:	ldr	w10, [x8, x9]
  41da60:	and	w10, w10, #0xfffffffe
  41da64:	str	w10, [x8, x9]
  41da68:	b	41c7b8 <ferror@plt+0x1abc8>
  41da6c:	ldrsw	x8, [x13, #64]
  41da70:	cmp	w8, #0x1
  41da74:	b.lt	41daa0 <ferror@plt+0x1beb0>  // b.tstop
  41da78:	ldr	x9, [x3, #56]
  41da7c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41da80:	add	x10, x10, #0x78
  41da84:	ldp	x11, x10, [x10]
  41da88:	add	x8, x8, x9
  41da8c:	ldurb	w8, [x8, #-1]
  41da90:	ldr	x9, [x11, x10, lsl #3]
  41da94:	cmp	w8, #0xa
  41da98:	cset	w8, eq  // eq = none
  41da9c:	str	w8, [x9, #40]
  41daa0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41daa4:	ldr	w8, [x8, #96]
  41daa8:	cbz	w8, 4209ac <ferror@plt+0x1edbc>
  41daac:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dab0:	adrp	x1, 426000 <ferror@plt+0x24410>
  41dab4:	add	x0, x0, #0xa8
  41dab8:	add	x1, x1, #0xd63
  41dabc:	bl	402428 <ferror@plt+0x838>
  41dac0:	b	420bf8 <ferror@plt+0x1f008>
  41dac4:	ldrsw	x8, [x13, #64]
  41dac8:	ldr	x0, [x3, #56]
  41dacc:	cmp	w8, #0x1
  41dad0:	b.lt	41daf8 <ferror@plt+0x1bf08>  // b.tstop
  41dad4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dad8:	add	x9, x9, #0x78
  41dadc:	ldp	x10, x9, [x9]
  41dae0:	add	x8, x8, x0
  41dae4:	ldurb	w8, [x8, #-1]
  41dae8:	ldr	x9, [x10, x9, lsl #3]
  41daec:	cmp	w8, #0xa
  41daf0:	cset	w8, eq  // eq = none
  41daf4:	str	w8, [x9, #40]
  41daf8:	bl	4116f4 <ferror@plt+0xfb04>
  41dafc:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41db00:	ldr	w9, [x8, #1332]
  41db04:	add	w9, w9, #0x1
  41db08:	str	w9, [x8, #1332]
  41db0c:	b	420bf8 <ferror@plt+0x1f008>
  41db10:	ldrsw	x8, [x13, #64]
  41db14:	cmp	w8, #0x1
  41db18:	b.lt	41db44 <ferror@plt+0x1bf54>  // b.tstop
  41db1c:	ldr	x9, [x3, #56]
  41db20:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41db24:	add	x10, x10, #0x78
  41db28:	ldp	x11, x10, [x10]
  41db2c:	add	x8, x8, x9
  41db30:	ldurb	w8, [x8, #-1]
  41db34:	ldr	x9, [x11, x10, lsl #3]
  41db38:	cmp	w8, #0xa
  41db3c:	cset	w8, eq  // eq = none
  41db40:	str	w8, [x9, #40]
  41db44:	adrp	x8, 456000 <ferror@plt+0x54410>
  41db48:	ldr	x19, [x8, #624]
  41db4c:	b	41f05c <ferror@plt+0x1d46c>
  41db50:	ldrsw	x8, [x13, #64]
  41db54:	cmp	w8, #0x1
  41db58:	b.lt	41db84 <ferror@plt+0x1bf94>  // b.tstop
  41db5c:	ldr	x9, [x3, #56]
  41db60:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41db64:	add	x10, x10, #0x78
  41db68:	ldp	x11, x10, [x10]
  41db6c:	add	x8, x8, x9
  41db70:	ldurb	w8, [x8, #-1]
  41db74:	ldr	x9, [x11, x10, lsl #3]
  41db78:	cmp	w8, #0xa
  41db7c:	cset	w8, eq  // eq = none
  41db80:	str	w8, [x9, #40]
  41db84:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41db88:	ldr	w8, [x8, #96]
  41db8c:	cbz	w8, 4209c0 <ferror@plt+0x1edd0>
  41db90:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41db94:	adrp	x1, 426000 <ferror@plt+0x24410>
  41db98:	add	x0, x0, #0xa8
  41db9c:	add	x1, x1, #0xd87
  41dba0:	bl	402428 <ferror@plt+0x838>
  41dba4:	b	420bf8 <ferror@plt+0x1f008>
  41dba8:	ldrsw	x8, [x13, #64]
  41dbac:	cmp	w8, #0x1
  41dbb0:	b.lt	41dbdc <ferror@plt+0x1bfec>  // b.tstop
  41dbb4:	ldr	x9, [x3, #56]
  41dbb8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dbbc:	add	x10, x10, #0x78
  41dbc0:	ldp	x11, x10, [x10]
  41dbc4:	add	x8, x8, x9
  41dbc8:	ldurb	w8, [x8, #-1]
  41dbcc:	ldr	x9, [x11, x10, lsl #3]
  41dbd0:	cmp	w8, #0xa
  41dbd4:	cset	w8, eq  // eq = none
  41dbd8:	str	w8, [x9, #40]
  41dbdc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dbe0:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41dbe4:	ldr	w8, [x8, #2532]
  41dbe8:	ldr	w9, [x9, #3112]
  41dbec:	orr	w8, w9, w8
  41dbf0:	cbnz	w8, 42286c <ferror@plt+0x20c7c>
  41dbf4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dbf8:	add	x9, x9, #0x6c
  41dbfc:	ldp	w8, w9, [x9]
  41dc00:	cmp	w8, w9
  41dc04:	b.ge	420940 <ferror@plt+0x1ed50>  // b.tcont
  41dc08:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dc0c:	ldr	x0, [x9, #152]
  41dc10:	b	420f78 <ferror@plt+0x1f388>
  41dc14:	ldrsw	x8, [x13, #64]
  41dc18:	cmp	w8, #0x1
  41dc1c:	b.lt	41dc48 <ferror@plt+0x1c058>  // b.tstop
  41dc20:	ldr	x9, [x3, #56]
  41dc24:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dc28:	add	x10, x10, #0x78
  41dc2c:	ldp	x11, x10, [x10]
  41dc30:	add	x8, x8, x9
  41dc34:	ldurb	w8, [x8, #-1]
  41dc38:	ldr	x9, [x11, x10, lsl #3]
  41dc3c:	cmp	w8, #0xa
  41dc40:	cset	w8, eq  // eq = none
  41dc44:	str	w8, [x9, #40]
  41dc48:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dc4c:	ldr	w8, [x8, #96]
  41dc50:	cbz	w8, 4209d4 <ferror@plt+0x1ede4>
  41dc54:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dc58:	adrp	x1, 444000 <ferror@plt+0x42410>
  41dc5c:	add	x0, x0, #0xa8
  41dc60:	add	x1, x1, #0x9d3
  41dc64:	bl	402428 <ferror@plt+0x838>
  41dc68:	b	420bf8 <ferror@plt+0x1f008>
  41dc6c:	ldrsw	x8, [x13, #64]
  41dc70:	cmp	w8, #0x1
  41dc74:	b.lt	41dca0 <ferror@plt+0x1c0b0>  // b.tstop
  41dc78:	ldr	x9, [x3, #56]
  41dc7c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dc80:	add	x10, x10, #0x78
  41dc84:	ldp	x11, x10, [x10]
  41dc88:	add	x8, x8, x9
  41dc8c:	ldurb	w8, [x8, #-1]
  41dc90:	ldr	x9, [x11, x10, lsl #3]
  41dc94:	cmp	w8, #0xa
  41dc98:	cset	w8, eq  // eq = none
  41dc9c:	str	w8, [x9, #40]
  41dca0:	ldr	w8, [x4, #12]
  41dca4:	ldrb	w9, [x4]
  41dca8:	add	x10, x25, #0x2
  41dcac:	mov	w11, #0x2                   	// #2
  41dcb0:	add	w8, w8, #0x1
  41dcb4:	b	41e518 <ferror@plt+0x1c928>
  41dcb8:	ldrsw	x8, [x13, #64]
  41dcbc:	cmp	w8, #0x1
  41dcc0:	b.lt	41dcec <ferror@plt+0x1c0fc>  // b.tstop
  41dcc4:	ldr	x9, [x3, #56]
  41dcc8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dccc:	add	x10, x10, #0x78
  41dcd0:	ldp	x11, x10, [x10]
  41dcd4:	add	x8, x8, x9
  41dcd8:	ldurb	w8, [x8, #-1]
  41dcdc:	ldr	x9, [x11, x10, lsl #3]
  41dce0:	cmp	w8, #0xa
  41dce4:	cset	w8, eq  // eq = none
  41dce8:	str	w8, [x9, #40]
  41dcec:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dcf0:	ldr	w8, [x8, #96]
  41dcf4:	cbnz	w8, 41c7b8 <ferror@plt+0x1abc8>
  41dcf8:	adrp	x0, 42e000 <ferror@plt+0x2c410>
  41dcfc:	add	x0, x0, #0x70c
  41dd00:	b	4203a8 <ferror@plt+0x1e7b8>
  41dd04:	ldrsw	x8, [x13, #64]
  41dd08:	cmp	w8, #0x1
  41dd0c:	b.lt	41dd38 <ferror@plt+0x1c148>  // b.tstop
  41dd10:	ldr	x9, [x3, #56]
  41dd14:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dd18:	add	x10, x10, #0x78
  41dd1c:	ldp	x11, x10, [x10]
  41dd20:	add	x8, x8, x9
  41dd24:	ldurb	w8, [x8, #-1]
  41dd28:	ldr	x9, [x11, x10, lsl #3]
  41dd2c:	cmp	w8, #0xa
  41dd30:	cset	w8, eq  // eq = none
  41dd34:	str	w8, [x9, #40]
  41dd38:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  41dd3c:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  41dd40:	ldr	x9, [x9, #1688]
  41dd44:	ldr	x8, [x8, #1680]
  41dd48:	lsl	x9, x9, #2
  41dd4c:	ldr	w10, [x8, x9]
  41dd50:	orr	w10, w10, #0x2
  41dd54:	str	w10, [x8, x9]
  41dd58:	b	41c7b8 <ferror@plt+0x1abc8>
  41dd5c:	ldrsw	x8, [x13, #64]
  41dd60:	cmp	w8, #0x1
  41dd64:	b.lt	41dd90 <ferror@plt+0x1c1a0>  // b.tstop
  41dd68:	ldr	x9, [x3, #56]
  41dd6c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dd70:	add	x10, x10, #0x78
  41dd74:	ldp	x11, x10, [x10]
  41dd78:	add	x8, x8, x9
  41dd7c:	ldurb	w8, [x8, #-1]
  41dd80:	ldr	x9, [x11, x10, lsl #3]
  41dd84:	cmp	w8, #0xa
  41dd88:	cset	w8, eq  // eq = none
  41dd8c:	str	w8, [x9, #40]
  41dd90:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  41dd94:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  41dd98:	ldr	x9, [x9, #1688]
  41dd9c:	ldr	x8, [x8, #1680]
  41dda0:	lsl	x9, x9, #2
  41dda4:	ldr	w10, [x8, x9]
  41dda8:	orr	w10, w10, #0x4
  41ddac:	str	w10, [x8, x9]
  41ddb0:	b	41c7b8 <ferror@plt+0x1abc8>
  41ddb4:	ldrsw	x8, [x13, #64]
  41ddb8:	cmp	w8, #0x1
  41ddbc:	b.lt	41dde8 <ferror@plt+0x1c1f8>  // b.tstop
  41ddc0:	ldr	x9, [x3, #56]
  41ddc4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ddc8:	add	x10, x10, #0x78
  41ddcc:	ldp	x11, x10, [x10]
  41ddd0:	add	x8, x8, x9
  41ddd4:	ldurb	w8, [x8, #-1]
  41ddd8:	ldr	x9, [x11, x10, lsl #3]
  41dddc:	cmp	w8, #0xa
  41dde0:	cset	w8, eq  // eq = none
  41dde4:	str	w8, [x9, #40]
  41dde8:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  41ddec:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  41ddf0:	ldr	x9, [x9, #1688]
  41ddf4:	ldr	x8, [x8, #1680]
  41ddf8:	lsl	x9, x9, #2
  41ddfc:	ldr	w10, [x8, x9]
  41de00:	and	w10, w10, #0xfffffffb
  41de04:	str	w10, [x8, x9]
  41de08:	b	41c7b8 <ferror@plt+0x1abc8>
  41de0c:	ldrsw	x8, [x13, #64]
  41de10:	cmp	w8, #0x1
  41de14:	b.lt	41de40 <ferror@plt+0x1c250>  // b.tstop
  41de18:	ldr	x9, [x3, #56]
  41de1c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41de20:	add	x10, x10, #0x78
  41de24:	ldp	x11, x10, [x10]
  41de28:	add	x8, x8, x9
  41de2c:	ldurb	w8, [x8, #-1]
  41de30:	ldr	x9, [x11, x10, lsl #3]
  41de34:	cmp	w8, #0xa
  41de38:	cset	w8, eq  // eq = none
  41de3c:	str	w8, [x9, #40]
  41de40:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41de44:	ldr	w8, [x8, #96]
  41de48:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41de4c:	str	w8, [x9, #2532]
  41de50:	b	41c7b8 <ferror@plt+0x1abc8>
  41de54:	ldrsw	x8, [x13, #64]
  41de58:	cmp	w8, #0x1
  41de5c:	b.lt	41de88 <ferror@plt+0x1c298>  // b.tstop
  41de60:	ldr	x9, [x3, #56]
  41de64:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41de68:	add	x10, x10, #0x78
  41de6c:	ldp	x11, x10, [x10]
  41de70:	add	x8, x8, x9
  41de74:	ldurb	w8, [x8, #-1]
  41de78:	ldr	x9, [x11, x10, lsl #3]
  41de7c:	cmp	w8, #0xa
  41de80:	cset	w8, eq  // eq = none
  41de84:	str	w8, [x9, #40]
  41de88:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41de8c:	adrp	x9, 456000 <ferror@plt+0x54410>
  41de90:	ldr	x0, [x8, #48]
  41de94:	ldr	x2, [x9, #624]
  41de98:	b	41ed38 <ferror@plt+0x1d148>
  41de9c:	ldrsw	x8, [x13, #64]
  41dea0:	cmp	w8, #0x1
  41dea4:	b.lt	41ded0 <ferror@plt+0x1c2e0>  // b.tstop
  41dea8:	ldr	x9, [x3, #56]
  41deac:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41deb0:	add	x10, x10, #0x78
  41deb4:	ldp	x11, x10, [x10]
  41deb8:	add	x8, x8, x9
  41debc:	ldurb	w8, [x8, #-1]
  41dec0:	ldr	x9, [x11, x10, lsl #3]
  41dec4:	cmp	w8, #0xa
  41dec8:	cset	w8, eq  // eq = none
  41decc:	str	w8, [x9, #40]
  41ded0:	adrp	x1, 444000 <ferror@plt+0x42410>
  41ded4:	add	x1, x1, #0x902
  41ded8:	b	41e3c0 <ferror@plt+0x1c7d0>
  41dedc:	ldrsw	x8, [x13, #64]
  41dee0:	cmp	w8, #0x1
  41dee4:	b.lt	41df10 <ferror@plt+0x1c320>  // b.tstop
  41dee8:	ldr	x9, [x3, #56]
  41deec:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41def0:	add	x10, x10, #0x78
  41def4:	ldp	x11, x10, [x10]
  41def8:	add	x8, x8, x9
  41defc:	ldurb	w8, [x8, #-1]
  41df00:	ldr	x9, [x11, x10, lsl #3]
  41df04:	cmp	w8, #0xa
  41df08:	cset	w8, eq  // eq = none
  41df0c:	str	w8, [x9, #40]
  41df10:	adrp	x0, 444000 <ferror@plt+0x42410>
  41df14:	add	x0, x0, #0x8e2
  41df18:	bl	4116f4 <ferror@plt+0xfb04>
  41df1c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41df20:	add	x9, x9, #0x6c
  41df24:	ldp	w8, w9, [x9]
  41df28:	cmp	w8, w9
  41df2c:	b.ge	420868 <ferror@plt+0x1ec78>  // b.tcont
  41df30:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41df34:	ldr	x0, [x9, #152]
  41df38:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41df3c:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41df40:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41df44:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41df48:	add	x4, x4, #0x50
  41df4c:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41df50:	add	x5, x5, #0x3f4
  41df54:	add	x6, x6, #0x1c0
  41df58:	b	420d2c <ferror@plt+0x1f13c>
  41df5c:	ldrsw	x8, [x13, #64]
  41df60:	cmp	w8, #0x1
  41df64:	b.lt	41df90 <ferror@plt+0x1c3a0>  // b.tstop
  41df68:	ldr	x9, [x3, #56]
  41df6c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41df70:	add	x10, x10, #0x78
  41df74:	ldp	x11, x10, [x10]
  41df78:	add	x8, x8, x9
  41df7c:	ldurb	w8, [x8, #-1]
  41df80:	ldr	x9, [x11, x10, lsl #3]
  41df84:	cmp	w8, #0xa
  41df88:	cset	w8, eq  // eq = none
  41df8c:	str	w8, [x9, #40]
  41df90:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41df94:	ldr	w8, [x8, #96]
  41df98:	b	4204a8 <ferror@plt+0x1e8b8>
  41df9c:	ldrsw	x8, [x13, #64]
  41dfa0:	cmp	w8, #0x1
  41dfa4:	b.lt	41dfd0 <ferror@plt+0x1c3e0>  // b.tstop
  41dfa8:	ldr	x9, [x3, #56]
  41dfac:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dfb0:	add	x10, x10, #0x78
  41dfb4:	ldp	x11, x10, [x10]
  41dfb8:	add	x8, x8, x9
  41dfbc:	ldurb	w8, [x8, #-1]
  41dfc0:	ldr	x9, [x11, x10, lsl #3]
  41dfc4:	cmp	w8, #0xa
  41dfc8:	cset	w8, eq  // eq = none
  41dfcc:	str	w8, [x9, #40]
  41dfd0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dfd4:	ldr	w8, [x8, #96]
  41dfd8:	cbz	w8, 4209e8 <ferror@plt+0x1edf8>
  41dfdc:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41dfe0:	adrp	x1, 426000 <ferror@plt+0x24410>
  41dfe4:	add	x0, x0, #0xa8
  41dfe8:	add	x1, x1, #0xda8
  41dfec:	bl	402428 <ferror@plt+0x838>
  41dff0:	b	420bf8 <ferror@plt+0x1f008>
  41dff4:	ldrsw	x8, [x13, #64]
  41dff8:	cmp	w8, #0x1
  41dffc:	b.lt	41e028 <ferror@plt+0x1c438>  // b.tstop
  41e000:	ldr	x9, [x3, #56]
  41e004:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e008:	add	x10, x10, #0x78
  41e00c:	ldp	x11, x10, [x10]
  41e010:	add	x8, x8, x9
  41e014:	ldurb	w8, [x8, #-1]
  41e018:	ldr	x9, [x11, x10, lsl #3]
  41e01c:	cmp	w8, #0xa
  41e020:	cset	w8, eq  // eq = none
  41e024:	str	w8, [x9, #40]
  41e028:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e02c:	ldr	w8, [x8, #96]
  41e030:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e034:	str	w8, [x9, #2436]
  41e038:	cbz	w8, 41c7b8 <ferror@plt+0x1abc8>
  41e03c:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  41e040:	mov	w9, #0x1                   	// #1
  41e044:	str	w9, [x8, #3108]
  41e048:	b	41c7b8 <ferror@plt+0x1abc8>
  41e04c:	ldrsw	x8, [x13, #64]
  41e050:	cmp	w8, #0x1
  41e054:	b.lt	41e080 <ferror@plt+0x1c490>  // b.tstop
  41e058:	ldr	x9, [x3, #56]
  41e05c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e060:	add	x10, x10, #0x78
  41e064:	ldp	x11, x10, [x10]
  41e068:	add	x8, x8, x9
  41e06c:	ldurb	w8, [x8, #-1]
  41e070:	ldr	x9, [x11, x10, lsl #3]
  41e074:	cmp	w8, #0xa
  41e078:	cset	w8, eq  // eq = none
  41e07c:	str	w8, [x9, #40]
  41e080:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e084:	ldr	w8, [x8, #96]
  41e088:	cbz	w8, 4209fc <ferror@plt+0x1ee0c>
  41e08c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e090:	adrp	x1, 426000 <ferror@plt+0x24410>
  41e094:	add	x0, x0, #0xa8
  41e098:	add	x1, x1, #0xc7e
  41e09c:	bl	402428 <ferror@plt+0x838>
  41e0a0:	b	420bf8 <ferror@plt+0x1f008>
  41e0a4:	ldrsw	x8, [x13, #64]
  41e0a8:	cmp	w8, #0x1
  41e0ac:	b.lt	41e0d8 <ferror@plt+0x1c4e8>  // b.tstop
  41e0b0:	ldr	x9, [x3, #56]
  41e0b4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e0b8:	add	x10, x10, #0x78
  41e0bc:	ldp	x11, x10, [x10]
  41e0c0:	add	x8, x8, x9
  41e0c4:	ldurb	w8, [x8, #-1]
  41e0c8:	ldr	x9, [x11, x10, lsl #3]
  41e0cc:	cmp	w8, #0xa
  41e0d0:	cset	w8, eq  // eq = none
  41e0d4:	str	w8, [x9, #40]
  41e0d8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e0dc:	ldr	w8, [x8, #96]
  41e0e0:	cbz	w8, 420a10 <ferror@plt+0x1ee20>
  41e0e4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e0e8:	adrp	x1, 426000 <ferror@plt+0x24410>
  41e0ec:	add	x0, x0, #0xa8
  41e0f0:	add	x1, x1, #0xd18
  41e0f4:	bl	402428 <ferror@plt+0x838>
  41e0f8:	b	420bf8 <ferror@plt+0x1f008>
  41e0fc:	ldrsw	x8, [x13, #64]
  41e100:	cmp	w8, #0x1
  41e104:	b.lt	41e130 <ferror@plt+0x1c540>  // b.tstop
  41e108:	ldr	x9, [x3, #56]
  41e10c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e110:	add	x10, x10, #0x78
  41e114:	ldp	x11, x10, [x10]
  41e118:	add	x8, x8, x9
  41e11c:	ldurb	w8, [x8, #-1]
  41e120:	ldr	x9, [x11, x10, lsl #3]
  41e124:	cmp	w8, #0xa
  41e128:	cset	w8, eq  // eq = none
  41e12c:	str	w8, [x9, #40]
  41e130:	adrp	x9, 45e000 <ferror@plt+0x5c410>
  41e134:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41e138:	ldr	x9, [x9, #3608]
  41e13c:	ldr	w19, [x8, #1332]
  41e140:	adrp	x10, 428000 <ferror@plt+0x26410>
  41e144:	add	x10, x10, #0x77
  41e148:	cmp	x9, #0x0
  41e14c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e150:	add	w2, w19, #0x1
  41e154:	csel	x1, x10, x9, eq  // eq = none
  41e158:	add	x0, x0, #0x128
  41e15c:	str	w2, [x8, #1332]
  41e160:	bl	401f04 <ferror@plt+0x314>
  41e164:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e168:	add	x9, x9, #0x6c
  41e16c:	ldp	w8, w9, [x9]
  41e170:	str	w19, [sp, #76]
  41e174:	cmp	w8, w9
  41e178:	b.ge	42088c <ferror@plt+0x1ec9c>  // b.tcont
  41e17c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e180:	ldr	x0, [x9, #152]
  41e184:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e188:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41e18c:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41e190:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41e194:	add	x4, x4, #0x50
  41e198:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41e19c:	add	x5, x5, #0x3f4
  41e1a0:	add	x6, x6, #0x1c0
  41e1a4:	b	420d80 <ferror@plt+0x1f190>
  41e1a8:	ldrsw	x8, [x13, #64]
  41e1ac:	cmp	w8, #0x1
  41e1b0:	b.lt	41e1dc <ferror@plt+0x1c5ec>  // b.tstop
  41e1b4:	ldr	x9, [x3, #56]
  41e1b8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e1bc:	add	x10, x10, #0x78
  41e1c0:	ldp	x11, x10, [x10]
  41e1c4:	add	x8, x8, x9
  41e1c8:	ldurb	w8, [x8, #-1]
  41e1cc:	ldr	x9, [x11, x10, lsl #3]
  41e1d0:	cmp	w8, #0xa
  41e1d4:	cset	w8, eq  // eq = none
  41e1d8:	str	w8, [x9, #40]
  41e1dc:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  41e1e0:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  41e1e4:	ldr	x8, [x8, #1680]
  41e1e8:	ldr	x9, [x9, #1688]
  41e1ec:	ldr	w8, [x8, x9, lsl #2]
  41e1f0:	tbz	w8, #2, 42289c <ferror@plt+0x20cac>
  41e1f4:	ldr	x0, [x3, #56]
  41e1f8:	mov	w1, #0x7c                  	// #124
  41e1fc:	str	x0, [sp, #56]
  41e200:	bl	401a70 <strchr@plt>
  41e204:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e208:	ldr	x9, [sp, #56]
  41e20c:	add	x4, x4, #0x50
  41e210:	ldrb	w8, [x4]
  41e214:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41e218:	sub	w9, w0, w9
  41e21c:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41e220:	add	x10, x25, w9, sxtw
  41e224:	strb	w8, [x19]
  41e228:	str	x10, [x4, #56]
  41e22c:	str	x25, [x3, #56]
  41e230:	str	w9, [x13, #64]
  41e234:	ldrb	w8, [x10]
  41e238:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41e23c:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41e240:	add	x6, x6, #0x1c0
  41e244:	add	x5, x5, #0x3f4
  41e248:	strb	w8, [x4]
  41e24c:	strb	wzr, [x10]
  41e250:	str	x10, [x4, #56]
  41e254:	b	41c7b8 <ferror@plt+0x1abc8>
  41e258:	ldrsw	x8, [x13, #64]
  41e25c:	ldr	x0, [x3, #56]
  41e260:	cmp	w8, #0x1
  41e264:	b.lt	41e28c <ferror@plt+0x1c69c>  // b.tstop
  41e268:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e26c:	add	x9, x9, #0x78
  41e270:	ldp	x10, x9, [x9]
  41e274:	add	x8, x8, x0
  41e278:	ldurb	w8, [x8, #-1]
  41e27c:	ldr	x9, [x10, x9, lsl #3]
  41e280:	cmp	w8, #0xa
  41e284:	cset	w8, eq  // eq = none
  41e288:	str	w8, [x9, #40]
  41e28c:	bl	4116f4 <ferror@plt+0xfb04>
  41e290:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e294:	add	x9, x9, #0x6c
  41e298:	ldp	w8, w9, [x9]
  41e29c:	cmp	w8, w9
  41e2a0:	b.ge	4208b0 <ferror@plt+0x1ecc0>  // b.tcont
  41e2a4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e2a8:	ldr	x0, [x9, #152]
  41e2ac:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e2b0:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41e2b4:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41e2b8:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41e2bc:	add	x4, x4, #0x50
  41e2c0:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41e2c4:	add	x5, x5, #0x3f4
  41e2c8:	add	x6, x6, #0x1c0
  41e2cc:	b	420df8 <ferror@plt+0x1f208>
  41e2d0:	ldrsw	x8, [x13, #64]
  41e2d4:	cmp	w8, #0x1
  41e2d8:	b.lt	41e304 <ferror@plt+0x1c714>  // b.tstop
  41e2dc:	ldr	x9, [x3, #56]
  41e2e0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e2e4:	add	x10, x10, #0x78
  41e2e8:	ldp	x11, x10, [x10]
  41e2ec:	add	x8, x8, x9
  41e2f0:	ldurb	w8, [x8, #-1]
  41e2f4:	ldr	x9, [x11, x10, lsl #3]
  41e2f8:	cmp	w8, #0xa
  41e2fc:	cset	w8, eq  // eq = none
  41e300:	str	w8, [x9, #40]
  41e304:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e308:	ldr	w8, [x8, #96]
  41e30c:	cbz	w8, 420a24 <ferror@plt+0x1ee34>
  41e310:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e314:	adrp	x1, 426000 <ferror@plt+0x24410>
  41e318:	add	x0, x0, #0xa8
  41e31c:	add	x1, x1, #0xd77
  41e320:	bl	402428 <ferror@plt+0x838>
  41e324:	b	420bf8 <ferror@plt+0x1f008>
  41e328:	ldrsw	x8, [x13, #64]
  41e32c:	cmp	w8, #0x1
  41e330:	b.lt	41e35c <ferror@plt+0x1c76c>  // b.tstop
  41e334:	ldr	x9, [x3, #56]
  41e338:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e33c:	add	x10, x10, #0x78
  41e340:	ldp	x11, x10, [x10]
  41e344:	add	x8, x8, x9
  41e348:	ldurb	w8, [x8, #-1]
  41e34c:	ldr	x9, [x11, x10, lsl #3]
  41e350:	cmp	w8, #0xa
  41e354:	cset	w8, eq  // eq = none
  41e358:	str	w8, [x9, #40]
  41e35c:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e360:	ldr	w8, [x19, #96]
  41e364:	cbz	w8, 420a38 <ferror@plt+0x1ee48>
  41e368:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e36c:	adrp	x1, 426000 <ferror@plt+0x24410>
  41e370:	add	x0, x0, #0xa8
  41e374:	add	x1, x1, #0xc55
  41e378:	mov	x2, xzr
  41e37c:	bl	4022f0 <ferror@plt+0x700>
  41e380:	b	420a4c <ferror@plt+0x1ee5c>
  41e384:	ldrsw	x8, [x13, #64]
  41e388:	cmp	w8, #0x1
  41e38c:	b.lt	41e3b8 <ferror@plt+0x1c7c8>  // b.tstop
  41e390:	ldr	x9, [x3, #56]
  41e394:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e398:	add	x10, x10, #0x78
  41e39c:	ldp	x11, x10, [x10]
  41e3a0:	add	x8, x8, x9
  41e3a4:	ldurb	w8, [x8, #-1]
  41e3a8:	ldr	x9, [x11, x10, lsl #3]
  41e3ac:	cmp	w8, #0xa
  41e3b0:	cset	w8, eq  // eq = none
  41e3b4:	str	w8, [x9, #40]
  41e3b8:	adrp	x1, 444000 <ferror@plt+0x42410>
  41e3bc:	add	x1, x1, #0x8e7
  41e3c0:	mov	w2, #0x5                   	// #5
  41e3c4:	mov	x0, xzr
  41e3c8:	bl	401ae0 <dcgettext@plt>
  41e3cc:	bl	416fb4 <ferror@plt+0x153c4>
  41e3d0:	b	420bf8 <ferror@plt+0x1f008>
  41e3d4:	ldrsw	x8, [x13, #64]
  41e3d8:	ldr	x0, [x3, #56]
  41e3dc:	cmp	w8, #0x1
  41e3e0:	b.lt	41e408 <ferror@plt+0x1c818>  // b.tstop
  41e3e4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e3e8:	add	x9, x9, #0x78
  41e3ec:	ldp	x10, x9, [x9]
  41e3f0:	add	x8, x8, x0
  41e3f4:	ldurb	w8, [x8, #-1]
  41e3f8:	ldr	x9, [x10, x9, lsl #3]
  41e3fc:	cmp	w8, #0xa
  41e400:	cset	w8, eq  // eq = none
  41e404:	str	w8, [x9, #40]
  41e408:	bl	4116f4 <ferror@plt+0xfb04>
  41e40c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e410:	mov	w9, #0x35                  	// #53
  41e414:	str	w9, [x8, #88]
  41e418:	b	420bf8 <ferror@plt+0x1f008>
  41e41c:	ldrsw	x8, [x13, #64]
  41e420:	ldr	x0, [x3, #56]
  41e424:	cmp	w8, #0x1
  41e428:	b.lt	41e450 <ferror@plt+0x1c860>  // b.tstop
  41e42c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e430:	add	x9, x9, #0x78
  41e434:	ldp	x10, x9, [x9]
  41e438:	add	x8, x8, x0
  41e43c:	ldurb	w8, [x8, #-1]
  41e440:	ldr	x9, [x10, x9, lsl #3]
  41e444:	cmp	w8, #0xa
  41e448:	cset	w8, eq  // eq = none
  41e44c:	str	w8, [x9, #40]
  41e450:	bl	4116f4 <ferror@plt+0xfb04>
  41e454:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e458:	mov	w9, #0x1f                  	// #31
  41e45c:	str	w9, [x8, #88]
  41e460:	b	420bf8 <ferror@plt+0x1f008>
  41e464:	ldrsw	x8, [x13, #64]
  41e468:	cmp	w8, #0x1
  41e46c:	b.lt	41e498 <ferror@plt+0x1c8a8>  // b.tstop
  41e470:	ldr	x9, [x3, #56]
  41e474:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e478:	add	x10, x10, #0x78
  41e47c:	ldp	x11, x10, [x10]
  41e480:	add	x8, x8, x9
  41e484:	ldurb	w8, [x8, #-1]
  41e488:	ldr	x9, [x11, x10, lsl #3]
  41e48c:	cmp	w8, #0xa
  41e490:	cset	w8, eq  // eq = none
  41e494:	str	w8, [x9, #40]
  41e498:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  41e49c:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  41e4a0:	ldr	x8, [x8, #1680]
  41e4a4:	ldr	x9, [x9, #1688]
  41e4a8:	ldr	w8, [x8, x9, lsl #2]
  41e4ac:	tbz	w8, #2, 422838 <ferror@plt+0x20c48>
  41e4b0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e4b4:	add	x9, x9, #0x6c
  41e4b8:	ldp	w8, w9, [x9]
  41e4bc:	cmp	w8, w9
  41e4c0:	b.ge	420824 <ferror@plt+0x1ec34>  // b.tcont
  41e4c4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e4c8:	ldr	x0, [x9, #152]
  41e4cc:	b	420cd8 <ferror@plt+0x1f0e8>
  41e4d0:	ldrsw	x8, [x13, #64]
  41e4d4:	cmp	w8, #0x1
  41e4d8:	b.lt	41e504 <ferror@plt+0x1c914>  // b.tstop
  41e4dc:	ldr	x9, [x3, #56]
  41e4e0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e4e4:	add	x10, x10, #0x78
  41e4e8:	ldp	x11, x10, [x10]
  41e4ec:	add	x8, x8, x9
  41e4f0:	ldurb	w8, [x8, #-1]
  41e4f4:	ldr	x9, [x11, x10, lsl #3]
  41e4f8:	cmp	w8, #0xa
  41e4fc:	cset	w8, eq  // eq = none
  41e500:	str	w8, [x9, #40]
  41e504:	ldr	w8, [x4, #12]
  41e508:	ldrb	w9, [x4]
  41e50c:	add	x10, x25, #0x2
  41e510:	mov	w11, #0x2                   	// #2
  41e514:	sub	w8, w8, #0x1
  41e518:	str	w8, [x4, #12]
  41e51c:	strb	w9, [x19]
  41e520:	str	x10, [x4, #56]
  41e524:	str	x25, [x3, #56]
  41e528:	str	w11, [x13, #64]
  41e52c:	ldrb	w8, [x25, #2]
  41e530:	strb	w8, [x4]
  41e534:	strb	wzr, [x25, #2]
  41e538:	str	x10, [x4, #56]
  41e53c:	b	41c7b8 <ferror@plt+0x1abc8>
  41e540:	ldrsw	x8, [x13, #64]
  41e544:	cmp	w8, #0x1
  41e548:	b.lt	41e574 <ferror@plt+0x1c984>  // b.tstop
  41e54c:	ldr	x9, [x3, #56]
  41e550:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e554:	add	x10, x10, #0x78
  41e558:	ldp	x11, x10, [x10]
  41e55c:	add	x8, x8, x9
  41e560:	ldurb	w8, [x8, #-1]
  41e564:	ldr	x9, [x11, x10, lsl #3]
  41e568:	cmp	w8, #0xa
  41e56c:	cset	w8, eq  // eq = none
  41e570:	str	w8, [x9, #40]
  41e574:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e578:	ldr	w8, [x8, #96]
  41e57c:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41e580:	str	w8, [x9, #2624]
  41e584:	b	41c7b8 <ferror@plt+0x1abc8>
  41e588:	ldrsw	x8, [x13, #64]
  41e58c:	cmp	w8, #0x1
  41e590:	b.lt	41e5bc <ferror@plt+0x1c9cc>  // b.tstop
  41e594:	ldr	x9, [x3, #56]
  41e598:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e59c:	add	x10, x10, #0x78
  41e5a0:	ldp	x11, x10, [x10]
  41e5a4:	add	x8, x8, x9
  41e5a8:	ldurb	w8, [x8, #-1]
  41e5ac:	ldr	x9, [x11, x10, lsl #3]
  41e5b0:	cmp	w8, #0xa
  41e5b4:	cset	w8, eq  // eq = none
  41e5b8:	str	w8, [x9, #40]
  41e5bc:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  41e5c0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e5c4:	ldr	w8, [x9, #1332]
  41e5c8:	ldr	w11, [x10, #108]
  41e5cc:	add	w12, w8, #0x1
  41e5d0:	sub	w8, w11, #0x1
  41e5d4:	cmp	w11, #0x0
  41e5d8:	str	w12, [x9, #1332]
  41e5dc:	str	w8, [x10, #108]
  41e5e0:	b.gt	41fd8c <ferror@plt+0x1e19c>
  41e5e4:	b	4229e4 <ferror@plt+0x20df4>
  41e5e8:	ldrsw	x8, [x13, #64]
  41e5ec:	cmp	w8, #0x1
  41e5f0:	b.lt	41e61c <ferror@plt+0x1ca2c>  // b.tstop
  41e5f4:	ldr	x9, [x3, #56]
  41e5f8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e5fc:	add	x10, x10, #0x78
  41e600:	ldp	x11, x10, [x10]
  41e604:	add	x8, x8, x9
  41e608:	ldurb	w8, [x8, #-1]
  41e60c:	ldr	x9, [x11, x10, lsl #3]
  41e610:	cmp	w8, #0xa
  41e614:	cset	w8, eq  // eq = none
  41e618:	str	w8, [x9, #40]
  41e61c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e620:	ldr	w8, [x8, #96]
  41e624:	cbz	w8, 420a5c <ferror@plt+0x1ee6c>
  41e628:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e62c:	adrp	x1, 444000 <ferror@plt+0x42410>
  41e630:	add	x0, x0, #0xa8
  41e634:	add	x1, x1, #0x9e9
  41e638:	bl	402428 <ferror@plt+0x838>
  41e63c:	b	420bf8 <ferror@plt+0x1f008>
  41e640:	ldrsw	x8, [x13, #64]
  41e644:	cmp	w8, #0x1
  41e648:	b.lt	41e674 <ferror@plt+0x1ca84>  // b.tstop
  41e64c:	ldr	x9, [x3, #56]
  41e650:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e654:	add	x10, x10, #0x78
  41e658:	ldp	x11, x10, [x10]
  41e65c:	add	x8, x8, x9
  41e660:	ldurb	w8, [x8, #-1]
  41e664:	ldr	x9, [x11, x10, lsl #3]
  41e668:	cmp	w8, #0xa
  41e66c:	cset	w8, eq  // eq = none
  41e670:	str	w8, [x9, #40]
  41e674:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e678:	ldr	w8, [x8, #96]
  41e67c:	cbz	w8, 420a70 <ferror@plt+0x1ee80>
  41e680:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e684:	adrp	x1, 444000 <ferror@plt+0x42410>
  41e688:	add	x0, x0, #0xa8
  41e68c:	add	x1, x1, #0xa0f
  41e690:	bl	402428 <ferror@plt+0x838>
  41e694:	b	420bf8 <ferror@plt+0x1f008>
  41e698:	ldrsw	x8, [x13, #64]
  41e69c:	cmp	w8, #0x1
  41e6a0:	b.lt	41e6cc <ferror@plt+0x1cadc>  // b.tstop
  41e6a4:	ldr	x9, [x3, #56]
  41e6a8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e6ac:	add	x10, x10, #0x78
  41e6b0:	ldp	x11, x10, [x10]
  41e6b4:	add	x8, x8, x9
  41e6b8:	ldurb	w8, [x8, #-1]
  41e6bc:	ldr	x9, [x11, x10, lsl #3]
  41e6c0:	cmp	w8, #0xa
  41e6c4:	cset	w8, eq  // eq = none
  41e6c8:	str	w8, [x9, #40]
  41e6cc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e6d0:	ldr	w8, [x8, #96]
  41e6d4:	cbz	w8, 420a84 <ferror@plt+0x1ee94>
  41e6d8:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e6dc:	adrp	x1, 426000 <ferror@plt+0x24410>
  41e6e0:	add	x0, x0, #0xa8
  41e6e4:	add	x1, x1, #0xdb9
  41e6e8:	bl	402428 <ferror@plt+0x838>
  41e6ec:	b	420bf8 <ferror@plt+0x1f008>
  41e6f0:	ldrsw	x8, [x13, #64]
  41e6f4:	cmp	w8, #0x1
  41e6f8:	b.lt	41e724 <ferror@plt+0x1cb34>  // b.tstop
  41e6fc:	ldr	x9, [x3, #56]
  41e700:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e704:	add	x10, x10, #0x78
  41e708:	ldp	x11, x10, [x10]
  41e70c:	add	x8, x8, x9
  41e710:	ldurb	w8, [x8, #-1]
  41e714:	ldr	x9, [x11, x10, lsl #3]
  41e718:	cmp	w8, #0xa
  41e71c:	cset	w8, eq  // eq = none
  41e720:	str	w8, [x9, #40]
  41e724:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e728:	ldr	w8, [x8, #96]
  41e72c:	mov	w9, #0x100                 	// #256
  41e730:	mov	w10, #0x80                  	// #128
  41e734:	cmp	w8, #0x0
  41e738:	csel	w8, w10, w9, eq  // eq = none
  41e73c:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41e740:	str	w8, [x9, #3008]
  41e744:	b	41c7b8 <ferror@plt+0x1abc8>
  41e748:	ldrsw	x8, [x13, #64]
  41e74c:	cmp	w8, #0x1
  41e750:	b.lt	41e77c <ferror@plt+0x1cb8c>  // b.tstop
  41e754:	ldr	x9, [x3, #56]
  41e758:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e75c:	add	x10, x10, #0x78
  41e760:	ldp	x11, x10, [x10]
  41e764:	add	x8, x8, x9
  41e768:	ldurb	w8, [x8, #-1]
  41e76c:	ldr	x9, [x11, x10, lsl #3]
  41e770:	cmp	w8, #0xa
  41e774:	cset	w8, eq  // eq = none
  41e778:	str	w8, [x9, #40]
  41e77c:	adrp	x8, 456000 <ferror@plt+0x54410>
  41e780:	ldr	x0, [x8, #624]
  41e784:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e788:	ldr	x1, [x9, #48]
  41e78c:	bl	4017a0 <fputs@plt>
  41e790:	b	420bf8 <ferror@plt+0x1f008>
  41e794:	ldrsw	x8, [x13, #64]
  41e798:	cmp	w8, #0x1
  41e79c:	b.lt	41e7c8 <ferror@plt+0x1cbd8>  // b.tstop
  41e7a0:	ldr	x9, [x3, #56]
  41e7a4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e7a8:	add	x10, x10, #0x78
  41e7ac:	ldp	x11, x10, [x10]
  41e7b0:	add	x8, x8, x9
  41e7b4:	ldurb	w8, [x8, #-1]
  41e7b8:	ldr	x9, [x11, x10, lsl #3]
  41e7bc:	cmp	w8, #0xa
  41e7c0:	cset	w8, eq  // eq = none
  41e7c4:	str	w8, [x9, #40]
  41e7c8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e7cc:	ldr	w8, [x8, #96]
  41e7d0:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  41e7d4:	str	w8, [x9, #592]
  41e7d8:	b	41c7b8 <ferror@plt+0x1abc8>
  41e7dc:	ldrsw	x8, [x13, #64]
  41e7e0:	cmp	w8, #0x1
  41e7e4:	b.lt	41e810 <ferror@plt+0x1cc20>  // b.tstop
  41e7e8:	ldr	x9, [x3, #56]
  41e7ec:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e7f0:	add	x10, x10, #0x78
  41e7f4:	ldp	x11, x10, [x10]
  41e7f8:	add	x8, x8, x9
  41e7fc:	ldurb	w8, [x8, #-1]
  41e800:	ldr	x9, [x11, x10, lsl #3]
  41e804:	cmp	w8, #0xa
  41e808:	cset	w8, eq  // eq = none
  41e80c:	str	w8, [x9, #40]
  41e810:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e814:	mov	x9, #0x21                  	// #33
  41e818:	add	x8, x8, #0x48
  41e81c:	movk	x9, #0x1, lsl #32
  41e820:	strb	wzr, [x8]
  41e824:	str	x9, [x8, #16]
  41e828:	mov	w8, #0x1                   	// #1
  41e82c:	str	w8, [sp, #80]
  41e830:	b	41c7b8 <ferror@plt+0x1abc8>
  41e834:	ldrsw	x8, [x13, #64]
  41e838:	cmp	w8, #0x1
  41e83c:	b.lt	41e868 <ferror@plt+0x1cc78>  // b.tstop
  41e840:	ldr	x9, [x3, #56]
  41e844:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e848:	add	x10, x10, #0x78
  41e84c:	ldp	x11, x10, [x10]
  41e850:	add	x8, x8, x9
  41e854:	ldurb	w8, [x8, #-1]
  41e858:	ldr	x9, [x11, x10, lsl #3]
  41e85c:	cmp	w8, #0xa
  41e860:	cset	w8, eq  // eq = none
  41e864:	str	w8, [x9, #40]
  41e868:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e86c:	ldr	w8, [x8, #96]
  41e870:	cbz	w8, 420a98 <ferror@plt+0x1eea8>
  41e874:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e878:	adrp	x1, 426000 <ferror@plt+0x24410>
  41e87c:	add	x0, x0, #0xa8
  41e880:	add	x1, x1, #0xd2b
  41e884:	bl	402428 <ferror@plt+0x838>
  41e888:	b	420bf8 <ferror@plt+0x1f008>
  41e88c:	ldrsw	x8, [x13, #64]
  41e890:	cmp	w8, #0x1
  41e894:	b.lt	41e8c0 <ferror@plt+0x1ccd0>  // b.tstop
  41e898:	ldr	x9, [x3, #56]
  41e89c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e8a0:	add	x10, x10, #0x78
  41e8a4:	ldp	x11, x10, [x10]
  41e8a8:	add	x8, x8, x9
  41e8ac:	ldurb	w8, [x8, #-1]
  41e8b0:	ldr	x9, [x11, x10, lsl #3]
  41e8b4:	cmp	w8, #0xa
  41e8b8:	cset	w8, eq  // eq = none
  41e8bc:	str	w8, [x9, #40]
  41e8c0:	adrp	x1, 444000 <ferror@plt+0x42410>
  41e8c4:	add	x1, x1, #0xa9a
  41e8c8:	b	41f2e0 <ferror@plt+0x1d6f0>
  41e8cc:	ldrsw	x8, [x13, #64]
  41e8d0:	cmp	w8, #0x1
  41e8d4:	b.lt	41e900 <ferror@plt+0x1cd10>  // b.tstop
  41e8d8:	ldr	x9, [x3, #56]
  41e8dc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e8e0:	add	x10, x10, #0x78
  41e8e4:	ldp	x11, x10, [x10]
  41e8e8:	add	x8, x8, x9
  41e8ec:	ldurb	w8, [x8, #-1]
  41e8f0:	ldr	x9, [x11, x10, lsl #3]
  41e8f4:	cmp	w8, #0xa
  41e8f8:	cset	w8, eq  // eq = none
  41e8fc:	str	w8, [x9, #40]
  41e900:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e904:	ldr	w8, [x8, #96]
  41e908:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41e90c:	str	w8, [x9, #3108]
  41e910:	b	41c7b8 <ferror@plt+0x1abc8>
  41e914:	ldrsw	x8, [x13, #64]
  41e918:	cmp	w8, #0x1
  41e91c:	b.lt	41e948 <ferror@plt+0x1cd58>  // b.tstop
  41e920:	ldr	x9, [x3, #56]
  41e924:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e928:	add	x10, x10, #0x78
  41e92c:	ldp	x11, x10, [x10]
  41e930:	add	x8, x8, x9
  41e934:	ldurb	w8, [x8, #-1]
  41e938:	ldr	x9, [x11, x10, lsl #3]
  41e93c:	cmp	w8, #0xa
  41e940:	cset	w8, eq  // eq = none
  41e944:	str	w8, [x9, #40]
  41e948:	adrp	x25, 45e000 <ferror@plt+0x5c410>
  41e94c:	ldr	x0, [x25, #3608]
  41e950:	bl	401a30 <free@plt>
  41e954:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x7330>
  41e958:	ldr	x8, [x8, #56]
  41e95c:	add	x0, x8, #0x1
  41e960:	bl	4117d4 <ferror@plt+0xfbe4>
  41e964:	mov	x19, x0
  41e968:	str	x0, [x25, #3608]
  41e96c:	bl	401790 <strlen@plt>
  41e970:	add	x8, x0, x19
  41e974:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41e978:	sturb	wzr, [x8, #-1]
  41e97c:	b	420bfc <ferror@plt+0x1f00c>
  41e980:	ldrsw	x8, [x13, #64]
  41e984:	ldr	x0, [x3, #56]
  41e988:	cmp	w8, #0x1
  41e98c:	b.lt	41e9b4 <ferror@plt+0x1cdc4>  // b.tstop
  41e990:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e994:	add	x9, x9, #0x78
  41e998:	ldp	x10, x9, [x9]
  41e99c:	add	x8, x8, x0
  41e9a0:	ldurb	w8, [x8, #-1]
  41e9a4:	ldr	x9, [x10, x9, lsl #3]
  41e9a8:	cmp	w8, #0xa
  41e9ac:	cset	w8, eq  // eq = none
  41e9b0:	str	w8, [x9, #40]
  41e9b4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41e9b8:	ldr	w9, [x8, #1332]
  41e9bc:	add	w9, w9, #0x1
  41e9c0:	str	w9, [x8, #1332]
  41e9c4:	bl	4116f4 <ferror@plt+0xfb04>
  41e9c8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e9cc:	ldr	w8, [x8, #92]
  41e9d0:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e9d4:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41e9d8:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41e9dc:	cmp	w8, #0x0
  41e9e0:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41e9e4:	add	x4, x4, #0x50
  41e9e8:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41e9ec:	add	x5, x5, #0x3f4
  41e9f0:	add	x6, x6, #0x1c0
  41e9f4:	b.gt	41c7b8 <ferror@plt+0x1abc8>
  41e9f8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41e9fc:	ldrb	w8, [x8, #76]
  41ea00:	cmp	w8, #0x1
  41ea04:	b.ne	41ee6c <ferror@plt+0x1d27c>  // b.any
  41ea08:	adrp	x0, 429000 <ferror@plt+0x27410>
  41ea0c:	add	x0, x0, #0xad
  41ea10:	bl	4116f4 <ferror@plt+0xfb04>
  41ea14:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41ea18:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41ea1c:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ea20:	add	x6, x6, #0x1c0
  41ea24:	add	x5, x5, #0x3f4
  41ea28:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41ea2c:	add	x4, x4, #0x50
  41ea30:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41ea34:	b	41ee6c <ferror@plt+0x1d27c>
  41ea38:	ldrsw	x8, [x13, #64]
  41ea3c:	cmp	w8, #0x1
  41ea40:	b.lt	41ea6c <ferror@plt+0x1ce7c>  // b.tstop
  41ea44:	ldr	x9, [x3, #56]
  41ea48:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ea4c:	add	x10, x10, #0x78
  41ea50:	ldp	x11, x10, [x10]
  41ea54:	add	x8, x8, x9
  41ea58:	ldurb	w8, [x8, #-1]
  41ea5c:	ldr	x9, [x11, x10, lsl #3]
  41ea60:	cmp	w8, #0xa
  41ea64:	cset	w8, eq  // eq = none
  41ea68:	str	w8, [x9, #40]
  41ea6c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ea70:	ldr	w8, [x8, #96]
  41ea74:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  41ea78:	str	w8, [x9, #584]
  41ea7c:	b	41c7b8 <ferror@plt+0x1abc8>
  41ea80:	ldrsw	x8, [x13, #64]
  41ea84:	cmp	w8, #0x1
  41ea88:	b.lt	41eab4 <ferror@plt+0x1cec4>  // b.tstop
  41ea8c:	ldr	x9, [x3, #56]
  41ea90:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ea94:	add	x10, x10, #0x78
  41ea98:	ldp	x11, x10, [x10]
  41ea9c:	add	x8, x8, x9
  41eaa0:	ldurb	w8, [x8, #-1]
  41eaa4:	ldr	x9, [x11, x10, lsl #3]
  41eaa8:	cmp	w8, #0xa
  41eaac:	cset	w8, eq  // eq = none
  41eab0:	str	w8, [x9, #40]
  41eab4:	adrp	x0, 444000 <ferror@plt+0x42410>
  41eab8:	add	x0, x0, #0x95c
  41eabc:	bl	4116f4 <ferror@plt+0xfb04>
  41eac0:	b	420bf8 <ferror@plt+0x1f008>
  41eac4:	ldrsw	x8, [x13, #64]
  41eac8:	cmp	w8, #0x1
  41eacc:	b.lt	41eaf8 <ferror@plt+0x1cf08>  // b.tstop
  41ead0:	ldr	x9, [x3, #56]
  41ead4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ead8:	add	x10, x10, #0x78
  41eadc:	ldp	x11, x10, [x10]
  41eae0:	add	x8, x8, x9
  41eae4:	ldurb	w8, [x8, #-1]
  41eae8:	ldr	x9, [x11, x10, lsl #3]
  41eaec:	cmp	w8, #0xa
  41eaf0:	cset	w8, eq  // eq = none
  41eaf4:	str	w8, [x9, #40]
  41eaf8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41eafc:	ldr	w8, [x8, #96]
  41eb00:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41eb04:	str	w8, [x9, #2648]
  41eb08:	b	41c7b8 <ferror@plt+0x1abc8>
  41eb0c:	ldrsw	x8, [x13, #64]
  41eb10:	cmp	w8, #0x1
  41eb14:	b.lt	41eb40 <ferror@plt+0x1cf50>  // b.tstop
  41eb18:	ldr	x9, [x3, #56]
  41eb1c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41eb20:	add	x10, x10, #0x78
  41eb24:	ldp	x11, x10, [x10]
  41eb28:	add	x8, x8, x9
  41eb2c:	ldurb	w8, [x8, #-1]
  41eb30:	ldr	x9, [x11, x10, lsl #3]
  41eb34:	cmp	w8, #0xa
  41eb38:	cset	w8, eq  // eq = none
  41eb3c:	str	w8, [x9, #40]
  41eb40:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41eb44:	ldr	w8, [x8, #96]
  41eb48:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  41eb4c:	str	w8, [x9, #1300]
  41eb50:	b	41c7b8 <ferror@plt+0x1abc8>
  41eb54:	ldrsw	x8, [x13, #64]
  41eb58:	cmp	w8, #0x1
  41eb5c:	b.lt	41eb88 <ferror@plt+0x1cf98>  // b.tstop
  41eb60:	ldr	x9, [x3, #56]
  41eb64:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41eb68:	add	x10, x10, #0x78
  41eb6c:	ldp	x11, x10, [x10]
  41eb70:	add	x8, x8, x9
  41eb74:	ldurb	w8, [x8, #-1]
  41eb78:	ldr	x9, [x11, x10, lsl #3]
  41eb7c:	cmp	w8, #0xa
  41eb80:	cset	w8, eq  // eq = none
  41eb84:	str	w8, [x9, #40]
  41eb88:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41eb8c:	ldr	w9, [x8, #1332]
  41eb90:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41eb94:	mov	w11, #0x1                   	// #1
  41eb98:	str	w11, [x10, #88]
  41eb9c:	add	w9, w9, #0x1
  41eba0:	str	w9, [x8, #1332]
  41eba4:	b	41c7b8 <ferror@plt+0x1abc8>
  41eba8:	ldrsw	x8, [x13, #64]
  41ebac:	cmp	w8, #0x1
  41ebb0:	b.lt	41ebdc <ferror@plt+0x1cfec>  // b.tstop
  41ebb4:	ldr	x9, [x3, #56]
  41ebb8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ebbc:	add	x10, x10, #0x78
  41ebc0:	ldp	x11, x10, [x10]
  41ebc4:	add	x8, x8, x9
  41ebc8:	ldurb	w8, [x8, #-1]
  41ebcc:	ldr	x9, [x11, x10, lsl #3]
  41ebd0:	cmp	w8, #0xa
  41ebd4:	cset	w8, eq  // eq = none
  41ebd8:	str	w8, [x9, #40]
  41ebdc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ebe0:	ldr	w8, [x8, #96]
  41ebe4:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  41ebe8:	cmp	w8, #0x0
  41ebec:	cset	w8, eq  // eq = none
  41ebf0:	str	w8, [x9, #2380]
  41ebf4:	b	41c7b8 <ferror@plt+0x1abc8>
  41ebf8:	ldrsw	x8, [x13, #64]
  41ebfc:	cmp	w8, #0x1
  41ec00:	b.lt	41ec2c <ferror@plt+0x1d03c>  // b.tstop
  41ec04:	ldr	x9, [x3, #56]
  41ec08:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ec0c:	add	x10, x10, #0x78
  41ec10:	ldp	x11, x10, [x10]
  41ec14:	add	x8, x8, x9
  41ec18:	ldurb	w8, [x8, #-1]
  41ec1c:	ldr	x9, [x11, x10, lsl #3]
  41ec20:	cmp	w8, #0xa
  41ec24:	cset	w8, eq  // eq = none
  41ec28:	str	w8, [x9, #40]
  41ec2c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ec30:	ldr	w8, [x8, #96]
  41ec34:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41ec38:	str	w8, [x9, #3112]
  41ec3c:	b	41c7b8 <ferror@plt+0x1abc8>
  41ec40:	ldrsw	x8, [x13, #64]
  41ec44:	cmp	w8, #0x1
  41ec48:	b.lt	41ec74 <ferror@plt+0x1d084>  // b.tstop
  41ec4c:	ldr	x9, [x3, #56]
  41ec50:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ec54:	add	x10, x10, #0x78
  41ec58:	ldp	x11, x10, [x10]
  41ec5c:	add	x8, x8, x9
  41ec60:	ldurb	w8, [x8, #-1]
  41ec64:	ldr	x9, [x11, x10, lsl #3]
  41ec68:	cmp	w8, #0xa
  41ec6c:	cset	w8, eq  // eq = none
  41ec70:	str	w8, [x9, #40]
  41ec74:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ec78:	ldr	w8, [x8, #96]
  41ec7c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ec80:	adrp	x1, 426000 <ferror@plt+0x24410>
  41ec84:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ec88:	add	x0, x0, #0xa8
  41ec8c:	add	x1, x1, #0x638
  41ec90:	str	w8, [x9, #2512]
  41ec94:	cbnz	w8, 420bf0 <ferror@plt+0x1f000>
  41ec98:	b	420c2c <ferror@plt+0x1f03c>
  41ec9c:	ldrsw	x8, [x13, #64]
  41eca0:	cmp	w8, #0x1
  41eca4:	b.lt	41ecd0 <ferror@plt+0x1d0e0>  // b.tstop
  41eca8:	ldr	x9, [x3, #56]
  41ecac:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ecb0:	add	x10, x10, #0x78
  41ecb4:	ldp	x11, x10, [x10]
  41ecb8:	add	x8, x8, x9
  41ecbc:	ldurb	w8, [x8, #-1]
  41ecc0:	ldr	x9, [x11, x10, lsl #3]
  41ecc4:	cmp	w8, #0xa
  41ecc8:	cset	w8, eq  // eq = none
  41eccc:	str	w8, [x9, #40]
  41ecd0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ecd4:	ldr	w8, [x8, #96]
  41ecd8:	cbz	w8, 420aac <ferror@plt+0x1eebc>
  41ecdc:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ece0:	adrp	x1, 426000 <ferror@plt+0x24410>
  41ece4:	add	x0, x0, #0xa8
  41ece8:	add	x1, x1, #0xcb8
  41ecec:	bl	402428 <ferror@plt+0x838>
  41ecf0:	b	420bf8 <ferror@plt+0x1f008>
  41ecf4:	ldrsw	x8, [x13, #64]
  41ecf8:	cmp	w8, #0x1
  41ecfc:	b.lt	41ed28 <ferror@plt+0x1d138>  // b.tstop
  41ed00:	ldr	x9, [x3, #56]
  41ed04:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ed08:	add	x10, x10, #0x78
  41ed0c:	ldp	x11, x10, [x10]
  41ed10:	add	x8, x8, x9
  41ed14:	ldurb	w8, [x8, #-1]
  41ed18:	ldr	x9, [x11, x10, lsl #3]
  41ed1c:	cmp	w8, #0xa
  41ed20:	cset	w8, eq  // eq = none
  41ed24:	str	w8, [x9, #40]
  41ed28:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ed2c:	adrp	x9, 456000 <ferror@plt+0x54410>
  41ed30:	ldr	x0, [x8, #48]
  41ed34:	ldr	x2, [x9, #616]
  41ed38:	adrp	x1, 444000 <ferror@plt+0x42410>
  41ed3c:	add	x1, x1, #0xb5d
  41ed40:	bl	401bc0 <fprintf@plt>
  41ed44:	b	420bf8 <ferror@plt+0x1f008>
  41ed48:	ldrsw	x8, [x13, #64]
  41ed4c:	cmp	w8, #0x1
  41ed50:	b.lt	41ed7c <ferror@plt+0x1d18c>  // b.tstop
  41ed54:	ldr	x9, [x3, #56]
  41ed58:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ed5c:	add	x10, x10, #0x78
  41ed60:	ldp	x11, x10, [x10]
  41ed64:	add	x8, x8, x9
  41ed68:	ldurb	w8, [x8, #-1]
  41ed6c:	ldr	x9, [x11, x10, lsl #3]
  41ed70:	cmp	w8, #0xa
  41ed74:	cset	w8, eq  // eq = none
  41ed78:	str	w8, [x9, #40]
  41ed7c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ed80:	ldr	w8, [x8, #96]
  41ed84:	cbz	w8, 420ac0 <ferror@plt+0x1eed0>
  41ed88:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ed8c:	adrp	x1, 426000 <ferror@plt+0x24410>
  41ed90:	add	x0, x0, #0xa8
  41ed94:	add	x1, x1, #0xdef
  41ed98:	bl	402428 <ferror@plt+0x838>
  41ed9c:	b	420bf8 <ferror@plt+0x1f008>
  41eda0:	ldrsw	x8, [x13, #64]
  41eda4:	ldr	x0, [x3, #56]
  41eda8:	cmp	w8, #0x1
  41edac:	b.lt	41edd4 <ferror@plt+0x1d1e4>  // b.tstop
  41edb0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41edb4:	add	x9, x9, #0x78
  41edb8:	ldp	x10, x9, [x9]
  41edbc:	add	x8, x8, x0
  41edc0:	ldurb	w8, [x8, #-1]
  41edc4:	ldr	x9, [x10, x9, lsl #3]
  41edc8:	cmp	w8, #0xa
  41edcc:	cset	w8, eq  // eq = none
  41edd0:	str	w8, [x9, #40]
  41edd4:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41edd8:	ldr	w9, [x8, #1332]
  41eddc:	add	w9, w9, #0x1
  41ede0:	str	w9, [x8, #1332]
  41ede4:	bl	4116f4 <ferror@plt+0xfb04>
  41ede8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41edec:	ldr	w8, [x8, #92]
  41edf0:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41edf4:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41edf8:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41edfc:	cmp	w8, #0x1
  41ee00:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41ee04:	add	x4, x4, #0x50
  41ee08:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41ee0c:	add	x5, x5, #0x3f4
  41ee10:	add	x6, x6, #0x1c0
  41ee14:	b.lt	41ee2c <ferror@plt+0x1d23c>  // b.tstop
  41ee18:	ldr	w8, [sp, #80]
  41ee1c:	cbz	w8, 41c7b8 <ferror@plt+0x1abc8>
  41ee20:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ee24:	ldrb	w8, [x8, #72]
  41ee28:	cbz	w8, 41c7b8 <ferror@plt+0x1abc8>
  41ee2c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ee30:	ldrb	w8, [x8, #76]
  41ee34:	cmp	w8, #0x1
  41ee38:	b.ne	41ee68 <ferror@plt+0x1d278>  // b.any
  41ee3c:	adrp	x0, 429000 <ferror@plt+0x27410>
  41ee40:	add	x0, x0, #0xad
  41ee44:	bl	4116f4 <ferror@plt+0xfb04>
  41ee48:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41ee4c:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41ee50:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ee54:	add	x6, x6, #0x1c0
  41ee58:	add	x5, x5, #0x3f4
  41ee5c:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41ee60:	add	x4, x4, #0x50
  41ee64:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41ee68:	str	wzr, [sp, #80]
  41ee6c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ee70:	add	x8, x8, #0x4c
  41ee74:	mov	w9, #0x3                   	// #3
  41ee78:	strb	wzr, [x8]
  41ee7c:	str	w9, [x8, #12]
  41ee80:	b	41c7b8 <ferror@plt+0x1abc8>
  41ee84:	ldrsw	x2, [x13, #64]
  41ee88:	ldr	x1, [x3, #56]
  41ee8c:	cmp	w2, #0x1
  41ee90:	b.lt	41eeb8 <ferror@plt+0x1d2c8>  // b.tstop
  41ee94:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ee98:	add	x8, x8, #0x78
  41ee9c:	ldp	x9, x8, [x8]
  41eea0:	add	x10, x2, x1
  41eea4:	ldurb	w10, [x10, #-1]
  41eea8:	ldr	x8, [x9, x8, lsl #3]
  41eeac:	cmp	w10, #0xa
  41eeb0:	cset	w9, eq  // eq = none
  41eeb4:	str	w9, [x8, #40]
  41eeb8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41eebc:	ldr	w9, [x8, #1332]
  41eec0:	add	w9, w9, #0x1
  41eec4:	str	w9, [x8, #1332]
  41eec8:	b	41ffb8 <ferror@plt+0x1e3c8>
  41eecc:	ldrsw	x8, [x13, #64]
  41eed0:	cmp	w8, #0x1
  41eed4:	b.lt	41ef00 <ferror@plt+0x1d310>  // b.tstop
  41eed8:	ldr	x9, [x3, #56]
  41eedc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41eee0:	add	x10, x10, #0x78
  41eee4:	ldp	x11, x10, [x10]
  41eee8:	add	x8, x8, x9
  41eeec:	ldurb	w8, [x8, #-1]
  41eef0:	ldr	x9, [x11, x10, lsl #3]
  41eef4:	cmp	w8, #0xa
  41eef8:	cset	w8, eq  // eq = none
  41eefc:	str	w8, [x9, #40]
  41ef00:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ef04:	ldr	w8, [x8, #96]
  41ef08:	cbz	w8, 420ad4 <ferror@plt+0x1eee4>
  41ef0c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ef10:	adrp	x1, 426000 <ferror@plt+0x24410>
  41ef14:	add	x0, x0, #0xa8
  41ef18:	add	x1, x1, #0xca5
  41ef1c:	bl	402428 <ferror@plt+0x838>
  41ef20:	b	420bf8 <ferror@plt+0x1f008>
  41ef24:	ldrsw	x8, [x13, #64]
  41ef28:	cmp	w8, #0x1
  41ef2c:	b.lt	41ef58 <ferror@plt+0x1d368>  // b.tstop
  41ef30:	ldr	x9, [x3, #56]
  41ef34:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ef38:	add	x10, x10, #0x78
  41ef3c:	ldp	x11, x10, [x10]
  41ef40:	add	x8, x8, x9
  41ef44:	ldurb	w8, [x8, #-1]
  41ef48:	ldr	x9, [x11, x10, lsl #3]
  41ef4c:	cmp	w8, #0xa
  41ef50:	cset	w8, eq  // eq = none
  41ef54:	str	w8, [x9, #40]
  41ef58:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ef5c:	ldr	w8, [x8, #96]
  41ef60:	cbz	w8, 420ae8 <ferror@plt+0x1eef8>
  41ef64:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ef68:	adrp	x1, 426000 <ferror@plt+0x24410>
  41ef6c:	add	x0, x0, #0xa8
  41ef70:	add	x1, x1, #0xd3d
  41ef74:	bl	402428 <ferror@plt+0x838>
  41ef78:	b	420bf8 <ferror@plt+0x1f008>
  41ef7c:	ldrsw	x8, [x13, #64]
  41ef80:	cmp	w8, #0x1
  41ef84:	b.lt	41efb0 <ferror@plt+0x1d3c0>  // b.tstop
  41ef88:	ldr	x9, [x3, #56]
  41ef8c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ef90:	add	x10, x10, #0x78
  41ef94:	ldp	x11, x10, [x10]
  41ef98:	add	x8, x8, x9
  41ef9c:	ldurb	w8, [x8, #-1]
  41efa0:	ldr	x9, [x11, x10, lsl #3]
  41efa4:	cmp	w8, #0xa
  41efa8:	cset	w8, eq  // eq = none
  41efac:	str	w8, [x9, #40]
  41efb0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41efb4:	ldr	w9, [x8, #96]
  41efb8:	cmp	w9, #0x0
  41efbc:	cset	w9, eq  // eq = none
  41efc0:	str	w9, [x8, #96]
  41efc4:	b	41c7b8 <ferror@plt+0x1abc8>
  41efc8:	ldrsw	x8, [x13, #64]
  41efcc:	cmp	w8, #0x1
  41efd0:	b.lt	41effc <ferror@plt+0x1d40c>  // b.tstop
  41efd4:	ldr	x9, [x3, #56]
  41efd8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41efdc:	add	x10, x10, #0x78
  41efe0:	ldp	x11, x10, [x10]
  41efe4:	add	x8, x8, x9
  41efe8:	ldurb	w8, [x8, #-1]
  41efec:	ldr	x9, [x11, x10, lsl #3]
  41eff0:	cmp	w8, #0xa
  41eff4:	cset	w8, eq  // eq = none
  41eff8:	str	w8, [x9, #40]
  41effc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f000:	ldr	w8, [x8, #96]
  41f004:	cbz	w8, 420afc <ferror@plt+0x1ef0c>
  41f008:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f00c:	adrp	x1, 426000 <ferror@plt+0x24410>
  41f010:	add	x0, x0, #0xa8
  41f014:	add	x1, x1, #0xd97
  41f018:	bl	402428 <ferror@plt+0x838>
  41f01c:	b	420bf8 <ferror@plt+0x1f008>
  41f020:	ldrsw	x8, [x13, #64]
  41f024:	cmp	w8, #0x1
  41f028:	b.lt	41f054 <ferror@plt+0x1d464>  // b.tstop
  41f02c:	ldr	x9, [x3, #56]
  41f030:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f034:	add	x10, x10, #0x78
  41f038:	ldp	x11, x10, [x10]
  41f03c:	add	x8, x8, x9
  41f040:	ldurb	w8, [x8, #-1]
  41f044:	ldr	x9, [x11, x10, lsl #3]
  41f048:	cmp	w8, #0xa
  41f04c:	cset	w8, eq  // eq = none
  41f050:	str	w8, [x9, #40]
  41f054:	adrp	x8, 456000 <ferror@plt+0x54410>
  41f058:	ldr	x19, [x8, #616]
  41f05c:	mov	x0, x19
  41f060:	bl	401790 <strlen@plt>
  41f064:	mov	x2, x0
  41f068:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f06c:	add	x0, x0, #0x128
  41f070:	mov	x1, x19
  41f074:	bl	4021ac <ferror@plt+0x5bc>
  41f078:	b	420bf8 <ferror@plt+0x1f008>
  41f07c:	ldrsw	x8, [x13, #64]
  41f080:	cmp	w8, #0x1
  41f084:	b.lt	41f0b0 <ferror@plt+0x1d4c0>  // b.tstop
  41f088:	ldr	x9, [x3, #56]
  41f08c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f090:	add	x10, x10, #0x78
  41f094:	ldp	x11, x10, [x10]
  41f098:	add	x8, x8, x9
  41f09c:	ldurb	w8, [x8, #-1]
  41f0a0:	ldr	x9, [x11, x10, lsl #3]
  41f0a4:	cmp	w8, #0xa
  41f0a8:	cset	w8, eq  // eq = none
  41f0ac:	str	w8, [x9, #40]
  41f0b0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f0b4:	ldr	w8, [x8, #96]
  41f0b8:	cbz	w8, 420b10 <ferror@plt+0x1ef20>
  41f0bc:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f0c0:	adrp	x1, 444000 <ferror@plt+0x42410>
  41f0c4:	add	x0, x0, #0xa8
  41f0c8:	add	x1, x1, #0x9bf
  41f0cc:	bl	402428 <ferror@plt+0x838>
  41f0d0:	b	420bf8 <ferror@plt+0x1f008>
  41f0d4:	ldrsw	x8, [x13, #64]
  41f0d8:	cmp	w8, #0x1
  41f0dc:	b.lt	41f108 <ferror@plt+0x1d518>  // b.tstop
  41f0e0:	ldr	x9, [x3, #56]
  41f0e4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f0e8:	add	x10, x10, #0x78
  41f0ec:	ldp	x11, x10, [x10]
  41f0f0:	add	x8, x8, x9
  41f0f4:	ldurb	w8, [x8, #-1]
  41f0f8:	ldr	x9, [x11, x10, lsl #3]
  41f0fc:	cmp	w8, #0xa
  41f100:	cset	w8, eq  // eq = none
  41f104:	str	w8, [x9, #40]
  41f108:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f10c:	ldr	w8, [x8, #96]
  41f110:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41f114:	str	w8, [x9, #3100]
  41f118:	b	41c7b8 <ferror@plt+0x1abc8>
  41f11c:	ldrsw	x8, [x13, #64]
  41f120:	cmp	w8, #0x1
  41f124:	b.lt	41f150 <ferror@plt+0x1d560>  // b.tstop
  41f128:	ldr	x9, [x3, #56]
  41f12c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f130:	add	x10, x10, #0x78
  41f134:	ldp	x11, x10, [x10]
  41f138:	add	x8, x8, x9
  41f13c:	ldurb	w8, [x8, #-1]
  41f140:	ldr	x9, [x11, x10, lsl #3]
  41f144:	cmp	w8, #0xa
  41f148:	cset	w8, eq  // eq = none
  41f14c:	str	w8, [x9, #40]
  41f150:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f154:	ldr	w8, [x19, #96]
  41f158:	cbz	w8, 420b24 <ferror@plt+0x1ef34>
  41f15c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f160:	adrp	x1, 426000 <ferror@plt+0x24410>
  41f164:	add	x0, x0, #0xa8
  41f168:	add	x1, x1, #0xc3c
  41f16c:	mov	x2, xzr
  41f170:	bl	4022f0 <ferror@plt+0x700>
  41f174:	b	420b38 <ferror@plt+0x1ef48>
  41f178:	ldrsw	x8, [x13, #64]
  41f17c:	cmp	w8, #0x1
  41f180:	b.lt	41f1ac <ferror@plt+0x1d5bc>  // b.tstop
  41f184:	ldr	x9, [x3, #56]
  41f188:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f18c:	add	x10, x10, #0x78
  41f190:	ldp	x11, x10, [x10]
  41f194:	add	x8, x8, x9
  41f198:	ldurb	w8, [x8, #-1]
  41f19c:	ldr	x9, [x11, x10, lsl #3]
  41f1a0:	cmp	w8, #0xa
  41f1a4:	cset	w8, eq  // eq = none
  41f1a8:	str	w8, [x9, #40]
  41f1ac:	adrp	x0, 444000 <ferror@plt+0x42410>
  41f1b0:	add	x0, x0, #0x951
  41f1b4:	bl	4116f4 <ferror@plt+0xfb04>
  41f1b8:	b	420bf8 <ferror@plt+0x1f008>
  41f1bc:	ldrsw	x8, [x13, #64]
  41f1c0:	cmp	w8, #0x1
  41f1c4:	b.lt	41f1f0 <ferror@plt+0x1d600>  // b.tstop
  41f1c8:	ldr	x9, [x3, #56]
  41f1cc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f1d0:	add	x10, x10, #0x78
  41f1d4:	ldp	x11, x10, [x10]
  41f1d8:	add	x8, x8, x9
  41f1dc:	ldurb	w8, [x8, #-1]
  41f1e0:	ldr	x9, [x11, x10, lsl #3]
  41f1e4:	cmp	w8, #0xa
  41f1e8:	cset	w8, eq  // eq = none
  41f1ec:	str	w8, [x9, #40]
  41f1f0:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41f1f4:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  41f1f8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f1fc:	mov	w11, #0x1                   	// #1
  41f200:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  41f204:	str	wzr, [x8, #1320]
  41f208:	str	wzr, [x9, #588]
  41f20c:	str	w11, [x10, #2428]
  41f210:	str	w11, [x12, #3044]
  41f214:	b	41c7b8 <ferror@plt+0x1abc8>
  41f218:	ldrsw	x8, [x13, #64]
  41f21c:	cmp	w8, #0x1
  41f220:	b.lt	41f24c <ferror@plt+0x1d65c>  // b.tstop
  41f224:	ldr	x9, [x3, #56]
  41f228:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f22c:	add	x10, x10, #0x78
  41f230:	ldp	x11, x10, [x10]
  41f234:	add	x8, x8, x9
  41f238:	ldurb	w8, [x8, #-1]
  41f23c:	ldr	x9, [x11, x10, lsl #3]
  41f240:	cmp	w8, #0xa
  41f244:	cset	w8, eq  // eq = none
  41f248:	str	w8, [x9, #40]
  41f24c:	adrp	x0, 444000 <ferror@plt+0x42410>
  41f250:	add	x0, x0, #0x94c
  41f254:	b	41fbbc <ferror@plt+0x1dfcc>
  41f258:	ldrsw	x8, [x13, #64]
  41f25c:	cmp	w8, #0x1
  41f260:	b.lt	41f28c <ferror@plt+0x1d69c>  // b.tstop
  41f264:	ldr	x9, [x3, #56]
  41f268:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f26c:	add	x10, x10, #0x78
  41f270:	ldp	x11, x10, [x10]
  41f274:	add	x8, x8, x9
  41f278:	ldurb	w8, [x8, #-1]
  41f27c:	ldr	x9, [x11, x10, lsl #3]
  41f280:	cmp	w8, #0xa
  41f284:	cset	w8, eq  // eq = none
  41f288:	str	w8, [x9, #40]
  41f28c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41f290:	ldr	w9, [x8, #1332]
  41f294:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  41f298:	mov	w11, #0x1                   	// #1
  41f29c:	str	w11, [x10, #2600]
  41f2a0:	b	41d234 <ferror@plt+0x1b644>
  41f2a4:	ldrsw	x8, [x13, #64]
  41f2a8:	cmp	w8, #0x1
  41f2ac:	b.lt	41f2d8 <ferror@plt+0x1d6e8>  // b.tstop
  41f2b0:	ldr	x9, [x3, #56]
  41f2b4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f2b8:	add	x10, x10, #0x78
  41f2bc:	ldp	x11, x10, [x10]
  41f2c0:	add	x8, x8, x9
  41f2c4:	ldurb	w8, [x8, #-1]
  41f2c8:	ldr	x9, [x11, x10, lsl #3]
  41f2cc:	cmp	w8, #0xa
  41f2d0:	cset	w8, eq  // eq = none
  41f2d4:	str	w8, [x9, #40]
  41f2d8:	adrp	x1, 444000 <ferror@plt+0x42410>
  41f2dc:	add	x1, x1, #0xb64
  41f2e0:	mov	w2, #0x5                   	// #5
  41f2e4:	mov	x0, xzr
  41f2e8:	bl	401ae0 <dcgettext@plt>
  41f2ec:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x7330>
  41f2f0:	ldr	x1, [x8, #56]
  41f2f4:	bl	4172fc <ferror@plt+0x1570c>
  41f2f8:	b	420bf8 <ferror@plt+0x1f008>
  41f2fc:	ldrsw	x8, [x13, #64]
  41f300:	cmp	w8, #0x1
  41f304:	b.lt	41f330 <ferror@plt+0x1d740>  // b.tstop
  41f308:	ldr	x9, [x3, #56]
  41f30c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f310:	add	x10, x10, #0x78
  41f314:	ldp	x11, x10, [x10]
  41f318:	add	x8, x8, x9
  41f31c:	ldurb	w8, [x8, #-1]
  41f320:	ldr	x9, [x11, x10, lsl #3]
  41f324:	cmp	w8, #0xa
  41f328:	cset	w8, eq  // eq = none
  41f32c:	str	w8, [x9, #40]
  41f330:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f334:	ldr	w8, [x8, #96]
  41f338:	cbz	w8, 420b48 <ferror@plt+0x1ef58>
  41f33c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f340:	adrp	x1, 426000 <ferror@plt+0x24410>
  41f344:	add	x0, x0, #0xa8
  41f348:	add	x1, x1, #0xcdc
  41f34c:	bl	402428 <ferror@plt+0x838>
  41f350:	b	420bf8 <ferror@plt+0x1f008>
  41f354:	ldrsw	x8, [x13, #64]
  41f358:	cmp	w8, #0x1
  41f35c:	b.lt	41f388 <ferror@plt+0x1d798>  // b.tstop
  41f360:	ldr	x9, [x3, #56]
  41f364:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f368:	add	x10, x10, #0x78
  41f36c:	ldp	x11, x10, [x10]
  41f370:	add	x8, x8, x9
  41f374:	ldurb	w8, [x8, #-1]
  41f378:	ldr	x9, [x11, x10, lsl #3]
  41f37c:	cmp	w8, #0xa
  41f380:	cset	w8, eq  // eq = none
  41f384:	str	w8, [x9, #40]
  41f388:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f38c:	ldrb	w8, [x8, #72]
  41f390:	tbnz	w8, #0, 41f3b0 <ferror@plt+0x1d7c0>
  41f394:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41f398:	ldr	w9, [x8, #1332]
  41f39c:	mov	w1, #0x1                   	// #1
  41f3a0:	mov	x0, xzr
  41f3a4:	add	w9, w9, #0x1
  41f3a8:	str	w9, [x8, #1332]
  41f3ac:	bl	411ec0 <ferror@plt+0x102d0>
  41f3b0:	adrp	x0, 424000 <ferror@plt+0x22410>
  41f3b4:	add	x0, x0, #0x63
  41f3b8:	bl	4116f4 <ferror@plt+0xfb04>
  41f3bc:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f3c0:	add	x9, x9, #0x6c
  41f3c4:	ldp	w8, w9, [x9]
  41f3c8:	cmp	w8, w9
  41f3cc:	b.ge	4208d4 <ferror@plt+0x1ece4>  // b.tcont
  41f3d0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f3d4:	ldr	x0, [x9, #152]
  41f3d8:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f3dc:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41f3e0:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41f3e4:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41f3e8:	add	x4, x4, #0x50
  41f3ec:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41f3f0:	add	x5, x5, #0x3f4
  41f3f4:	add	x6, x6, #0x1c0
  41f3f8:	b	420e4c <ferror@plt+0x1f25c>
  41f3fc:	ldrsw	x8, [x13, #64]
  41f400:	cmp	w8, #0x1
  41f404:	b.lt	41f430 <ferror@plt+0x1d840>  // b.tstop
  41f408:	ldr	x9, [x3, #56]
  41f40c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f410:	add	x10, x10, #0x78
  41f414:	ldp	x11, x10, [x10]
  41f418:	add	x8, x8, x9
  41f41c:	ldurb	w8, [x8, #-1]
  41f420:	ldr	x9, [x11, x10, lsl #3]
  41f424:	cmp	w8, #0xa
  41f428:	cset	w8, eq  // eq = none
  41f42c:	str	w8, [x9, #40]
  41f430:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f434:	ldr	w8, [x8, #96]
  41f438:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41f43c:	str	w8, [x9, #2672]
  41f440:	b	41c7b8 <ferror@plt+0x1abc8>
  41f444:	ldrsw	x8, [x13, #64]
  41f448:	cmp	w8, #0x1
  41f44c:	b.lt	41f478 <ferror@plt+0x1d888>  // b.tstop
  41f450:	ldr	x9, [x3, #56]
  41f454:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f458:	add	x10, x10, #0x78
  41f45c:	ldp	x11, x10, [x10]
  41f460:	add	x8, x8, x9
  41f464:	ldurb	w8, [x8, #-1]
  41f468:	ldr	x9, [x11, x10, lsl #3]
  41f46c:	cmp	w8, #0xa
  41f470:	cset	w8, eq  // eq = none
  41f474:	str	w8, [x9, #40]
  41f478:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  41f47c:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  41f480:	ldr	x9, [x9, #1688]
  41f484:	ldr	x8, [x8, #1680]
  41f488:	lsl	x9, x9, #2
  41f48c:	ldr	w10, [x8, x9]
  41f490:	and	w10, w10, #0xfffffffd
  41f494:	str	w10, [x8, x9]
  41f498:	b	41c7b8 <ferror@plt+0x1abc8>
  41f49c:	ldrsw	x8, [x13, #64]
  41f4a0:	cmp	w8, #0x1
  41f4a4:	b.lt	41f4d0 <ferror@plt+0x1d8e0>  // b.tstop
  41f4a8:	ldr	x9, [x3, #56]
  41f4ac:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f4b0:	add	x10, x10, #0x78
  41f4b4:	ldp	x11, x10, [x10]
  41f4b8:	add	x8, x8, x9
  41f4bc:	ldurb	w8, [x8, #-1]
  41f4c0:	ldr	x9, [x11, x10, lsl #3]
  41f4c4:	cmp	w8, #0xa
  41f4c8:	cset	w8, eq  // eq = none
  41f4cc:	str	w8, [x9, #40]
  41f4d0:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  41f4d4:	ldr	x8, [x8, #1688]
  41f4d8:	cbnz	x8, 4228cc <ferror@plt+0x20cdc>
  41f4dc:	adrp	x1, 444000 <ferror@plt+0x42410>
  41f4e0:	add	x1, x1, #0xa83
  41f4e4:	mov	w2, #0x5                   	// #5
  41f4e8:	mov	x0, xzr
  41f4ec:	bl	401ae0 <dcgettext@plt>
  41f4f0:	bl	416fb4 <ferror@plt+0x153c4>
  41f4f4:	b	4203b0 <ferror@plt+0x1e7c0>
  41f4f8:	ldrsw	x8, [x13, #64]
  41f4fc:	ldr	x0, [x3, #56]
  41f500:	cmp	w8, #0x1
  41f504:	b.lt	41f52c <ferror@plt+0x1d93c>  // b.tstop
  41f508:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f50c:	add	x9, x9, #0x78
  41f510:	ldp	x10, x9, [x9]
  41f514:	add	x8, x8, x0
  41f518:	ldurb	w8, [x8, #-1]
  41f51c:	ldr	x9, [x10, x9, lsl #3]
  41f520:	cmp	w8, #0xa
  41f524:	cset	w8, eq  // eq = none
  41f528:	str	w8, [x9, #40]
  41f52c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41f530:	ldr	w9, [x8, #1332]
  41f534:	add	w9, w9, #0x1
  41f538:	str	w9, [x8, #1332]
  41f53c:	bl	4116f4 <ferror@plt+0xfb04>
  41f540:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f544:	ldr	w8, [x8, #92]
  41f548:	cmp	w8, #0x0
  41f54c:	b.le	421008 <ferror@plt+0x1f418>
  41f550:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f554:	mov	w9, #0x19                  	// #25
  41f558:	str	w9, [x8, #88]
  41f55c:	b	420bf8 <ferror@plt+0x1f008>
  41f560:	ldrsw	x2, [x13, #64]
  41f564:	ldr	x1, [x3, #56]
  41f568:	cmp	w2, #0x1
  41f56c:	b.lt	41ffb8 <ferror@plt+0x1e3c8>  // b.tstop
  41f570:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f574:	add	x8, x8, #0x78
  41f578:	ldp	x9, x8, [x8]
  41f57c:	add	x10, x2, x1
  41f580:	ldurb	w10, [x10, #-1]
  41f584:	ldr	x8, [x9, x8, lsl #3]
  41f588:	cmp	w10, #0xa
  41f58c:	cset	w9, eq  // eq = none
  41f590:	str	w9, [x8, #40]
  41f594:	b	41ffb8 <ferror@plt+0x1e3c8>
  41f598:	ldrsw	x8, [x13, #64]
  41f59c:	cmp	w8, #0x1
  41f5a0:	b.lt	41c7b8 <ferror@plt+0x1abc8>  // b.tstop
  41f5a4:	ldr	x9, [x3, #56]
  41f5a8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f5ac:	add	x10, x10, #0x78
  41f5b0:	ldp	x11, x10, [x10]
  41f5b4:	add	x8, x8, x9
  41f5b8:	ldurb	w8, [x8, #-1]
  41f5bc:	ldr	x9, [x11, x10, lsl #3]
  41f5c0:	cmp	w8, #0xa
  41f5c4:	cset	w8, eq  // eq = none
  41f5c8:	str	w8, [x9, #40]
  41f5cc:	b	41c7b8 <ferror@plt+0x1abc8>
  41f5d0:	ldrsw	x8, [x13, #64]
  41f5d4:	cmp	w8, #0x1
  41f5d8:	b.lt	41f604 <ferror@plt+0x1da14>  // b.tstop
  41f5dc:	ldr	x9, [x3, #56]
  41f5e0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f5e4:	add	x10, x10, #0x78
  41f5e8:	ldp	x11, x10, [x10]
  41f5ec:	add	x8, x8, x9
  41f5f0:	ldurb	w8, [x8, #-1]
  41f5f4:	ldr	x9, [x11, x10, lsl #3]
  41f5f8:	cmp	w8, #0xa
  41f5fc:	cset	w8, eq  // eq = none
  41f600:	str	w8, [x9, #40]
  41f604:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  41f608:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  41f60c:	ldr	x8, [x8, #1680]
  41f610:	ldr	x9, [x9, #1688]
  41f614:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f618:	ldr	w11, [x10, #96]
  41f61c:	ldr	w10, [x8, x9, lsl #2]
  41f620:	cbz	w11, 420560 <ferror@plt+0x1e970>
  41f624:	orr	w10, w10, #0x1
  41f628:	str	w10, [x8, x9, lsl #2]
  41f62c:	b	41c7b8 <ferror@plt+0x1abc8>
  41f630:	ldrsw	x8, [x13, #64]
  41f634:	cmp	w8, #0x1
  41f638:	b.lt	41f664 <ferror@plt+0x1da74>  // b.tstop
  41f63c:	ldr	x9, [x3, #56]
  41f640:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f644:	add	x10, x10, #0x78
  41f648:	ldp	x11, x10, [x10]
  41f64c:	add	x8, x8, x9
  41f650:	ldurb	w8, [x8, #-1]
  41f654:	ldr	x9, [x11, x10, lsl #3]
  41f658:	cmp	w8, #0xa
  41f65c:	cset	w8, eq  // eq = none
  41f660:	str	w8, [x9, #40]
  41f664:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f668:	str	wzr, [x8, #92]
  41f66c:	b	41c7b8 <ferror@plt+0x1abc8>
  41f670:	ldrsw	x8, [x13, #64]
  41f674:	cmp	w8, #0x1
  41f678:	b.lt	41f6a4 <ferror@plt+0x1dab4>  // b.tstop
  41f67c:	ldr	x9, [x3, #56]
  41f680:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f684:	add	x10, x10, #0x78
  41f688:	ldp	x11, x10, [x10]
  41f68c:	add	x8, x8, x9
  41f690:	ldurb	w8, [x8, #-1]
  41f694:	ldr	x9, [x11, x10, lsl #3]
  41f698:	cmp	w8, #0xa
  41f69c:	cset	w8, eq  // eq = none
  41f6a0:	str	w8, [x9, #40]
  41f6a4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f6a8:	ldr	w8, [x8, #96]
  41f6ac:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41f6b0:	str	w8, [x9, #2628]
  41f6b4:	b	41c7b8 <ferror@plt+0x1abc8>
  41f6b8:	ldrsw	x8, [x13, #64]
  41f6bc:	cmp	w8, #0x1
  41f6c0:	b.lt	41f6ec <ferror@plt+0x1dafc>  // b.tstop
  41f6c4:	ldr	x9, [x3, #56]
  41f6c8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f6cc:	add	x10, x10, #0x78
  41f6d0:	ldp	x11, x10, [x10]
  41f6d4:	add	x8, x8, x9
  41f6d8:	ldurb	w8, [x8, #-1]
  41f6dc:	ldr	x9, [x11, x10, lsl #3]
  41f6e0:	cmp	w8, #0xa
  41f6e4:	cset	w8, eq  // eq = none
  41f6e8:	str	w8, [x9, #40]
  41f6ec:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f6f0:	ldr	w8, [x8, #96]
  41f6f4:	cbz	w8, 420b5c <ferror@plt+0x1ef6c>
  41f6f8:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f6fc:	adrp	x1, 426000 <ferror@plt+0x24410>
  41f700:	add	x0, x0, #0xa8
  41f704:	add	x1, x1, #0xd4f
  41f708:	bl	402428 <ferror@plt+0x838>
  41f70c:	b	420bf8 <ferror@plt+0x1f008>
  41f710:	ldrsw	x8, [x13, #64]
  41f714:	cmp	w8, #0x1
  41f718:	b.lt	41f744 <ferror@plt+0x1db54>  // b.tstop
  41f71c:	ldr	x9, [x3, #56]
  41f720:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f724:	add	x10, x10, #0x78
  41f728:	ldp	x11, x10, [x10]
  41f72c:	add	x8, x8, x9
  41f730:	ldurb	w8, [x8, #-1]
  41f734:	ldr	x9, [x11, x10, lsl #3]
  41f738:	cmp	w8, #0xa
  41f73c:	cset	w8, eq  // eq = none
  41f740:	str	w8, [x9, #40]
  41f744:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f748:	ldr	w8, [x8, #92]
  41f74c:	cmp	w8, #0x0
  41f750:	b.gt	41fb1c <ferror@plt+0x1df2c>
  41f754:	ldrb	w8, [x4]
  41f758:	strb	w8, [x19]
  41f75c:	str	x25, [x4, #56]
  41f760:	str	x25, [x3, #56]
  41f764:	str	wzr, [x13, #64]
  41f768:	ldrb	w8, [x25]
  41f76c:	strb	w8, [x4]
  41f770:	strb	wzr, [x25]
  41f774:	ldr	x0, [x4, #40]
  41f778:	str	x25, [x4, #56]
  41f77c:	cbz	x0, 420fac <ferror@plt+0x1f3bc>
  41f780:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f784:	ldr	x9, [x8, #128]
  41f788:	ldr	x8, [x0, x9, lsl #3]
  41f78c:	cbnz	x8, 420ffc <ferror@plt+0x1f40c>
  41f790:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f794:	ldr	x8, [x19, #160]
  41f798:	sub	x10, x8, #0x1
  41f79c:	cmp	x9, x10
  41f7a0:	b.cc	420fd8 <ferror@plt+0x1f3e8>  // b.lo, b.ul, b.last
  41f7a4:	add	x25, x8, #0x8
  41f7a8:	lsl	x1, x25, #3
  41f7ac:	bl	401950 <realloc@plt>
  41f7b0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f7b4:	str	x0, [x8, #120]
  41f7b8:	cbz	x0, 422974 <ferror@plt+0x20d84>
  41f7bc:	ldr	x8, [x19, #160]
  41f7c0:	movi	v0.2d, #0x0
  41f7c4:	str	x25, [x19, #160]
  41f7c8:	add	x8, x0, x8, lsl #3
  41f7cc:	stp	q0, q0, [x8, #32]
  41f7d0:	stp	q0, q0, [x8]
  41f7d4:	b	420fd8 <ferror@plt+0x1f3e8>
  41f7d8:	ldrsw	x8, [x13, #64]
  41f7dc:	cmp	w8, #0x1
  41f7e0:	b.lt	41f80c <ferror@plt+0x1dc1c>  // b.tstop
  41f7e4:	ldr	x9, [x3, #56]
  41f7e8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f7ec:	add	x10, x10, #0x78
  41f7f0:	ldp	x11, x10, [x10]
  41f7f4:	add	x8, x8, x9
  41f7f8:	ldurb	w8, [x8, #-1]
  41f7fc:	ldr	x9, [x11, x10, lsl #3]
  41f800:	cmp	w8, #0xa
  41f804:	cset	w8, eq  // eq = none
  41f808:	str	w8, [x9, #40]
  41f80c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f810:	add	x9, x9, #0x6c
  41f814:	ldp	w8, w9, [x9]
  41f818:	cmp	w8, w9
  41f81c:	b.ge	4208f8 <ferror@plt+0x1ed08>  // b.tcont
  41f820:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f824:	ldr	x0, [x9, #152]
  41f828:	b	420ec0 <ferror@plt+0x1f2d0>
  41f82c:	ldrsw	x8, [x13, #64]
  41f830:	ldr	x0, [x3, #56]
  41f834:	cmp	w8, #0x1
  41f838:	b.lt	41f860 <ferror@plt+0x1dc70>  // b.tstop
  41f83c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f840:	add	x9, x9, #0x78
  41f844:	ldp	x10, x9, [x9]
  41f848:	add	x8, x8, x0
  41f84c:	ldurb	w8, [x8, #-1]
  41f850:	ldr	x9, [x10, x9, lsl #3]
  41f854:	cmp	w8, #0xa
  41f858:	cset	w8, eq  // eq = none
  41f85c:	str	w8, [x9, #40]
  41f860:	bl	4116f4 <ferror@plt+0xfb04>
  41f864:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f868:	ldr	w9, [x8, #92]
  41f86c:	sub	w9, w9, #0x1
  41f870:	str	w9, [x8, #92]
  41f874:	b	420bf8 <ferror@plt+0x1f008>
  41f878:	ldrsw	x8, [x13, #64]
  41f87c:	ldr	x1, [x3, #56]
  41f880:	cmp	w8, #0x1
  41f884:	b.lt	41f8b4 <ferror@plt+0x1dcc4>  // b.tstop
  41f888:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f88c:	add	x10, x10, #0x78
  41f890:	ldp	x11, x10, [x10]
  41f894:	add	x9, x8, x1
  41f898:	ldurb	w9, [x9, #-1]
  41f89c:	ldr	x10, [x11, x10, lsl #3]
  41f8a0:	cmp	w9, #0xa
  41f8a4:	cset	w9, eq  // eq = none
  41f8a8:	cmp	w8, #0x7ff
  41f8ac:	str	w9, [x10, #40]
  41f8b0:	b.gt	42298c <ferror@plt+0x20d9c>
  41f8b4:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  41f8b8:	add	x0, x0, #0xa18
  41f8bc:	mov	w2, #0x800                 	// #2048
  41f8c0:	bl	401b50 <strncpy@plt>
  41f8c4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f8c8:	add	x8, x8, #0x44
  41f8cc:	mov	w9, #0xb                   	// #11
  41f8d0:	strb	wzr, [x8]
  41f8d4:	str	w9, [x8, #20]
  41f8d8:	b	420bf8 <ferror@plt+0x1f008>
  41f8dc:	ldrsw	x8, [x13, #64]
  41f8e0:	cmp	w8, #0x1
  41f8e4:	b.lt	41f910 <ferror@plt+0x1dd20>  // b.tstop
  41f8e8:	ldr	x9, [x3, #56]
  41f8ec:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f8f0:	add	x10, x10, #0x78
  41f8f4:	ldp	x11, x10, [x10]
  41f8f8:	add	x8, x8, x9
  41f8fc:	ldurb	w8, [x8, #-1]
  41f900:	ldr	x9, [x11, x10, lsl #3]
  41f904:	cmp	w8, #0xa
  41f908:	cset	w8, eq  // eq = none
  41f90c:	str	w8, [x9, #40]
  41f910:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f914:	ldr	w8, [x8, #96]
  41f918:	cbz	w8, 420b70 <ferror@plt+0x1ef80>
  41f91c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f920:	adrp	x1, 426000 <ferror@plt+0x24410>
  41f924:	add	x0, x0, #0xa8
  41f928:	add	x1, x1, #0xd05
  41f92c:	bl	402428 <ferror@plt+0x838>
  41f930:	b	420bf8 <ferror@plt+0x1f008>
  41f934:	ldrsw	x8, [x13, #64]
  41f938:	cmp	w8, #0x1
  41f93c:	b.lt	41f968 <ferror@plt+0x1dd78>  // b.tstop
  41f940:	ldr	x9, [x3, #56]
  41f944:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f948:	add	x10, x10, #0x78
  41f94c:	ldp	x11, x10, [x10]
  41f950:	add	x8, x8, x9
  41f954:	ldurb	w8, [x8, #-1]
  41f958:	ldr	x9, [x11, x10, lsl #3]
  41f95c:	cmp	w8, #0xa
  41f960:	cset	w8, eq  // eq = none
  41f964:	str	w8, [x9, #40]
  41f968:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f96c:	ldr	w8, [x8, #96]
  41f970:	cbz	w8, 420b84 <ferror@plt+0x1ef94>
  41f974:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f978:	adrp	x1, 426000 <ferror@plt+0x24410>
  41f97c:	add	x0, x0, #0xa8
  41f980:	add	x1, x1, #0xdcb
  41f984:	bl	402428 <ferror@plt+0x838>
  41f988:	b	420bf8 <ferror@plt+0x1f008>
  41f98c:	ldrsw	x8, [x13, #64]
  41f990:	ldr	x0, [x3, #56]
  41f994:	cmp	w8, #0x1
  41f998:	b.lt	41f9c0 <ferror@plt+0x1ddd0>  // b.tstop
  41f99c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f9a0:	add	x9, x9, #0x78
  41f9a4:	ldp	x10, x9, [x9]
  41f9a8:	add	x8, x8, x0
  41f9ac:	ldurb	w8, [x8, #-1]
  41f9b0:	ldr	x9, [x10, x9, lsl #3]
  41f9b4:	cmp	w8, #0xa
  41f9b8:	cset	w8, eq  // eq = none
  41f9bc:	str	w8, [x9, #40]
  41f9c0:	bl	4116f4 <ferror@plt+0xfb04>
  41f9c4:	adrp	x19, 466000 <stdin@@GLIBC_2.17+0x7330>
  41f9c8:	ldr	x0, [x19, #56]
  41f9cc:	bl	411918 <ferror@plt+0xfd28>
  41f9d0:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f9d4:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41f9d8:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41f9dc:	mov	x3, x19
  41f9e0:	add	x4, x4, #0x50
  41f9e4:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41f9e8:	add	x5, x5, #0x3f4
  41f9ec:	add	x6, x6, #0x1c0
  41f9f0:	cbz	w0, 41c7b8 <ferror@plt+0x1abc8>
  41f9f4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41f9f8:	mov	w9, #0x1                   	// #1
  41f9fc:	str	w9, [x8, #2752]
  41fa00:	b	41c7b8 <ferror@plt+0x1abc8>
  41fa04:	ldrsw	x8, [x13, #64]
  41fa08:	cmp	w8, #0x1
  41fa0c:	b.lt	41fa38 <ferror@plt+0x1de48>  // b.tstop
  41fa10:	ldr	x9, [x3, #56]
  41fa14:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fa18:	add	x10, x10, #0x78
  41fa1c:	ldp	x11, x10, [x10]
  41fa20:	add	x8, x8, x9
  41fa24:	ldurb	w8, [x8, #-1]
  41fa28:	ldr	x9, [x11, x10, lsl #3]
  41fa2c:	cmp	w8, #0xa
  41fa30:	cset	w8, eq  // eq = none
  41fa34:	str	w8, [x9, #40]
  41fa38:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fa3c:	ldr	w8, [x8, #96]
  41fa40:	cmp	w8, #0x0
  41fa44:	cset	w8, eq  // eq = none
  41fa48:	b	420004 <ferror@plt+0x1e414>
  41fa4c:	ldrsw	x8, [x13, #64]
  41fa50:	ldr	x0, [x3, #56]
  41fa54:	cmp	w8, #0x1
  41fa58:	b.lt	41fa80 <ferror@plt+0x1de90>  // b.tstop
  41fa5c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fa60:	add	x9, x9, #0x78
  41fa64:	ldp	x10, x9, [x9]
  41fa68:	add	x8, x8, x0
  41fa6c:	ldurb	w8, [x8, #-1]
  41fa70:	ldr	x9, [x10, x9, lsl #3]
  41fa74:	cmp	w8, #0xa
  41fa78:	cset	w8, eq  // eq = none
  41fa7c:	str	w8, [x9, #40]
  41fa80:	bl	412228 <ferror@plt+0x10638>
  41fa84:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41fa88:	str	w0, [x8, #1332]
  41fa8c:	b	420bf8 <ferror@plt+0x1f008>
  41fa90:	ldrsw	x8, [x13, #64]
  41fa94:	cmp	w8, #0x1
  41fa98:	b.lt	41fac4 <ferror@plt+0x1ded4>  // b.tstop
  41fa9c:	ldr	x9, [x3, #56]
  41faa0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41faa4:	add	x10, x10, #0x78
  41faa8:	ldp	x11, x10, [x10]
  41faac:	add	x8, x8, x9
  41fab0:	ldurb	w8, [x8, #-1]
  41fab4:	ldr	x9, [x11, x10, lsl #3]
  41fab8:	cmp	w8, #0xa
  41fabc:	cset	w8, eq  // eq = none
  41fac0:	str	w8, [x9, #40]
  41fac4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fac8:	ldr	w8, [x8, #96]
  41facc:	cbz	w8, 420b98 <ferror@plt+0x1efa8>
  41fad0:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fad4:	adrp	x1, 426000 <ferror@plt+0x24410>
  41fad8:	add	x0, x0, #0xa8
  41fadc:	add	x1, x1, #0xc92
  41fae0:	bl	402428 <ferror@plt+0x838>
  41fae4:	b	420bf8 <ferror@plt+0x1f008>
  41fae8:	ldrsw	x8, [x13, #64]
  41faec:	cmp	w8, #0x1
  41faf0:	b.lt	41fb1c <ferror@plt+0x1df2c>  // b.tstop
  41faf4:	ldr	x9, [x3, #56]
  41faf8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fafc:	add	x10, x10, #0x78
  41fb00:	ldp	x11, x10, [x10]
  41fb04:	add	x8, x8, x9
  41fb08:	ldurb	w8, [x8, #-1]
  41fb0c:	ldr	x9, [x11, x10, lsl #3]
  41fb10:	cmp	w8, #0xa
  41fb14:	cset	w8, eq  // eq = none
  41fb18:	str	w8, [x9, #40]
  41fb1c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fb20:	ldrb	w8, [x8, #72]
  41fb24:	tbnz	w8, #0, 41fb44 <ferror@plt+0x1df54>
  41fb28:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41fb2c:	ldr	w9, [x8, #1332]
  41fb30:	mov	w1, #0x1                   	// #1
  41fb34:	mov	x0, xzr
  41fb38:	add	w9, w9, #0x1
  41fb3c:	str	w9, [x8, #1332]
  41fb40:	bl	411ec0 <ferror@plt+0x102d0>
  41fb44:	adrp	x0, 424000 <ferror@plt+0x22410>
  41fb48:	add	x0, x0, #0x63
  41fb4c:	bl	4116f4 <ferror@plt+0xfb04>
  41fb50:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fb54:	add	x9, x9, #0x6c
  41fb58:	ldp	w8, w9, [x9]
  41fb5c:	cmp	w8, w9
  41fb60:	b.lt	420350 <ferror@plt+0x1e760>  // b.tstop
  41fb64:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fb68:	add	x8, x8, #0x70
  41fb6c:	ldr	x0, [x8, #40]
  41fb70:	add	w9, w9, #0x19
  41fb74:	sbfiz	x1, x9, #2, #32
  41fb78:	str	w9, [x8]
  41fb7c:	cbz	x0, 420c80 <ferror@plt+0x1f090>
  41fb80:	bl	401950 <realloc@plt>
  41fb84:	b	420c88 <ferror@plt+0x1f098>
  41fb88:	ldrsw	x8, [x13, #64]
  41fb8c:	ldr	x0, [x3, #56]
  41fb90:	cmp	w8, #0x1
  41fb94:	b.lt	41fbbc <ferror@plt+0x1dfcc>  // b.tstop
  41fb98:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fb9c:	add	x9, x9, #0x78
  41fba0:	ldp	x10, x9, [x9]
  41fba4:	add	x8, x8, x0
  41fba8:	ldurb	w8, [x8, #-1]
  41fbac:	ldr	x9, [x10, x9, lsl #3]
  41fbb0:	cmp	w8, #0xa
  41fbb4:	cset	w8, eq  // eq = none
  41fbb8:	str	w8, [x9, #40]
  41fbbc:	bl	4116f4 <ferror@plt+0xfb04>
  41fbc0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fbc4:	ldr	w10, [x9, #108]
  41fbc8:	sub	w8, w10, #0x1
  41fbcc:	cmp	w10, #0x0
  41fbd0:	str	w8, [x9, #108]
  41fbd4:	b.le	4229e4 <ferror@plt+0x20df4>
  41fbd8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fbdc:	add	x9, x9, #0x58
  41fbe0:	ldr	x10, [x9, #64]
  41fbe4:	ldr	w8, [x10, w8, sxtw #2]
  41fbe8:	mov	w10, #0x1                   	// #1
  41fbec:	bfi	w10, w8, #1, #31
  41fbf0:	str	w10, [x9]
  41fbf4:	b	420bf8 <ferror@plt+0x1f008>
  41fbf8:	ldrsw	x8, [x13, #64]
  41fbfc:	cmp	w8, #0x1
  41fc00:	b.lt	41fc2c <ferror@plt+0x1e03c>  // b.tstop
  41fc04:	ldr	x9, [x3, #56]
  41fc08:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fc0c:	add	x10, x10, #0x78
  41fc10:	ldp	x11, x10, [x10]
  41fc14:	add	x8, x8, x9
  41fc18:	ldurb	w8, [x8, #-1]
  41fc1c:	ldr	x9, [x11, x10, lsl #3]
  41fc20:	cmp	w8, #0xa
  41fc24:	cset	w8, eq  // eq = none
  41fc28:	str	w8, [x9, #40]
  41fc2c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fc30:	ldr	w8, [x8, #96]
  41fc34:	cbz	w8, 420bac <ferror@plt+0x1efbc>
  41fc38:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fc3c:	adrp	x1, 444000 <ferror@plt+0x42410>
  41fc40:	add	x0, x0, #0xa8
  41fc44:	add	x1, x1, #0x9fc
  41fc48:	bl	402428 <ferror@plt+0x838>
  41fc4c:	b	420bf8 <ferror@plt+0x1f008>
  41fc50:	ldrsw	x8, [x13, #64]
  41fc54:	cmp	w8, #0x1
  41fc58:	b.lt	41fc84 <ferror@plt+0x1e094>  // b.tstop
  41fc5c:	ldr	x9, [x3, #56]
  41fc60:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fc64:	add	x10, x10, #0x78
  41fc68:	ldp	x11, x10, [x10]
  41fc6c:	add	x8, x8, x9
  41fc70:	ldurb	w8, [x8, #-1]
  41fc74:	ldr	x9, [x11, x10, lsl #3]
  41fc78:	cmp	w8, #0xa
  41fc7c:	cset	w8, eq  // eq = none
  41fc80:	str	w8, [x9, #40]
  41fc84:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fc88:	ldr	w8, [x8, #96]
  41fc8c:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41fc90:	ldr	w10, [x9, #3040]
  41fc94:	cmp	w8, #0x0
  41fc98:	mov	w8, #0xffffffff            	// #-1
  41fc9c:	cneg	w8, w8, ne  // ne = any
  41fca0:	add	w8, w8, w10
  41fca4:	str	w8, [x9, #3040]
  41fca8:	b	41c7b8 <ferror@plt+0x1abc8>
  41fcac:	ldrsw	x8, [x13, #64]
  41fcb0:	cmp	w8, #0x1
  41fcb4:	b.lt	41fce0 <ferror@plt+0x1e0f0>  // b.tstop
  41fcb8:	ldr	x9, [x3, #56]
  41fcbc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fcc0:	add	x10, x10, #0x78
  41fcc4:	ldp	x11, x10, [x10]
  41fcc8:	add	x8, x8, x9
  41fccc:	ldurb	w8, [x8, #-1]
  41fcd0:	ldr	x9, [x11, x10, lsl #3]
  41fcd4:	cmp	w8, #0xa
  41fcd8:	cset	w8, eq  // eq = none
  41fcdc:	str	w8, [x9, #40]
  41fce0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fce4:	ldr	w8, [x8, #96]
  41fce8:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  41fcec:	cmp	w8, #0x0
  41fcf0:	cset	w8, eq  // eq = none
  41fcf4:	str	w8, [x9, #2636]
  41fcf8:	b	41c7b8 <ferror@plt+0x1abc8>
  41fcfc:	ldrsw	x8, [x13, #64]
  41fd00:	ldr	x0, [x3, #56]
  41fd04:	cmp	w8, #0x1
  41fd08:	b.lt	41fd30 <ferror@plt+0x1e140>  // b.tstop
  41fd0c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fd10:	add	x9, x9, #0x78
  41fd14:	ldp	x10, x9, [x9]
  41fd18:	add	x8, x8, x0
  41fd1c:	ldurb	w8, [x8, #-1]
  41fd20:	ldr	x9, [x10, x9, lsl #3]
  41fd24:	cmp	w8, #0xa
  41fd28:	cset	w8, eq  // eq = none
  41fd2c:	str	w8, [x9, #40]
  41fd30:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41fd34:	ldr	w9, [x8, #1332]
  41fd38:	add	w9, w9, #0x1
  41fd3c:	str	w9, [x8, #1332]
  41fd40:	bl	4116f4 <ferror@plt+0xfb04>
  41fd44:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fd48:	ldrb	w8, [x8, #72]
  41fd4c:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fd50:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41fd54:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41fd58:	cmp	w8, #0x1
  41fd5c:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41fd60:	add	x4, x4, #0x50
  41fd64:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41fd68:	add	x5, x5, #0x3f4
  41fd6c:	add	x6, x6, #0x1c0
  41fd70:	b.ne	41c7b8 <ferror@plt+0x1abc8>  // b.any
  41fd74:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fd78:	ldr	w10, [x9, #108]
  41fd7c:	sub	w8, w10, #0x1
  41fd80:	cmp	w10, #0x0
  41fd84:	str	w8, [x9, #108]
  41fd88:	b.le	4229e4 <ferror@plt+0x20df4>
  41fd8c:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fd90:	add	x19, x19, #0x48
  41fd94:	ldr	x9, [x19, #80]
  41fd98:	adrp	x0, 444000 <ferror@plt+0x42410>
  41fd9c:	add	x0, x0, #0x94e
  41fda0:	ldr	w8, [x9, w8, sxtw #2]
  41fda4:	mov	w9, #0x1                   	// #1
  41fda8:	bfi	w9, w8, #1, #31
  41fdac:	str	w9, [x19, #16]
  41fdb0:	bl	4116f4 <ferror@plt+0xfb04>
  41fdb4:	ldrb	w8, [x19]
  41fdb8:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fdbc:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  41fdc0:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  41fdc4:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  41fdc8:	add	x4, x4, #0x50
  41fdcc:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  41fdd0:	add	x5, x5, #0x3f4
  41fdd4:	add	x6, x6, #0x1c0
  41fdd8:	tbnz	w8, #0, 41c7b8 <ferror@plt+0x1abc8>
  41fddc:	mov	x0, xzr
  41fde0:	mov	w1, wzr
  41fde4:	bl	411ec0 <ferror@plt+0x102d0>
  41fde8:	b	4203b0 <ferror@plt+0x1e7c0>
  41fdec:	ldrsw	x8, [x13, #64]
  41fdf0:	cmp	w8, #0x1
  41fdf4:	b.lt	41fe20 <ferror@plt+0x1e230>  // b.tstop
  41fdf8:	ldr	x9, [x3, #56]
  41fdfc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fe00:	add	x10, x10, #0x78
  41fe04:	ldp	x11, x10, [x10]
  41fe08:	add	x8, x8, x9
  41fe0c:	ldurb	w8, [x8, #-1]
  41fe10:	ldr	x9, [x11, x10, lsl #3]
  41fe14:	cmp	w8, #0xa
  41fe18:	cset	w8, eq  // eq = none
  41fe1c:	str	w8, [x9, #40]
  41fe20:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fe24:	ldr	w8, [x8, #96]
  41fe28:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  41fe2c:	str	w8, [x9, #584]
  41fe30:	b	41c7b8 <ferror@plt+0x1abc8>
  41fe34:	ldrsw	x8, [x13, #64]
  41fe38:	ldr	x1, [x3, #56]
  41fe3c:	cmp	w8, #0x1
  41fe40:	b.lt	41fe70 <ferror@plt+0x1e280>  // b.tstop
  41fe44:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fe48:	add	x10, x10, #0x78
  41fe4c:	ldp	x11, x10, [x10]
  41fe50:	add	x9, x8, x1
  41fe54:	ldurb	w9, [x9, #-1]
  41fe58:	ldr	x10, [x11, x10, lsl #3]
  41fe5c:	cmp	w9, #0xa
  41fe60:	cset	w9, eq  // eq = none
  41fe64:	cmp	w8, #0x7ff
  41fe68:	str	w9, [x10, #40]
  41fe6c:	b.gt	4229b4 <ferror@plt+0x20dc4>
  41fe70:	add	x0, sp, #0x58
  41fe74:	mov	w2, #0x800                 	// #2048
  41fe78:	add	x19, sp, #0x58
  41fe7c:	bl	401b50 <strncpy@plt>
  41fe80:	add	x0, sp, #0x58
  41fe84:	bl	401790 <strlen@plt>
  41fe88:	ldr	x9, [sp, #64]
  41fe8c:	cbnz	x0, 41fe9c <ferror@plt+0x1e2ac>
  41fe90:	b	41feb0 <ferror@plt+0x1e2c0>
  41fe94:	sub	x0, x0, #0x1
  41fe98:	cbz	x0, 41feb0 <ferror@plt+0x1e2c0>
  41fe9c:	ldrb	w8, [x9, x0]
  41fea0:	cmp	w8, #0x20
  41fea4:	b.eq	41fe94 <ferror@plt+0x1e2a4>  // b.none
  41fea8:	cmp	w8, #0x9
  41feac:	b.eq	41fe94 <ferror@plt+0x1e2a4>  // b.none
  41feb0:	strb	wzr, [x19, x0]
  41feb4:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  41feb8:	add	x0, x0, #0xa18
  41febc:	add	x1, sp, #0x58
  41fec0:	bl	418a48 <ferror@plt+0x16e58>
  41fec4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fec8:	mov	w9, #0x1                   	// #1
  41fecc:	strb	w9, [x8, #68]
  41fed0:	b	420bf8 <ferror@plt+0x1f008>
  41fed4:	ldrsw	x8, [x13, #64]
  41fed8:	cmp	w8, #0x1
  41fedc:	b.lt	41ff08 <ferror@plt+0x1e318>  // b.tstop
  41fee0:	ldr	x9, [x3, #56]
  41fee4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41fee8:	add	x10, x10, #0x78
  41feec:	ldp	x11, x10, [x10]
  41fef0:	add	x8, x8, x9
  41fef4:	ldurb	w8, [x8, #-1]
  41fef8:	ldr	x9, [x11, x10, lsl #3]
  41fefc:	cmp	w8, #0xa
  41ff00:	cset	w8, eq  // eq = none
  41ff04:	str	w8, [x9, #40]
  41ff08:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  41ff0c:	adrp	x9, 464000 <stdin@@GLIBC_2.17+0x5330>
  41ff10:	adrp	x10, 465000 <stdin@@GLIBC_2.17+0x6330>
  41ff14:	mov	w11, #0x1                   	// #1
  41ff18:	adrp	x12, 462000 <stdin@@GLIBC_2.17+0x3330>
  41ff1c:	str	wzr, [x8, #1320]
  41ff20:	str	wzr, [x9, #588]
  41ff24:	str	w11, [x10, #2628]
  41ff28:	str	w11, [x12, #3044]
  41ff2c:	b	41c7b8 <ferror@plt+0x1abc8>
  41ff30:	ldrsw	x8, [x13, #64]
  41ff34:	cmp	w8, #0x1
  41ff38:	b.lt	41ff64 <ferror@plt+0x1e374>  // b.tstop
  41ff3c:	ldr	x9, [x3, #56]
  41ff40:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ff44:	add	x10, x10, #0x78
  41ff48:	ldp	x11, x10, [x10]
  41ff4c:	add	x8, x8, x9
  41ff50:	ldurb	w8, [x8, #-1]
  41ff54:	ldr	x9, [x11, x10, lsl #3]
  41ff58:	cmp	w8, #0xa
  41ff5c:	cset	w8, eq  // eq = none
  41ff60:	str	w8, [x9, #40]
  41ff64:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ff68:	ldr	w8, [x8, #96]
  41ff6c:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  41ff70:	str	w8, [x9, #3932]
  41ff74:	b	41c7b8 <ferror@plt+0x1abc8>
  41ff78:	ldrsw	x2, [x13, #64]
  41ff7c:	ldr	x1, [x3, #56]
  41ff80:	cmp	w2, #0x1
  41ff84:	b.lt	41ffac <ferror@plt+0x1e3bc>  // b.tstop
  41ff88:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ff8c:	add	x8, x8, #0x78
  41ff90:	ldp	x9, x8, [x8]
  41ff94:	add	x10, x2, x1
  41ff98:	ldurb	w10, [x10, #-1]
  41ff9c:	ldr	x8, [x9, x8, lsl #3]
  41ffa0:	cmp	w10, #0xa
  41ffa4:	cset	w9, eq  // eq = none
  41ffa8:	str	w9, [x8, #40]
  41ffac:	ldr	w8, [sp, #84]
  41ffb0:	add	w8, w8, #0x1
  41ffb4:	str	w8, [sp, #84]
  41ffb8:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ffbc:	add	x0, x0, #0x128
  41ffc0:	bl	4021ac <ferror@plt+0x5bc>
  41ffc4:	b	420bf8 <ferror@plt+0x1f008>
  41ffc8:	ldrsw	x8, [x13, #64]
  41ffcc:	cmp	w8, #0x1
  41ffd0:	b.lt	41fffc <ferror@plt+0x1e40c>  // b.tstop
  41ffd4:	ldr	x9, [x3, #56]
  41ffd8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  41ffdc:	add	x10, x10, #0x78
  41ffe0:	ldp	x11, x10, [x10]
  41ffe4:	add	x8, x8, x9
  41ffe8:	ldurb	w8, [x8, #-1]
  41ffec:	ldr	x9, [x11, x10, lsl #3]
  41fff0:	cmp	w8, #0xa
  41fff4:	cset	w8, eq  // eq = none
  41fff8:	str	w8, [x9, #40]
  41fffc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420000:	ldr	w8, [x8, #96]
  420004:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  420008:	str	w8, [x9, #2600]
  42000c:	b	41c7b8 <ferror@plt+0x1abc8>
  420010:	ldrsw	x8, [x13, #64]
  420014:	cmp	w8, #0x1
  420018:	b.lt	420044 <ferror@plt+0x1e454>  // b.tstop
  42001c:	ldr	x9, [x3, #56]
  420020:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  420024:	add	x10, x10, #0x78
  420028:	ldp	x11, x10, [x10]
  42002c:	add	x8, x8, x9
  420030:	ldurb	w8, [x8, #-1]
  420034:	ldr	x9, [x11, x10, lsl #3]
  420038:	cmp	w8, #0xa
  42003c:	cset	w8, eq  // eq = none
  420040:	str	w8, [x9, #40]
  420044:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  420048:	ldr	w9, [x8, #1336]
  42004c:	mov	x11, #0x21                  	// #33
  420050:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  420054:	movk	x11, #0x1, lsl #32
  420058:	str	x11, [x10, #88]
  42005c:	cbz	w9, 41c7b8 <ferror@plt+0x1abc8>
  420060:	b	422820 <ferror@plt+0x20c30>
  420064:	ldrsw	x10, [x13, #64]
  420068:	ldr	x8, [x3, #56]
  42006c:	sub	x9, x10, #0x1
  420070:	ldrb	w19, [x8, x9]
  420074:	cmp	w10, #0x1
  420078:	b.lt	4200a4 <ferror@plt+0x1e4b4>  // b.tstop
  42007c:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  420080:	add	x11, x11, #0x78
  420084:	ldp	x12, x11, [x11]
  420088:	cmp	w19, #0xa
  42008c:	ldr	x11, [x12, x11, lsl #3]
  420090:	cset	w12, eq  // eq = none
  420094:	cmp	w10, #0x800
  420098:	str	w12, [x11, #40]
  42009c:	b.gt	422980 <ferror@plt+0x20d90>
  4200a0:	ldrb	w19, [x8, x9]
  4200a4:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  4200a8:	add	x1, x8, #0x1
  4200ac:	add	x0, x0, #0xa18
  4200b0:	mov	w2, #0x800                 	// #2048
  4200b4:	bl	401b50 <strncpy@plt>
  4200b8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x7330>
  4200bc:	ldr	w8, [x8, #64]
  4200c0:	cmp	w19, #0x7d
  4200c4:	mov	w9, #0xfffffffd            	// #-3
  4200c8:	cinc	w9, w9, eq  // eq = none
  4200cc:	add	w8, w9, w8
  4200d0:	strb	wzr, [x0, w8, sxtw]
  4200d4:	bl	418ab0 <ferror@plt+0x16ec0>
  4200d8:	cbz	x0, 420bc0 <ferror@plt+0x1efd0>
  4200dc:	str	x0, [sp, #56]
  4200e0:	bl	401790 <strlen@plt>
  4200e4:	adrp	x2, 460000 <stdin@@GLIBC_2.17+0x1330>
  4200e8:	cmp	w19, #0x7d
  4200ec:	adrp	x1, 466000 <stdin@@GLIBC_2.17+0x7330>
  4200f0:	add	x2, x2, #0x50
  4200f4:	b.eq	420198 <ferror@plt+0x1e5a8>  // b.none
  4200f8:	ldr	x8, [x2, #56]
  4200fc:	ldrb	w10, [x2]
  420100:	ldr	x9, [x1, #56]
  420104:	strb	w10, [x8]
  420108:	ldp	x15, x16, [x2, #40]
  42010c:	ldr	x11, [x15, x16, lsl #3]
  420110:	ldr	x12, [x11, #8]
  420114:	add	x10, x12, #0x2
  420118:	cmp	x8, x10
  42011c:	b.cs	420184 <ferror@plt+0x1e594>  // b.hs, b.nlast
  420120:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  420124:	ldrsw	x17, [x11, #24]
  420128:	ldrsw	x14, [x10, #104]
  42012c:	add	x13, x17, x12
  420130:	add	x18, x14, x12
  420134:	add	x13, x13, #0x2
  420138:	cmn	w14, #0x1
  42013c:	add	x14, x18, #0x2
  420140:	b.lt	420160 <ferror@plt+0x1e570>  // b.tstop
  420144:	ldrb	w11, [x14, #-1]!
  420148:	strb	w11, [x13, #-1]!
  42014c:	ldr	x11, [x15, x16, lsl #3]
  420150:	ldr	x12, [x11, #8]
  420154:	cmp	x14, x12
  420158:	b.hi	420144 <ferror@plt+0x1e554>  // b.pmore
  42015c:	ldr	w17, [x11, #24]
  420160:	sub	w13, w13, w14
  420164:	str	w17, [x10, #104]
  420168:	sxtw	x10, w13
  42016c:	add	x8, x8, x10
  420170:	add	x12, x12, #0x2
  420174:	cmp	x8, x12
  420178:	str	w17, [x11, #28]
  42017c:	b.cc	4229f0 <ferror@plt+0x20e00>  // b.lo, b.ul, b.last
  420180:	add	x9, x9, x10
  420184:	strb	w19, [x8, #-1]!
  420188:	str	x9, [x1, #56]
  42018c:	ldrb	w9, [x8]
  420190:	str	x8, [x2, #56]
  420194:	strb	w9, [x2]
  420198:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  42019c:	ldr	w8, [x8, #2532]
  4201a0:	ldr	x15, [sp, #56]
  4201a4:	cbnz	w8, 4201f4 <ferror@plt+0x1e604>
  4201a8:	ldrb	w8, [x15]
  4201ac:	cmp	w8, #0x5e
  4201b0:	b.eq	4201f4 <ferror@plt+0x1e604>  // b.none
  4201b4:	cbz	x0, 4201c8 <ferror@plt+0x1e5d8>
  4201b8:	add	x8, x0, x15
  4201bc:	ldurb	w8, [x8, #-1]
  4201c0:	cmp	w8, #0x24
  4201c4:	b.eq	4201f4 <ferror@plt+0x1e604>  // b.none
  4201c8:	cmp	w19, #0x7d
  4201cc:	b.eq	421018 <ferror@plt+0x1f428>  // b.none
  4201d0:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  4201d4:	ldr	w8, [x8, #3980]
  4201d8:	cbz	w8, 421018 <ferror@plt+0x1f428>
  4201dc:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  4201e0:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  4201e4:	ldr	x8, [x8, #1680]
  4201e8:	ldr	x9, [x9, #1688]
  4201ec:	ldr	w8, [x8, x9, lsl #2]
  4201f0:	tbnz	w8, #2, 421018 <ferror@plt+0x1f428>
  4201f4:	mov	x0, x15
  4201f8:	bl	401790 <strlen@plt>
  4201fc:	ldr	x2, [sp, #56]
  420200:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  420204:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  420208:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  42020c:	add	x4, x4, #0x50
  420210:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  420214:	add	x5, x5, #0x3f4
  420218:	add	x6, x6, #0x1c0
  42021c:	cbz	x0, 420848 <ferror@plt+0x1ec58>
  420220:	ldp	x8, x9, [x4, #40]
  420224:	ldr	x10, [x3, #56]
  420228:	ldr	x11, [x4, #56]
  42022c:	ldrb	w13, [x4]
  420230:	b	42024c <ferror@plt+0x1e65c>
  420234:	strb	w12, [x11, #-1]!
  420238:	str	x10, [x3, #56]
  42023c:	ldrb	w13, [x11]
  420240:	str	x11, [x4, #56]
  420244:	strb	w13, [x4]
  420248:	cbz	x0, 420848 <ferror@plt+0x1ec58>
  42024c:	sub	x0, x0, #0x1
  420250:	ldrb	w12, [x2, x0]
  420254:	strb	w13, [x11]
  420258:	ldr	x14, [x8, x9, lsl #3]
  42025c:	ldr	x15, [x14, #8]
  420260:	add	x13, x15, #0x2
  420264:	cmp	x11, x13
  420268:	b.cs	420234 <ferror@plt+0x1e644>  // b.hs, b.nlast
  42026c:	adrp	x13, 460000 <stdin@@GLIBC_2.17+0x1330>
  420270:	ldrsw	x18, [x14, #24]
  420274:	ldrsw	x17, [x13, #104]
  420278:	add	x16, x18, x15
  42027c:	add	x1, x17, x15
  420280:	add	x16, x16, #0x2
  420284:	cmn	w17, #0x1
  420288:	add	x17, x1, #0x2
  42028c:	b.lt	4202ac <ferror@plt+0x1e6bc>  // b.tstop
  420290:	ldrb	w14, [x17, #-1]!
  420294:	strb	w14, [x16, #-1]!
  420298:	ldr	x14, [x8, x9, lsl #3]
  42029c:	ldr	x15, [x14, #8]
  4202a0:	cmp	x17, x15
  4202a4:	b.hi	420290 <ferror@plt+0x1e6a0>  // b.pmore
  4202a8:	ldr	w18, [x14, #24]
  4202ac:	sub	w16, w16, w17
  4202b0:	str	w18, [x13, #104]
  4202b4:	sxtw	x13, w16
  4202b8:	add	x11, x11, x13
  4202bc:	add	x15, x15, #0x2
  4202c0:	cmp	x11, x15
  4202c4:	str	w18, [x14, #28]
  4202c8:	b.cc	4229f0 <ferror@plt+0x20e00>  // b.lo, b.ul, b.last
  4202cc:	add	x10, x10, x13
  4202d0:	b	420234 <ferror@plt+0x1e644>
  4202d4:	ldrsw	x8, [x13, #64]
  4202d8:	cmp	w8, #0x1
  4202dc:	b.lt	420308 <ferror@plt+0x1e718>  // b.tstop
  4202e0:	ldr	x9, [x3, #56]
  4202e4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4202e8:	add	x10, x10, #0x78
  4202ec:	ldp	x11, x10, [x10]
  4202f0:	add	x8, x8, x9
  4202f4:	ldurb	w8, [x8, #-1]
  4202f8:	ldr	x9, [x11, x10, lsl #3]
  4202fc:	cmp	w8, #0xa
  420300:	cset	w8, eq  // eq = none
  420304:	str	w8, [x9, #40]
  420308:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  42030c:	ldrb	w8, [x8, #72]
  420310:	tbnz	w8, #0, 420330 <ferror@plt+0x1e740>
  420314:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  420318:	ldr	w9, [x8, #1332]
  42031c:	mov	w1, #0x1                   	// #1
  420320:	mov	x0, xzr
  420324:	add	w9, w9, #0x1
  420328:	str	w9, [x8, #1332]
  42032c:	bl	411ec0 <ferror@plt+0x102d0>
  420330:	adrp	x0, 424000 <ferror@plt+0x22410>
  420334:	add	x0, x0, #0x63
  420338:	bl	4116f4 <ferror@plt+0xfb04>
  42033c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  420340:	add	x9, x9, #0x6c
  420344:	ldp	w8, w9, [x9]
  420348:	cmp	w8, w9
  42034c:	b.ge	42091c <ferror@plt+0x1ed2c>  // b.tcont
  420350:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  420354:	ldr	x0, [x9, #152]
  420358:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x7330>
  42035c:	b	420ef8 <ferror@plt+0x1f308>
  420360:	ldrsw	x8, [x13, #64]
  420364:	cmp	w8, #0x1
  420368:	b.lt	420394 <ferror@plt+0x1e7a4>  // b.tstop
  42036c:	ldr	x9, [x3, #56]
  420370:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  420374:	add	x10, x10, #0x78
  420378:	ldp	x11, x10, [x10]
  42037c:	add	x8, x8, x9
  420380:	ldurb	w8, [x8, #-1]
  420384:	ldr	x9, [x11, x10, lsl #3]
  420388:	cmp	w8, #0xa
  42038c:	cset	w8, eq  // eq = none
  420390:	str	w8, [x9, #40]
  420394:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420398:	ldr	w8, [x8, #96]
  42039c:	cbnz	w8, 41c7b8 <ferror@plt+0x1abc8>
  4203a0:	adrp	x0, 42f000 <ferror@plt+0x2d410>
  4203a4:	add	x0, x0, #0x8e3
  4203a8:	mov	w1, #0x1                   	// #1
  4203ac:	bl	41163c <ferror@plt+0xfa4c>
  4203b0:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  4203b4:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  4203b8:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  4203bc:	add	x6, x6, #0x1c0
  4203c0:	add	x5, x5, #0x3f4
  4203c4:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  4203c8:	add	x4, x4, #0x50
  4203cc:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  4203d0:	b	41c7b8 <ferror@plt+0x1abc8>
  4203d4:	ldrsw	x8, [x13, #64]
  4203d8:	cmp	w8, #0x1
  4203dc:	b.lt	420408 <ferror@plt+0x1e818>  // b.tstop
  4203e0:	ldr	x9, [x3, #56]
  4203e4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4203e8:	add	x10, x10, #0x78
  4203ec:	ldp	x11, x10, [x10]
  4203f0:	add	x8, x8, x9
  4203f4:	ldurb	w8, [x8, #-1]
  4203f8:	ldr	x9, [x11, x10, lsl #3]
  4203fc:	cmp	w8, #0xa
  420400:	cset	w8, eq  // eq = none
  420404:	str	w8, [x9, #40]
  420408:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  42040c:	ldr	w8, [x8, #96]
  420410:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  420414:	str	w8, [x9, #3044]
  420418:	b	41c7b8 <ferror@plt+0x1abc8>
  42041c:	ldrsw	x8, [x13, #64]
  420420:	cmp	w8, #0x1
  420424:	b.lt	420450 <ferror@plt+0x1e860>  // b.tstop
  420428:	ldr	x9, [x3, #56]
  42042c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  420430:	add	x10, x10, #0x78
  420434:	ldp	x11, x10, [x10]
  420438:	add	x8, x8, x9
  42043c:	ldurb	w8, [x8, #-1]
  420440:	ldr	x9, [x11, x10, lsl #3]
  420444:	cmp	w8, #0xa
  420448:	cset	w8, eq  // eq = none
  42044c:	str	w8, [x9, #40]
  420450:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420454:	ldr	w8, [x8, #96]
  420458:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  42045c:	str	w8, [x9, #1324]
  420460:	b	41c7b8 <ferror@plt+0x1abc8>
  420464:	ldrsw	x8, [x13, #64]
  420468:	cmp	w8, #0x1
  42046c:	b.lt	420498 <ferror@plt+0x1e8a8>  // b.tstop
  420470:	ldr	x9, [x3, #56]
  420474:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  420478:	add	x10, x10, #0x78
  42047c:	ldp	x11, x10, [x10]
  420480:	add	x8, x8, x9
  420484:	ldurb	w8, [x8, #-1]
  420488:	ldr	x9, [x11, x10, lsl #3]
  42048c:	cmp	w8, #0xa
  420490:	cset	w8, eq  // eq = none
  420494:	str	w8, [x9, #40]
  420498:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  42049c:	ldr	w8, [x8, #96]
  4204a0:	cmp	w8, #0x0
  4204a4:	cset	w8, eq  // eq = none
  4204a8:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  4204ac:	str	w8, [x9, #1328]
  4204b0:	b	41c7b8 <ferror@plt+0x1abc8>
  4204b4:	ldrsw	x8, [x13, #64]
  4204b8:	cmp	w8, #0x1
  4204bc:	b.lt	4204e8 <ferror@plt+0x1e8f8>  // b.tstop
  4204c0:	ldr	x9, [x3, #56]
  4204c4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4204c8:	add	x10, x10, #0x78
  4204cc:	ldp	x11, x10, [x10]
  4204d0:	add	x8, x8, x9
  4204d4:	ldurb	w8, [x8, #-1]
  4204d8:	ldr	x9, [x11, x10, lsl #3]
  4204dc:	cmp	w8, #0xa
  4204e0:	cset	w8, eq  // eq = none
  4204e4:	str	w8, [x9, #40]
  4204e8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4204ec:	ldr	w8, [x8, #96]
  4204f0:	cbz	w8, 420be0 <ferror@plt+0x1eff0>
  4204f4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  4204f8:	adrp	x1, 426000 <ferror@plt+0x24410>
  4204fc:	add	x0, x0, #0xa8
  420500:	add	x1, x1, #0xcf0
  420504:	bl	402428 <ferror@plt+0x838>
  420508:	b	420bf8 <ferror@plt+0x1f008>
  42050c:	ldrsw	x8, [x13, #64]
  420510:	cmp	w8, #0x1
  420514:	b.lt	420540 <ferror@plt+0x1e950>  // b.tstop
  420518:	ldr	x9, [x3, #56]
  42051c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  420520:	add	x10, x10, #0x78
  420524:	ldp	x11, x10, [x10]
  420528:	add	x8, x8, x9
  42052c:	ldurb	w8, [x8, #-1]
  420530:	ldr	x9, [x11, x10, lsl #3]
  420534:	cmp	w8, #0xa
  420538:	cset	w8, eq  // eq = none
  42053c:	str	w8, [x9, #40]
  420540:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  420544:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  420548:	ldr	x8, [x8, #1680]
  42054c:	ldr	x9, [x9, #1688]
  420550:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  420554:	ldr	w11, [x10, #96]
  420558:	ldr	w10, [x8, x9, lsl #2]
  42055c:	cbz	w11, 41f624 <ferror@plt+0x1da34>
  420560:	and	w10, w10, #0xfffffffe
  420564:	str	w10, [x8, x9, lsl #2]
  420568:	b	41c7b8 <ferror@plt+0x1abc8>
  42056c:	ldrsw	x8, [x13, #64]
  420570:	cmp	w8, #0x1
  420574:	b.lt	4205a0 <ferror@plt+0x1e9b0>  // b.tstop
  420578:	ldr	x9, [x3, #56]
  42057c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  420580:	add	x10, x10, #0x78
  420584:	ldp	x11, x10, [x10]
  420588:	add	x8, x8, x9
  42058c:	ldurb	w8, [x8, #-1]
  420590:	ldr	x9, [x11, x10, lsl #3]
  420594:	cmp	w8, #0xa
  420598:	cset	w8, eq  // eq = none
  42059c:	str	w8, [x9, #40]
  4205a0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4205a4:	mov	w9, #0x1                   	// #1
  4205a8:	str	w9, [x8, #96]
  4205ac:	b	41c7b8 <ferror@plt+0x1abc8>
  4205b0:	ldrsw	x8, [x13, #64]
  4205b4:	cmp	w8, #0x1
  4205b8:	b.lt	4205e4 <ferror@plt+0x1e9f4>  // b.tstop
  4205bc:	ldr	x9, [x3, #56]
  4205c0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4205c4:	add	x10, x10, #0x78
  4205c8:	ldp	x11, x10, [x10]
  4205cc:	add	x8, x8, x9
  4205d0:	ldurb	w8, [x8, #-1]
  4205d4:	ldr	x9, [x11, x10, lsl #3]
  4205d8:	cmp	w8, #0xa
  4205dc:	cset	w8, eq  // eq = none
  4205e0:	str	w8, [x9, #40]
  4205e4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4205e8:	ldr	w8, [x8, #96]
  4205ec:	cbz	w8, 420c1c <ferror@plt+0x1f02c>
  4205f0:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  4205f4:	adrp	x1, 426000 <ferror@plt+0x24410>
  4205f8:	add	x0, x0, #0xa8
  4205fc:	add	x1, x1, #0xc6d
  420600:	b	420bf0 <ferror@plt+0x1f000>
  420604:	ldrsw	x8, [x13, #64]
  420608:	cmp	w8, #0x1
  42060c:	b.lt	420638 <ferror@plt+0x1ea48>  // b.tstop
  420610:	ldr	x9, [x3, #56]
  420614:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  420618:	add	x10, x10, #0x78
  42061c:	ldp	x11, x10, [x10]
  420620:	add	x8, x8, x9
  420624:	ldurb	w8, [x8, #-1]
  420628:	ldr	x9, [x11, x10, lsl #3]
  42062c:	cmp	w8, #0xa
  420630:	cset	w8, eq  // eq = none
  420634:	str	w8, [x9, #40]
  420638:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  42063c:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  420640:	ldr	x9, [x9, #1688]
  420644:	ldr	x8, [x8, #1680]
  420648:	lsl	x9, x9, #2
  42064c:	ldr	w10, [x8, x9]
  420650:	orr	w10, w10, #0x1
  420654:	str	w10, [x8, x9]
  420658:	b	41c7b8 <ferror@plt+0x1abc8>
  42065c:	ldrsw	x8, [x13, #64]
  420660:	cmp	w8, #0x1
  420664:	b.lt	420690 <ferror@plt+0x1eaa0>  // b.tstop
  420668:	ldr	x9, [x3, #56]
  42066c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  420670:	add	x10, x10, #0x78
  420674:	ldp	x11, x10, [x10]
  420678:	add	x8, x8, x9
  42067c:	ldurb	w8, [x8, #-1]
  420680:	ldr	x9, [x11, x10, lsl #3]
  420684:	cmp	w8, #0xa
  420688:	cset	w8, eq  // eq = none
  42068c:	str	w8, [x9, #40]
  420690:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  420694:	ldr	w8, [x19, #96]
  420698:	cbz	w8, 420c34 <ferror@plt+0x1f044>
  42069c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  4206a0:	adrp	x1, 444000 <ferror@plt+0x42410>
  4206a4:	add	x0, x0, #0xa8
  4206a8:	add	x1, x1, #0x9b4
  4206ac:	mov	x2, xzr
  4206b0:	bl	4022f0 <ferror@plt+0x700>
  4206b4:	b	420c48 <ferror@plt+0x1f058>
  4206b8:	ldrsw	x8, [x13, #64]
  4206bc:	cmp	w8, #0x1
  4206c0:	b.lt	4206ec <ferror@plt+0x1eafc>  // b.tstop
  4206c4:	ldr	x9, [x3, #56]
  4206c8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4206cc:	add	x10, x10, #0x78
  4206d0:	ldp	x11, x10, [x10]
  4206d4:	add	x8, x8, x9
  4206d8:	ldurb	w8, [x8, #-1]
  4206dc:	ldr	x9, [x11, x10, lsl #3]
  4206e0:	cmp	w8, #0xa
  4206e4:	cset	w8, eq  // eq = none
  4206e8:	str	w8, [x9, #40]
  4206ec:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4206f0:	ldr	w8, [x8, #96]
  4206f4:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  4206f8:	str	w8, [x9, #1320]
  4206fc:	b	41c7b8 <ferror@plt+0x1abc8>
  420700:	ldrsw	x9, [x13, #64]
  420704:	cmp	w9, #0x1
  420708:	b.lt	420734 <ferror@plt+0x1eb44>  // b.tstop
  42070c:	ldr	x10, [x3, #56]
  420710:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  420714:	add	x11, x11, #0x78
  420718:	ldp	x12, x11, [x11]
  42071c:	add	x9, x9, x10
  420720:	ldurb	w9, [x9, #-1]
  420724:	ldr	x10, [x12, x11, lsl #3]
  420728:	cmp	w9, #0xa
  42072c:	cset	w9, eq  // eq = none
  420730:	str	w9, [x10, #40]
  420734:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  420738:	adrp	x10, 45f000 <stdin@@GLIBC_2.17+0x330>
  42073c:	ldr	x9, [x9, #1680]
  420740:	ldr	x10, [x10, #1688]
  420744:	ldr	w9, [x9, x10, lsl #2]
  420748:	tbnz	w9, #2, 420810 <ferror@plt+0x1ec20>
  42074c:	ldrb	w12, [x4]
  420750:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  420754:	mov	w11, #0x19                  	// #25
  420758:	ldr	x9, [x3, #56]
  42075c:	str	wzr, [x10, #2528]
  420760:	str	x11, [x4, #8]
  420764:	strb	w12, [x8]
  420768:	ldp	x15, x16, [x4, #40]
  42076c:	ldr	x11, [x15, x16, lsl #3]
  420770:	ldr	x12, [x11, #8]
  420774:	add	x10, x12, #0x2
  420778:	cmp	x8, x10
  42077c:	b.cs	4207e8 <ferror@plt+0x1ebf8>  // b.hs, b.nlast
  420780:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  420784:	ldrsw	x17, [x11, #24]
  420788:	ldrsw	x14, [x10, #104]
  42078c:	add	x13, x17, x12
  420790:	add	x18, x14, x12
  420794:	add	x13, x13, #0x2
  420798:	cmn	w14, #0x1
  42079c:	add	x14, x18, #0x2
  4207a0:	b.lt	4207c0 <ferror@plt+0x1ebd0>  // b.tstop
  4207a4:	ldrb	w11, [x14, #-1]!
  4207a8:	strb	w11, [x13, #-1]!
  4207ac:	ldr	x11, [x15, x16, lsl #3]
  4207b0:	ldr	x12, [x11, #8]
  4207b4:	cmp	x14, x12
  4207b8:	b.hi	4207a4 <ferror@plt+0x1ebb4>  // b.pmore
  4207bc:	ldr	w17, [x11, #24]
  4207c0:	sub	w13, w13, w14
  4207c4:	str	w17, [x10, #104]
  4207c8:	sxtw	x10, w13
  4207cc:	add	x8, x8, x10
  4207d0:	add	x12, x12, #0x2
  4207d4:	cmp	x8, x12
  4207d8:	str	w17, [x11, #28]
  4207dc:	b.cc	4229f0 <ferror@plt+0x20e00>  // b.lo, b.ul, b.last
  4207e0:	add	x9, x9, x10
  4207e4:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  4207e8:	mov	w11, #0xa                   	// #10
  4207ec:	adrp	x10, 463000 <stdin@@GLIBC_2.17+0x4330>
  4207f0:	strb	w11, [x8, #-1]!
  4207f4:	str	x9, [x3, #56]
  4207f8:	ldrb	w9, [x8]
  4207fc:	ldr	w11, [x10, #1336]
  420800:	str	x8, [x4, #56]
  420804:	strb	w9, [x4]
  420808:	cbz	w11, 41c7b8 <ferror@plt+0x1abc8>
  42080c:	b	4228d8 <ferror@plt+0x20ce8>
  420810:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  420814:	ldr	w9, [x8, #1332]
  420818:	add	w9, w9, #0x1
  42081c:	str	w9, [x8, #1332]
  420820:	b	41c7b8 <ferror@plt+0x1abc8>
  420824:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420828:	add	x8, x8, #0x70
  42082c:	ldr	x0, [x8, #40]
  420830:	add	w9, w9, #0x19
  420834:	sbfiz	x1, x9, #2, #32
  420838:	str	w9, [x8]
  42083c:	cbz	x0, 420c9c <ferror@plt+0x1f0ac>
  420840:	bl	401950 <realloc@plt>
  420844:	b	420ca4 <ferror@plt+0x1f0b4>
  420848:	ldrb	w8, [x2]
  42084c:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  420850:	cmp	w8, #0x5e
  420854:	b.ne	41c7b8 <ferror@plt+0x1abc8>  // b.any
  420858:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  42085c:	mov	w9, #0xf                   	// #15
  420860:	str	w9, [x8, #88]
  420864:	b	41c7b8 <ferror@plt+0x1abc8>
  420868:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  42086c:	add	x8, x8, #0x70
  420870:	ldr	x0, [x8, #40]
  420874:	add	w9, w9, #0x19
  420878:	sbfiz	x1, x9, #2, #32
  42087c:	str	w9, [x8]
  420880:	cbz	x0, 420cf0 <ferror@plt+0x1f100>
  420884:	bl	401950 <realloc@plt>
  420888:	b	420cf8 <ferror@plt+0x1f108>
  42088c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420890:	add	x8, x8, #0x70
  420894:	ldr	x0, [x8, #40]
  420898:	add	w9, w9, #0x19
  42089c:	sbfiz	x1, x9, #2, #32
  4208a0:	str	w9, [x8]
  4208a4:	cbz	x0, 420d44 <ferror@plt+0x1f154>
  4208a8:	bl	401950 <realloc@plt>
  4208ac:	b	420d4c <ferror@plt+0x1f15c>
  4208b0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4208b4:	add	x8, x8, #0x70
  4208b8:	ldr	x0, [x8, #40]
  4208bc:	add	w9, w9, #0x19
  4208c0:	sbfiz	x1, x9, #2, #32
  4208c4:	str	w9, [x8]
  4208c8:	cbz	x0, 420dbc <ferror@plt+0x1f1cc>
  4208cc:	bl	401950 <realloc@plt>
  4208d0:	b	420dc4 <ferror@plt+0x1f1d4>
  4208d4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4208d8:	add	x8, x8, #0x70
  4208dc:	ldr	x0, [x8, #40]
  4208e0:	add	w9, w9, #0x19
  4208e4:	sbfiz	x1, x9, #2, #32
  4208e8:	str	w9, [x8]
  4208ec:	cbz	x0, 420e10 <ferror@plt+0x1f220>
  4208f0:	bl	401950 <realloc@plt>
  4208f4:	b	420e18 <ferror@plt+0x1f228>
  4208f8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4208fc:	add	x8, x8, #0x70
  420900:	ldr	x0, [x8, #40]
  420904:	add	w9, w9, #0x19
  420908:	sbfiz	x1, x9, #2, #32
  42090c:	str	w9, [x8]
  420910:	cbz	x0, 420e84 <ferror@plt+0x1f294>
  420914:	bl	401950 <realloc@plt>
  420918:	b	420e8c <ferror@plt+0x1f29c>
  42091c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420920:	add	x8, x8, #0x70
  420924:	ldr	x0, [x8, #40]
  420928:	add	w9, w9, #0x19
  42092c:	sbfiz	x1, x9, #2, #32
  420930:	str	w9, [x8]
  420934:	cbz	x0, 420ed8 <ferror@plt+0x1f2e8>
  420938:	bl	401950 <realloc@plt>
  42093c:	b	420ee0 <ferror@plt+0x1f2f0>
  420940:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420944:	add	x8, x8, #0x70
  420948:	ldr	x0, [x8, #40]
  42094c:	add	w9, w9, #0x19
  420950:	sbfiz	x1, x9, #2, #32
  420954:	str	w9, [x8]
  420958:	cbz	x0, 420f3c <ferror@plt+0x1f34c>
  42095c:	bl	401950 <realloc@plt>
  420960:	b	420f44 <ferror@plt+0x1f354>
  420964:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420968:	adrp	x1, 426000 <ferror@plt+0x24410>
  42096c:	add	x0, x0, #0xa8
  420970:	add	x1, x1, #0xddd
  420974:	b	420bf0 <ferror@plt+0x1f000>
  420978:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  42097c:	ldr	w10, [x9, #108]
  420980:	sub	w8, w10, #0x1
  420984:	cmp	w10, #0x0
  420988:	str	w8, [x9, #108]
  42098c:	b.le	4229e4 <ferror@plt+0x20df4>
  420990:	str	wzr, [sp, #84]
  420994:	b	41d2d4 <ferror@plt+0x1b6e4>
  420998:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  42099c:	adrp	x1, 426000 <ferror@plt+0x24410>
  4209a0:	add	x0, x0, #0xa8
  4209a4:	add	x1, x1, #0xcc7
  4209a8:	b	420bf0 <ferror@plt+0x1f000>
  4209ac:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  4209b0:	adrp	x1, 426000 <ferror@plt+0x24410>
  4209b4:	add	x0, x0, #0xa8
  4209b8:	add	x1, x1, #0xd63
  4209bc:	b	420bf0 <ferror@plt+0x1f000>
  4209c0:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  4209c4:	adrp	x1, 426000 <ferror@plt+0x24410>
  4209c8:	add	x0, x0, #0xa8
  4209cc:	add	x1, x1, #0xd87
  4209d0:	b	420bf0 <ferror@plt+0x1f000>
  4209d4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  4209d8:	adrp	x1, 444000 <ferror@plt+0x42410>
  4209dc:	add	x0, x0, #0xa8
  4209e0:	add	x1, x1, #0x9d3
  4209e4:	b	420bf0 <ferror@plt+0x1f000>
  4209e8:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  4209ec:	adrp	x1, 426000 <ferror@plt+0x24410>
  4209f0:	add	x0, x0, #0xa8
  4209f4:	add	x1, x1, #0xda8
  4209f8:	b	420bf0 <ferror@plt+0x1f000>
  4209fc:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420a00:	adrp	x1, 426000 <ferror@plt+0x24410>
  420a04:	add	x0, x0, #0xa8
  420a08:	add	x1, x1, #0xc7e
  420a0c:	b	420bf0 <ferror@plt+0x1f000>
  420a10:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420a14:	adrp	x1, 426000 <ferror@plt+0x24410>
  420a18:	add	x0, x0, #0xa8
  420a1c:	add	x1, x1, #0xd18
  420a20:	b	420bf0 <ferror@plt+0x1f000>
  420a24:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420a28:	adrp	x1, 426000 <ferror@plt+0x24410>
  420a2c:	add	x0, x0, #0xa8
  420a30:	add	x1, x1, #0xd77
  420a34:	b	420bf0 <ferror@plt+0x1f000>
  420a38:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420a3c:	adrp	x1, 426000 <ferror@plt+0x24410>
  420a40:	add	x0, x0, #0xa8
  420a44:	add	x1, x1, #0xc55
  420a48:	bl	402428 <ferror@plt+0x838>
  420a4c:	ldr	w8, [x19, #96]
  420a50:	cmp	w8, #0x0
  420a54:	cset	w8, eq  // eq = none
  420a58:	b	420b3c <ferror@plt+0x1ef4c>
  420a5c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420a60:	adrp	x1, 444000 <ferror@plt+0x42410>
  420a64:	add	x0, x0, #0xa8
  420a68:	add	x1, x1, #0x9e9
  420a6c:	b	420bf0 <ferror@plt+0x1f000>
  420a70:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420a74:	adrp	x1, 444000 <ferror@plt+0x42410>
  420a78:	add	x0, x0, #0xa8
  420a7c:	add	x1, x1, #0xa0f
  420a80:	b	420bf0 <ferror@plt+0x1f000>
  420a84:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420a88:	adrp	x1, 426000 <ferror@plt+0x24410>
  420a8c:	add	x0, x0, #0xa8
  420a90:	add	x1, x1, #0xdb9
  420a94:	b	420bf0 <ferror@plt+0x1f000>
  420a98:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420a9c:	adrp	x1, 426000 <ferror@plt+0x24410>
  420aa0:	add	x0, x0, #0xa8
  420aa4:	add	x1, x1, #0xd2b
  420aa8:	b	420bf0 <ferror@plt+0x1f000>
  420aac:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420ab0:	adrp	x1, 426000 <ferror@plt+0x24410>
  420ab4:	add	x0, x0, #0xa8
  420ab8:	add	x1, x1, #0xcb8
  420abc:	b	420bf0 <ferror@plt+0x1f000>
  420ac0:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420ac4:	adrp	x1, 426000 <ferror@plt+0x24410>
  420ac8:	add	x0, x0, #0xa8
  420acc:	add	x1, x1, #0xdef
  420ad0:	b	420bf0 <ferror@plt+0x1f000>
  420ad4:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420ad8:	adrp	x1, 426000 <ferror@plt+0x24410>
  420adc:	add	x0, x0, #0xa8
  420ae0:	add	x1, x1, #0xca5
  420ae4:	b	420bf0 <ferror@plt+0x1f000>
  420ae8:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420aec:	adrp	x1, 426000 <ferror@plt+0x24410>
  420af0:	add	x0, x0, #0xa8
  420af4:	add	x1, x1, #0xd3d
  420af8:	b	420bf0 <ferror@plt+0x1f000>
  420afc:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420b00:	adrp	x1, 426000 <ferror@plt+0x24410>
  420b04:	add	x0, x0, #0xa8
  420b08:	add	x1, x1, #0xd97
  420b0c:	b	420bf0 <ferror@plt+0x1f000>
  420b10:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420b14:	adrp	x1, 444000 <ferror@plt+0x42410>
  420b18:	add	x0, x0, #0xa8
  420b1c:	add	x1, x1, #0x9bf
  420b20:	b	420bf0 <ferror@plt+0x1f000>
  420b24:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420b28:	adrp	x1, 426000 <ferror@plt+0x24410>
  420b2c:	add	x0, x0, #0xa8
  420b30:	add	x1, x1, #0xc3c
  420b34:	bl	402428 <ferror@plt+0x838>
  420b38:	ldr	w8, [x19, #96]
  420b3c:	adrp	x9, 463000 <stdin@@GLIBC_2.17+0x4330>
  420b40:	str	w8, [x9, #1328]
  420b44:	b	420bf8 <ferror@plt+0x1f008>
  420b48:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420b4c:	adrp	x1, 426000 <ferror@plt+0x24410>
  420b50:	add	x0, x0, #0xa8
  420b54:	add	x1, x1, #0xcdc
  420b58:	b	420bf0 <ferror@plt+0x1f000>
  420b5c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420b60:	adrp	x1, 426000 <ferror@plt+0x24410>
  420b64:	add	x0, x0, #0xa8
  420b68:	add	x1, x1, #0xd4f
  420b6c:	b	420bf0 <ferror@plt+0x1f000>
  420b70:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420b74:	adrp	x1, 426000 <ferror@plt+0x24410>
  420b78:	add	x0, x0, #0xa8
  420b7c:	add	x1, x1, #0xd05
  420b80:	b	420bf0 <ferror@plt+0x1f000>
  420b84:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420b88:	adrp	x1, 426000 <ferror@plt+0x24410>
  420b8c:	add	x0, x0, #0xa8
  420b90:	add	x1, x1, #0xdcb
  420b94:	b	420bf0 <ferror@plt+0x1f000>
  420b98:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420b9c:	adrp	x1, 426000 <ferror@plt+0x24410>
  420ba0:	add	x0, x0, #0xa8
  420ba4:	add	x1, x1, #0xc92
  420ba8:	b	420bf0 <ferror@plt+0x1f000>
  420bac:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420bb0:	adrp	x1, 444000 <ferror@plt+0x42410>
  420bb4:	add	x0, x0, #0xa8
  420bb8:	add	x1, x1, #0x9fc
  420bbc:	b	420bf0 <ferror@plt+0x1f000>
  420bc0:	adrp	x1, 444000 <ferror@plt+0x42410>
  420bc4:	add	x1, x1, #0xa69
  420bc8:	mov	w2, #0x5                   	// #5
  420bcc:	bl	401ae0 <dcgettext@plt>
  420bd0:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x4330>
  420bd4:	add	x1, x1, #0xa18
  420bd8:	bl	4172fc <ferror@plt+0x1570c>
  420bdc:	b	420bf8 <ferror@plt+0x1f008>
  420be0:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420be4:	adrp	x1, 426000 <ferror@plt+0x24410>
  420be8:	add	x0, x0, #0xa8
  420bec:	add	x1, x1, #0xcf0
  420bf0:	mov	x2, xzr
  420bf4:	bl	4022f0 <ferror@plt+0x700>
  420bf8:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  420bfc:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  420c00:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  420c04:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  420c08:	add	x4, x4, #0x50
  420c0c:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  420c10:	add	x5, x5, #0x3f4
  420c14:	add	x6, x6, #0x1c0
  420c18:	b	41c7b8 <ferror@plt+0x1abc8>
  420c1c:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420c20:	adrp	x1, 426000 <ferror@plt+0x24410>
  420c24:	add	x0, x0, #0xa8
  420c28:	add	x1, x1, #0xc6d
  420c2c:	bl	402428 <ferror@plt+0x838>
  420c30:	b	420bf8 <ferror@plt+0x1f008>
  420c34:	adrp	x0, 460000 <stdin@@GLIBC_2.17+0x1330>
  420c38:	adrp	x1, 444000 <ferror@plt+0x42410>
  420c3c:	add	x0, x0, #0xa8
  420c40:	add	x1, x1, #0x9b4
  420c44:	bl	402428 <ferror@plt+0x838>
  420c48:	ldr	w8, [x19, #96]
  420c4c:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  420c50:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  420c54:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  420c58:	cmp	w8, #0x1
  420c5c:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  420c60:	add	x4, x4, #0x50
  420c64:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  420c68:	add	x5, x5, #0x3f4
  420c6c:	add	x6, x6, #0x1c0
  420c70:	b.ne	41c7b8 <ferror@plt+0x1abc8>  // b.any
  420c74:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  420c78:	str	wzr, [x8, #2624]
  420c7c:	b	41c7b8 <ferror@plt+0x1abc8>
  420c80:	mov	x0, x1
  420c84:	bl	4018b0 <malloc@plt>
  420c88:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420c8c:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x7330>
  420c90:	str	x0, [x8, #152]
  420c94:	cbnz	x0, 420ef0 <ferror@plt+0x1f300>
  420c98:	b	4229a8 <ferror@plt+0x20db8>
  420c9c:	mov	x0, x1
  420ca0:	bl	4018b0 <malloc@plt>
  420ca4:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  420ca8:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  420cac:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  420cb0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420cb4:	add	x4, x4, #0x50
  420cb8:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  420cbc:	add	x5, x5, #0x3f4
  420cc0:	add	x6, x6, #0x1c0
  420cc4:	str	x0, [x8, #152]
  420cc8:	cbz	x0, 4229a8 <ferror@plt+0x20db8>
  420ccc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420cd0:	ldr	w8, [x8, #108]
  420cd4:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  420cd8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  420cdc:	add	x9, x9, #0x58
  420ce0:	ldr	w10, [x9]
  420ce4:	add	w11, w8, #0x1
  420ce8:	mov	w12, #0x2f                  	// #47
  420cec:	b	420f8c <ferror@plt+0x1f39c>
  420cf0:	mov	x0, x1
  420cf4:	bl	4018b0 <malloc@plt>
  420cf8:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  420cfc:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  420d00:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  420d04:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420d08:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  420d0c:	add	x4, x4, #0x50
  420d10:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  420d14:	add	x5, x5, #0x3f4
  420d18:	add	x6, x6, #0x1c0
  420d1c:	str	x0, [x8, #152]
  420d20:	cbz	x0, 4229a8 <ferror@plt+0x20db8>
  420d24:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420d28:	ldr	w8, [x8, #108]
  420d2c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  420d30:	add	x9, x9, #0x58
  420d34:	ldr	w10, [x9]
  420d38:	add	w11, w8, #0x1
  420d3c:	mov	w12, #0x1d                  	// #29
  420d40:	b	420f8c <ferror@plt+0x1f39c>
  420d44:	mov	x0, x1
  420d48:	bl	4018b0 <malloc@plt>
  420d4c:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  420d50:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  420d54:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  420d58:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420d5c:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  420d60:	add	x4, x4, #0x50
  420d64:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  420d68:	add	x5, x5, #0x3f4
  420d6c:	add	x6, x6, #0x1c0
  420d70:	str	x0, [x8, #152]
  420d74:	cbz	x0, 4229a8 <ferror@plt+0x20db8>
  420d78:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420d7c:	ldr	w8, [x8, #108]
  420d80:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  420d84:	add	x9, x9, #0x58
  420d88:	ldr	w10, [x9]
  420d8c:	add	w11, w8, #0x1
  420d90:	str	w11, [x9, #20]
  420d94:	mov	w12, #0x27                  	// #39
  420d98:	sub	w11, w10, #0x1
  420d9c:	cmp	w11, #0x0
  420da0:	csel	w10, w10, w11, lt  // lt = tstop
  420da4:	asr	w10, w10, #1
  420da8:	str	w10, [x0, w8, sxtw #2]
  420dac:	mov	w8, #0x1                   	// #1
  420db0:	str	w12, [x9]
  420db4:	str	w8, [sp, #84]
  420db8:	b	41c7b8 <ferror@plt+0x1abc8>
  420dbc:	mov	x0, x1
  420dc0:	bl	4018b0 <malloc@plt>
  420dc4:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  420dc8:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  420dcc:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  420dd0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420dd4:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  420dd8:	add	x4, x4, #0x50
  420ddc:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  420de0:	add	x5, x5, #0x3f4
  420de4:	add	x6, x6, #0x1c0
  420de8:	str	x0, [x8, #152]
  420dec:	cbz	x0, 4229a8 <ferror@plt+0x20db8>
  420df0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420df4:	ldr	w8, [x8, #108]
  420df8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  420dfc:	add	x9, x9, #0x58
  420e00:	ldr	w10, [x9]
  420e04:	add	w11, w8, #0x1
  420e08:	mov	w12, #0x31                  	// #49
  420e0c:	b	420f8c <ferror@plt+0x1f39c>
  420e10:	mov	x0, x1
  420e14:	bl	4018b0 <malloc@plt>
  420e18:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  420e1c:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  420e20:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  420e24:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420e28:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  420e2c:	add	x4, x4, #0x50
  420e30:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  420e34:	add	x5, x5, #0x3f4
  420e38:	add	x6, x6, #0x1c0
  420e3c:	str	x0, [x8, #152]
  420e40:	cbz	x0, 4229a8 <ferror@plt+0x20db8>
  420e44:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420e48:	ldr	w8, [x8, #108]
  420e4c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  420e50:	add	x9, x9, #0x48
  420e54:	ldr	w10, [x9, #16]
  420e58:	add	w11, w8, #0x1
  420e5c:	str	w11, [x9, #36]
  420e60:	mov	w12, #0x9                   	// #9
  420e64:	sub	w11, w10, #0x1
  420e68:	cmp	w11, #0x0
  420e6c:	csel	w10, w10, w11, lt  // lt = tstop
  420e70:	asr	w10, w10, #1
  420e74:	str	w10, [x0, w8, sxtw #2]
  420e78:	str	w12, [x9, #16]
  420e7c:	strb	wzr, [x9]
  420e80:	b	41c7b8 <ferror@plt+0x1abc8>
  420e84:	mov	x0, x1
  420e88:	bl	4018b0 <malloc@plt>
  420e8c:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  420e90:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  420e94:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  420e98:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420e9c:	add	x4, x4, #0x50
  420ea0:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  420ea4:	add	x5, x5, #0x3f4
  420ea8:	add	x6, x6, #0x1c0
  420eac:	str	x0, [x8, #152]
  420eb0:	cbz	x0, 4229a8 <ferror@plt+0x20db8>
  420eb4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420eb8:	ldr	w8, [x8, #108]
  420ebc:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  420ec0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  420ec4:	add	x9, x9, #0x58
  420ec8:	ldr	w10, [x9]
  420ecc:	add	w11, w8, #0x1
  420ed0:	mov	w12, #0x25                  	// #37
  420ed4:	b	420f8c <ferror@plt+0x1f39c>
  420ed8:	mov	x0, x1
  420edc:	bl	4018b0 <malloc@plt>
  420ee0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420ee4:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x7330>
  420ee8:	str	x0, [x8, #152]
  420eec:	cbz	x0, 4229a8 <ferror@plt+0x20db8>
  420ef0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420ef4:	ldr	w8, [x8, #108]
  420ef8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  420efc:	add	x9, x9, #0x48
  420f00:	ldr	w10, [x9, #16]
  420f04:	add	w11, w8, #0x1
  420f08:	str	w11, [x9, #36]
  420f0c:	sub	w11, w10, #0x1
  420f10:	cmp	w11, #0x0
  420f14:	csel	w10, w10, w11, lt  // lt = tstop
  420f18:	asr	w10, w10, #1
  420f1c:	str	w10, [x0, w8, sxtw #2]
  420f20:	ldr	x0, [x12, #56]
  420f24:	mov	w8, #0x9                   	// #9
  420f28:	str	w8, [x9, #16]
  420f2c:	mov	w8, #0x1                   	// #1
  420f30:	strb	w8, [x9]
  420f34:	bl	4116f4 <ferror@plt+0xfb04>
  420f38:	b	420bf8 <ferror@plt+0x1f008>
  420f3c:	mov	x0, x1
  420f40:	bl	4018b0 <malloc@plt>
  420f44:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  420f48:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  420f4c:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  420f50:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420f54:	add	x4, x4, #0x50
  420f58:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  420f5c:	add	x5, x5, #0x3f4
  420f60:	add	x6, x6, #0x1c0
  420f64:	str	x0, [x8, #152]
  420f68:	cbz	x0, 4229a8 <ferror@plt+0x20db8>
  420f6c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420f70:	ldr	w8, [x8, #108]
  420f74:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  420f78:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  420f7c:	add	x9, x9, #0x58
  420f80:	ldr	w10, [x9]
  420f84:	add	w11, w8, #0x1
  420f88:	mov	w12, #0x2d                  	// #45
  420f8c:	str	w11, [x9, #20]
  420f90:	sub	w11, w10, #0x1
  420f94:	cmp	w11, #0x0
  420f98:	csel	w10, w10, w11, lt  // lt = tstop
  420f9c:	asr	w10, w10, #1
  420fa0:	str	w10, [x0, w8, sxtw #2]
  420fa4:	str	w12, [x9]
  420fa8:	b	41c7b8 <ferror@plt+0x1abc8>
  420fac:	mov	w0, #0x8                   	// #8
  420fb0:	bl	4018b0 <malloc@plt>
  420fb4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420fb8:	str	x0, [x8, #120]
  420fbc:	cbz	x0, 422974 <ferror@plt+0x20d84>
  420fc0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420fc4:	add	x8, x8, #0x80
  420fc8:	mov	w9, #0x1                   	// #1
  420fcc:	str	xzr, [x0]
  420fd0:	str	x9, [x8, #32]
  420fd4:	str	xzr, [x8]
  420fd8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420fdc:	ldr	x0, [x8, #40]
  420fe0:	mov	w1, #0x4000                	// #16384
  420fe4:	bl	422a08 <ferror@plt+0x20e18>
  420fe8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  420fec:	add	x8, x8, #0x78
  420ff0:	ldp	x9, x10, [x8]
  420ff4:	mov	x8, x0
  420ff8:	str	x0, [x9, x10, lsl #3]
  420ffc:	mov	w9, #0x1                   	// #1
  421000:	str	w9, [x8, #40]
  421004:	bl	411ff0 <ferror@plt+0x10400>
  421008:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  42100c:	mov	w9, #0x3                   	// #3
  421010:	str	w9, [x8, #88]
  421014:	b	420bf8 <ferror@plt+0x1f008>
  421018:	ldr	x25, [x2, #56]
  42101c:	ldrb	w8, [x2]
  421020:	ldr	x16, [x1, #56]
  421024:	strb	w8, [x25]
  421028:	ldp	x17, x18, [x2, #40]
  42102c:	ldr	x9, [x17, x18, lsl #3]
  421030:	ldr	x10, [x9, #8]
  421034:	stp	x18, x17, [sp, #32]
  421038:	add	x8, x10, #0x2
  42103c:	cmp	x25, x8
  421040:	b.cs	4210a8 <ferror@plt+0x1f4b8>  // b.hs, b.nlast
  421044:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421048:	ldrsw	x13, [x9, #24]
  42104c:	ldrsw	x12, [x8, #104]
  421050:	add	x11, x13, x10
  421054:	add	x14, x12, x10
  421058:	add	x11, x11, #0x2
  42105c:	cmn	w12, #0x1
  421060:	add	x12, x14, #0x2
  421064:	b.lt	421084 <ferror@plt+0x1f494>  // b.tstop
  421068:	ldrb	w9, [x12, #-1]!
  42106c:	strb	w9, [x11, #-1]!
  421070:	ldr	x9, [x17, x18, lsl #3]
  421074:	ldr	x10, [x9, #8]
  421078:	cmp	x12, x10
  42107c:	b.hi	421068 <ferror@plt+0x1f478>  // b.pmore
  421080:	ldr	w13, [x9, #24]
  421084:	sub	w11, w11, w12
  421088:	str	w13, [x8, #104]
  42108c:	sxtw	x8, w11
  421090:	add	x25, x25, x8
  421094:	add	x10, x10, #0x2
  421098:	cmp	x25, x10
  42109c:	str	w13, [x9, #28]
  4210a0:	b.cc	4229f0 <ferror@plt+0x20e00>  // b.lo, b.ul, b.last
  4210a4:	add	x16, x16, x8
  4210a8:	mov	w8, #0x29                  	// #41
  4210ac:	strb	w8, [x25, #-1]!
  4210b0:	str	x16, [x1, #56]
  4210b4:	ldrb	w19, [x25]
  4210b8:	mov	x0, x15
  4210bc:	str	x16, [sp, #48]
  4210c0:	str	x25, [x2, #56]
  4210c4:	strb	w19, [x2]
  4210c8:	bl	401790 <strlen@plt>
  4210cc:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  4210d0:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  4210d4:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  4210d8:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  4210dc:	add	x4, x4, #0x50
  4210e0:	add	x5, x5, #0x3f4
  4210e4:	add	x6, x6, #0x1c0
  4210e8:	cbz	x0, 4211ec <ferror@plt+0x1f5fc>
  4210ec:	ldp	x17, x16, [sp, #48]
  4210f0:	ldp	x1, x18, [sp, #32]
  4210f4:	b	421110 <ferror@plt+0x1f520>
  4210f8:	strb	w8, [x25, #-1]!
  4210fc:	str	x17, [x3, #56]
  421100:	ldrb	w19, [x25]
  421104:	str	x25, [x4, #56]
  421108:	strb	w19, [x4]
  42110c:	cbz	x0, 4211f4 <ferror@plt+0x1f604>
  421110:	sub	x0, x0, #0x1
  421114:	ldrb	w8, [x16, x0]
  421118:	strb	w19, [x25]
  42111c:	ldr	x10, [x18, x1, lsl #3]
  421120:	ldr	x11, [x10, #8]
  421124:	add	x9, x11, #0x2
  421128:	cmp	x25, x9
  42112c:	b.cs	4210f8 <ferror@plt+0x1f508>  // b.hs, b.nlast
  421130:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  421134:	ldrsw	x14, [x10, #24]
  421138:	ldrsw	x13, [x9, #104]
  42113c:	add	x12, x14, x11
  421140:	add	x15, x13, x11
  421144:	add	x12, x12, #0x2
  421148:	cmn	w13, #0x1
  42114c:	add	x13, x15, #0x2
  421150:	b.lt	421170 <ferror@plt+0x1f580>  // b.tstop
  421154:	ldrb	w10, [x13, #-1]!
  421158:	strb	w10, [x12, #-1]!
  42115c:	ldr	x10, [x18, x1, lsl #3]
  421160:	ldr	x11, [x10, #8]
  421164:	cmp	x13, x11
  421168:	b.hi	421154 <ferror@plt+0x1f564>  // b.pmore
  42116c:	ldr	w14, [x10, #24]
  421170:	sub	w12, w12, w13
  421174:	str	w14, [x9, #104]
  421178:	sxtw	x9, w12
  42117c:	add	x25, x25, x9
  421180:	add	x11, x11, #0x2
  421184:	cmp	x25, x11
  421188:	str	w14, [x10, #28]
  42118c:	b.cc	4229f0 <ferror@plt+0x20e00>  // b.lo, b.ul, b.last
  421190:	add	x17, x17, x9
  421194:	b	4210f8 <ferror@plt+0x1f508>
  421198:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  42119c:	ldr	x9, [x8, #2608]
  4211a0:	mov	x19, x12
  4211a4:	add	x10, x9, #0x8
  4211a8:	str	x10, [x8, #2608]
  4211ac:	ldr	x0, [x9, #8]
  4211b0:	bl	4234e4 <ferror@plt+0x218f4>
  4211b4:	ldrb	w8, [x19, #84]
  4211b8:	adrp	x6, 43e000 <ferror@plt+0x3c410>
  4211bc:	adrp	x5, 43e000 <ferror@plt+0x3c410>
  4211c0:	adrp	x4, 460000 <stdin@@GLIBC_2.17+0x1330>
  4211c4:	add	x6, x6, #0x1c0
  4211c8:	add	x5, x5, #0x3f4
  4211cc:	add	x4, x4, #0x50
  4211d0:	adrp	x3, 466000 <stdin@@GLIBC_2.17+0x7330>
  4211d4:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  4211d8:	tbnz	w8, #0, 41c7b8 <ferror@plt+0x1abc8>
  4211dc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4211e0:	ldr	x0, [x8, #40]
  4211e4:	bl	422be0 <ferror@plt+0x20ff0>
  4211e8:	b	4203b0 <ferror@plt+0x1e7c0>
  4211ec:	ldp	x18, x17, [sp, #40]
  4211f0:	ldr	x1, [sp, #32]
  4211f4:	strb	w19, [x25]
  4211f8:	ldr	x9, [x18, x1, lsl #3]
  4211fc:	ldr	x10, [x9, #8]
  421200:	add	x8, x10, #0x2
  421204:	cmp	x25, x8
  421208:	b.cs	421270 <ferror@plt+0x1f680>  // b.hs, b.nlast
  42120c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421210:	ldrsw	x13, [x9, #24]
  421214:	ldrsw	x12, [x8, #104]
  421218:	add	x11, x13, x10
  42121c:	add	x14, x12, x10
  421220:	add	x11, x11, #0x2
  421224:	cmn	w12, #0x1
  421228:	add	x12, x14, #0x2
  42122c:	b.lt	42124c <ferror@plt+0x1f65c>  // b.tstop
  421230:	ldrb	w9, [x12, #-1]!
  421234:	strb	w9, [x11, #-1]!
  421238:	ldr	x9, [x18, x1, lsl #3]
  42123c:	ldr	x10, [x9, #8]
  421240:	cmp	x12, x10
  421244:	b.hi	421230 <ferror@plt+0x1f640>  // b.pmore
  421248:	ldr	w13, [x9, #24]
  42124c:	sub	w11, w11, w12
  421250:	str	w13, [x8, #104]
  421254:	sxtw	x8, w11
  421258:	add	x25, x25, x8
  42125c:	add	x10, x10, #0x2
  421260:	cmp	x25, x10
  421264:	str	w13, [x9, #28]
  421268:	b.cc	4229f0 <ferror@plt+0x20e00>  // b.lo, b.ul, b.last
  42126c:	add	x17, x17, x8
  421270:	mov	w8, #0x28                  	// #40
  421274:	strb	w8, [x25, #-1]!
  421278:	str	x17, [x3, #56]
  42127c:	ldrb	w8, [x25]
  421280:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  421284:	str	x25, [x4, #56]
  421288:	strb	w8, [x4]
  42128c:	b	41c7b8 <ferror@plt+0x1abc8>
  421290:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  421294:	b	41c7b8 <ferror@plt+0x1abc8>
  421298:	adrp	x1, 444000 <ferror@plt+0x42410>
  42129c:	add	x1, x1, #0xb1d
  4212a0:	b	4219bc <ferror@plt+0x1fdcc>
  4212a4:	ldrsw	x9, [x13, #64]
  4212a8:	ldr	x8, [x3, #56]
  4212ac:	cmp	w9, #0x1
  4212b0:	b.lt	422420 <ferror@plt+0x20830>  // b.tstop
  4212b4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4212b8:	add	x10, x10, #0x78
  4212bc:	ldp	x11, x10, [x10]
  4212c0:	add	x9, x9, x8
  4212c4:	ldurb	w9, [x9, #-1]
  4212c8:	ldr	x10, [x11, x10, lsl #3]
  4212cc:	cmp	w9, #0xa
  4212d0:	cset	w9, eq  // eq = none
  4212d4:	str	w9, [x10, #40]
  4212d8:	b	422420 <ferror@plt+0x20830>
  4212dc:	adrp	x1, 444000 <ferror@plt+0x42410>
  4212e0:	add	x1, x1, #0xb3e
  4212e4:	b	4219bc <ferror@plt+0x1fdcc>
  4212e8:	ldrsw	x8, [x13, #64]
  4212ec:	ldr	x1, [x3, #56]
  4212f0:	cmp	w8, #0x1
  4212f4:	b.lt	421324 <ferror@plt+0x1f734>  // b.tstop
  4212f8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4212fc:	add	x10, x10, #0x78
  421300:	ldp	x11, x10, [x10]
  421304:	add	x9, x8, x1
  421308:	ldurb	w9, [x9, #-1]
  42130c:	ldr	x10, [x11, x10, lsl #3]
  421310:	cmp	w9, #0xa
  421314:	cset	w9, eq  // eq = none
  421318:	cmp	w8, #0x7ff
  42131c:	str	w9, [x10, #40]
  421320:	b.gt	422980 <ferror@plt+0x20d90>
  421324:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  421328:	add	x0, x0, #0xa18
  42132c:	mov	w2, #0x800                 	// #2048
  421330:	bl	401b50 <strncpy@plt>
  421334:	mov	w0, #0x107                 	// #263
  421338:	b	42246c <ferror@plt+0x2087c>
  42133c:	ldrsw	x9, [x13, #64]
  421340:	ldr	x8, [x3, #56]
  421344:	cmp	w9, #0x1
  421348:	b.lt	421370 <ferror@plt+0x1f780>  // b.tstop
  42134c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421350:	add	x10, x10, #0x78
  421354:	ldp	x11, x10, [x10]
  421358:	add	x9, x9, x8
  42135c:	ldurb	w9, [x9, #-1]
  421360:	ldr	x10, [x11, x10, lsl #3]
  421364:	cmp	w9, #0xa
  421368:	cset	w9, eq  // eq = none
  42136c:	str	w9, [x10, #40]
  421370:	ldrb	w0, [x8]
  421374:	b	42246c <ferror@plt+0x2087c>
  421378:	ldrsw	x8, [x13, #64]
  42137c:	cmp	w8, #0x1
  421380:	b.lt	422784 <ferror@plt+0x20b94>  // b.tstop
  421384:	ldr	x9, [x3, #56]
  421388:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  42138c:	add	x10, x10, #0x78
  421390:	ldp	x11, x10, [x10]
  421394:	add	x8, x8, x9
  421398:	ldurb	w8, [x8, #-1]
  42139c:	mov	w0, #0x109                 	// #265
  4213a0:	b	42245c <ferror@plt+0x2086c>
  4213a4:	ldrsw	x8, [x13, #64]
  4213a8:	cmp	w8, #0x1
  4213ac:	b.lt	4213d8 <ferror@plt+0x1f7e8>  // b.tstop
  4213b0:	ldr	x9, [x3, #56]
  4213b4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4213b8:	add	x10, x10, #0x78
  4213bc:	ldp	x11, x10, [x10]
  4213c0:	add	x8, x8, x9
  4213c4:	ldurb	w8, [x8, #-1]
  4213c8:	ldr	x9, [x11, x10, lsl #3]
  4213cc:	cmp	w8, #0xa
  4213d0:	cset	w8, eq  // eq = none
  4213d4:	str	w8, [x9, #40]
  4213d8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  4213dc:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  4213e0:	ldr	w9, [x9, #2532]
  4213e4:	ldr	w10, [x10, #3112]
  4213e8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4213ec:	mov	w11, #0x3                   	// #3
  4213f0:	str	w11, [x8, #88]
  4213f4:	orr	w8, w10, w9
  4213f8:	mov	w12, #0x12c                 	// #300
  4213fc:	cmp	w8, #0x0
  421400:	mov	w8, #0x12e                 	// #302
  421404:	csel	w0, w8, w12, eq  // eq = none
  421408:	b	42246c <ferror@plt+0x2087c>
  42140c:	ldrsw	x8, [x13, #64]
  421410:	cmp	w8, #0x1
  421414:	b.lt	421440 <ferror@plt+0x1f850>  // b.tstop
  421418:	ldr	x9, [x3, #56]
  42141c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421420:	add	x10, x10, #0x78
  421424:	ldp	x11, x10, [x10]
  421428:	add	x8, x8, x9
  42142c:	ldurb	w8, [x8, #-1]
  421430:	ldr	x9, [x11, x10, lsl #3]
  421434:	cmp	w8, #0xa
  421438:	cset	w8, eq  // eq = none
  42143c:	str	w8, [x9, #40]
  421440:	adrp	x1, 444000 <ferror@plt+0x42410>
  421444:	add	x1, x1, #0xb13
  421448:	mov	w2, #0x5                   	// #5
  42144c:	mov	x0, xzr
  421450:	bl	401ae0 <dcgettext@plt>
  421454:	bl	416fb4 <ferror@plt+0x153c4>
  421458:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  42145c:	ldr	w9, [x8, #1332]
  421460:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421464:	mov	w11, #0x3                   	// #3
  421468:	str	w11, [x10, #88]
  42146c:	add	w9, w9, #0x1
  421470:	str	w9, [x8, #1332]
  421474:	mov	w0, #0x7d                  	// #125
  421478:	b	42246c <ferror@plt+0x2087c>
  42147c:	ldrb	w8, [x4]
  421480:	add	x9, x25, #0x1
  421484:	mov	w10, #0x1                   	// #1
  421488:	strb	w8, [x19]
  42148c:	str	x9, [x4, #56]
  421490:	str	x25, [x3, #56]
  421494:	str	w10, [x13, #64]
  421498:	ldrb	w8, [x25, #1]
  42149c:	strb	w8, [x4]
  4214a0:	strb	wzr, [x25, #1]
  4214a4:	ldrsw	x8, [x13, #64]
  4214a8:	str	x9, [x4, #56]
  4214ac:	cmp	w8, #0x1
  4214b0:	b.lt	4214dc <ferror@plt+0x1f8ec>  // b.tstop
  4214b4:	ldr	x9, [x3, #56]
  4214b8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4214bc:	add	x10, x10, #0x78
  4214c0:	ldp	x11, x10, [x10]
  4214c4:	add	x8, x8, x9
  4214c8:	ldurb	w8, [x8, #-1]
  4214cc:	ldr	x9, [x11, x10, lsl #3]
  4214d0:	cmp	w8, #0xa
  4214d4:	cset	w8, eq  // eq = none
  4214d8:	str	w8, [x9, #40]
  4214dc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4214e0:	mov	w9, #0xf                   	// #15
  4214e4:	b	422510 <ferror@plt+0x20920>
  4214e8:	ldrsw	x8, [x13, #64]
  4214ec:	cmp	w8, #0x1
  4214f0:	b.lt	42151c <ferror@plt+0x1f92c>  // b.tstop
  4214f4:	ldr	x9, [x3, #56]
  4214f8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4214fc:	add	x10, x10, #0x78
  421500:	ldp	x11, x10, [x10]
  421504:	add	x8, x8, x9
  421508:	ldurb	w8, [x8, #-1]
  42150c:	ldr	x9, [x11, x10, lsl #3]
  421510:	cmp	w8, #0xa
  421514:	cset	w8, eq  // eq = none
  421518:	str	w8, [x9, #40]
  42151c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421520:	mov	w9, #0x17                  	// #23
  421524:	str	w9, [x8, #88]
  421528:	mov	w0, #0x124                 	// #292
  42152c:	b	42246c <ferror@plt+0x2087c>
  421530:	ldrsw	x8, [x13, #64]
  421534:	cmp	w8, #0x1
  421538:	b.lt	421564 <ferror@plt+0x1f974>  // b.tstop
  42153c:	ldr	x9, [x3, #56]
  421540:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421544:	add	x10, x10, #0x78
  421548:	ldp	x11, x10, [x10]
  42154c:	add	x8, x8, x9
  421550:	ldurb	w8, [x8, #-1]
  421554:	ldr	x9, [x11, x10, lsl #3]
  421558:	cmp	w8, #0xa
  42155c:	cset	w8, eq  // eq = none
  421560:	str	w8, [x9, #40]
  421564:	adrp	x1, 444000 <ferror@plt+0x42410>
  421568:	add	x1, x1, #0xab4
  42156c:	mov	w2, #0x5                   	// #5
  421570:	mov	x0, xzr
  421574:	bl	401ae0 <dcgettext@plt>
  421578:	bl	416fb4 <ferror@plt+0x153c4>
  42157c:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  421580:	ldr	w9, [x8, #1332]
  421584:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421588:	mov	w11, #0x3                   	// #3
  42158c:	str	w11, [x10, #88]
  421590:	add	w9, w9, #0x1
  421594:	str	w9, [x8, #1332]
  421598:	mov	w0, #0x22                  	// #34
  42159c:	b	42246c <ferror@plt+0x2087c>
  4215a0:	ldrsw	x8, [x13, #64]
  4215a4:	cmp	w8, #0x1
  4215a8:	b.lt	4215d4 <ferror@plt+0x1f9e4>  // b.tstop
  4215ac:	ldr	x9, [x3, #56]
  4215b0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4215b4:	add	x10, x10, #0x78
  4215b8:	ldp	x11, x10, [x10]
  4215bc:	add	x8, x8, x9
  4215c0:	ldurb	w8, [x8, #-1]
  4215c4:	ldr	x9, [x11, x10, lsl #3]
  4215c8:	cmp	w8, #0xa
  4215cc:	cset	w8, eq  // eq = none
  4215d0:	str	w8, [x9, #40]
  4215d4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4215d8:	mov	w9, #0x17                  	// #23
  4215dc:	str	w9, [x8, #88]
  4215e0:	mov	w0, #0x11f                 	// #287
  4215e4:	b	42246c <ferror@plt+0x2087c>
  4215e8:	ldrsw	x8, [x13, #64]
  4215ec:	cmp	w8, #0x1
  4215f0:	b.lt	42161c <ferror@plt+0x1fa2c>  // b.tstop
  4215f4:	ldr	x9, [x3, #56]
  4215f8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4215fc:	add	x10, x10, #0x78
  421600:	ldp	x11, x10, [x10]
  421604:	add	x8, x8, x9
  421608:	ldurb	w8, [x8, #-1]
  42160c:	ldr	x9, [x11, x10, lsl #3]
  421610:	cmp	w8, #0xa
  421614:	cset	w8, eq  // eq = none
  421618:	str	w8, [x9, #40]
  42161c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421620:	mov	w9, #0x17                  	// #23
  421624:	str	w9, [x8, #88]
  421628:	mov	w0, #0x126                 	// #294
  42162c:	b	42246c <ferror@plt+0x2087c>
  421630:	ldrsw	x8, [x13, #64]
  421634:	cmp	w8, #0x1
  421638:	b.lt	42266c <ferror@plt+0x20a7c>  // b.tstop
  42163c:	ldr	x9, [x3, #56]
  421640:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421644:	add	x10, x10, #0x78
  421648:	ldp	x11, x10, [x10]
  42164c:	add	x8, x8, x9
  421650:	ldurb	w8, [x8, #-1]
  421654:	ldr	x9, [x11, x10, lsl #3]
  421658:	cmp	w8, #0xa
  42165c:	cset	w8, eq  // eq = none
  421660:	str	w8, [x9, #40]
  421664:	b	42266c <ferror@plt+0x20a7c>
  421668:	ldrsw	x8, [x13, #64]
  42166c:	cmp	w8, #0x1
  421670:	b.lt	42279c <ferror@plt+0x20bac>  // b.tstop
  421674:	ldr	x9, [x3, #56]
  421678:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  42167c:	add	x10, x10, #0x78
  421680:	ldp	x11, x10, [x10]
  421684:	add	x8, x8, x9
  421688:	ldurb	w8, [x8, #-1]
  42168c:	mov	w0, #0x106                 	// #262
  421690:	b	42245c <ferror@plt+0x2086c>
  421694:	ldrsw	x8, [x13, #64]
  421698:	cmp	w8, #0x1
  42169c:	b.lt	4216c8 <ferror@plt+0x1fad8>  // b.tstop
  4216a0:	ldr	x9, [x3, #56]
  4216a4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4216a8:	add	x10, x10, #0x78
  4216ac:	ldp	x11, x10, [x10]
  4216b0:	add	x8, x8, x9
  4216b4:	ldurb	w8, [x8, #-1]
  4216b8:	ldr	x9, [x11, x10, lsl #3]
  4216bc:	cmp	w8, #0xa
  4216c0:	cset	w8, eq  // eq = none
  4216c4:	str	w8, [x9, #40]
  4216c8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4216cc:	mov	w9, #0x17                  	// #23
  4216d0:	str	w9, [x8, #88]
  4216d4:	mov	w0, #0x116                 	// #278
  4216d8:	b	42246c <ferror@plt+0x2087c>
  4216dc:	ldrb	w8, [x4]
  4216e0:	add	x9, x25, #0x1
  4216e4:	mov	w10, #0x1                   	// #1
  4216e8:	strb	w8, [x19]
  4216ec:	str	x9, [x4, #56]
  4216f0:	str	x25, [x3, #56]
  4216f4:	str	w10, [x13, #64]
  4216f8:	ldrb	w8, [x25, #1]
  4216fc:	strb	w8, [x4]
  421700:	strb	wzr, [x25, #1]
  421704:	ldrsw	x8, [x13, #64]
  421708:	str	x9, [x4, #56]
  42170c:	cmp	w8, #0x1
  421710:	b.lt	4227a4 <ferror@plt+0x20bb4>  // b.tstop
  421714:	ldr	x9, [x3, #56]
  421718:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  42171c:	add	x10, x10, #0x78
  421720:	ldp	x11, x10, [x10]
  421724:	add	x8, x8, x9
  421728:	ldurb	w8, [x8, #-1]
  42172c:	mov	w0, #0x24                  	// #36
  421730:	b	42245c <ferror@plt+0x2086c>
  421734:	ldrsw	x8, [x13, #64]
  421738:	cmp	w8, #0x1
  42173c:	b.lt	421768 <ferror@plt+0x1fb78>  // b.tstop
  421740:	ldr	x9, [x3, #56]
  421744:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421748:	add	x10, x10, #0x78
  42174c:	ldp	x11, x10, [x10]
  421750:	add	x8, x8, x9
  421754:	ldurb	w8, [x8, #-1]
  421758:	ldr	x9, [x11, x10, lsl #3]
  42175c:	cmp	w8, #0xa
  421760:	cset	w8, eq  // eq = none
  421764:	str	w8, [x9, #40]
  421768:	bl	417748 <ferror@plt+0x15b58>
  42176c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421770:	adrp	x9, 462000 <stdin@@GLIBC_2.17+0x3330>
  421774:	ldr	w8, [x8, #2532]
  421778:	ldr	w9, [x9, #3112]
  42177c:	orr	w8, w9, w8
  421780:	cbz	w8, 4227ac <ferror@plt+0x20bbc>
  421784:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  421788:	add	x11, x11, #0x50
  42178c:	ldrb	w8, [x11]
  421790:	add	x9, x25, #0x1
  421794:	mov	w10, #0x1                   	// #1
  421798:	mov	w0, #0x28                  	// #40
  42179c:	strb	w8, [x19]
  4217a0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x7330>
  4217a4:	str	x25, [x8, #56]
  4217a8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x7330>
  4217ac:	str	x9, [x11, #56]
  4217b0:	str	w10, [x8, #64]
  4217b4:	ldrb	w8, [x25, #1]
  4217b8:	strb	w8, [x11]
  4217bc:	strb	wzr, [x25, #1]
  4217c0:	str	x9, [x11, #56]
  4217c4:	b	42246c <ferror@plt+0x2087c>
  4217c8:	ldrsw	x8, [x13, #64]
  4217cc:	cmp	w8, #0x1
  4217d0:	b.lt	4227c0 <ferror@plt+0x20bd0>  // b.tstop
  4217d4:	ldr	x9, [x3, #56]
  4217d8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4217dc:	add	x10, x10, #0x78
  4217e0:	ldp	x11, x10, [x10]
  4217e4:	add	x8, x8, x9
  4217e8:	ldurb	w8, [x8, #-1]
  4217ec:	mov	w0, #0x10f                 	// #271
  4217f0:	b	42245c <ferror@plt+0x2086c>
  4217f4:	ldrsw	x8, [x13, #64]
  4217f8:	ldr	x0, [x3, #56]
  4217fc:	cmp	w8, #0x1
  421800:	b.lt	421828 <ferror@plt+0x1fc38>  // b.tstop
  421804:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  421808:	add	x9, x9, #0x78
  42180c:	ldp	x10, x9, [x9]
  421810:	add	x8, x8, x0
  421814:	ldurb	w8, [x8, #-1]
  421818:	ldr	x9, [x10, x9, lsl #3]
  42181c:	cmp	w8, #0xa
  421820:	cset	w8, eq  // eq = none
  421824:	str	w8, [x9, #40]
  421828:	bl	412258 <ferror@plt+0x10668>
  42182c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421830:	ldr	w9, [x8, #88]
  421834:	and	w10, w0, #0xff
  421838:	adrp	x11, 465000 <stdin@@GLIBC_2.17+0x6330>
  42183c:	str	w10, [x11, #4000]
  421840:	sub	w9, w9, #0x15
  421844:	cmp	w9, #0x1
  421848:	b.hi	42278c <ferror@plt+0x20b9c>  // b.pmore
  42184c:	mov	w9, #0x17                  	// #23
  421850:	str	w9, [x8, #88]
  421854:	mov	w0, #0x102                 	// #258
  421858:	b	42246c <ferror@plt+0x2087c>
  42185c:	ldrsw	x8, [x13, #64]
  421860:	cmp	w8, #0x1
  421864:	b.lt	421890 <ferror@plt+0x1fca0>  // b.tstop
  421868:	ldr	x9, [x3, #56]
  42186c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421870:	add	x10, x10, #0x78
  421874:	ldp	x11, x10, [x10]
  421878:	add	x8, x8, x9
  42187c:	ldurb	w8, [x8, #-1]
  421880:	ldr	x9, [x11, x10, lsl #3]
  421884:	cmp	w8, #0xa
  421888:	cset	w8, eq  // eq = none
  42188c:	str	w8, [x9, #40]
  421890:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421894:	mov	w9, #0x17                  	// #23
  421898:	str	w9, [x8, #88]
  42189c:	mov	w0, #0x11b                 	// #283
  4218a0:	b	42246c <ferror@plt+0x2087c>
  4218a4:	ldrsw	x8, [x13, #64]
  4218a8:	cmp	w8, #0x1
  4218ac:	b.lt	4227c8 <ferror@plt+0x20bd8>  // b.tstop
  4218b0:	ldr	x9, [x3, #56]
  4218b4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4218b8:	add	x10, x10, #0x78
  4218bc:	ldp	x11, x10, [x10]
  4218c0:	add	x8, x8, x9
  4218c4:	ldurb	w8, [x8, #-1]
  4218c8:	mov	w0, #0x2c                  	// #44
  4218cc:	b	42245c <ferror@plt+0x2086c>
  4218d0:	ldrsw	x8, [x13, #64]
  4218d4:	cmp	w8, #0x1
  4218d8:	b.lt	421904 <ferror@plt+0x1fd14>  // b.tstop
  4218dc:	ldr	x9, [x3, #56]
  4218e0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4218e4:	add	x10, x10, #0x78
  4218e8:	ldp	x11, x10, [x10]
  4218ec:	add	x8, x8, x9
  4218f0:	ldurb	w8, [x8, #-1]
  4218f4:	ldr	x9, [x11, x10, lsl #3]
  4218f8:	cmp	w8, #0xa
  4218fc:	cset	w8, eq  // eq = none
  421900:	str	w8, [x9, #40]
  421904:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421908:	mov	w9, #0x17                  	// #23
  42190c:	str	w9, [x8, #88]
  421910:	mov	w0, #0x11a                 	// #282
  421914:	b	42246c <ferror@plt+0x2087c>
  421918:	ldrsw	x8, [x13, #64]
  42191c:	cmp	w8, #0x1
  421920:	b.lt	42194c <ferror@plt+0x1fd5c>  // b.tstop
  421924:	ldr	x9, [x3, #56]
  421928:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  42192c:	add	x10, x10, #0x78
  421930:	ldp	x11, x10, [x10]
  421934:	add	x8, x8, x9
  421938:	ldurb	w8, [x8, #-1]
  42193c:	ldr	x9, [x11, x10, lsl #3]
  421940:	cmp	w8, #0xa
  421944:	cset	w8, eq  // eq = none
  421948:	str	w8, [x9, #40]
  42194c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421950:	mov	w9, #0x17                  	// #23
  421954:	str	w9, [x8, #88]
  421958:	mov	w0, #0x123                 	// #291
  42195c:	b	42246c <ferror@plt+0x2087c>
  421960:	ldrsw	x8, [x13, #64]
  421964:	cmp	w8, #0x1
  421968:	b.lt	421994 <ferror@plt+0x1fda4>  // b.tstop
  42196c:	ldr	x9, [x3, #56]
  421970:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421974:	add	x10, x10, #0x78
  421978:	ldp	x11, x10, [x10]
  42197c:	add	x8, x8, x9
  421980:	ldurb	w8, [x8, #-1]
  421984:	ldr	x9, [x11, x10, lsl #3]
  421988:	cmp	w8, #0xa
  42198c:	cset	w8, eq  // eq = none
  421990:	str	w8, [x9, #40]
  421994:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421998:	mov	w9, #0x17                  	// #23
  42199c:	str	w9, [x8, #88]
  4219a0:	mov	w0, #0x118                 	// #280
  4219a4:	b	42246c <ferror@plt+0x2087c>
  4219a8:	ldr	w9, [sp, #76]
  4219ac:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  4219b0:	adrp	x1, 444000 <ferror@plt+0x42410>
  4219b4:	add	x1, x1, #0x967
  4219b8:	str	w9, [x8, #1332]
  4219bc:	mov	w2, #0x5                   	// #5
  4219c0:	mov	x0, xzr
  4219c4:	bl	401ae0 <dcgettext@plt>
  4219c8:	bl	416fb4 <ferror@plt+0x153c4>
  4219cc:	mov	w0, wzr
  4219d0:	b	42246c <ferror@plt+0x2087c>
  4219d4:	ldrsw	x8, [x13, #64]
  4219d8:	cmp	w8, #0x1
  4219dc:	b.lt	4227d0 <ferror@plt+0x20be0>  // b.tstop
  4219e0:	ldr	x9, [x3, #56]
  4219e4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4219e8:	add	x10, x10, #0x78
  4219ec:	ldp	x11, x10, [x10]
  4219f0:	add	x8, x8, x9
  4219f4:	ldurb	w8, [x8, #-1]
  4219f8:	mov	w0, #0x110                 	// #272
  4219fc:	b	42245c <ferror@plt+0x2086c>
  421a00:	ldrsw	x8, [x13, #64]
  421a04:	cmp	w8, #0x1
  421a08:	b.lt	421a34 <ferror@plt+0x1fe44>  // b.tstop
  421a0c:	ldr	x9, [x3, #56]
  421a10:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421a14:	add	x10, x10, #0x78
  421a18:	ldp	x11, x10, [x10]
  421a1c:	add	x8, x8, x9
  421a20:	ldurb	w8, [x8, #-1]
  421a24:	ldr	x9, [x11, x10, lsl #3]
  421a28:	cmp	w8, #0xa
  421a2c:	cset	w8, eq  // eq = none
  421a30:	str	w8, [x9, #40]
  421a34:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421a38:	mov	w9, #0x17                  	// #23
  421a3c:	str	w9, [x8, #88]
  421a40:	mov	w0, #0x11e                 	// #286
  421a44:	b	42246c <ferror@plt+0x2087c>
  421a48:	ldrsw	x8, [x13, #64]
  421a4c:	cmp	w8, #0x1
  421a50:	b.lt	421a7c <ferror@plt+0x1fe8c>  // b.tstop
  421a54:	ldr	x9, [x3, #56]
  421a58:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421a5c:	add	x10, x10, #0x78
  421a60:	ldp	x11, x10, [x10]
  421a64:	add	x8, x8, x9
  421a68:	ldurb	w8, [x8, #-1]
  421a6c:	ldr	x9, [x11, x10, lsl #3]
  421a70:	cmp	w8, #0xa
  421a74:	cset	w8, eq  // eq = none
  421a78:	str	w8, [x9, #40]
  421a7c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421a80:	mov	w9, #0x17                  	// #23
  421a84:	str	w9, [x8, #88]
  421a88:	mov	w0, #0x128                 	// #296
  421a8c:	b	42246c <ferror@plt+0x2087c>
  421a90:	ldrsw	x8, [x13, #64]
  421a94:	ldr	x0, [x3, #56]
  421a98:	cmp	w8, #0x1
  421a9c:	b.lt	421ac4 <ferror@plt+0x1fed4>  // b.tstop
  421aa0:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  421aa4:	add	x9, x9, #0x78
  421aa8:	ldp	x10, x9, [x9]
  421aac:	add	x8, x8, x0
  421ab0:	ldurb	w8, [x8, #-1]
  421ab4:	ldr	x9, [x10, x9, lsl #3]
  421ab8:	cmp	w8, #0xa
  421abc:	cset	w8, eq  // eq = none
  421ac0:	str	w8, [x9, #40]
  421ac4:	bl	412228 <ferror@plt+0x10638>
  421ac8:	adrp	x8, 465000 <stdin@@GLIBC_2.17+0x6330>
  421acc:	str	w0, [x8, #4000]
  421ad0:	mov	w0, #0x103                 	// #259
  421ad4:	b	42246c <ferror@plt+0x2087c>
  421ad8:	ldrsw	x8, [x13, #64]
  421adc:	cmp	w8, #0x1
  421ae0:	b.lt	421b0c <ferror@plt+0x1ff1c>  // b.tstop
  421ae4:	ldr	x9, [x3, #56]
  421ae8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421aec:	add	x10, x10, #0x78
  421af0:	ldp	x11, x10, [x10]
  421af4:	add	x8, x8, x9
  421af8:	ldurb	w8, [x8, #-1]
  421afc:	ldr	x9, [x11, x10, lsl #3]
  421b00:	cmp	w8, #0xa
  421b04:	cset	w8, eq  // eq = none
  421b08:	str	w8, [x9, #40]
  421b0c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421b10:	mov	w9, #0x17                  	// #23
  421b14:	str	w9, [x8, #88]
  421b18:	mov	w0, #0x115                 	// #277
  421b1c:	b	42246c <ferror@plt+0x2087c>
  421b20:	ldrsw	x8, [x13, #64]
  421b24:	cmp	w8, #0x1
  421b28:	b.lt	421b54 <ferror@plt+0x1ff64>  // b.tstop
  421b2c:	ldr	x9, [x3, #56]
  421b30:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421b34:	add	x10, x10, #0x78
  421b38:	ldp	x11, x10, [x10]
  421b3c:	add	x8, x8, x9
  421b40:	ldurb	w8, [x8, #-1]
  421b44:	ldr	x9, [x11, x10, lsl #3]
  421b48:	cmp	w8, #0xa
  421b4c:	cset	w8, eq  // eq = none
  421b50:	str	w8, [x9, #40]
  421b54:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421b58:	mov	w9, #0x17                  	// #23
  421b5c:	str	w9, [x8, #88]
  421b60:	mov	w0, #0x113                 	// #275
  421b64:	b	42246c <ferror@plt+0x2087c>
  421b68:	ldrsw	x8, [x13, #64]
  421b6c:	ldr	x1, [x3, #56]
  421b70:	cmp	w8, #0x1
  421b74:	b.lt	421ba4 <ferror@plt+0x1ffb4>  // b.tstop
  421b78:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421b7c:	add	x10, x10, #0x78
  421b80:	ldp	x11, x10, [x10]
  421b84:	add	x9, x8, x1
  421b88:	ldurb	w9, [x9, #-1]
  421b8c:	ldr	x10, [x11, x10, lsl #3]
  421b90:	cmp	w9, #0xa
  421b94:	cset	w9, eq  // eq = none
  421b98:	cmp	w8, #0x7ff
  421b9c:	str	w9, [x10, #40]
  421ba0:	b.gt	422980 <ferror@plt+0x20d90>
  421ba4:	adrp	x0, 463000 <stdin@@GLIBC_2.17+0x4330>
  421ba8:	add	x0, x0, #0xa18
  421bac:	mov	w2, #0x800                 	// #2048
  421bb0:	bl	401b50 <strncpy@plt>
  421bb4:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  421bb8:	ldr	w8, [x8, #3028]
  421bbc:	add	w1, w8, #0x1
  421bc0:	bl	41888c <ferror@plt+0x16c9c>
  421bc4:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  421bc8:	add	x11, x11, #0x50
  421bcc:	ldrb	w8, [x11]
  421bd0:	add	x9, x25, #0x1
  421bd4:	mov	w10, #0x1                   	// #1
  421bd8:	mov	w0, #0x5b                  	// #91
  421bdc:	strb	w8, [x19]
  421be0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x7330>
  421be4:	str	x25, [x8, #56]
  421be8:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x7330>
  421bec:	str	x9, [x11, #56]
  421bf0:	str	w10, [x8, #64]
  421bf4:	ldrb	w8, [x25, #1]
  421bf8:	mov	w10, #0x15                  	// #21
  421bfc:	strb	w8, [x11]
  421c00:	strb	wzr, [x25, #1]
  421c04:	str	x9, [x11, #56]
  421c08:	str	w10, [x11, #8]
  421c0c:	b	42246c <ferror@plt+0x2087c>
  421c10:	ldrsw	x8, [x13, #64]
  421c14:	cmp	w8, #0x1
  421c18:	b.lt	421c44 <ferror@plt+0x20054>  // b.tstop
  421c1c:	ldr	x9, [x3, #56]
  421c20:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421c24:	add	x10, x10, #0x78
  421c28:	ldp	x11, x10, [x10]
  421c2c:	add	x8, x8, x9
  421c30:	ldurb	w8, [x8, #-1]
  421c34:	ldr	x9, [x11, x10, lsl #3]
  421c38:	cmp	w8, #0xa
  421c3c:	cset	w8, eq  // eq = none
  421c40:	str	w8, [x9, #40]
  421c44:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421c48:	mov	w9, #0x17                  	// #23
  421c4c:	str	w9, [x8, #88]
  421c50:	mov	w0, #0x112                 	// #274
  421c54:	b	42246c <ferror@plt+0x2087c>
  421c58:	ldrsw	x8, [x13, #64]
  421c5c:	cmp	w8, #0x1
  421c60:	b.lt	421c8c <ferror@plt+0x2009c>  // b.tstop
  421c64:	ldr	x9, [x3, #56]
  421c68:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421c6c:	add	x10, x10, #0x78
  421c70:	ldp	x11, x10, [x10]
  421c74:	add	x8, x8, x9
  421c78:	ldurb	w8, [x8, #-1]
  421c7c:	ldr	x9, [x11, x10, lsl #3]
  421c80:	cmp	w8, #0xa
  421c84:	cset	w8, eq  // eq = none
  421c88:	str	w8, [x9, #40]
  421c8c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421c90:	mov	w9, #0x17                  	// #23
  421c94:	str	w9, [x8, #88]
  421c98:	mov	w0, #0x125                 	// #293
  421c9c:	b	42246c <ferror@plt+0x2087c>
  421ca0:	ldrsw	x8, [x13, #64]
  421ca4:	cmp	w8, #0x1
  421ca8:	b.lt	421cd4 <ferror@plt+0x200e4>  // b.tstop
  421cac:	ldr	x9, [x3, #56]
  421cb0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421cb4:	add	x10, x10, #0x78
  421cb8:	ldp	x11, x10, [x10]
  421cbc:	add	x8, x8, x9
  421cc0:	ldurb	w8, [x8, #-1]
  421cc4:	ldr	x9, [x11, x10, lsl #3]
  421cc8:	cmp	w8, #0xa
  421ccc:	cset	w8, eq  // eq = none
  421cd0:	str	w8, [x9, #40]
  421cd4:	adrp	x1, 444000 <ferror@plt+0x42410>
  421cd8:	add	x1, x1, #0xac2
  421cdc:	mov	w2, #0x5                   	// #5
  421ce0:	mov	x0, xzr
  421ce4:	bl	401ae0 <dcgettext@plt>
  421ce8:	bl	416fb4 <ferror@plt+0x153c4>
  421cec:	b	421e20 <ferror@plt+0x20230>
  421cf0:	ldrsw	x8, [x13, #64]
  421cf4:	cmp	w8, #0x1
  421cf8:	b.lt	421d24 <ferror@plt+0x20134>  // b.tstop
  421cfc:	ldr	x9, [x3, #56]
  421d00:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421d04:	add	x10, x10, #0x78
  421d08:	ldp	x11, x10, [x10]
  421d0c:	add	x8, x8, x9
  421d10:	ldurb	w8, [x8, #-1]
  421d14:	ldr	x9, [x11, x10, lsl #3]
  421d18:	cmp	w8, #0xa
  421d1c:	cset	w8, eq  // eq = none
  421d20:	str	w8, [x9, #40]
  421d24:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421d28:	mov	w9, #0x17                  	// #23
  421d2c:	str	w9, [x8, #88]
  421d30:	mov	w0, #0x122                 	// #290
  421d34:	b	42246c <ferror@plt+0x2087c>
  421d38:	ldrsw	x8, [x13, #64]
  421d3c:	cmp	w8, #0x1
  421d40:	b.lt	422554 <ferror@plt+0x20964>  // b.tstop
  421d44:	ldr	x9, [x3, #56]
  421d48:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421d4c:	add	x10, x10, #0x78
  421d50:	ldp	x11, x10, [x10]
  421d54:	add	x8, x8, x9
  421d58:	ldurb	w8, [x8, #-1]
  421d5c:	mov	w0, #0x5e                  	// #94
  421d60:	b	42245c <ferror@plt+0x2086c>
  421d64:	ldrsw	x8, [x13, #64]
  421d68:	cmp	w8, #0x1
  421d6c:	b.lt	421d98 <ferror@plt+0x201a8>  // b.tstop
  421d70:	ldr	x9, [x3, #56]
  421d74:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421d78:	add	x10, x10, #0x78
  421d7c:	ldp	x11, x10, [x10]
  421d80:	add	x8, x8, x9
  421d84:	ldurb	w8, [x8, #-1]
  421d88:	ldr	x9, [x11, x10, lsl #3]
  421d8c:	cmp	w8, #0xa
  421d90:	cset	w8, eq  // eq = none
  421d94:	str	w8, [x9, #40]
  421d98:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421d9c:	mov	w9, #0x17                  	// #23
  421da0:	str	w9, [x8, #88]
  421da4:	mov	w0, #0x127                 	// #295
  421da8:	b	42246c <ferror@plt+0x2087c>
  421dac:	ldrsw	x8, [x13, #64]
  421db0:	cmp	w8, #0x1
  421db4:	b.lt	421de0 <ferror@plt+0x201f0>  // b.tstop
  421db8:	ldr	x9, [x3, #56]
  421dbc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421dc0:	add	x10, x10, #0x78
  421dc4:	ldp	x11, x10, [x10]
  421dc8:	add	x8, x8, x9
  421dcc:	ldurb	w8, [x8, #-1]
  421dd0:	ldr	x9, [x11, x10, lsl #3]
  421dd4:	cmp	w8, #0xa
  421dd8:	cset	w8, eq  // eq = none
  421ddc:	str	w8, [x9, #40]
  421de0:	bl	417748 <ferror@plt+0x15b58>
  421de4:	mov	w0, #0x28                  	// #40
  421de8:	b	42246c <ferror@plt+0x2087c>
  421dec:	ldrsw	x8, [x13, #64]
  421df0:	cmp	w8, #0x1
  421df4:	b.lt	421e20 <ferror@plt+0x20230>  // b.tstop
  421df8:	ldr	x9, [x3, #56]
  421dfc:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421e00:	add	x10, x10, #0x78
  421e04:	ldp	x11, x10, [x10]
  421e08:	add	x8, x8, x9
  421e0c:	ldurb	w8, [x8, #-1]
  421e10:	ldr	x9, [x11, x10, lsl #3]
  421e14:	cmp	w8, #0xa
  421e18:	cset	w8, eq  // eq = none
  421e1c:	str	w8, [x9, #40]
  421e20:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421e24:	mov	w9, #0x3                   	// #3
  421e28:	str	w9, [x8, #88]
  421e2c:	mov	w0, #0x5d                  	// #93
  421e30:	b	42246c <ferror@plt+0x2087c>
  421e34:	ldrsw	x8, [x13, #64]
  421e38:	cmp	w8, #0x1
  421e3c:	b.lt	421e68 <ferror@plt+0x20278>  // b.tstop
  421e40:	ldr	x9, [x3, #56]
  421e44:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421e48:	add	x10, x10, #0x78
  421e4c:	ldp	x11, x10, [x10]
  421e50:	add	x8, x8, x9
  421e54:	ldurb	w8, [x8, #-1]
  421e58:	ldr	x9, [x11, x10, lsl #3]
  421e5c:	cmp	w8, #0xa
  421e60:	cset	w8, eq  // eq = none
  421e64:	str	w8, [x9, #40]
  421e68:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421e6c:	mov	w9, #0x13                  	// #19
  421e70:	b	4222a4 <ferror@plt+0x206b4>
  421e74:	ldrsw	x8, [x13, #64]
  421e78:	cmp	w8, #0x1
  421e7c:	b.lt	421ea8 <ferror@plt+0x202b8>  // b.tstop
  421e80:	ldr	x9, [x3, #56]
  421e84:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421e88:	add	x10, x10, #0x78
  421e8c:	ldp	x11, x10, [x10]
  421e90:	add	x8, x8, x9
  421e94:	ldurb	w8, [x8, #-1]
  421e98:	ldr	x9, [x11, x10, lsl #3]
  421e9c:	cmp	w8, #0xa
  421ea0:	cset	w8, eq  // eq = none
  421ea4:	str	w8, [x9, #40]
  421ea8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421eac:	mov	w9, #0x3                   	// #3
  421eb0:	b	4225c4 <ferror@plt+0x209d4>
  421eb4:	ldrsw	x9, [x13, #64]
  421eb8:	ldr	x8, [x3, #56]
  421ebc:	cmp	w9, #0x1
  421ec0:	b.lt	421ef0 <ferror@plt+0x20300>  // b.tstop
  421ec4:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  421ec8:	add	x11, x11, #0x78
  421ecc:	ldp	x12, x11, [x11]
  421ed0:	add	x10, x9, x8
  421ed4:	ldurb	w10, [x10, #-1]
  421ed8:	ldr	x11, [x12, x11, lsl #3]
  421edc:	cmp	w10, #0xa
  421ee0:	cset	w10, eq  // eq = none
  421ee4:	cmp	w9, #0x800
  421ee8:	str	w10, [x11, #40]
  421eec:	b.gt	4229fc <ferror@plt+0x20e0c>
  421ef0:	adrp	x19, 463000 <stdin@@GLIBC_2.17+0x4330>
  421ef4:	add	x19, x19, #0xa18
  421ef8:	add	x1, x8, #0x1
  421efc:	mov	w2, #0x800                 	// #2048
  421f00:	mov	x0, x19
  421f04:	bl	401b50 <strncpy@plt>
  421f08:	bl	401790 <strlen@plt>
  421f0c:	add	x8, x0, x19
  421f10:	sturb	wzr, [x8, #-1]
  421f14:	mov	w0, #0x107                 	// #263
  421f18:	b	42246c <ferror@plt+0x2087c>
  421f1c:	ldrsw	x8, [x13, #64]
  421f20:	cmp	w8, #0x1
  421f24:	b.lt	4227d8 <ferror@plt+0x20be8>  // b.tstop
  421f28:	ldr	x9, [x3, #56]
  421f2c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421f30:	add	x10, x10, #0x78
  421f34:	ldp	x11, x10, [x10]
  421f38:	add	x8, x8, x9
  421f3c:	ldurb	w8, [x8, #-1]
  421f40:	mov	w0, #0x10b                 	// #267
  421f44:	b	42245c <ferror@plt+0x2086c>
  421f48:	ldrsw	x8, [x13, #64]
  421f4c:	cmp	w8, #0x1
  421f50:	b.lt	4227e0 <ferror@plt+0x20bf0>  // b.tstop
  421f54:	ldr	x9, [x3, #56]
  421f58:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421f5c:	add	x10, x10, #0x78
  421f60:	ldp	x11, x10, [x10]
  421f64:	add	x8, x8, x9
  421f68:	ldurb	w8, [x8, #-1]
  421f6c:	mov	w0, #0x10d                 	// #269
  421f70:	b	42245c <ferror@plt+0x2086c>
  421f74:	ldrsw	x8, [x13, #64]
  421f78:	cmp	w8, #0x1
  421f7c:	b.lt	4227e8 <ferror@plt+0x20bf8>  // b.tstop
  421f80:	ldr	x9, [x3, #56]
  421f84:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421f88:	add	x10, x10, #0x78
  421f8c:	ldp	x11, x10, [x10]
  421f90:	add	x8, x8, x9
  421f94:	ldurb	w8, [x8, #-1]
  421f98:	mov	w0, #0x105                 	// #261
  421f9c:	b	42245c <ferror@plt+0x2086c>
  421fa0:	ldrsw	x8, [x13, #64]
  421fa4:	cmp	w8, #0x1
  421fa8:	b.lt	421fd4 <ferror@plt+0x203e4>  // b.tstop
  421fac:	ldr	x9, [x3, #56]
  421fb0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  421fb4:	add	x10, x10, #0x78
  421fb8:	ldp	x11, x10, [x10]
  421fbc:	add	x8, x8, x9
  421fc0:	ldurb	w8, [x8, #-1]
  421fc4:	ldr	x9, [x11, x10, lsl #3]
  421fc8:	cmp	w8, #0xa
  421fcc:	cset	w8, eq  // eq = none
  421fd0:	str	w8, [x9, #40]
  421fd4:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  421fd8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  421fdc:	mov	w9, #0x2                   	// #2
  421fe0:	add	x19, x19, #0x58
  421fe4:	str	w9, [x8, #2536]
  421fe8:	str	wzr, [x19, #4]
  421fec:	bl	411fac <ferror@plt+0x103bc>
  421ff0:	mov	w1, #0x1                   	// #1
  421ff4:	mov	x0, xzr
  421ff8:	bl	411ec0 <ferror@plt+0x102d0>
  421ffc:	mov	w8, #0x5                   	// #5
  422000:	str	w8, [x19]
  422004:	mov	w0, #0x104                 	// #260
  422008:	b	42246c <ferror@plt+0x2087c>
  42200c:	ldrsw	x8, [x13, #64]
  422010:	cmp	w8, #0x1
  422014:	b.lt	4227f0 <ferror@plt+0x20c00>  // b.tstop
  422018:	ldr	x9, [x3, #56]
  42201c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  422020:	add	x10, x10, #0x78
  422024:	ldp	x11, x10, [x10]
  422028:	add	x8, x8, x9
  42202c:	ldurb	w8, [x8, #-1]
  422030:	mov	w0, #0x3d                  	// #61
  422034:	b	42245c <ferror@plt+0x2086c>
  422038:	ldrsw	x8, [x13, #64]
  42203c:	cmp	w8, #0x1
  422040:	b.lt	4227f8 <ferror@plt+0x20c08>  // b.tstop
  422044:	ldr	x9, [x3, #56]
  422048:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  42204c:	add	x10, x10, #0x78
  422050:	ldp	x11, x10, [x10]
  422054:	add	x8, x8, x9
  422058:	ldurb	w8, [x8, #-1]
  42205c:	mov	w0, #0x10c                 	// #268
  422060:	b	42245c <ferror@plt+0x2086c>
  422064:	ldrsw	x8, [x13, #64]
  422068:	cmp	w8, #0x1
  42206c:	b.lt	422098 <ferror@plt+0x204a8>  // b.tstop
  422070:	ldr	x9, [x3, #56]
  422074:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  422078:	add	x10, x10, #0x78
  42207c:	ldp	x11, x10, [x10]
  422080:	add	x8, x8, x9
  422084:	ldurb	w8, [x8, #-1]
  422088:	ldr	x9, [x11, x10, lsl #3]
  42208c:	cmp	w8, #0xa
  422090:	cset	w8, eq  // eq = none
  422094:	str	w8, [x9, #40]
  422098:	adrp	x8, 45f000 <stdin@@GLIBC_2.17+0x330>
  42209c:	adrp	x9, 45f000 <stdin@@GLIBC_2.17+0x330>
  4220a0:	ldr	x8, [x8, #1680]
  4220a4:	ldr	x9, [x9, #1688]
  4220a8:	ldr	w8, [x8, x9, lsl #2]
  4220ac:	tbnz	w8, #2, 422794 <ferror@plt+0x20ba4>
  4220b0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4220b4:	mov	w9, #0xd                   	// #13
  4220b8:	str	w9, [x8, #88]
  4220bc:	mov	w0, #0x3c                  	// #60
  4220c0:	b	42246c <ferror@plt+0x2087c>
  4220c4:	ldrsw	x8, [x13, #64]
  4220c8:	cmp	w8, #0x1
  4220cc:	b.lt	422800 <ferror@plt+0x20c10>  // b.tstop
  4220d0:	ldr	x9, [x3, #56]
  4220d4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4220d8:	add	x10, x10, #0x78
  4220dc:	ldp	x11, x10, [x10]
  4220e0:	add	x8, x8, x9
  4220e4:	ldurb	w8, [x8, #-1]
  4220e8:	mov	w0, #0x129                 	// #297
  4220ec:	b	42245c <ferror@plt+0x2086c>
  4220f0:	ldrsw	x8, [x13, #64]
  4220f4:	cmp	w8, #0x1
  4220f8:	b.lt	422124 <ferror@plt+0x20534>  // b.tstop
  4220fc:	ldr	x9, [x3, #56]
  422100:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  422104:	add	x10, x10, #0x78
  422108:	ldp	x11, x10, [x10]
  42210c:	add	x8, x8, x9
  422110:	ldurb	w8, [x8, #-1]
  422114:	ldr	x9, [x11, x10, lsl #3]
  422118:	cmp	w8, #0xa
  42211c:	cset	w8, eq  // eq = none
  422120:	str	w8, [x9, #40]
  422124:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  422128:	mov	w9, #0x17                  	// #23
  42212c:	str	w9, [x8, #88]
  422130:	mov	w0, #0x11d                 	// #285
  422134:	b	42246c <ferror@plt+0x2087c>
  422138:	ldrsw	x8, [x13, #64]
  42213c:	cmp	w8, #0x1
  422140:	b.lt	42216c <ferror@plt+0x2057c>  // b.tstop
  422144:	ldr	x9, [x3, #56]
  422148:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  42214c:	add	x10, x10, #0x78
  422150:	ldp	x11, x10, [x10]
  422154:	add	x8, x8, x9
  422158:	ldurb	w8, [x8, #-1]
  42215c:	ldr	x9, [x11, x10, lsl #3]
  422160:	cmp	w8, #0xa
  422164:	cset	w8, eq  // eq = none
  422168:	str	w8, [x9, #40]
  42216c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  422170:	mov	w9, #0x17                  	// #23
  422174:	str	w9, [x8, #88]
  422178:	mov	w0, #0x117                 	// #279
  42217c:	b	42246c <ferror@plt+0x2087c>
  422180:	ldrsw	x8, [x13, #64]
  422184:	cmp	w8, #0x1
  422188:	b.lt	422808 <ferror@plt+0x20c18>  // b.tstop
  42218c:	ldr	x9, [x3, #56]
  422190:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  422194:	add	x10, x10, #0x78
  422198:	ldp	x11, x10, [x10]
  42219c:	add	x8, x8, x9
  4221a0:	ldurb	w8, [x8, #-1]
  4221a4:	mov	w0, #0x12a                 	// #298
  4221a8:	b	42245c <ferror@plt+0x2086c>
  4221ac:	bl	411ff0 <ferror@plt+0x10400>
  4221b0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4221b4:	mov	w0, wzr
  4221b8:	str	wzr, [x8, #2536]
  4221bc:	b	42246c <ferror@plt+0x2087c>
  4221c0:	ldrsw	x8, [x13, #64]
  4221c4:	cmp	w8, #0x1
  4221c8:	b.lt	4221f4 <ferror@plt+0x20604>  // b.tstop
  4221cc:	ldr	x9, [x3, #56]
  4221d0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4221d4:	add	x10, x10, #0x78
  4221d8:	ldp	x11, x10, [x10]
  4221dc:	add	x8, x8, x9
  4221e0:	ldurb	w8, [x8, #-1]
  4221e4:	ldr	x9, [x11, x10, lsl #3]
  4221e8:	cmp	w8, #0xa
  4221ec:	cset	w8, eq  // eq = none
  4221f0:	str	w8, [x9, #40]
  4221f4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4221f8:	mov	w9, #0x17                  	// #23
  4221fc:	str	w9, [x8, #88]
  422200:	mov	w0, #0x11c                 	// #284
  422204:	b	42246c <ferror@plt+0x2087c>
  422208:	ldrsw	x8, [x13, #64]
  42220c:	cmp	w8, #0x1
  422210:	b.lt	42223c <ferror@plt+0x2064c>  // b.tstop
  422214:	ldr	x9, [x3, #56]
  422218:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  42221c:	add	x10, x10, #0x78
  422220:	ldp	x11, x10, [x10]
  422224:	add	x8, x8, x9
  422228:	ldurb	w8, [x8, #-1]
  42222c:	ldr	x9, [x11, x10, lsl #3]
  422230:	cmp	w8, #0xa
  422234:	cset	w8, eq  // eq = none
  422238:	str	w8, [x9, #40]
  42223c:	adrp	x1, 444000 <ferror@plt+0x42410>
  422240:	add	x1, x1, #0xaf9
  422244:	mov	w2, #0x5                   	// #5
  422248:	mov	x0, xzr
  42224c:	bl	401ae0 <dcgettext@plt>
  422250:	bl	416fb4 <ferror@plt+0x153c4>
  422254:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  422258:	mov	w9, #0x3                   	// #3
  42225c:	str	w9, [x8, #88]
  422260:	mov	w0, #0x7d                  	// #125
  422264:	b	42246c <ferror@plt+0x2087c>
  422268:	ldrsw	x8, [x13, #64]
  42226c:	cmp	w8, #0x1
  422270:	b.lt	42229c <ferror@plt+0x206ac>  // b.tstop
  422274:	ldr	x9, [x3, #56]
  422278:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  42227c:	add	x10, x10, #0x78
  422280:	ldp	x11, x10, [x10]
  422284:	add	x8, x8, x9
  422288:	ldurb	w8, [x8, #-1]
  42228c:	ldr	x9, [x11, x10, lsl #3]
  422290:	cmp	w8, #0xa
  422294:	cset	w8, eq  // eq = none
  422298:	str	w8, [x9, #40]
  42229c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4222a0:	mov	w9, #0x3                   	// #3
  4222a4:	str	w9, [x8, #88]
  4222a8:	mov	w0, #0x22                  	// #34
  4222ac:	b	42246c <ferror@plt+0x2087c>
  4222b0:	ldrsw	x8, [x13, #64]
  4222b4:	cmp	w8, #0x1
  4222b8:	b.lt	4222e4 <ferror@plt+0x206f4>  // b.tstop
  4222bc:	ldr	x9, [x3, #56]
  4222c0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4222c4:	add	x10, x10, #0x78
  4222c8:	ldp	x11, x10, [x10]
  4222cc:	add	x8, x8, x9
  4222d0:	ldurb	w8, [x8, #-1]
  4222d4:	ldr	x9, [x11, x10, lsl #3]
  4222d8:	cmp	w8, #0xa
  4222dc:	cset	w8, eq  // eq = none
  4222e0:	str	w8, [x9, #40]
  4222e4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4222e8:	mov	w9, #0x17                  	// #23
  4222ec:	str	w9, [x8, #88]
  4222f0:	mov	w0, #0x119                 	// #281
  4222f4:	b	42246c <ferror@plt+0x2087c>
  4222f8:	ldrsw	x8, [x13, #64]
  4222fc:	cmp	w8, #0x1
  422300:	b.lt	42232c <ferror@plt+0x2073c>  // b.tstop
  422304:	ldr	x9, [x3, #56]
  422308:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  42230c:	add	x10, x10, #0x78
  422310:	ldp	x11, x10, [x10]
  422314:	add	x8, x8, x9
  422318:	ldurb	w8, [x8, #-1]
  42231c:	ldr	x9, [x11, x10, lsl #3]
  422320:	cmp	w8, #0xa
  422324:	cset	w8, eq  // eq = none
  422328:	str	w8, [x9, #40]
  42232c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  422330:	mov	w9, #0x17                  	// #23
  422334:	str	w9, [x8, #88]
  422338:	mov	w0, #0x121                 	// #289
  42233c:	b	42246c <ferror@plt+0x2087c>
  422340:	ldrb	w8, [x4]
  422344:	add	x9, x25, #0x1
  422348:	mov	w10, #0x1                   	// #1
  42234c:	strb	w8, [x19]
  422350:	str	x9, [x4, #56]
  422354:	str	x25, [x3, #56]
  422358:	str	w10, [x13, #64]
  42235c:	ldrb	w8, [x25, #1]
  422360:	strb	w8, [x4]
  422364:	strb	wzr, [x25, #1]
  422368:	ldrsw	x8, [x13, #64]
  42236c:	str	x9, [x4, #56]
  422370:	cmp	w8, #0x1
  422374:	b.lt	422810 <ferror@plt+0x20c20>  // b.tstop
  422378:	ldr	x9, [x3, #56]
  42237c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  422380:	add	x10, x10, #0x78
  422384:	ldp	x11, x10, [x10]
  422388:	add	x8, x8, x9
  42238c:	ldurb	w8, [x8, #-1]
  422390:	mov	w0, #0x2d                  	// #45
  422394:	b	42245c <ferror@plt+0x2086c>
  422398:	ldrsw	x8, [x13, #64]
  42239c:	cmp	w8, #0x1
  4223a0:	b.lt	4223cc <ferror@plt+0x207dc>  // b.tstop
  4223a4:	ldr	x9, [x3, #56]
  4223a8:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4223ac:	add	x10, x10, #0x78
  4223b0:	ldp	x11, x10, [x10]
  4223b4:	add	x8, x8, x9
  4223b8:	ldurb	w8, [x8, #-1]
  4223bc:	ldr	x9, [x11, x10, lsl #3]
  4223c0:	cmp	w8, #0xa
  4223c4:	cset	w8, eq  // eq = none
  4223c8:	str	w8, [x9, #40]
  4223cc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4223d0:	mov	w9, #0x17                  	// #23
  4223d4:	str	w9, [x8, #88]
  4223d8:	mov	w0, #0x120                 	// #288
  4223dc:	b	42246c <ferror@plt+0x2087c>
  4223e0:	ldrsw	x9, [x13, #64]
  4223e4:	ldr	x8, [x3, #56]
  4223e8:	cmp	w9, #0x1
  4223ec:	b.lt	422414 <ferror@plt+0x20824>  // b.tstop
  4223f0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4223f4:	add	x10, x10, #0x78
  4223f8:	ldp	x11, x10, [x10]
  4223fc:	add	x9, x9, x8
  422400:	ldurb	w9, [x9, #-1]
  422404:	ldr	x10, [x11, x10, lsl #3]
  422408:	cmp	w9, #0xa
  42240c:	cset	w9, eq  // eq = none
  422410:	str	w9, [x10, #40]
  422414:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  422418:	mov	w10, #0x17                  	// #23
  42241c:	str	w10, [x9, #88]
  422420:	ldrb	w8, [x8]
  422424:	adrp	x9, 465000 <stdin@@GLIBC_2.17+0x6330>
  422428:	mov	w0, #0x102                 	// #258
  42242c:	str	w8, [x9, #4000]
  422430:	b	42246c <ferror@plt+0x2087c>
  422434:	ldrsw	x8, [x13, #64]
  422438:	cmp	w8, #0x1
  42243c:	b.lt	422818 <ferror@plt+0x20c28>  // b.tstop
  422440:	ldr	x9, [x3, #56]
  422444:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  422448:	add	x10, x10, #0x78
  42244c:	ldp	x11, x10, [x10]
  422450:	add	x8, x8, x9
  422454:	ldurb	w8, [x8, #-1]
  422458:	mov	w0, #0x10e                 	// #270
  42245c:	ldr	x9, [x11, x10, lsl #3]
  422460:	cmp	w8, #0xa
  422464:	cset	w8, eq  // eq = none
  422468:	str	w8, [x9, #40]
  42246c:	add	sp, sp, #0x860
  422470:	ldp	x20, x19, [sp, #80]
  422474:	ldp	x22, x21, [sp, #64]
  422478:	ldp	x24, x23, [sp, #48]
  42247c:	ldp	x26, x25, [sp, #32]
  422480:	ldp	x28, x27, [sp, #16]
  422484:	ldp	x29, x30, [sp], #96
  422488:	ret
  42248c:	ldrsw	x8, [x13, #64]
  422490:	cmp	w8, #0x1
  422494:	b.lt	4224c0 <ferror@plt+0x208d0>  // b.tstop
  422498:	ldr	x9, [x3, #56]
  42249c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4224a0:	add	x10, x10, #0x78
  4224a4:	ldp	x11, x10, [x10]
  4224a8:	add	x8, x8, x9
  4224ac:	ldurb	w8, [x8, #-1]
  4224b0:	ldr	x9, [x11, x10, lsl #3]
  4224b4:	cmp	w8, #0xa
  4224b8:	cset	w8, eq  // eq = none
  4224bc:	str	w8, [x9, #40]
  4224c0:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4224c4:	mov	w9, #0x17                  	// #23
  4224c8:	str	w9, [x8, #88]
  4224cc:	mov	w0, #0x114                 	// #276
  4224d0:	b	42246c <ferror@plt+0x2087c>
  4224d4:	ldrsw	x8, [x13, #64]
  4224d8:	cmp	w8, #0x1
  4224dc:	b.lt	422508 <ferror@plt+0x20918>  // b.tstop
  4224e0:	ldr	x9, [x3, #56]
  4224e4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4224e8:	add	x10, x10, #0x78
  4224ec:	ldp	x11, x10, [x10]
  4224f0:	add	x8, x8, x9
  4224f4:	ldurb	w8, [x8, #-1]
  4224f8:	ldr	x9, [x11, x10, lsl #3]
  4224fc:	cmp	w8, #0xa
  422500:	cset	w8, eq  // eq = none
  422504:	str	w8, [x9, #40]
  422508:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  42250c:	mov	w9, #0x3                   	// #3
  422510:	str	w9, [x8, #88]
  422514:	mov	w0, #0x3e                  	// #62
  422518:	b	42246c <ferror@plt+0x2087c>
  42251c:	ldrb	w8, [x4]
  422520:	add	x9, x25, #0x1
  422524:	mov	w10, #0x1                   	// #1
  422528:	strb	w8, [x19]
  42252c:	str	x9, [x4, #56]
  422530:	str	x25, [x3, #56]
  422534:	str	w10, [x13, #64]
  422538:	ldrb	w8, [x25, #1]
  42253c:	strb	w8, [x4]
  422540:	strb	wzr, [x25, #1]
  422544:	ldrsw	x8, [x13, #64]
  422548:	str	x9, [x4, #56]
  42254c:	cmp	w8, #0x1
  422550:	b.ge	421d44 <ferror@plt+0x20154>  // b.tcont
  422554:	mov	w0, #0x5e                  	// #94
  422558:	b	42246c <ferror@plt+0x2087c>
  42255c:	ldrb	w8, [x4]
  422560:	add	x9, x25, #0x1
  422564:	mov	w10, #0x1                   	// #1
  422568:	strb	w8, [x19]
  42256c:	str	x9, [x4, #56]
  422570:	str	x25, [x3, #56]
  422574:	str	w10, [x13, #64]
  422578:	ldrb	w8, [x25, #1]
  42257c:	strb	w8, [x4]
  422580:	strb	wzr, [x25, #1]
  422584:	ldrsw	x8, [x13, #64]
  422588:	str	x9, [x4, #56]
  42258c:	cmp	w8, #0x1
  422590:	b.lt	4225bc <ferror@plt+0x209cc>  // b.tstop
  422594:	ldr	x9, [x3, #56]
  422598:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  42259c:	add	x10, x10, #0x78
  4225a0:	ldp	x11, x10, [x10]
  4225a4:	add	x8, x8, x9
  4225a8:	ldurb	w8, [x8, #-1]
  4225ac:	ldr	x9, [x11, x10, lsl #3]
  4225b0:	cmp	w8, #0xa
  4225b4:	cset	w8, eq  // eq = none
  4225b8:	str	w8, [x9, #40]
  4225bc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4225c0:	mov	w9, #0x17                  	// #23
  4225c4:	str	w9, [x8, #88]
  4225c8:	mov	w0, #0x5e                  	// #94
  4225cc:	b	42246c <ferror@plt+0x2087c>
  4225d0:	ldrsw	x8, [x13, #64]
  4225d4:	cmp	w8, #0x1
  4225d8:	b.lt	422604 <ferror@plt+0x20a14>  // b.tstop
  4225dc:	ldr	x9, [x3, #56]
  4225e0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4225e4:	add	x10, x10, #0x78
  4225e8:	ldp	x11, x10, [x10]
  4225ec:	add	x8, x8, x9
  4225f0:	ldurb	w8, [x8, #-1]
  4225f4:	ldr	x9, [x11, x10, lsl #3]
  4225f8:	cmp	w8, #0xa
  4225fc:	cset	w8, eq  // eq = none
  422600:	str	w8, [x9, #40]
  422604:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  422608:	mov	w9, #0x23                  	// #35
  42260c:	str	w9, [x8, #88]
  422610:	mov	w0, #0x10a                 	// #266
  422614:	b	42246c <ferror@plt+0x2087c>
  422618:	ldrsw	x8, [x13, #64]
  42261c:	cmp	w8, #0x1
  422620:	b.lt	42264c <ferror@plt+0x20a5c>  // b.tstop
  422624:	ldr	x9, [x3, #56]
  422628:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  42262c:	add	x10, x10, #0x78
  422630:	ldp	x11, x10, [x10]
  422634:	add	x8, x8, x9
  422638:	ldurb	w8, [x8, #-1]
  42263c:	ldr	x9, [x11, x10, lsl #3]
  422640:	cmp	w8, #0xa
  422644:	cset	w8, eq  // eq = none
  422648:	str	w8, [x9, #40]
  42264c:	adrp	x1, 444000 <ferror@plt+0x42410>
  422650:	add	x1, x1, #0xad6
  422654:	mov	w2, #0x5                   	// #5
  422658:	mov	x0, xzr
  42265c:	mov	x19, x3
  422660:	bl	401ae0 <dcgettext@plt>
  422664:	ldr	x1, [x19, #56]
  422668:	bl	4172fc <ferror@plt+0x1570c>
  42266c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  422670:	mov	w9, #0x17                  	// #23
  422674:	str	w9, [x8, #88]
  422678:	mov	w0, #0x111                 	// #273
  42267c:	b	42246c <ferror@plt+0x2087c>
  422680:	ldrsw	x8, [x13, #64]
  422684:	cmp	w8, #0x1
  422688:	b.lt	4226b4 <ferror@plt+0x20ac4>  // b.tstop
  42268c:	ldr	x9, [x3, #56]
  422690:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  422694:	add	x10, x10, #0x78
  422698:	ldp	x11, x10, [x10]
  42269c:	add	x8, x8, x9
  4226a0:	ldurb	w8, [x8, #-1]
  4226a4:	ldr	x9, [x11, x10, lsl #3]
  4226a8:	cmp	w8, #0xa
  4226ac:	cset	w8, eq  // eq = none
  4226b0:	str	w8, [x9, #40]
  4226b4:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4226b8:	ldrb	w10, [x10, #32]
  4226bc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4226c0:	mov	w9, #0x3                   	// #3
  4226c4:	mov	w11, #0x33                  	// #51
  4226c8:	mov	w12, #0x7                   	// #7
  4226cc:	cmp	w10, #0x0
  4226d0:	adrp	x0, 444000 <ferror@plt+0x42410>
  4226d4:	str	w9, [x8, #2536]
  4226d8:	csel	w8, w12, w11, eq  // eq = none
  4226dc:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  4226e0:	add	x0, x0, #0xa52
  4226e4:	str	w8, [x9, #88]
  4226e8:	bl	411dd4 <ferror@plt+0x101e4>
  4226ec:	b	4219cc <ferror@plt+0x1fddc>
  4226f0:	ldrb	w8, [x4]
  4226f4:	add	x9, x25, #0x1
  4226f8:	mov	w10, #0x1                   	// #1
  4226fc:	strb	w8, [x19]
  422700:	str	x9, [x4, #56]
  422704:	str	x25, [x3, #56]
  422708:	str	w10, [x13, #64]
  42270c:	ldrb	w8, [x25, #1]
  422710:	strb	w8, [x4]
  422714:	strb	wzr, [x25, #1]
  422718:	ldrsw	x8, [x13, #64]
  42271c:	str	x9, [x4, #56]
  422720:	cmp	w8, #0x1
  422724:	b.lt	422750 <ferror@plt+0x20b60>  // b.tstop
  422728:	ldr	x9, [x3, #56]
  42272c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  422730:	add	x10, x10, #0x78
  422734:	ldp	x11, x10, [x10]
  422738:	add	x8, x8, x9
  42273c:	ldurb	w8, [x8, #-1]
  422740:	ldr	x9, [x11, x10, lsl #3]
  422744:	cmp	w8, #0xa
  422748:	cset	w8, eq  // eq = none
  42274c:	str	w8, [x9, #40]
  422750:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  422754:	adrp	x10, 462000 <stdin@@GLIBC_2.17+0x3330>
  422758:	ldr	w9, [x9, #2532]
  42275c:	ldr	w10, [x10, #3112]
  422760:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  422764:	mov	w11, #0x11                  	// #17
  422768:	str	w11, [x8, #88]
  42276c:	orr	w8, w10, w9
  422770:	mov	w12, #0x12b                 	// #299
  422774:	cmp	w8, #0x0
  422778:	mov	w8, #0x12d                 	// #301
  42277c:	csel	w0, w8, w12, eq  // eq = none
  422780:	b	42246c <ferror@plt+0x2087c>
  422784:	mov	w0, #0x109                 	// #265
  422788:	b	42246c <ferror@plt+0x2087c>
  42278c:	mov	w0, #0x102                 	// #258
  422790:	b	42246c <ferror@plt+0x2087c>
  422794:	mov	w0, #0x3c                  	// #60
  422798:	b	42246c <ferror@plt+0x2087c>
  42279c:	mov	w0, #0x106                 	// #262
  4227a0:	b	42246c <ferror@plt+0x2087c>
  4227a4:	mov	w0, #0x24                  	// #36
  4227a8:	b	42246c <ferror@plt+0x2087c>
  4227ac:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4227b0:	mov	w9, #0x29                  	// #41
  4227b4:	str	w9, [x8, #88]
  4227b8:	mov	w0, #0x28                  	// #40
  4227bc:	b	42246c <ferror@plt+0x2087c>
  4227c0:	mov	w0, #0x10f                 	// #271
  4227c4:	b	42246c <ferror@plt+0x2087c>
  4227c8:	mov	w0, #0x2c                  	// #44
  4227cc:	b	42246c <ferror@plt+0x2087c>
  4227d0:	mov	w0, #0x110                 	// #272
  4227d4:	b	42246c <ferror@plt+0x2087c>
  4227d8:	mov	w0, #0x10b                 	// #267
  4227dc:	b	42246c <ferror@plt+0x2087c>
  4227e0:	mov	w0, #0x10d                 	// #269
  4227e4:	b	42246c <ferror@plt+0x2087c>
  4227e8:	mov	w0, #0x105                 	// #261
  4227ec:	b	42246c <ferror@plt+0x2087c>
  4227f0:	mov	w0, #0x3d                  	// #61
  4227f4:	b	42246c <ferror@plt+0x2087c>
  4227f8:	mov	w0, #0x10c                 	// #268
  4227fc:	b	42246c <ferror@plt+0x2087c>
  422800:	mov	w0, #0x129                 	// #297
  422804:	b	42246c <ferror@plt+0x2087c>
  422808:	mov	w0, #0x12a                 	// #298
  42280c:	b	42246c <ferror@plt+0x2087c>
  422810:	mov	w0, #0x2d                  	// #45
  422814:	b	42246c <ferror@plt+0x2087c>
  422818:	mov	w0, #0x10e                 	// #270
  42281c:	b	42246c <ferror@plt+0x2087c>
  422820:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  422824:	mov	w10, #0x1                   	// #1
  422828:	str	wzr, [x8, #1336]
  42282c:	strb	w10, [x9, #76]
  422830:	mov	w0, #0xa                   	// #10
  422834:	b	42246c <ferror@plt+0x2087c>
  422838:	ldrb	w8, [x4]
  42283c:	add	x9, x25, #0x1
  422840:	mov	w10, #0x1                   	// #1
  422844:	mov	w0, #0x2f                  	// #47
  422848:	strb	w8, [x19]
  42284c:	str	x9, [x4, #56]
  422850:	str	x25, [x3, #56]
  422854:	str	w10, [x13, #64]
  422858:	ldrb	w8, [x25, #1]
  42285c:	strb	w8, [x4]
  422860:	strb	wzr, [x25, #1]
  422864:	str	x9, [x4, #56]
  422868:	b	42246c <ferror@plt+0x2087c>
  42286c:	ldrb	w8, [x4]
  422870:	add	x9, x25, #0x1
  422874:	mov	w10, #0x1                   	// #1
  422878:	strb	w8, [x19]
  42287c:	str	x9, [x4, #56]
  422880:	str	x25, [x3, #56]
  422884:	str	w10, [x13, #64]
  422888:	ldrb	w8, [x25, #1]
  42288c:	strb	w8, [x4]
  422890:	strb	wzr, [x25, #1]
  422894:	str	x9, [x4, #56]
  422898:	b	421de0 <ferror@plt+0x201f0>
  42289c:	adrp	x0, 444000 <ferror@plt+0x42410>
  4228a0:	add	x0, x0, #0x94e
  4228a4:	bl	4116f4 <ferror@plt+0xfb04>
  4228a8:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  4228ac:	ldr	w9, [x8, #1332]
  4228b0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4228b4:	mov	w11, #0x1                   	// #1
  4228b8:	str	w11, [x10, #2528]
  4228bc:	add	w9, w9, #0x1
  4228c0:	str	w9, [x8, #1332]
  4228c4:	mov	w0, #0xa                   	// #10
  4228c8:	b	42246c <ferror@plt+0x2087c>
  4228cc:	bl	4177b8 <ferror@plt+0x15bc8>
  4228d0:	mov	w0, #0x29                  	// #41
  4228d4:	b	42246c <ferror@plt+0x2087c>
  4228d8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4228dc:	mov	w9, #0x1                   	// #1
  4228e0:	str	wzr, [x10, #1336]
  4228e4:	strb	w9, [x8, #76]
  4228e8:	mov	w0, #0xa                   	// #10
  4228ec:	b	42246c <ferror@plt+0x2087c>
  4228f0:	adrp	x0, 444000 <ferror@plt+0x42410>
  4228f4:	add	x0, x0, #0xb8a
  4228f8:	bl	422b64 <ferror@plt+0x20f74>
  4228fc:	ldrsw	x8, [x13, #64]
  422900:	cmp	w8, #0x1
  422904:	b.lt	422934 <ferror@plt+0x20d44>  // b.tstop
  422908:	adrp	x9, 466000 <stdin@@GLIBC_2.17+0x7330>
  42290c:	ldr	x9, [x9, #56]
  422910:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  422914:	add	x10, x10, #0x78
  422918:	ldp	x11, x10, [x10]
  42291c:	add	x8, x8, x9
  422920:	ldurb	w8, [x8, #-1]
  422924:	ldr	x9, [x11, x10, lsl #3]
  422928:	cmp	w8, #0xa
  42292c:	cset	w8, eq  // eq = none
  422930:	str	w8, [x9, #40]
  422934:	adrp	x0, 444000 <ferror@plt+0x42410>
  422938:	add	x0, x0, #0xb76
  42293c:	bl	422b64 <ferror@plt+0x20f74>
  422940:	adrp	x0, 444000 <ferror@plt+0x42410>
  422944:	add	x0, x0, #0xc68
  422948:	bl	422b64 <ferror@plt+0x20f74>
  42294c:	str	xzr, [x15, #8]
  422950:	adrp	x0, 444000 <ferror@plt+0x42410>
  422954:	add	x0, x0, #0xca0
  422958:	bl	422b64 <ferror@plt+0x20f74>
  42295c:	adrp	x0, 444000 <ferror@plt+0x42410>
  422960:	add	x0, x0, #0xccc
  422964:	bl	422b64 <ferror@plt+0x20f74>
  422968:	adrp	x0, 444000 <ferror@plt+0x42410>
  42296c:	add	x0, x0, #0xce9
  422970:	bl	422b64 <ferror@plt+0x20f74>
  422974:	adrp	x0, 444000 <ferror@plt+0x42410>
  422978:	add	x0, x0, #0xd37
  42297c:	bl	422b64 <ferror@plt+0x20f74>
  422980:	adrp	x1, 444000 <ferror@plt+0x42410>
  422984:	add	x1, x1, #0x937
  422988:	b	422994 <ferror@plt+0x20da4>
  42298c:	adrp	x1, 444000 <ferror@plt+0x42410>
  422990:	add	x1, x1, #0x91d
  422994:	mov	w2, #0x5                   	// #5
  422998:	mov	x0, xzr
  42299c:	bl	401ae0 <dcgettext@plt>
  4229a0:	bl	416fb4 <ferror@plt+0x153c4>
  4229a4:	b	4229d4 <ferror@plt+0x20de4>
  4229a8:	adrp	x0, 444000 <ferror@plt+0x42410>
  4229ac:	add	x0, x0, #0xd68
  4229b0:	bl	422b64 <ferror@plt+0x20f74>
  4229b4:	adrp	x1, 444000 <ferror@plt+0x42410>
  4229b8:	add	x1, x1, #0x975
  4229bc:	mov	w2, #0x5                   	// #5
  4229c0:	mov	x0, xzr
  4229c4:	bl	401ae0 <dcgettext@plt>
  4229c8:	adrp	x1, 463000 <stdin@@GLIBC_2.17+0x4330>
  4229cc:	add	x1, x1, #0xa18
  4229d0:	bl	4172fc <ferror@plt+0x1570c>
  4229d4:	adrp	x0, 462000 <stdin@@GLIBC_2.17+0x3330>
  4229d8:	add	x0, x0, #0xa88
  4229dc:	mov	w1, #0x2                   	// #2
  4229e0:	bl	401b20 <longjmp@plt>
  4229e4:	adrp	x0, 444000 <ferror@plt+0x42410>
  4229e8:	add	x0, x0, #0xd96
  4229ec:	bl	422b64 <ferror@plt+0x20f74>
  4229f0:	adrp	x0, 444000 <ferror@plt+0x42410>
  4229f4:	add	x0, x0, #0xd17
  4229f8:	bl	422b64 <ferror@plt+0x20f74>
  4229fc:	adrp	x1, 444000 <ferror@plt+0x42410>
  422a00:	add	x1, x1, #0xa22
  422a04:	b	422994 <ferror@plt+0x20da4>
  422a08:	stp	x29, x30, [sp, #-64]!
  422a0c:	stp	x20, x19, [sp, #48]
  422a10:	mov	x20, x0
  422a14:	mov	w0, #0x40                  	// #64
  422a18:	stp	x24, x23, [sp, #16]
  422a1c:	stp	x22, x21, [sp, #32]
  422a20:	mov	x29, sp
  422a24:	mov	w21, w1
  422a28:	bl	4018b0 <malloc@plt>
  422a2c:	cbz	x0, 422b58 <ferror@plt+0x20f68>
  422a30:	add	w8, w21, #0x2
  422a34:	mov	x19, x0
  422a38:	str	w21, [x0, #24]
  422a3c:	sxtw	x0, w8
  422a40:	bl	4018b0 <malloc@plt>
  422a44:	str	x0, [x19, #8]
  422a48:	cbz	x0, 422b58 <ferror@plt+0x20f68>
  422a4c:	mov	w24, #0x1                   	// #1
  422a50:	mov	x22, x0
  422a54:	str	w24, [x19, #32]
  422a58:	bl	401b70 <__errno_location@plt>
  422a5c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  422a60:	ldr	w23, [x0]
  422a64:	ldr	x8, [x8, #120]
  422a68:	mov	x21, x0
  422a6c:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  422a70:	str	wzr, [x19, #28]
  422a74:	strh	wzr, [x22]
  422a78:	str	x22, [x19, #16]
  422a7c:	str	w24, [x19, #40]
  422a80:	str	wzr, [x19, #56]
  422a84:	cbz	x8, 422b24 <ferror@plt+0x20f34>
  422a88:	ldr	x10, [x9, #128]
  422a8c:	ldr	x10, [x8, x10, lsl #3]
  422a90:	cmp	x10, x19
  422a94:	b.ne	422adc <ferror@plt+0x20eec>  // b.any
  422a98:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  422a9c:	add	x10, x10, #0x50
  422aa0:	ldr	x11, [x10, #48]
  422aa4:	lsl	x11, x11, #3
  422aa8:	ldr	x12, [x8, x11]
  422aac:	ldr	w13, [x12, #28]
  422ab0:	str	w13, [x10, #24]
  422ab4:	ldr	x12, [x12, #16]
  422ab8:	adrp	x13, 466000 <stdin@@GLIBC_2.17+0x7330>
  422abc:	str	x12, [x10, #56]
  422ac0:	str	x12, [x13, #56]
  422ac4:	ldr	x11, [x8, x11]
  422ac8:	adrp	x13, 460000 <stdin@@GLIBC_2.17+0x1330>
  422acc:	ldr	x11, [x11]
  422ad0:	str	x11, [x13, #40]
  422ad4:	ldrb	w11, [x12]
  422ad8:	strb	w11, [x10]
  422adc:	mov	w10, #0x1                   	// #1
  422ae0:	str	x20, [x19]
  422ae4:	str	w10, [x19, #52]
  422ae8:	cbz	x8, 422af4 <ferror@plt+0x20f04>
  422aec:	ldr	x9, [x9, #128]
  422af0:	ldr	x8, [x8, x9, lsl #3]
  422af4:	cmp	x8, x19
  422af8:	b.eq	422b08 <ferror@plt+0x20f18>  // b.none
  422afc:	adrp	x8, 429000 <ferror@plt+0x27410>
  422b00:	ldr	d0, [x8, #1056]
  422b04:	stur	d0, [x19, #44]
  422b08:	cbz	x20, 422b34 <ferror@plt+0x20f44>
  422b0c:	mov	x0, x20
  422b10:	bl	401880 <fileno@plt>
  422b14:	bl	401ad0 <isatty@plt>
  422b18:	cmp	w0, #0x0
  422b1c:	cset	w8, gt
  422b20:	b	422b38 <ferror@plt+0x20f48>
  422b24:	mov	x10, xzr
  422b28:	cmp	x10, x19
  422b2c:	b.ne	422adc <ferror@plt+0x20eec>  // b.any
  422b30:	b	422a98 <ferror@plt+0x20ea8>
  422b34:	mov	w8, wzr
  422b38:	str	w8, [x19, #36]
  422b3c:	str	w23, [x21]
  422b40:	mov	x0, x19
  422b44:	ldp	x20, x19, [sp, #48]
  422b48:	ldp	x22, x21, [sp, #32]
  422b4c:	ldp	x24, x23, [sp, #16]
  422b50:	ldp	x29, x30, [sp], #64
  422b54:	ret
  422b58:	adrp	x0, 444000 <ferror@plt+0x42410>
  422b5c:	add	x0, x0, #0xbbd
  422b60:	bl	422b64 <ferror@plt+0x20f74>
  422b64:	stp	x29, x30, [sp, #-16]!
  422b68:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  422b6c:	ldr	x8, [x8, #3264]
  422b70:	adrp	x1, 428000 <ferror@plt+0x26410>
  422b74:	mov	x2, x0
  422b78:	add	x1, x1, #0x60
  422b7c:	mov	x0, x8
  422b80:	mov	x29, sp
  422b84:	bl	401bc0 <fprintf@plt>
  422b88:	mov	w0, #0x2                   	// #2
  422b8c:	bl	4017b0 <exit@plt>
  422b90:	stp	x29, x30, [sp, #-16]!
  422b94:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  422b98:	ldr	w9, [x8, #344]
  422b9c:	mov	x29, sp
  422ba0:	sub	w10, w9, #0x1
  422ba4:	cmp	w9, #0x2
  422ba8:	str	w10, [x8, #344]
  422bac:	b.lt	422bd4 <ferror@plt+0x20fe4>  // b.tstop
  422bb0:	adrp	x8, 462000 <stdin@@GLIBC_2.17+0x3330>
  422bb4:	ldr	x9, [x8, #2608]
  422bb8:	add	x10, x9, #0x8
  422bbc:	str	x10, [x8, #2608]
  422bc0:	ldr	x0, [x9, #8]
  422bc4:	bl	4234e4 <ferror@plt+0x218f4>
  422bc8:	mov	w0, wzr
  422bcc:	ldp	x29, x30, [sp], #16
  422bd0:	ret
  422bd4:	mov	w0, #0x1                   	// #1
  422bd8:	ldp	x29, x30, [sp], #16
  422bdc:	ret
  422be0:	stp	x29, x30, [sp, #-96]!
  422be4:	stp	x22, x21, [sp, #64]
  422be8:	adrp	x22, 460000 <stdin@@GLIBC_2.17+0x1330>
  422bec:	stp	x20, x19, [sp, #80]
  422bf0:	ldr	x20, [x22, #120]
  422bf4:	stp	x24, x23, [sp, #48]
  422bf8:	adrp	x24, 460000 <stdin@@GLIBC_2.17+0x1330>
  422bfc:	mov	x19, x0
  422c00:	adrp	x23, 460000 <stdin@@GLIBC_2.17+0x1330>
  422c04:	add	x24, x24, #0x78
  422c08:	stp	x28, x27, [sp, #16]
  422c0c:	stp	x26, x25, [sp, #32]
  422c10:	mov	x29, sp
  422c14:	cbz	x20, 422c70 <ferror@plt+0x21080>
  422c18:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  422c1c:	ldr	x25, [x8, #128]
  422c20:	ldr	x21, [x20, x25, lsl #3]
  422c24:	cbnz	x21, 422cb4 <ferror@plt+0x210c4>
  422c28:	adrp	x21, 460000 <stdin@@GLIBC_2.17+0x1330>
  422c2c:	ldr	x8, [x21, #160]
  422c30:	sub	x9, x8, #0x1
  422c34:	cmp	x25, x9
  422c38:	b.cc	422c98 <ferror@plt+0x210a8>  // b.lo, b.ul, b.last
  422c3c:	add	x25, x8, #0x8
  422c40:	lsl	x1, x25, #3
  422c44:	mov	x0, x20
  422c48:	bl	401950 <realloc@plt>
  422c4c:	str	x0, [x22, #120]
  422c50:	cbz	x0, 422dd4 <ferror@plt+0x211e4>
  422c54:	ldr	x8, [x21, #160]
  422c58:	movi	v0.2d, #0x0
  422c5c:	str	x25, [x21, #160]
  422c60:	add	x8, x0, x8, lsl #3
  422c64:	stp	q0, q0, [x8, #32]
  422c68:	stp	q0, q0, [x8]
  422c6c:	b	422c98 <ferror@plt+0x210a8>
  422c70:	mov	w0, #0x8                   	// #8
  422c74:	bl	4018b0 <malloc@plt>
  422c78:	str	x0, [x22, #120]
  422c7c:	cbz	x0, 422dd4 <ferror@plt+0x211e4>
  422c80:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  422c84:	add	x8, x8, #0x80
  422c88:	mov	w9, #0x1                   	// #1
  422c8c:	str	xzr, [x0]
  422c90:	str	x9, [x8, #32]
  422c94:	str	xzr, [x8]
  422c98:	ldr	x0, [x23, #40]
  422c9c:	mov	w1, #0x4000                	// #16384
  422ca0:	bl	422a08 <ferror@plt+0x20e18>
  422ca4:	ldp	x20, x25, [x24]
  422ca8:	str	x0, [x20, x25, lsl #3]
  422cac:	cbz	x20, 422dd0 <ferror@plt+0x211e0>
  422cb0:	mov	x21, x0
  422cb4:	bl	401b70 <__errno_location@plt>
  422cb8:	ldr	w28, [x0]
  422cbc:	adrp	x26, 460000 <stdin@@GLIBC_2.17+0x1330>
  422cc0:	mov	x22, x0
  422cc4:	add	x26, x26, #0x50
  422cc8:	adrp	x27, 466000 <stdin@@GLIBC_2.17+0x7330>
  422ccc:	cbz	x21, 422d34 <ferror@plt+0x21144>
  422cd0:	ldr	x8, [x21, #8]
  422cd4:	str	wzr, [x21, #28]
  422cd8:	mov	w9, #0x1                   	// #1
  422cdc:	strb	wzr, [x8]
  422ce0:	ldr	x8, [x21, #8]
  422ce4:	strb	wzr, [x8, #1]
  422ce8:	ldr	x8, [x21, #8]
  422cec:	str	w9, [x21, #40]
  422cf0:	str	wzr, [x21, #56]
  422cf4:	str	x8, [x21, #16]
  422cf8:	ldr	x8, [x20, x25, lsl #3]
  422cfc:	cmp	x8, x21
  422d00:	b.ne	422d34 <ferror@plt+0x21144>  // b.any
  422d04:	lsl	x8, x25, #3
  422d08:	ldr	x9, [x20, x8]
  422d0c:	ldr	w10, [x9, #28]
  422d10:	str	w10, [x26, #24]
  422d14:	ldr	x9, [x9, #16]
  422d18:	str	x9, [x26, #56]
  422d1c:	str	x9, [x27, #56]
  422d20:	ldr	x8, [x20, x8]
  422d24:	ldr	x8, [x8]
  422d28:	str	x8, [x23, #40]
  422d2c:	ldrb	w8, [x9]
  422d30:	strb	w8, [x26]
  422d34:	mov	w8, #0x1                   	// #1
  422d38:	str	x19, [x21]
  422d3c:	str	w8, [x21, #52]
  422d40:	ldr	x8, [x20, x25, lsl #3]
  422d44:	cmp	x8, x21
  422d48:	b.eq	422d58 <ferror@plt+0x21168>  // b.none
  422d4c:	adrp	x8, 429000 <ferror@plt+0x27410>
  422d50:	ldr	d0, [x8, #1056]
  422d54:	stur	d0, [x21, #44]
  422d58:	cbz	x19, 422d78 <ferror@plt+0x21188>
  422d5c:	mov	x0, x19
  422d60:	bl	401880 <fileno@plt>
  422d64:	bl	401ad0 <isatty@plt>
  422d68:	ldp	x20, x25, [x24]
  422d6c:	cmp	w0, #0x0
  422d70:	cset	w8, gt
  422d74:	b	422d7c <ferror@plt+0x2118c>
  422d78:	mov	w8, wzr
  422d7c:	str	w8, [x21, #36]
  422d80:	str	w28, [x22]
  422d84:	lsl	x8, x25, #3
  422d88:	ldr	x9, [x20, x8]
  422d8c:	ldp	x22, x21, [sp, #64]
  422d90:	ldr	w10, [x9, #28]
  422d94:	str	w10, [x26, #24]
  422d98:	ldr	x9, [x9, #16]
  422d9c:	str	x9, [x26, #56]
  422da0:	str	x9, [x27, #56]
  422da4:	ldr	x8, [x20, x8]
  422da8:	ldp	x20, x19, [sp, #80]
  422dac:	ldp	x28, x27, [sp, #16]
  422db0:	ldr	x8, [x8]
  422db4:	str	x8, [x23, #40]
  422db8:	ldrb	w8, [x9]
  422dbc:	ldp	x24, x23, [sp, #48]
  422dc0:	strb	w8, [x26]
  422dc4:	ldp	x26, x25, [sp, #32]
  422dc8:	ldp	x29, x30, [sp], #96
  422dcc:	ret
  422dd0:	brk	#0x1
  422dd4:	adrp	x0, 444000 <ferror@plt+0x42410>
  422dd8:	add	x0, x0, #0xd37
  422ddc:	bl	422b64 <ferror@plt+0x20f74>
  422de0:	stp	x29, x30, [sp, #-48]!
  422de4:	stp	x20, x19, [sp, #32]
  422de8:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  422dec:	ldr	x8, [x20, #120]
  422df0:	mov	x19, x0
  422df4:	str	x21, [sp, #16]
  422df8:	mov	x29, sp
  422dfc:	cbz	x8, 422e58 <ferror@plt+0x21268>
  422e00:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  422e04:	add	x10, x10, #0x80
  422e08:	ldr	x9, [x10, #32]
  422e0c:	ldr	x10, [x10]
  422e10:	sub	x11, x9, #0x1
  422e14:	cmp	x10, x11
  422e18:	b.cc	422e84 <ferror@plt+0x21294>  // b.lo, b.ul, b.last
  422e1c:	add	x21, x9, #0x8
  422e20:	lsl	x1, x21, #3
  422e24:	mov	x0, x8
  422e28:	bl	401950 <realloc@plt>
  422e2c:	str	x0, [x20, #120]
  422e30:	cbz	x0, 422f1c <ferror@plt+0x2132c>
  422e34:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  422e38:	ldr	x10, [x9, #160]
  422e3c:	mov	x8, x0
  422e40:	movi	v0.2d, #0x0
  422e44:	str	x21, [x9, #160]
  422e48:	add	x10, x0, x10, lsl #3
  422e4c:	stp	q0, q0, [x10, #32]
  422e50:	stp	q0, q0, [x10]
  422e54:	b	422e84 <ferror@plt+0x21294>
  422e58:	mov	w0, #0x8                   	// #8
  422e5c:	bl	4018b0 <malloc@plt>
  422e60:	str	x0, [x20, #120]
  422e64:	cbz	x0, 422f1c <ferror@plt+0x2132c>
  422e68:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  422e6c:	add	x9, x9, #0x80
  422e70:	mov	w10, #0x1                   	// #1
  422e74:	mov	x8, x0
  422e78:	str	xzr, [x0]
  422e7c:	str	x10, [x9, #32]
  422e80:	str	xzr, [x9]
  422e84:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  422e88:	ldr	x10, [x9, #128]
  422e8c:	ldr	x10, [x8, x10, lsl #3]
  422e90:	cmp	x10, x19
  422e94:	b.eq	422f0c <ferror@plt+0x2131c>  // b.none
  422e98:	ldr	x9, [x9, #128]
  422e9c:	ldr	x11, [x8, x9, lsl #3]
  422ea0:	lsl	x10, x9, #3
  422ea4:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  422ea8:	add	x9, x9, #0x50
  422eac:	cbz	x11, 422ed0 <ferror@plt+0x212e0>
  422eb0:	ldrb	w11, [x9]
  422eb4:	ldr	x12, [x9, #56]
  422eb8:	strb	w11, [x12]
  422ebc:	ldr	x11, [x8, x10]
  422ec0:	str	x12, [x11, #16]
  422ec4:	ldr	w11, [x9, #24]
  422ec8:	ldr	x12, [x8, x10]
  422ecc:	str	w11, [x12, #28]
  422ed0:	str	x19, [x8, x10]
  422ed4:	ldr	w11, [x19, #28]
  422ed8:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x7330>
  422edc:	str	w11, [x9, #24]
  422ee0:	ldr	x11, [x19, #16]
  422ee4:	str	x11, [x9, #56]
  422ee8:	str	x11, [x12, #56]
  422eec:	ldr	x8, [x8, x10]
  422ef0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  422ef4:	ldr	x8, [x8]
  422ef8:	str	x8, [x10, #40]
  422efc:	ldrb	w8, [x11]
  422f00:	mov	w10, #0x1                   	// #1
  422f04:	strb	w10, [x9, #4]
  422f08:	strb	w8, [x9]
  422f0c:	ldp	x20, x19, [sp, #32]
  422f10:	ldr	x21, [sp, #16]
  422f14:	ldp	x29, x30, [sp], #48
  422f18:	ret
  422f1c:	adrp	x0, 444000 <ferror@plt+0x42410>
  422f20:	add	x0, x0, #0xd37
  422f24:	bl	422b64 <ferror@plt+0x20f74>
  422f28:	b	4018b0 <malloc@plt>
  422f2c:	cbz	x0, 422f88 <ferror@plt+0x21398>
  422f30:	stp	x29, x30, [sp, #-32]!
  422f34:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  422f38:	ldr	x8, [x8, #120]
  422f3c:	str	x19, [sp, #16]
  422f40:	mov	x19, x0
  422f44:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  422f48:	mov	x29, sp
  422f4c:	cbz	x8, 422f8c <ferror@plt+0x2139c>
  422f50:	ldr	x10, [x9, #128]
  422f54:	ldr	x10, [x8, x10, lsl #3]
  422f58:	cmp	x10, x19
  422f5c:	b.ne	422f68 <ferror@plt+0x21378>  // b.any
  422f60:	ldr	x9, [x9, #128]
  422f64:	str	xzr, [x8, x9, lsl #3]
  422f68:	ldr	w8, [x19, #32]
  422f6c:	cbz	w8, 422f78 <ferror@plt+0x21388>
  422f70:	ldr	x0, [x19, #8]
  422f74:	bl	401a30 <free@plt>
  422f78:	mov	x0, x19
  422f7c:	ldr	x19, [sp, #16]
  422f80:	ldp	x29, x30, [sp], #32
  422f84:	b	401a30 <free@plt>
  422f88:	ret
  422f8c:	mov	x10, xzr
  422f90:	cmp	x10, x19
  422f94:	b.ne	422f68 <ferror@plt+0x21378>  // b.any
  422f98:	b	422f60 <ferror@plt+0x21370>
  422f9c:	b	401a30 <free@plt>
  422fa0:	cbz	x0, 422fec <ferror@plt+0x213fc>
  422fa4:	ldr	x8, [x0, #8]
  422fa8:	str	wzr, [x0, #28]
  422fac:	mov	w9, #0x1                   	// #1
  422fb0:	strb	wzr, [x8]
  422fb4:	ldr	x8, [x0, #8]
  422fb8:	strb	wzr, [x8, #1]
  422fbc:	ldr	x8, [x0, #8]
  422fc0:	str	w9, [x0, #40]
  422fc4:	str	wzr, [x0, #56]
  422fc8:	str	x8, [x0, #16]
  422fcc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  422fd0:	ldr	x8, [x8, #120]
  422fd4:	cbz	x8, 422ff0 <ferror@plt+0x21400>
  422fd8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  422fdc:	ldr	x9, [x9, #128]
  422fe0:	ldr	x9, [x8, x9, lsl #3]
  422fe4:	cmp	x9, x0
  422fe8:	b.eq	422ffc <ferror@plt+0x2140c>  // b.none
  422fec:	ret
  422ff0:	mov	x9, xzr
  422ff4:	cmp	x9, x0
  422ff8:	b.ne	422fec <ferror@plt+0x213fc>  // b.any
  422ffc:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  423000:	add	x9, x9, #0x50
  423004:	ldr	x10, [x9, #48]
  423008:	lsl	x10, x10, #3
  42300c:	ldr	x11, [x8, x10]
  423010:	ldr	w12, [x11, #28]
  423014:	str	w12, [x9, #24]
  423018:	ldr	x11, [x11, #16]
  42301c:	adrp	x12, 466000 <stdin@@GLIBC_2.17+0x7330>
  423020:	str	x11, [x9, #56]
  423024:	str	x11, [x12, #56]
  423028:	ldr	x8, [x8, x10]
  42302c:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  423030:	ldr	x8, [x8]
  423034:	str	x8, [x10, #40]
  423038:	ldrb	w8, [x11]
  42303c:	strb	w8, [x9]
  423040:	ret
  423044:	stp	x29, x30, [sp, #-48]!
  423048:	str	x21, [sp, #16]
  42304c:	stp	x20, x19, [sp, #32]
  423050:	mov	x29, sp
  423054:	cbz	x0, 423168 <ferror@plt+0x21578>
  423058:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  42305c:	mov	x19, x0
  423060:	ldr	x0, [x20, #120]
  423064:	cbz	x0, 4230b8 <ferror@plt+0x214c8>
  423068:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  42306c:	add	x9, x9, #0x80
  423070:	ldr	x8, [x9, #32]
  423074:	ldr	x9, [x9]
  423078:	sub	x10, x8, #0x1
  42307c:	cmp	x9, x10
  423080:	b.cc	4230e0 <ferror@plt+0x214f0>  // b.lo, b.ul, b.last
  423084:	add	x21, x8, #0x8
  423088:	lsl	x1, x21, #3
  42308c:	bl	401950 <realloc@plt>
  423090:	str	x0, [x20, #120]
  423094:	cbz	x0, 423178 <ferror@plt+0x21588>
  423098:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  42309c:	ldr	x9, [x8, #160]
  4230a0:	movi	v0.2d, #0x0
  4230a4:	str	x21, [x8, #160]
  4230a8:	add	x9, x0, x9, lsl #3
  4230ac:	stp	q0, q0, [x9, #32]
  4230b0:	stp	q0, q0, [x9]
  4230b4:	b	4230e0 <ferror@plt+0x214f0>
  4230b8:	mov	w0, #0x8                   	// #8
  4230bc:	bl	4018b0 <malloc@plt>
  4230c0:	str	x0, [x20, #120]
  4230c4:	cbz	x0, 423178 <ferror@plt+0x21588>
  4230c8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4230cc:	add	x8, x8, #0x80
  4230d0:	mov	w9, #0x1                   	// #1
  4230d4:	str	xzr, [x0]
  4230d8:	str	x9, [x8, #32]
  4230dc:	str	xzr, [x8]
  4230e0:	adrp	x10, 460000 <stdin@@GLIBC_2.17+0x1330>
  4230e4:	ldr	x9, [x10, #128]
  4230e8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4230ec:	add	x8, x8, #0x50
  4230f0:	ldr	x11, [x0, x9, lsl #3]
  4230f4:	cbz	x11, 423128 <ferror@plt+0x21538>
  4230f8:	ldrb	w11, [x8]
  4230fc:	ldr	x12, [x8, #56]
  423100:	lsl	x13, x9, #3
  423104:	strb	w11, [x12]
  423108:	ldr	x11, [x0, x13]
  42310c:	str	x12, [x11, #16]
  423110:	ldr	w11, [x8, #24]
  423114:	ldr	x12, [x0, x13]
  423118:	str	w11, [x12, #28]
  42311c:	cbz	x12, 423128 <ferror@plt+0x21538>
  423120:	add	x9, x9, #0x1
  423124:	str	x9, [x10, #128]
  423128:	lsl	x9, x9, #3
  42312c:	str	x19, [x0, x9]
  423130:	ldr	w10, [x19, #28]
  423134:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x7330>
  423138:	str	w10, [x8, #24]
  42313c:	ldr	x10, [x19, #16]
  423140:	str	x10, [x8, #56]
  423144:	str	x10, [x11, #56]
  423148:	ldr	x9, [x0, x9]
  42314c:	adrp	x11, 460000 <stdin@@GLIBC_2.17+0x1330>
  423150:	ldr	x9, [x9]
  423154:	str	x9, [x11, #40]
  423158:	ldrb	w9, [x10]
  42315c:	mov	w10, #0x1                   	// #1
  423160:	strb	w10, [x8, #4]
  423164:	strb	w9, [x8]
  423168:	ldp	x20, x19, [sp, #32]
  42316c:	ldr	x21, [sp, #16]
  423170:	ldp	x29, x30, [sp], #48
  423174:	ret
  423178:	adrp	x0, 444000 <ferror@plt+0x42410>
  42317c:	add	x0, x0, #0xd37
  423180:	bl	422b64 <ferror@plt+0x20f74>
  423184:	stp	x29, x30, [sp, #-32]!
  423188:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  42318c:	ldr	x8, [x8, #120]
  423190:	stp	x20, x19, [sp, #16]
  423194:	mov	x29, sp
  423198:	cbz	x8, 423230 <ferror@plt+0x21640>
  42319c:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  4231a0:	ldr	x9, [x20, #128]
  4231a4:	ldr	x19, [x8, x9, lsl #3]
  4231a8:	cbz	x19, 423230 <ferror@plt+0x21640>
  4231ac:	str	xzr, [x8, x9, lsl #3]
  4231b0:	ldr	w8, [x19, #32]
  4231b4:	cbz	w8, 4231c0 <ferror@plt+0x215d0>
  4231b8:	ldr	x0, [x19, #8]
  4231bc:	bl	401a30 <free@plt>
  4231c0:	mov	x0, x19
  4231c4:	bl	401a30 <free@plt>
  4231c8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  4231cc:	add	x9, x9, #0x78
  4231d0:	ldp	x8, x9, [x9]
  4231d4:	str	xzr, [x8, x9, lsl #3]
  4231d8:	cbz	x9, 4231e4 <ferror@plt+0x215f4>
  4231dc:	sub	x9, x9, #0x1
  4231e0:	str	x9, [x20, #128]
  4231e4:	cbz	x8, 423230 <ferror@plt+0x21640>
  4231e8:	ldr	x10, [x8, x9, lsl #3]
  4231ec:	cbz	x10, 423230 <ferror@plt+0x21640>
  4231f0:	ldr	w11, [x10, #28]
  4231f4:	adrp	x12, 460000 <stdin@@GLIBC_2.17+0x1330>
  4231f8:	add	x12, x12, #0x50
  4231fc:	str	w11, [x12, #24]
  423200:	ldr	x10, [x10, #16]
  423204:	adrp	x11, 466000 <stdin@@GLIBC_2.17+0x7330>
  423208:	str	x10, [x12, #56]
  42320c:	str	x10, [x11, #56]
  423210:	ldr	x8, [x8, x9, lsl #3]
  423214:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  423218:	ldr	x8, [x8]
  42321c:	str	x8, [x9, #40]
  423220:	ldrb	w8, [x10]
  423224:	mov	w9, #0x1                   	// #1
  423228:	strb	w9, [x12, #4]
  42322c:	strb	w8, [x12]
  423230:	ldp	x20, x19, [sp, #16]
  423234:	ldp	x29, x30, [sp], #32
  423238:	ret
  42323c:	stp	x29, x30, [sp, #-48]!
  423240:	str	x21, [sp, #16]
  423244:	subs	x21, x1, #0x2
  423248:	stp	x20, x19, [sp, #32]
  42324c:	mov	x29, sp
  423250:	b.cc	42326c <ferror@plt+0x2167c>  // b.lo, b.ul, b.last
  423254:	ldrb	w8, [x0, x21]
  423258:	mov	x20, x0
  42325c:	cbnz	w8, 42326c <ferror@plt+0x2167c>
  423260:	add	x8, x1, x20
  423264:	ldurb	w8, [x8, #-1]
  423268:	cbz	w8, 423284 <ferror@plt+0x21694>
  42326c:	mov	x19, xzr
  423270:	mov	x0, x19
  423274:	ldp	x20, x19, [sp, #32]
  423278:	ldr	x21, [sp, #16]
  42327c:	ldp	x29, x30, [sp], #48
  423280:	ret
  423284:	mov	w0, #0x40                  	// #64
  423288:	bl	4018b0 <malloc@plt>
  42328c:	cbz	x0, 4232bc <ferror@plt+0x216cc>
  423290:	movi	v0.2d, #0x0
  423294:	mov	w8, #0x1                   	// #1
  423298:	mov	x19, x0
  42329c:	stp	x20, x20, [x0, #8]
  4232a0:	str	xzr, [x0]
  4232a4:	stp	w21, w21, [x0, #24]
  4232a8:	str	d0, [x0, #32]
  4232ac:	str	w8, [x0, #40]
  4232b0:	stur	d0, [x0, #52]
  4232b4:	bl	422de0 <ferror@plt+0x211f0>
  4232b8:	b	423270 <ferror@plt+0x21680>
  4232bc:	adrp	x0, 444000 <ferror@plt+0x42410>
  4232c0:	add	x0, x0, #0xbe9
  4232c4:	bl	422b64 <ferror@plt+0x20f74>
  4232c8:	stp	x29, x30, [sp, #-32]!
  4232cc:	str	x19, [sp, #16]
  4232d0:	mov	x29, sp
  4232d4:	mov	x19, x0
  4232d8:	bl	401790 <strlen@plt>
  4232dc:	mov	x1, x0
  4232e0:	mov	x0, x19
  4232e4:	ldr	x19, [sp, #16]
  4232e8:	ldp	x29, x30, [sp], #32
  4232ec:	b	4232f0 <ferror@plt+0x21700>
  4232f0:	stp	x29, x30, [sp, #-48]!
  4232f4:	add	w8, w1, #0x2
  4232f8:	str	x21, [sp, #16]
  4232fc:	mov	x21, x0
  423300:	sxtw	x0, w8
  423304:	stp	x20, x19, [sp, #32]
  423308:	mov	x29, sp
  42330c:	mov	w19, w1
  423310:	bl	4018b0 <malloc@plt>
  423314:	cbz	x0, 42338c <ferror@plt+0x2179c>
  423318:	mov	x20, x0
  42331c:	cmp	w19, #0x1
  423320:	b.lt	423334 <ferror@plt+0x21744>  // b.tstop
  423324:	mov	w2, w19
  423328:	mov	x0, x20
  42332c:	mov	x1, x21
  423330:	bl	401770 <memcpy@plt>
  423334:	cmn	w19, #0x3
  423338:	strh	wzr, [x20, w19, sxtw]
  42333c:	b.hi	423398 <ferror@plt+0x217a8>  // b.pmore
  423340:	mov	w0, #0x40                  	// #64
  423344:	bl	4018b0 <malloc@plt>
  423348:	cbz	x0, 4233a4 <ferror@plt+0x217b4>
  42334c:	stp	w19, w19, [x0, #24]
  423350:	movi	v0.2d, #0x0
  423354:	mov	w19, #0x1                   	// #1
  423358:	mov	x21, x0
  42335c:	stp	x20, x20, [x0, #8]
  423360:	str	xzr, [x0]
  423364:	str	d0, [x0, #32]
  423368:	str	w19, [x0, #40]
  42336c:	stur	d0, [x0, #52]
  423370:	bl	422de0 <ferror@plt+0x211f0>
  423374:	str	w19, [x21, #32]
  423378:	mov	x0, x21
  42337c:	ldp	x20, x19, [sp, #32]
  423380:	ldr	x21, [sp, #16]
  423384:	ldp	x29, x30, [sp], #48
  423388:	ret
  42338c:	adrp	x0, 444000 <ferror@plt+0x42410>
  423390:	add	x0, x0, #0xc13
  423394:	bl	422b64 <ferror@plt+0x20f74>
  423398:	adrp	x0, 444000 <ferror@plt+0x42410>
  42339c:	add	x0, x0, #0xc3c
  4233a0:	bl	422b64 <ferror@plt+0x20f74>
  4233a4:	adrp	x0, 444000 <ferror@plt+0x42410>
  4233a8:	add	x0, x0, #0xbe9
  4233ac:	bl	422b64 <ferror@plt+0x20f74>
  4233b0:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4233b4:	ldr	w0, [x8, #3256]
  4233b8:	ret
  4233bc:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4233c0:	ldr	x0, [x8, #40]
  4233c4:	ret
  4233c8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4233cc:	ldr	x0, [x8, #48]
  4233d0:	ret
  4233d4:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x7330>
  4233d8:	ldr	w0, [x8, #64]
  4233dc:	ret
  4233e0:	adrp	x8, 466000 <stdin@@GLIBC_2.17+0x7330>
  4233e4:	ldr	x0, [x8, #56]
  4233e8:	ret
  4233ec:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  4233f0:	str	w0, [x8, #3256]
  4233f4:	ret
  4233f8:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4233fc:	str	x0, [x8, #40]
  423400:	ret
  423404:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  423408:	str	x0, [x8, #48]
  42340c:	ret
  423410:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  423414:	ldr	w0, [x8, #56]
  423418:	ret
  42341c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  423420:	str	w0, [x8, #56]
  423424:	ret
  423428:	stp	x29, x30, [sp, #-32]!
  42342c:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  423430:	ldr	x0, [x8, #120]
  423434:	stp	x20, x19, [sp, #16]
  423438:	mov	x29, sp
  42343c:	cbz	x0, 42348c <ferror@plt+0x2189c>
  423440:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  423444:	ldr	x8, [x8, #128]
  423448:	adrp	x20, 460000 <stdin@@GLIBC_2.17+0x1330>
  42344c:	add	x20, x20, #0x78
  423450:	ldr	x19, [x0, x8, lsl #3]
  423454:	b	423470 <ferror@plt+0x21880>
  423458:	mov	x0, x19
  42345c:	bl	401a30 <free@plt>
  423460:	ldp	x0, x8, [x20]
  423464:	mov	x19, xzr
  423468:	str	xzr, [x0, x8, lsl #3]
  42346c:	cbz	x0, 42348c <ferror@plt+0x2189c>
  423470:	cbz	x19, 42348c <ferror@plt+0x2189c>
  423474:	str	xzr, [x0, x8, lsl #3]
  423478:	ldr	w8, [x19, #32]
  42347c:	cbz	w8, 423458 <ferror@plt+0x21868>
  423480:	ldr	x0, [x19, #8]
  423484:	bl	401a30 <free@plt>
  423488:	b	423458 <ferror@plt+0x21868>
  42348c:	bl	401a30 <free@plt>
  423490:	adrp	x19, 460000 <stdin@@GLIBC_2.17+0x1330>
  423494:	add	x19, x19, #0x40
  423498:	ldr	x0, [x19, #88]
  42349c:	str	xzr, [x19, #56]
  4234a0:	bl	401a30 <free@plt>
  4234a4:	movi	v0.2d, #0x0
  4234a8:	str	xzr, [x19, #72]
  4234ac:	strb	wzr, [x19]
  4234b0:	str	wzr, [x19, #24]
  4234b4:	stur	xzr, [x19, #44]
  4234b8:	stur	q0, [x19, #56]
  4234bc:	stur	q0, [x19, #88]
  4234c0:	ldp	x20, x19, [sp, #16]
  4234c4:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  4234c8:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  4234cc:	str	xzr, [x8, #40]
  4234d0:	str	xzr, [x9, #48]
  4234d4:	mov	w0, wzr
  4234d8:	ldp	x29, x30, [sp], #32
  4234dc:	ret
  4234e0:	b	401950 <realloc@plt>
  4234e4:	stp	x29, x30, [sp, #-32]!
  4234e8:	str	x19, [sp, #16]
  4234ec:	mov	x29, sp
  4234f0:	cbz	x0, 42354c <ferror@plt+0x2195c>
  4234f4:	adrp	x1, 42f000 <ferror@plt+0x2d410>
  4234f8:	add	x1, x1, #0xf7a
  4234fc:	mov	x19, x0
  423500:	bl	4019f0 <strcmp@plt>
  423504:	cbz	w0, 42354c <ferror@plt+0x2195c>
  423508:	mov	x0, x19
  42350c:	bl	4117d4 <ferror@plt+0xfbe4>
  423510:	adrp	x1, 428000 <ferror@plt+0x26410>
  423514:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  423518:	add	x1, x1, #0xaf
  42351c:	str	x0, [x8, #3608]
  423520:	bl	4018a0 <fopen@plt>
  423524:	adrp	x8, 460000 <stdin@@GLIBC_2.17+0x1330>
  423528:	str	x0, [x8, #40]
  42352c:	cbnz	x0, 423570 <ferror@plt+0x21980>
  423530:	adrp	x1, 444000 <ferror@plt+0x42410>
  423534:	add	x1, x1, #0xc5a
  423538:	mov	w2, #0x5                   	// #5
  42353c:	bl	401ae0 <dcgettext@plt>
  423540:	mov	x1, x19
  423544:	bl	411ae0 <ferror@plt+0xfef0>
  423548:	b	423570 <ferror@plt+0x21980>
  42354c:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  423550:	ldr	x8, [x8, #3280]
  423554:	adrp	x0, 428000 <ferror@plt+0x26410>
  423558:	adrp	x9, 460000 <stdin@@GLIBC_2.17+0x1330>
  42355c:	add	x0, x0, #0x77
  423560:	str	x8, [x9, #40]
  423564:	bl	4117d4 <ferror@plt+0xfbe4>
  423568:	adrp	x8, 45e000 <ferror@plt+0x5c410>
  42356c:	str	x0, [x8, #3608]
  423570:	ldr	x19, [sp, #16]
  423574:	adrp	x8, 463000 <stdin@@GLIBC_2.17+0x4330>
  423578:	mov	w9, #0x1                   	// #1
  42357c:	str	w9, [x8, #1332]
  423580:	ldp	x29, x30, [sp], #32
  423584:	ret
  423588:	stp	x29, x30, [sp, #-64]!
  42358c:	mov	x29, sp
  423590:	stp	x19, x20, [sp, #16]
  423594:	adrp	x20, 455000 <ferror@plt+0x53410>
  423598:	add	x20, x20, #0xde0
  42359c:	stp	x21, x22, [sp, #32]
  4235a0:	adrp	x21, 455000 <ferror@plt+0x53410>
  4235a4:	add	x21, x21, #0xdd8
  4235a8:	sub	x20, x20, x21
  4235ac:	mov	w22, w0
  4235b0:	stp	x23, x24, [sp, #48]
  4235b4:	mov	x23, x1
  4235b8:	mov	x24, x2
  4235bc:	bl	401730 <memcpy@plt-0x40>
  4235c0:	cmp	xzr, x20, asr #3
  4235c4:	b.eq	4235f0 <ferror@plt+0x21a00>  // b.none
  4235c8:	asr	x20, x20, #3
  4235cc:	mov	x19, #0x0                   	// #0
  4235d0:	ldr	x3, [x21, x19, lsl #3]
  4235d4:	mov	x2, x24
  4235d8:	add	x19, x19, #0x1
  4235dc:	mov	x1, x23
  4235e0:	mov	w0, w22
  4235e4:	blr	x3
  4235e8:	cmp	x20, x19
  4235ec:	b.ne	4235d0 <ferror@plt+0x219e0>  // b.any
  4235f0:	ldp	x19, x20, [sp, #16]
  4235f4:	ldp	x21, x22, [sp, #32]
  4235f8:	ldp	x23, x24, [sp, #48]
  4235fc:	ldp	x29, x30, [sp], #64
  423600:	ret
  423604:	nop
  423608:	ret

Disassembly of section .fini:

000000000042360c <.fini>:
  42360c:	stp	x29, x30, [sp, #-16]!
  423610:	mov	x29, sp
  423614:	ldp	x29, x30, [sp], #16
  423618:	ret
