Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.2/bin/unwrapped/lnx64.o/xelab -wto 6f853690c4384c1495185a13b2fe9ccb --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot serialcontroller_tb_behav xil_defaultlib.serialcontroller_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/yanni/DSPDude/modules/akm4396/serial_comms/serial_comms.srcs/sources_1/new/serialcontroller.v:72]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.serialcontroller
Compiling module xil_defaultlib.serialcontroller_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot serialcontroller_tb_behav
