VPR FPGA Placement and Routing.
Version: 8.1.0-dev+109c5adcc
Revision: v8.0.0-9695-g109c5adcc
Compiled: 2024-02-23T09:38:13
Compiler: GNU 11.2.0 on Linux-4.18.0-348.el8.0.2.x86_64 x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/packages/apps/vtr/8.0.0-git/vpr/vpr k6_N10_40nm_1.xml spla --circuit_file spla.pre-vpr.blif --reorder_rr_graph_nodes_algorithm random_shuffle


Architecture file: k6_N10_40nm_1.xml
Circuit name: spla

# Loading Architecture Description
# Loading Architecture Description took 0.00 seconds (max_rss 14.1 MiB, delta_rss +1.3 MiB)

Timing analysis: ON
Circuit netlist file: spla.net
Circuit placement file: spla.place
Circuit routing file: spla.route
Circuit SDC file: spla.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 1: io[0].clock[0] unconnected pin in architecture.
# Building complex block graph took 0.00 seconds (max_rss 15.9 MiB, delta_rss +1.8 MiB)
Circuit file: spla.pre-vpr.blif
# Load circuit
# Load circuit took 0.03 seconds (max_rss 22.8 MiB, delta_rss +6.9 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 22.8 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 22.8 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 22.8 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 3067
    .input :      16
    .output:      46
    6-LUT  :    3005
  Nets  : 3021
    Avg Fanout:     5.4
    Max Fanout:  1045.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 19473
  Timing Graph Edges: 32858
  Timing Graph Levels: 14
# Build Timing Graph took 0.02 seconds (max_rss 27.2 MiB, delta_rss +4.3 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'spla.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 27.2 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing 'spla.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 3067, total nets: 3021, total inputs: 16, total outputs: 46
Begin prepacking.
0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.33777e-09
Packing with pin utilization targets: io:1,1 clb:0.8,1
Packing with high fanout thresholds: io:128 clb:32
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   122/3067      3%                           13     6 x 6     
   244/3067      7%                           25     8 x 8     
   366/3067     11%                           38     9 x 9     
   488/3067     15%                           50    10 x 10    
   610/3067     19%                           62    10 x 10    
   732/3067     23%                           74    11 x 11    
   854/3067     27%                           87    12 x 12    
   976/3067     31%                           99    12 x 12    
  1098/3067     35%                          111    13 x 13    
  1220/3067     39%                          123    14 x 14    
  1342/3067     43%                          136    14 x 14    
  1464/3067     47%                          148    15 x 15    
  1586/3067     51%                          160    15 x 15    
  1708/3067     55%                          172    16 x 16    
  1830/3067     59%                          184    16 x 16    
  1952/3067     63%                          197    17 x 17    
  2074/3067     67%                          209    17 x 17    
  2196/3067     71%                          221    17 x 17    
  2318/3067     75%                          233    18 x 18    
  2440/3067     79%                          245    18 x 18    
  2562/3067     83%                          258    19 x 19    
  2684/3067     87%                          271    19 x 19    
  2806/3067     91%                          283    19 x 19    
  2928/3067     95%                          296    20 x 20    
  3050/3067     99%                          357    20 x 20    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 3005
  LEs used for logic and registers    : 0
  LEs used for logic only             : 3005
  LEs used for registers only         : 0

Incr Slack updates 1 in 0.000246874 sec
Full Max Req/Worst Slack updates 1 in 2.265e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000406253 sec
FPGA sized to 20 x 20 (auto)
Device Utilization: 0.80 (target 1.00)
	Block Utilization: 0.11 Type: io
	Block Utilization: 0.97 Type: clb

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io         62                               0.741935                     0.258065   
       clb        313                                24.3866                      4.84345   
Absorbed logical nets 1489 out of 3021 nets, 1532 nets not absorbed.

Netlist conversion complete.

# Packing took 0.85 seconds (max_rss 47.9 MiB, delta_rss +20.8 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'spla.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.233147 seconds).
Warning 2: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.24 seconds (max_rss 85.3 MiB, delta_rss +37.4 MiB)
Warning 3: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 62
   inpad     : 16
   outpad    : 46
  clb        : 313
   fle       : 3005
    ble6     : 3005
     lut6    : 3005
      lut    : 3005

# Create Device
## Build Device Grid
FPGA sized to 20 x 20: 400 grid tiles (auto)

Resource usage...
	Netlist
		62	blocks of type: io
	Architecture
		576	blocks of type: io
	Netlist
		313	blocks of type: clb
	Architecture
		324	blocks of type: clb

Device Utilization: 0.80 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.11 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.97 Logical Block: clb

FPGA size limited by block type(s): clb

## Build Device Grid took 0.00 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:18252
OPIN->CHANX/CHANY edge count before creating direct connections: 57816
OPIN->CHANX/CHANY edge count after creating direct connections: 57816
CHAN->CHAN type edge count:334369
## Build routing resource graph took 0.22 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 40900
  RR Graph Edges: 410437
# Create Device took 0.23 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 0.61 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 4: Found no sample locations for EMPTY
Warning 5: Found no more sample locations for SOURCE in io
Warning 6: Found no more sample locations for OPIN in io
Warning 7: Found no more sample locations for SOURCE in clb
Warning 8: Found no more sample locations for OPIN in clb
## Computing src/opin lookahead took 0.00 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 0.61 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:18252
OPIN->CHANX/CHANY edge count before creating direct connections: 54720
OPIN->CHANX/CHANY edge count after creating direct connections: 54720
CHAN->CHAN type edge count:320532
## Build routing resource graph took 0.20 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 40104
  RR Graph Edges: 393504
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.58 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 9: Found no sample locations for EMPTY
Warning 10: Found no more sample locations for SOURCE in io
Warning 11: Found no more sample locations for OPIN in io
Warning 12: Found no more sample locations for SOURCE in clb
Warning 13: Found no more sample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.58 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
## Computing delta delays
## Computing delta delays took 0.03 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 0.82 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)

There are 7679 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 31883

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 332.112 td_cost: 2.78268e-06
Initial placement estimated Critical Path Delay (CPD): 7.84856 ns
Initial placement estimated setup Total Negative Slack (sTNS): -239.921 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -7.84856 ns

Initial placement estimated setup slack histogram:
[ -7.8e-09: -7.3e-09) 2 (  4.3%) |***********
[ -7.3e-09: -6.7e-09) 9 ( 19.6%) |*************************************************
[ -6.7e-09: -6.1e-09) 6 ( 13.0%) |*********************************
[ -6.1e-09: -5.5e-09) 5 ( 10.9%) |***************************
[ -5.5e-09: -4.9e-09) 4 (  8.7%) |**********************
[ -4.9e-09: -4.3e-09) 6 ( 13.0%) |*********************************
[ -4.3e-09: -3.7e-09) 5 ( 10.9%) |***************************
[ -3.7e-09: -3.1e-09) 5 ( 10.9%) |***************************
[ -3.1e-09: -2.5e-09) 2 (  4.3%) |***********
[ -2.5e-09: -1.9e-09) 2 (  4.3%) |***********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 1351
Warning 14: Starting t: 146 of 375 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.8e-04   0.964     287.04 2.6153e-06   7.437       -231   -7.437   0.432  0.0150   19.0     1.00      1351  0.200
   2    0.0 3.6e-04   0.976     274.63 2.3908e-06   7.241       -221   -7.241   0.389  0.0121   18.9     1.06      2702  0.950
   3    0.0 3.5e-04   0.984     263.23 2.0805e-06   6.980       -213   -6.980   0.341  0.0059   17.9     1.43      4053  0.950
   4    0.0 3.3e-04   0.997     262.83 1.3816e-06   7.574       -219   -7.574   0.314  0.0044   16.1     2.12      5404  0.950
   5    0.0 3.1e-04   0.982     258.73 1.1406e-06   7.089       -217   -7.089   0.339  0.0073   14.1     2.91      6755  0.950
   6    0.0 3.0e-04   0.987     257.18 9.3804e-07   7.264       -211   -7.264   0.330  0.0087   12.7     3.46      8106  0.950
   7    0.0 2.8e-04   0.975     251.57 7.8573e-07   7.005       -211   -7.005   0.328  0.0118   11.3     4.00      9457  0.950
   8    0.0 2.7e-04   0.988     250.49 6.8071e-07   6.842       -202   -6.842   0.303  0.0052   10.0     4.49     10808  0.950
   9    0.0 2.5e-04   0.974     249.92 4.5499e-07   7.232       -208   -7.232   0.307  0.0094    8.6     5.03     12159  0.950
  10    0.0 2.4e-04   0.976     246.67 6.3147e-07   6.472       -199   -6.472   0.315  0.0122    7.5     5.48     13510  0.950
  11    0.0 2.3e-04   0.975     243.69 5.334e-07    6.450       -199   -6.450   0.303  0.0118    6.6     5.84     14861  0.950
  12    0.0 2.2e-04   0.986     242.73 4.9686e-07   6.549       -197   -6.549   0.266  0.0076    5.7     6.19     16212  0.950
  13    0.0 2.1e-04   0.977     241.93 5.7146e-07   6.160       -195   -6.160   0.289  0.0102    4.7     6.57     17563  0.950
  14    0.0 2.0e-04   0.980     239.74 4.5478e-07   6.221       -198   -6.221   0.303  0.0111    4.0     6.84     18914  0.950
  15    0.0 1.9e-04   0.978     239.27 3.6121e-07   6.268       -196   -6.268   0.266  0.0127    3.4     7.06     20265  0.950
  16    0.0 1.8e-04   0.978     233.74 5.1498e-07   5.791       -189   -5.791   0.500  0.0113    2.8     7.29     21616  0.950
  17    0.0 1.7e-04   0.988     232.83 4.1951e-07   6.009       -190   -6.009   0.249  0.0060    3.0     7.22     22967  0.950
  18    0.0 1.6e-04   0.984     230.21 3.5276e-07   6.225       -191   -6.225   0.466  0.0077    2.4     7.45     24318  0.950
  19    0.0 1.5e-04   0.985     228.41 3.4886e-07   6.221       -194   -6.221   0.429  0.0081    2.5     7.42     25669  0.950
  20    0.0 1.4e-04   0.985     228.84 3.5859e-07   6.001       -186   -6.001   0.428  0.0077    2.5     7.43     27020  0.950
  21    0.0 1.4e-04   0.991     226.93 4.9339e-07   5.736       -190   -5.736   0.413  0.0055    2.4     7.44     28371  0.950
  22    0.0 1.3e-04   0.991     224.45 4.3813e-07   5.854       -192   -5.854   0.374  0.0056    2.4     7.47     29722  0.950
  23    0.0 1.2e-04   0.992     224.84 4.6068e-07   5.796       -189   -5.796   0.375  0.0038    2.2     7.53     31073  0.950
  24    0.0 1.2e-04   0.988     224.24 2.9853e-07   6.194       -188   -6.194   0.335  0.0055    2.1     7.58     32424  0.950
  25    0.0 1.1e-04   0.993     222.65 2.3734e-07   6.300       -191   -6.300   0.437  0.0045    1.9     7.67     33775  0.950
  26    0.0 1.1e-04   0.994     221.49 3.4956e-07   6.032       -192   -6.032   0.401  0.0035    1.8     7.67     35126  0.950
  27    0.0 1.0e-04   0.994     221.76 3.8607e-07   5.895       -190   -5.895   0.421  0.0026    1.8     7.70     36477  0.950
  28    0.0 9.6e-05   0.991     221.44 4.1414e-07   5.822       -188   -5.822   0.392  0.0040    1.7     7.71     37828  0.950
  29    0.0 9.1e-05   0.992     220.83 4.0215e-07   5.815       -189   -5.815   0.388  0.0031    1.7     7.74     39179  0.950
  30    0.0 8.6e-05   0.992     219.49 4.2221e-07   5.798       -187   -5.798   0.355  0.0037    1.6     7.78     40530  0.950
  31    0.0 8.2e-05   0.995     218.89 4.1013e-07   5.767       -188   -5.767   0.323  0.0027    1.4     7.83     41881  0.950
  32    0.0 7.8e-05   0.997     218.68 2.8882e-07   5.990       -188   -5.990   0.312  0.0017    1.3     7.90     43232  0.950
  33    0.0 7.4e-05   0.994     218.13 2.8638e-07   6.006       -189   -6.006   0.312  0.0030    1.1     7.96     44583  0.950
  34    0.0 7.0e-05   0.994     216.90 3.7208e-07   5.814       -189   -5.814   0.278  0.0028    1.0     8.00     45934  0.950
  35    0.0 6.7e-05   0.998     217.04 4.5107e-07   5.586       -186   -5.586   0.266  0.0016    1.0     8.00     47285  0.950
  36    0.0 6.4e-05   0.996     216.92 4.0011e-07   5.664       -186   -5.664   0.261  0.0019    1.0     8.00     48636  0.950
  37    0.0 6.0e-05   0.996     217.33 4.7923e-07   5.519       -187   -5.519   0.262  0.0027    1.0     8.00     49987  0.950
  38    0.0 5.7e-05   0.998     217.21 3.4456e-07   5.739       -187   -5.739   0.268  0.0011    1.0     8.00     51338  0.950
  39    0.0 5.4e-05   0.996     217.11 3.4138e-07   5.721       -186   -5.721   0.255  0.0023    1.0     8.00     52689  0.950
  40    0.0 5.2e-05   0.995     216.22 5.3187e-07   5.415       -184   -5.415   0.253  0.0024    1.0     8.00     54040  0.950
  41    0.0 4.9e-05   0.998     215.88 4.9638e-07   5.482       -187   -5.482   0.189  0.0008    1.0     8.00     55391  0.950
  42    0.0 4.7e-05   0.996     215.44 4.222e-07    5.615       -186   -5.615   0.214  0.0022    1.0     8.00     56742  0.950
  43    0.0 4.4e-05   0.998     215.17 4.6584e-07   5.510       -185   -5.510   0.186  0.0009    1.0     8.00     58093  0.950
  44    0.0 4.2e-05   0.997     214.80 4.161e-07    5.558       -186   -5.558   0.170  0.0016    1.0     8.00     59444  0.950
  45    0.0 4.0e-05   0.998     214.59 4.6014e-07   5.484       -185   -5.484   0.171  0.0012    1.0     8.00     60795  0.950
  46    0.0 3.8e-05   0.998     214.44 4.0429e-07   5.578       -184   -5.578   0.134  0.0012    1.0     8.00     62146  0.950
  47    0.0 3.0e-05   0.998     214.64 4.4974e-07   5.518       -185   -5.518   0.138  0.0008    1.0     8.00     63497  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=214.527, TD costs=4.25951e-07, CPD=  5.507 (ns) 
  48    0.0 2.4e-05   0.999     214.48 4.2479e-07   5.507       -185   -5.507   0.103  0.0008    1.0     8.00     64848  0.800
  49    0.0 1.9e-05   0.998     214.77 3.8365e-07   5.547       -185   -5.547   0.106  0.0008    1.0     8.00     66199  0.800
  50    0.0 1.6e-05   0.998     214.34 4.0503e-07   5.523       -184   -5.523   0.064  0.0008    1.0     8.00     67550  0.800
  51    0.0 1.2e-05   0.999     214.02 3.9415e-07   5.547       -185   -5.547   0.061  0.0006    1.0     8.00     68901  0.800
  52    0.0 1.0e-05   0.999     213.77 3.8102e-07   5.555       -185   -5.555   0.049  0.0009    1.0     8.00     70252  0.800
  53    0.0 8.0e-06   0.999     213.49 3.7742e-07   5.523       -184   -5.523   0.026  0.0004    1.0     8.00     71603  0.800
  54    0.0 6.4e-06   0.999     213.75 3.8074e-07   5.523       -183   -5.523   0.041  0.0004    1.0     8.00     72954  0.800
Checkpoint saved: bb_costs=213.923, TD costs=4.28582e-07, CPD=  5.448 (ns) 
  55    0.0 5.1e-06   0.999     213.72 4.281e-07    5.448       -184   -5.448   0.034  0.0008    1.0     8.00     74305  0.800
  56    0.0 4.1e-06   0.999     213.88 3.809e-07    5.526       -184   -5.526   0.038  0.0004    1.0     8.00     75656  0.800
  57    0.0 3.3e-06   0.999     213.96 3.665e-07    5.550       -184   -5.550   0.033  0.0005    1.0     8.00     77007  0.800
  58    0.0 0.0e+00   0.999     213.83 3.723e-07    5.525       -184   -5.525   0.028  0.0006    1.0     8.00     78358  0.800
## Placement Quench took 0.01 seconds (max_rss 85.3 MiB)
post-quench CPD = 5.58332 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 20537

Completed placement consistency check successfully.

Swaps called: 78733

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 5.44758 ns, Fmax: 183.568 MHz
Placement estimated setup Worst Negative Slack (sWNS): -5.44758 ns
Placement estimated setup Total Negative Slack (sTNS): -184.405 ns

Placement estimated setup slack histogram:
[ -5.4e-09:   -5e-09) 8 ( 17.4%) |*************************************************
[   -5e-09: -4.6e-09) 7 ( 15.2%) |*******************************************
[ -4.6e-09: -4.2e-09) 8 ( 17.4%) |*************************************************
[ -4.2e-09: -3.7e-09) 6 ( 13.0%) |*************************************
[ -3.7e-09: -3.3e-09) 6 ( 13.0%) |*************************************
[ -3.3e-09: -2.9e-09) 5 ( 10.9%) |*******************************
[ -2.9e-09: -2.4e-09) 3 (  6.5%) |******************
[ -2.4e-09:   -2e-09) 2 (  4.3%) |************
[   -2e-09: -1.6e-09) 0 (  0.0%) |
[ -1.6e-09: -1.1e-09) 1 (  2.2%) |******

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 213.923, td_cost: 4.28582e-07, 

Placement resource usage:
  io  implemented as io : 62
  clb implemented as clb: 313

Placement number of temperatures: 58
Placement total # of swap attempts: 78733
	Swaps accepted: 20905 (26.6 %)
	Swaps rejected: 54464 (69.2 %)
	Swaps aborted:  3364 ( 4.3 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                3.80             50.03           49.97          0.00         
                   Median                 3.87             37.00           19.32          43.69        
                   Centroid               3.73             45.76           30.45          23.78        
                   W. Centroid            3.67             47.56           30.82          21.62        
                   W. Median              0.48             11.81           38.32          49.87        
                   Crit. Uniform          0.83             2.76            97.24          0.00         
                   Feasible Region        0.90             1.84            78.08          20.08        

clb                Uniform                19.54            22.34           77.66          0.00         
                   Median                 19.29            31.74           66.01          2.25         
                   Centroid               18.99            23.12           76.88          0.00         
                   W. Centroid            18.96            24.03           75.97          0.00         
                   W. Median              2.28             6.75            91.29          1.95         
                   Crit. Uniform          1.83             3.12            96.88          0.00         
                   Feasible Region        1.81             1.12            98.88          0.00         


Placement Quench timing analysis took 0.00309081 seconds (0.00243567 STA, 0.000655142 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.216044 seconds (0.180428 STA, 0.0356167 slack) (61 full updates: 61 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 0.83 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)

# Routing
Initializing minimum channel width search based on maximum CLB pins

Attempting to route at 52 channels (binary search bounds: [-1, -1])
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:18252
OPIN->CHANX/CHANY edge count before creating direct connections: 29880
OPIN->CHANX/CHANY edge count after creating direct connections: 29880
CHAN->CHAN type edge count:173833
## Build routing resource graph took 0.11 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 31324
  RR Graph Edges: 221965
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 0.38 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
Warning 15: Found no sample locations for EMPTY
Warning 16: Found no more sample locations for SOURCE in io
Warning 17: Found no more sample locations for OPIN in io
Warning 18: Found no more sample locations for SOURCE in clb
Warning 19: Found no more sample locations for OPIN in clb
### Computing src/opin lookahead took 0.00 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 0.39 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)    0 (  0.0%) |
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    4 (  0.1%) |
[      0.3:      0.4)   36 (  0.5%) |*
[      0.4:      0.5)  230 (  3.0%) |****
[      0.5:      0.6)  917 ( 11.9%) |****************
[      0.6:      0.7) 2159 ( 28.1%) |*************************************
[      0.7:      0.8) 2704 ( 35.2%) |**********************************************
[      0.8:      0.9) 1298 ( 16.9%) |**********************
[      0.9:        1)  331 (  4.3%) |******
## Initializing router criticalities took 0.06 seconds (max_rss 85.3 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.0     0.0    0  238341    1532    7679    4170 (13.312%)   23994 (67.5%)    6.172     -202.2     -6.172      0.000      0.000      N/A
Incr Slack updates 61 in 0.0113115 sec
Full Max Req/Worst Slack updates 40 in 6.5323e-05 sec
Incr Max Req/Worst Slack updates 21 in 3.8916e-05 sec
Incr Criticality updates 1 in 0.000369585 sec
Full Criticality updates 60 in 0.022283 sec
   2    0.0     0.5    1  239078    1487    7543    3309 (10.564%)   24034 (67.6%)    6.074     -205.7     -6.074      0.000      0.000      N/A
   3    0.0     0.6    1  241391    1339    7091    3312 (10.573%)   24319 (68.4%)    6.023     -205.4     -6.023      0.000      0.000      N/A
   4    0.0     0.8    0  256807    1299    7113    2998 ( 9.571%)   24400 (68.6%)    6.029     -206.3     -6.029      0.000      0.000      N/A
   5    0.0     1.1    1  274857    1176    6660    2510 ( 8.013%)   24669 (69.4%)    6.078     -206.5     -6.078      0.000      0.000      N/A
   6    0.0     1.4    2  285837    1020    6151    2119 ( 6.765%)   24910 (70.0%)    6.178     -209.2     -6.178      0.000      0.000      N/A
