
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tfmtodit_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004012e0 <.init>:
  4012e0:	stp	x29, x30, [sp, #-16]!
  4012e4:	mov	x29, sp
  4012e8:	bl	4016e0 <feof@plt+0x70>
  4012ec:	ldp	x29, x30, [sp], #16
  4012f0:	ret

Disassembly of section .plt:

0000000000401300 <_Znam@plt-0x20>:
  401300:	stp	x16, x30, [sp, #-16]!
  401304:	adrp	x16, 415000 <_ZdlPvm@@Base+0x108c4>
  401308:	ldr	x17, [x16, #4088]
  40130c:	add	x16, x16, #0xff8
  401310:	br	x17
  401314:	nop
  401318:	nop
  40131c:	nop

0000000000401320 <_Znam@plt>:
  401320:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401324:	ldr	x17, [x16]
  401328:	add	x16, x16, #0x0
  40132c:	br	x17

0000000000401330 <fputs@plt>:
  401330:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401334:	ldr	x17, [x16, #8]
  401338:	add	x16, x16, #0x8
  40133c:	br	x17

0000000000401340 <fread@plt>:
  401340:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401344:	ldr	x17, [x16, #16]
  401348:	add	x16, x16, #0x10
  40134c:	br	x17

0000000000401350 <puts@plt>:
  401350:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401354:	ldr	x17, [x16, #24]
  401358:	add	x16, x16, #0x18
  40135c:	br	x17

0000000000401360 <ungetc@plt>:
  401360:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401364:	ldr	x17, [x16, #32]
  401368:	add	x16, x16, #0x20
  40136c:	br	x17

0000000000401370 <isalnum@plt>:
  401370:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401374:	ldr	x17, [x16, #40]
  401378:	add	x16, x16, #0x28
  40137c:	br	x17

0000000000401380 <strlen@plt>:
  401380:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401384:	ldr	x17, [x16, #48]
  401388:	add	x16, x16, #0x30
  40138c:	br	x17

0000000000401390 <fprintf@plt>:
  401390:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401394:	ldr	x17, [x16, #56]
  401398:	add	x16, x16, #0x38
  40139c:	br	x17

00000000004013a0 <putc@plt>:
  4013a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013a4:	ldr	x17, [x16, #64]
  4013a8:	add	x16, x16, #0x40
  4013ac:	br	x17

00000000004013b0 <islower@plt>:
  4013b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013b4:	ldr	x17, [x16, #72]
  4013b8:	add	x16, x16, #0x48
  4013bc:	br	x17

00000000004013c0 <fclose@plt>:
  4013c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013c4:	ldr	x17, [x16, #80]
  4013c8:	add	x16, x16, #0x50
  4013cc:	br	x17

00000000004013d0 <isspace@plt>:
  4013d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013d4:	ldr	x17, [x16, #88]
  4013d8:	add	x16, x16, #0x58
  4013dc:	br	x17

00000000004013e0 <strtol@plt>:
  4013e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013e4:	ldr	x17, [x16, #96]
  4013e8:	add	x16, x16, #0x60
  4013ec:	br	x17

00000000004013f0 <free@plt>:
  4013f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4013f4:	ldr	x17, [x16, #104]
  4013f8:	add	x16, x16, #0x68
  4013fc:	br	x17

0000000000401400 <fread_unlocked@plt>:
  401400:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401404:	ldr	x17, [x16, #112]
  401408:	add	x16, x16, #0x70
  40140c:	br	x17

0000000000401410 <memset@plt>:
  401410:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401414:	ldr	x17, [x16, #120]
  401418:	add	x16, x16, #0x78
  40141c:	br	x17

0000000000401420 <strchr@plt>:
  401420:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401424:	ldr	x17, [x16, #128]
  401428:	add	x16, x16, #0x80
  40142c:	br	x17

0000000000401430 <_exit@plt>:
  401430:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401434:	ldr	x17, [x16, #136]
  401438:	add	x16, x16, #0x88
  40143c:	br	x17

0000000000401440 <freopen@plt>:
  401440:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16, #144]
  401448:	add	x16, x16, #0x90
  40144c:	br	x17

0000000000401450 <strerror@plt>:
  401450:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #152]
  401458:	add	x16, x16, #0x98
  40145c:	br	x17

0000000000401460 <strcpy@plt>:
  401460:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #160]
  401468:	add	x16, x16, #0xa0
  40146c:	br	x17

0000000000401470 <strtok@plt>:
  401470:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #168]
  401478:	add	x16, x16, #0xa8
  40147c:	br	x17

0000000000401480 <isxdigit@plt>:
  401480:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #176]
  401488:	add	x16, x16, #0xb0
  40148c:	br	x17

0000000000401490 <atan2@plt>:
  401490:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #184]
  401498:	add	x16, x16, #0xb8
  40149c:	br	x17

00000000004014a0 <__libc_start_main@plt>:
  4014a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #192]
  4014a8:	add	x16, x16, #0xc0
  4014ac:	br	x17

00000000004014b0 <isgraph@plt>:
  4014b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #200]
  4014b8:	add	x16, x16, #0xc8
  4014bc:	br	x17

00000000004014c0 <getc@plt>:
  4014c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #208]
  4014c8:	add	x16, x16, #0xd0
  4014cc:	br	x17

00000000004014d0 <strncmp@plt>:
  4014d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #216]
  4014d8:	add	x16, x16, #0xd8
  4014dc:	br	x17

00000000004014e0 <isprint@plt>:
  4014e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #224]
  4014e8:	add	x16, x16, #0xe0
  4014ec:	br	x17

00000000004014f0 <isupper@plt>:
  4014f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #232]
  4014f8:	add	x16, x16, #0xe8
  4014fc:	br	x17

0000000000401500 <fputc@plt>:
  401500:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #240]
  401508:	add	x16, x16, #0xf0
  40150c:	br	x17

0000000000401510 <fgets_unlocked@plt>:
  401510:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #248]
  401518:	add	x16, x16, #0xf8
  40151c:	br	x17

0000000000401520 <__isoc99_sscanf@plt>:
  401520:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #256]
  401528:	add	x16, x16, #0x100
  40152c:	br	x17

0000000000401530 <fflush@plt>:
  401530:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #264]
  401538:	add	x16, x16, #0x108
  40153c:	br	x17

0000000000401540 <isalpha@plt>:
  401540:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #272]
  401548:	add	x16, x16, #0x110
  40154c:	br	x17

0000000000401550 <strrchr@plt>:
  401550:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #280]
  401558:	add	x16, x16, #0x118
  40155c:	br	x17

0000000000401560 <_ZdaPv@plt>:
  401560:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #288]
  401568:	add	x16, x16, #0x120
  40156c:	br	x17

0000000000401570 <__errno_location@plt>:
  401570:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #296]
  401578:	add	x16, x16, #0x128
  40157c:	br	x17

0000000000401580 <fopen@plt>:
  401580:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #304]
  401588:	add	x16, x16, #0x130
  40158c:	br	x17

0000000000401590 <strcmp@plt>:
  401590:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #312]
  401598:	add	x16, x16, #0x138
  40159c:	br	x17

00000000004015a0 <write@plt>:
  4015a0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #320]
  4015a8:	add	x16, x16, #0x140
  4015ac:	br	x17

00000000004015b0 <malloc@plt>:
  4015b0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #328]
  4015b8:	add	x16, x16, #0x148
  4015bc:	br	x17

00000000004015c0 <ispunct@plt>:
  4015c0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #336]
  4015c8:	add	x16, x16, #0x150
  4015cc:	br	x17

00000000004015d0 <iscntrl@plt>:
  4015d0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #344]
  4015d8:	add	x16, x16, #0x158
  4015dc:	br	x17

00000000004015e0 <abort@plt>:
  4015e0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #352]
  4015e8:	add	x16, x16, #0x160
  4015ec:	br	x17

00000000004015f0 <getenv@plt>:
  4015f0:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #360]
  4015f8:	add	x16, x16, #0x168
  4015fc:	br	x17

0000000000401600 <__gxx_personality_v0@plt>:
  401600:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #368]
  401608:	add	x16, x16, #0x170
  40160c:	br	x17

0000000000401610 <exit@plt>:
  401610:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #376]
  401618:	add	x16, x16, #0x178
  40161c:	br	x17

0000000000401620 <_Unwind_Resume@plt>:
  401620:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #384]
  401628:	add	x16, x16, #0x180
  40162c:	br	x17

0000000000401630 <ferror@plt>:
  401630:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #392]
  401638:	add	x16, x16, #0x188
  40163c:	br	x17

0000000000401640 <__gmon_start__@plt>:
  401640:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #400]
  401648:	add	x16, x16, #0x190
  40164c:	br	x17

0000000000401650 <bcmp@plt>:
  401650:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #408]
  401658:	add	x16, x16, #0x198
  40165c:	br	x17

0000000000401660 <printf@plt>:
  401660:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #416]
  401668:	add	x16, x16, #0x1a0
  40166c:	br	x17

0000000000401670 <feof@plt>:
  401670:	adrp	x16, 416000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #424]
  401678:	add	x16, x16, #0x1a8
  40167c:	br	x17

Disassembly of section .text:

0000000000401680 <_Znwm@@Base-0x300c>:
  401680:	adrp	x0, 416000 <_ZdlPvm@@Base+0x118c4>
  401684:	add	x0, x0, #0x2c9
  401688:	b	403350 <feof@plt+0x1ce0>
  40168c:	b	403350 <feof@plt+0x1ce0>
  401690:	mov	x29, #0x0                   	// #0
  401694:	mov	x30, #0x0                   	// #0
  401698:	mov	x5, x0
  40169c:	ldr	x1, [sp]
  4016a0:	add	x2, sp, #0x8
  4016a4:	mov	x6, sp
  4016a8:	movz	x0, #0x0, lsl #48
  4016ac:	movk	x0, #0x0, lsl #32
  4016b0:	movk	x0, #0x40, lsl #16
  4016b4:	movk	x0, #0x2aa4
  4016b8:	movz	x3, #0x0, lsl #48
  4016bc:	movk	x3, #0x0, lsl #32
  4016c0:	movk	x3, #0x40, lsl #16
  4016c4:	movk	x3, #0x4780
  4016c8:	movz	x4, #0x0, lsl #48
  4016cc:	movk	x4, #0x0, lsl #32
  4016d0:	movk	x4, #0x40, lsl #16
  4016d4:	movk	x4, #0x4800
  4016d8:	bl	4014a0 <__libc_start_main@plt>
  4016dc:	bl	4015e0 <abort@plt>
  4016e0:	adrp	x0, 415000 <_ZdlPvm@@Base+0x108c4>
  4016e4:	ldr	x0, [x0, #4064]
  4016e8:	cbz	x0, 4016f0 <feof@plt+0x80>
  4016ec:	b	401640 <__gmon_start__@plt>
  4016f0:	ret
  4016f4:	nop
  4016f8:	adrp	x0, 416000 <_ZdlPvm@@Base+0x118c4>
  4016fc:	add	x0, x0, #0x2b8
  401700:	adrp	x1, 416000 <_ZdlPvm@@Base+0x118c4>
  401704:	add	x1, x1, #0x2b8
  401708:	cmp	x1, x0
  40170c:	b.eq	401724 <feof@plt+0xb4>  // b.none
  401710:	adrp	x1, 404000 <feof@plt+0x2990>
  401714:	ldr	x1, [x1, #2080]
  401718:	cbz	x1, 401724 <feof@plt+0xb4>
  40171c:	mov	x16, x1
  401720:	br	x16
  401724:	ret
  401728:	adrp	x0, 416000 <_ZdlPvm@@Base+0x118c4>
  40172c:	add	x0, x0, #0x2b8
  401730:	adrp	x1, 416000 <_ZdlPvm@@Base+0x118c4>
  401734:	add	x1, x1, #0x2b8
  401738:	sub	x1, x1, x0
  40173c:	lsr	x2, x1, #63
  401740:	add	x1, x2, x1, asr #3
  401744:	cmp	xzr, x1, asr #1
  401748:	asr	x1, x1, #1
  40174c:	b.eq	401764 <feof@plt+0xf4>  // b.none
  401750:	adrp	x2, 404000 <feof@plt+0x2990>
  401754:	ldr	x2, [x2, #2088]
  401758:	cbz	x2, 401764 <feof@plt+0xf4>
  40175c:	mov	x16, x2
  401760:	br	x16
  401764:	ret
  401768:	stp	x29, x30, [sp, #-32]!
  40176c:	mov	x29, sp
  401770:	str	x19, [sp, #16]
  401774:	adrp	x19, 416000 <_ZdlPvm@@Base+0x118c4>
  401778:	ldrb	w0, [x19, #712]
  40177c:	cbnz	w0, 40178c <feof@plt+0x11c>
  401780:	bl	4016f8 <feof@plt+0x88>
  401784:	mov	w0, #0x1                   	// #1
  401788:	strb	w0, [x19, #712]
  40178c:	ldr	x19, [sp, #16]
  401790:	ldp	x29, x30, [sp], #32
  401794:	ret
  401798:	b	401728 <feof@plt+0xb8>
  40179c:	str	x1, [x0]
  4017a0:	ldr	w8, [x1]
  4017a4:	mov	w9, #0xffffffff            	// #-1
  4017a8:	stp	w8, w9, [x0, #8]
  4017ac:	ret
  4017b0:	ldr	x8, [x0]
  4017b4:	ldr	w9, [x0, #8]
  4017b8:	ldr	w10, [x8, #4]
  4017bc:	cmp	w9, w10
  4017c0:	b.le	4017cc <feof@plt+0x15c>
  4017c4:	mov	w0, wzr
  4017c8:	ret
  4017cc:	ldr	x11, [x8, #48]
  4017d0:	ldr	w12, [x8]
  4017d4:	mov	w13, #0x6                   	// #6
  4017d8:	mov	w14, #0xffffffff            	// #-1
  4017dc:	sub	w16, w9, w12
  4017e0:	smaddl	x15, w16, w13, x11
  4017e4:	ldrb	w15, [x15, #4]
  4017e8:	cmp	w15, #0x1
  4017ec:	b.ne	401888 <feof@plt+0x218>  // b.any
  4017f0:	ldr	w15, [x0, #12]
  4017f4:	tbnz	w15, #31, 401800 <feof@plt+0x190>
  4017f8:	ldr	x16, [x8, #88]
  4017fc:	b	401838 <feof@plt+0x1c8>
  401800:	sxtw	x15, w16
  401804:	madd	x15, x15, x13, x11
  401808:	ldrb	w15, [x15, #5]
  40180c:	str	w15, [x0, #12]
  401810:	ldr	x16, [x8, #88]
  401814:	lsl	x17, x15, #2
  401818:	ldrb	w17, [x16, x17]
  40181c:	cmp	w17, #0x81
  401820:	b.cc	401838 <feof@plt+0x1c8>  // b.lo, b.ul, b.last
  401824:	add	x15, x16, x15, lsl #2
  401828:	ldrh	w15, [x15, #2]
  40182c:	lsl	w15, w15, #16
  401830:	rev	w15, w15
  401834:	str	w15, [x0, #12]
  401838:	sbfiz	x17, x15, #2, #32
  40183c:	ldrb	w17, [x16, x17]
  401840:	cmp	w17, #0x80
  401844:	b.hi	401884 <feof@plt+0x214>  // b.pmore
  401848:	sxtw	x18, w15
  40184c:	add	x18, x16, x18, lsl #2
  401850:	ldrsb	w18, [x18, #2]
  401854:	and	w17, w17, #0xff
  401858:	tbnz	w18, #31, 40189c <feof@plt+0x22c>
  40185c:	sxtb	w18, w17
  401860:	tbnz	w18, #31, 401884 <feof@plt+0x214>
  401864:	add	w15, w17, w15
  401868:	add	w15, w15, #0x1
  40186c:	str	w15, [x0, #12]
  401870:	sbfiz	x17, x15, #2, #32
  401874:	ldrb	w17, [x16, x17]
  401878:	sxtw	x18, w15
  40187c:	cmp	w17, #0x81
  401880:	b.cc	40184c <feof@plt+0x1dc>  // b.lo, b.ul, b.last
  401884:	str	w14, [x0, #12]
  401888:	cmp	w9, w10
  40188c:	add	w9, w9, #0x1
  401890:	str	w9, [x0, #8]
  401894:	b.lt	4017dc <feof@plt+0x16c>  // b.tstop
  401898:	b	4017c4 <feof@plt+0x154>
  40189c:	strb	w9, [x1]
  4018a0:	ldr	x8, [x0]
  4018a4:	ldrsw	x9, [x0, #12]
  4018a8:	cmp	w17, #0x80
  4018ac:	ldr	x8, [x8, #88]
  4018b0:	add	x8, x8, x9, lsl #2
  4018b4:	ldrb	w8, [x8, #1]
  4018b8:	strb	w8, [x2]
  4018bc:	ldr	x8, [x0]
  4018c0:	ldrsw	x10, [x0, #12]
  4018c4:	ldp	x9, x8, [x8, #88]
  4018c8:	add	x9, x9, x10, lsl #2
  4018cc:	ldrh	w9, [x9, #2]
  4018d0:	lsl	w9, w9, #16
  4018d4:	rev	w9, w9
  4018d8:	sub	w9, w9, #0x8, lsl #12
  4018dc:	ldr	w8, [x8, w9, sxtw #2]
  4018e0:	str	w8, [x3]
  4018e4:	b.ne	4018fc <feof@plt+0x28c>  // b.any
  4018e8:	ldr	w8, [x0, #8]
  4018ec:	add	w8, w8, #0x1
  4018f0:	str	w8, [x0, #8]
  4018f4:	mov	w8, #0xffffffff            	// #-1
  4018f8:	b	401908 <feof@plt+0x298>
  4018fc:	ldr	w8, [x0, #12]
  401900:	add	w8, w17, w8
  401904:	add	w8, w8, #0x1
  401908:	str	w8, [x0, #12]
  40190c:	mov	w0, #0x1                   	// #1
  401910:	ret
  401914:	movi	v0.2d, #0x0
  401918:	stp	q0, q0, [x0, #80]
  40191c:	stp	q0, q0, [x0, #48]
  401920:	ret
  401924:	ldr	w9, [x0]
  401928:	cmp	w9, w1, uxtb
  40192c:	b.gt	4019b0 <feof@plt+0x340>
  401930:	ldr	w8, [x0, #4]
  401934:	and	w10, w1, #0xff
  401938:	cmp	w8, w10
  40193c:	b.lt	4019b0 <feof@plt+0x340>  // b.tstop
  401940:	ldr	x8, [x0, #48]
  401944:	sub	w9, w10, w9
  401948:	mov	w10, #0x6                   	// #6
  40194c:	smull	x10, w9, w10
  401950:	ldrb	w10, [x8, x10]
  401954:	cbz	w10, 4019b0 <feof@plt+0x340>
  401958:	sxtw	x9, w9
  40195c:	mov	w10, #0x6                   	// #6
  401960:	madd	x10, x9, x10, x8
  401964:	ldrb	w10, [x10, #4]
  401968:	cmp	w10, #0x1
  40196c:	b.ne	4019b0 <feof@plt+0x340>  // b.any
  401970:	mov	w10, #0x6                   	// #6
  401974:	madd	x8, x9, x10, x8
  401978:	ldrb	w9, [x8, #5]
  40197c:	ldr	x8, [x0, #88]
  401980:	lsl	x10, x9, #2
  401984:	ldrb	w10, [x8, x10]
  401988:	cmp	w10, #0x81
  40198c:	b.cc	4019a0 <feof@plt+0x330>  // b.lo, b.ul, b.last
  401990:	add	x9, x8, x9, lsl #2
  401994:	ldrh	w9, [x9, #2]
  401998:	lsl	w9, w9, #16
  40199c:	rev	w9, w9
  4019a0:	lsl	x10, x9, #2
  4019a4:	ldrb	w11, [x8, x10]
  4019a8:	cmp	w11, #0x80
  4019ac:	b.ls	4019b8 <feof@plt+0x348>  // b.plast
  4019b0:	mov	w0, wzr
  4019b4:	ret
  4019b8:	mov	w10, w9
  4019bc:	add	x12, x8, x9, lsl #2
  4019c0:	ldrb	w13, [x12, #2]
  4019c4:	cbnz	w13, 4019d4 <feof@plt+0x364>
  4019c8:	ldrb	w12, [x12, #1]
  4019cc:	cmp	w12, w2, uxtb
  4019d0:	b.eq	401a04 <feof@plt+0x394>  // b.none
  4019d4:	and	w9, w11, #0xff
  4019d8:	cmp	w9, #0x80
  4019dc:	b.eq	4019b0 <feof@plt+0x340>  // b.none
  4019e0:	add	w9, w10, w9
  4019e4:	add	w10, w9, #0x1
  4019e8:	sbfiz	x9, x10, #2, #32
  4019ec:	ldrb	w11, [x8, x9]
  4019f0:	mov	w0, wzr
  4019f4:	sxtw	x9, w10
  4019f8:	cmp	w11, #0x80
  4019fc:	b.ls	4019bc <feof@plt+0x34c>  // b.plast
  401a00:	b	401a14 <feof@plt+0x3a4>
  401a04:	add	x8, x8, x9, lsl #2
  401a08:	ldrb	w8, [x8, #3]
  401a0c:	mov	w0, #0x1                   	// #1
  401a10:	strb	w8, [x3]
  401a14:	ret
  401a18:	ldr	w8, [x0]
  401a1c:	cmp	w8, w1
  401a20:	b.gt	401a30 <feof@plt+0x3c0>
  401a24:	ldr	w9, [x0, #4]
  401a28:	cmp	w9, w1
  401a2c:	b.ge	401a38 <feof@plt+0x3c8>  // b.tcont
  401a30:	mov	w0, wzr
  401a34:	ret
  401a38:	ldr	x9, [x0, #48]
  401a3c:	sub	w8, w1, w8
  401a40:	mov	w10, #0x6                   	// #6
  401a44:	smull	x8, w8, w10
  401a48:	ldrb	w8, [x9, x8]
  401a4c:	cmp	w8, #0x0
  401a50:	cset	w0, ne  // ne = any
  401a54:	ret
  401a58:	ldr	w8, [x0]
  401a5c:	ldp	x10, x9, [x0, #48]
  401a60:	mov	w11, #0x6                   	// #6
  401a64:	sub	w8, w1, w8
  401a68:	smull	x8, w8, w11
  401a6c:	ldrb	w8, [x10, x8]
  401a70:	ldr	w0, [x9, x8, lsl #2]
  401a74:	ret
  401a78:	ldr	w8, [x0]
  401a7c:	ldr	x9, [x0, #48]
  401a80:	mov	w11, #0x6                   	// #6
  401a84:	ldr	x10, [x0, #64]
  401a88:	sub	w8, w1, w8
  401a8c:	smaddl	x8, w8, w11, x9
  401a90:	ldrb	w8, [x8, #1]
  401a94:	ldr	w0, [x10, x8, lsl #2]
  401a98:	ret
  401a9c:	ldr	w8, [x0]
  401aa0:	ldr	x9, [x0, #48]
  401aa4:	mov	w11, #0x6                   	// #6
  401aa8:	ldr	x10, [x0, #72]
  401aac:	sub	w8, w1, w8
  401ab0:	smaddl	x8, w8, w11, x9
  401ab4:	ldrb	w8, [x8, #2]
  401ab8:	ldr	w0, [x10, x8, lsl #2]
  401abc:	ret
  401ac0:	ldr	w8, [x0]
  401ac4:	ldr	x9, [x0, #48]
  401ac8:	mov	w11, #0x6                   	// #6
  401acc:	ldr	x10, [x0, #80]
  401ad0:	sub	w8, w1, w8
  401ad4:	smaddl	x8, w8, w11, x9
  401ad8:	ldrb	w8, [x8, #3]
  401adc:	ldr	w0, [x10, x8, lsl #2]
  401ae0:	ret
  401ae4:	subs	w8, w1, #0x1
  401ae8:	b.lt	401af8 <feof@plt+0x488>  // b.tstop
  401aec:	ldr	w9, [x0, #32]
  401af0:	cmp	w9, w1
  401af4:	b.ge	401b00 <feof@plt+0x490>  // b.tcont
  401af8:	mov	w0, wzr
  401afc:	ret
  401b00:	ldr	x9, [x0, #104]
  401b04:	mov	w0, #0x1                   	// #1
  401b08:	ldr	w8, [x9, w8, sxtw #2]
  401b0c:	str	w8, [x2]
  401b10:	ret
  401b14:	ldr	w0, [x0, #36]
  401b18:	ret
  401b1c:	ldr	w0, [x0, #40]
  401b20:	ret
  401b24:	stp	x29, x30, [sp, #-32]!
  401b28:	str	x19, [sp, #16]
  401b2c:	mov	x19, x0
  401b30:	ldr	x0, [x0, #48]
  401b34:	mov	x29, sp
  401b38:	cbz	x0, 401b40 <feof@plt+0x4d0>
  401b3c:	bl	401560 <_ZdaPv@plt>
  401b40:	ldr	x0, [x19, #56]
  401b44:	cbz	x0, 401b4c <feof@plt+0x4dc>
  401b48:	bl	401560 <_ZdaPv@plt>
  401b4c:	ldr	x0, [x19, #64]
  401b50:	cbz	x0, 401b58 <feof@plt+0x4e8>
  401b54:	bl	401560 <_ZdaPv@plt>
  401b58:	ldr	x0, [x19, #72]
  401b5c:	cbz	x0, 401b64 <feof@plt+0x4f4>
  401b60:	bl	401560 <_ZdaPv@plt>
  401b64:	ldr	x0, [x19, #80]
  401b68:	cbz	x0, 401b70 <feof@plt+0x500>
  401b6c:	bl	401560 <_ZdaPv@plt>
  401b70:	ldr	x0, [x19, #88]
  401b74:	cbz	x0, 401b7c <feof@plt+0x50c>
  401b78:	bl	401560 <_ZdaPv@plt>
  401b7c:	ldr	x0, [x19, #96]
  401b80:	cbz	x0, 401b88 <feof@plt+0x518>
  401b84:	bl	401560 <_ZdaPv@plt>
  401b88:	ldr	x0, [x19, #104]
  401b8c:	cbz	x0, 401b9c <feof@plt+0x52c>
  401b90:	ldr	x19, [sp, #16]
  401b94:	ldp	x29, x30, [sp], #32
  401b98:	b	401560 <_ZdaPv@plt>
  401b9c:	ldr	x19, [sp, #16]
  401ba0:	ldp	x29, x30, [sp], #32
  401ba4:	ret
  401ba8:	ldr	x8, [x0]
  401bac:	add	x9, x8, #0x1
  401bb0:	str	x9, [x0]
  401bb4:	mov	x9, x8
  401bb8:	ldrb	w10, [x9], #2
  401bbc:	str	x9, [x0]
  401bc0:	ldrb	w0, [x8, #1]
  401bc4:	bfi	w0, w10, #8, #8
  401bc8:	ret
  401bcc:	ldr	x8, [x0]
  401bd0:	add	x9, x8, #0x1
  401bd4:	mov	x10, x8
  401bd8:	str	x9, [x0]
  401bdc:	ldrb	w9, [x10], #4
  401be0:	add	x11, x8, #0x2
  401be4:	str	x11, [x0]
  401be8:	add	x12, x8, #0x3
  401bec:	ldrb	w11, [x8, #1]
  401bf0:	str	x12, [x0]
  401bf4:	ldrb	w12, [x8, #2]
  401bf8:	str	x10, [x0]
  401bfc:	ldrb	w8, [x8, #3]
  401c00:	lsl	w9, w9, #24
  401c04:	bfi	w9, w11, #16, #8
  401c08:	bfi	w9, w12, #8, #8
  401c0c:	orr	w0, w9, w8
  401c10:	ret
  401c14:	sub	sp, sp, #0xb0
  401c18:	stp	x29, x30, [sp, #80]
  401c1c:	stp	x28, x27, [sp, #96]
  401c20:	stp	x26, x25, [sp, #112]
  401c24:	stp	x24, x23, [sp, #128]
  401c28:	stp	x22, x21, [sp, #144]
  401c2c:	stp	x20, x19, [sp, #160]
  401c30:	add	x29, sp, #0x50
  401c34:	mov	x21, x1
  401c38:	mov	x20, x0
  401c3c:	bl	401570 <__errno_location@plt>
  401c40:	adrp	x1, 404000 <feof@plt+0x2990>
  401c44:	mov	x19, x0
  401c48:	str	wzr, [x0]
  401c4c:	add	x1, x1, #0xa6d
  401c50:	mov	x0, x21
  401c54:	bl	401580 <fopen@plt>
  401c58:	cbz	x0, 401cdc <feof@plt+0x66c>
  401c5c:	mov	x22, x0
  401c60:	bl	4014c0 <getc@plt>
  401c64:	mov	w19, w0
  401c68:	mov	x0, x22
  401c6c:	bl	4014c0 <getc@plt>
  401c70:	cmn	w19, #0x1
  401c74:	b.eq	401d18 <feof@plt+0x6a8>  // b.none
  401c78:	cmn	w0, #0x1
  401c7c:	b.eq	401d18 <feof@plt+0x6a8>  // b.none
  401c80:	add	w24, w0, w19, lsl #8
  401c84:	lsl	w26, w24, #2
  401c88:	sub	w25, w26, #0x2
  401c8c:	sxtw	x23, w25
  401c90:	mov	x0, x23
  401c94:	bl	401320 <_Znam@plt>
  401c98:	mov	w1, #0x1                   	// #1
  401c9c:	mov	x2, x23
  401ca0:	mov	x3, x22
  401ca4:	mov	x19, x0
  401ca8:	bl	401400 <fread_unlocked@plt>
  401cac:	cmp	x0, w25, sxtw
  401cb0:	b.ne	401d6c <feof@plt+0x6fc>  // b.any
  401cb4:	mov	x0, x22
  401cb8:	bl	4013c0 <fclose@plt>
  401cbc:	cmp	w24, #0x5
  401cc0:	b.gt	401d90 <feof@plt+0x720>
  401cc4:	sub	x0, x29, #0x10
  401cc8:	mov	x1, x21
  401ccc:	bl	403524 <feof@plt+0x1eb4>
  401cd0:	adrp	x0, 404000 <feof@plt+0x2990>
  401cd4:	add	x0, x0, #0x8f6
  401cd8:	b	401ed0 <feof@plt+0x860>
  401cdc:	sub	x0, x29, #0x10
  401ce0:	mov	x1, x21
  401ce4:	bl	403524 <feof@plt+0x1eb4>
  401ce8:	ldr	w0, [x19]
  401cec:	bl	401450 <strerror@plt>
  401cf0:	mov	x1, x0
  401cf4:	sub	x0, x29, #0x20
  401cf8:	bl	403524 <feof@plt+0x1eb4>
  401cfc:	adrp	x0, 404000 <feof@plt+0x2990>
  401d00:	adrp	x3, 416000 <_ZdlPvm@@Base+0x118c4>
  401d04:	add	x0, x0, #0x8b0
  401d08:	add	x3, x3, #0xdd0
  401d0c:	sub	x1, x29, #0x10
  401d10:	sub	x2, x29, #0x20
  401d14:	b	401d44 <feof@plt+0x6d4>
  401d18:	mov	x0, x22
  401d1c:	bl	4013c0 <fclose@plt>
  401d20:	sub	x0, x29, #0x10
  401d24:	mov	x1, x21
  401d28:	bl	403524 <feof@plt+0x1eb4>
  401d2c:	adrp	x2, 416000 <_ZdlPvm@@Base+0x118c4>
  401d30:	adrp	x0, 404000 <feof@plt+0x2990>
  401d34:	add	x2, x2, #0xdd0
  401d38:	add	x0, x0, #0x8c4
  401d3c:	sub	x1, x29, #0x10
  401d40:	mov	x3, x2
  401d44:	bl	403774 <feof@plt+0x2104>
  401d48:	mov	w0, wzr
  401d4c:	ldp	x20, x19, [sp, #160]
  401d50:	ldp	x22, x21, [sp, #144]
  401d54:	ldp	x24, x23, [sp, #128]
  401d58:	ldp	x26, x25, [sp, #112]
  401d5c:	ldp	x28, x27, [sp, #96]
  401d60:	ldp	x29, x30, [sp, #80]
  401d64:	add	sp, sp, #0xb0
  401d68:	ret
  401d6c:	mov	x0, x22
  401d70:	bl	401670 <feof@plt>
  401d74:	cbz	w0, 401e80 <feof@plt+0x810>
  401d78:	sub	x0, x29, #0x10
  401d7c:	mov	x1, x21
  401d80:	bl	403524 <feof@plt+0x1eb4>
  401d84:	adrp	x0, 404000 <feof@plt+0x2990>
  401d88:	add	x0, x0, #0x8c4
  401d8c:	b	401e94 <feof@plt+0x824>
  401d90:	ldrh	w8, [x19, #2]
  401d94:	ldrh	w10, [x19, #4]
  401d98:	ldrh	w9, [x19]
  401d9c:	lsl	w8, w8, #16
  401da0:	lsl	w10, w10, #16
  401da4:	rev	w8, w8
  401da8:	rev	w10, w10
  401dac:	stp	w8, w10, [x20]
  401db0:	ldrh	w11, [x19, #6]
  401db4:	lsl	w9, w9, #16
  401db8:	rev	w13, w9
  401dbc:	sub	w14, w10, w8
  401dc0:	lsl	x11, x11, #48
  401dc4:	rev	x27, x11
  401dc8:	ldrh	w11, [x19, #8]
  401dcc:	add	w8, w14, #0x1
  401dd0:	add	w10, w13, w8
  401dd4:	add	w10, w10, w27
  401dd8:	lsl	x11, x11, #48
  401ddc:	rev	x22, x11
  401de0:	stp	w27, w22, [x20, #8]
  401de4:	ldrh	w11, [x19, #10]
  401de8:	add	w10, w10, w22
  401dec:	lsl	x11, x11, #48
  401df0:	rev	x16, x11
  401df4:	ldrh	w11, [x19, #12]
  401df8:	add	w10, w10, w16
  401dfc:	lsl	x9, x11, #48
  401e00:	rev	x15, x9
  401e04:	stp	w16, w15, [x20, #16]
  401e08:	ldrh	w9, [x19, #14]
  401e0c:	add	w10, w10, w15
  401e10:	lsl	x9, x9, #48
  401e14:	rev	x25, x9
  401e18:	ldrh	w9, [x19, #16]
  401e1c:	add	w10, w10, w25
  401e20:	lsl	x9, x9, #48
  401e24:	rev	x28, x9
  401e28:	stp	w25, w28, [x20, #24]
  401e2c:	ldrh	w9, [x19, #18]
  401e30:	ldrh	w11, [x19, #20]
  401e34:	lsl	x9, x9, #48
  401e38:	lsl	x11, x11, #48
  401e3c:	rev	x12, x9
  401e40:	add	w9, w10, w28
  401e44:	rev	x23, x11
  401e48:	add	w9, w9, w12
  401e4c:	add	w9, w9, w23
  401e50:	add	w9, w9, #0x6
  401e54:	cmp	w9, w24
  401e58:	str	w23, [x20, #32]
  401e5c:	b.ne	401ebc <feof@plt+0x84c>  // b.any
  401e60:	cmp	w13, #0x1
  401e64:	b.hi	401ef0 <feof@plt+0x880>  // b.pmore
  401e68:	sub	x0, x29, #0x10
  401e6c:	mov	x1, x21
  401e70:	bl	403524 <feof@plt+0x1eb4>
  401e74:	adrp	x0, 404000 <feof@plt+0x2990>
  401e78:	add	x0, x0, #0x940
  401e7c:	b	401ed0 <feof@plt+0x860>
  401e80:	sub	x0, x29, #0x10
  401e84:	mov	x1, x21
  401e88:	bl	403524 <feof@plt+0x1eb4>
  401e8c:	adrp	x0, 404000 <feof@plt+0x2990>
  401e90:	add	x0, x0, #0x8e3
  401e94:	adrp	x2, 416000 <_ZdlPvm@@Base+0x118c4>
  401e98:	add	x2, x2, #0xdd0
  401e9c:	sub	x1, x29, #0x10
  401ea0:	mov	x3, x2
  401ea4:	bl	403774 <feof@plt+0x2104>
  401ea8:	mov	x0, x19
  401eac:	bl	401560 <_ZdaPv@plt>
  401eb0:	mov	x0, x22
  401eb4:	bl	4013c0 <fclose@plt>
  401eb8:	b	401d48 <feof@plt+0x6d8>
  401ebc:	sub	x0, x29, #0x10
  401ec0:	mov	x1, x21
  401ec4:	bl	403524 <feof@plt+0x1eb4>
  401ec8:	adrp	x0, 404000 <feof@plt+0x2990>
  401ecc:	add	x0, x0, #0x91a
  401ed0:	adrp	x2, 416000 <_ZdlPvm@@Base+0x118c4>
  401ed4:	add	x2, x2, #0xdd0
  401ed8:	sub	x1, x29, #0x10
  401edc:	mov	x3, x2
  401ee0:	bl	403774 <feof@plt+0x2104>
  401ee4:	mov	x0, x19
  401ee8:	bl	401560 <_ZdaPv@plt>
  401eec:	b	401d48 <feof@plt+0x6d8>
  401ef0:	sxtw	x9, w8
  401ef4:	sbfiz	x10, x8, #1, #32
  401ef8:	mov	w11, #0x6                   	// #6
  401efc:	add	x8, x10, w8, sxtw
  401f00:	umulh	x9, x9, x11
  401f04:	lsl	x8, x8, #1
  401f08:	cmp	xzr, x9
  401f0c:	csinv	x0, x8, xzr, eq  // eq = none
  401f10:	str	x12, [sp, #32]
  401f14:	stur	w26, [x29, #-36]
  401f18:	stp	w13, w14, [sp, #16]
  401f1c:	str	x15, [sp, #24]
  401f20:	mov	x24, x16
  401f24:	bl	401320 <_Znam@plt>
  401f28:	str	x0, [sp, #8]
  401f2c:	str	x0, [x20, #48]
  401f30:	lsl	x0, x27, #2
  401f34:	bl	401320 <_Znam@plt>
  401f38:	mov	x26, x0
  401f3c:	str	x0, [x20, #56]
  401f40:	lsl	x0, x22, #2
  401f44:	bl	401320 <_Znam@plt>
  401f48:	mov	x21, x0
  401f4c:	str	x0, [x20, #64]
  401f50:	lsl	x0, x24, #2
  401f54:	bl	401320 <_Znam@plt>
  401f58:	ldr	x8, [sp, #24]
  401f5c:	mov	x24, x0
  401f60:	str	x0, [x20, #72]
  401f64:	lsl	x0, x8, #2
  401f68:	bl	401320 <_Znam@plt>
  401f6c:	str	x0, [sp, #24]
  401f70:	str	x0, [x20, #80]
  401f74:	lsl	x0, x25, #2
  401f78:	bl	401320 <_Znam@plt>
  401f7c:	mov	x25, x0
  401f80:	str	x0, [x20, #88]
  401f84:	lsl	x0, x28, #2
  401f88:	bl	401320 <_Znam@plt>
  401f8c:	mov	x28, x0
  401f90:	str	x0, [x20, #96]
  401f94:	lsl	x0, x23, #2
  401f98:	bl	401320 <_Znam@plt>
  401f9c:	ldp	w9, w10, [sp, #16]
  401fa0:	str	x0, [x20, #104]
  401fa4:	ldur	w8, [x19, #22]
  401fa8:	lsl	w9, w9, #2
  401fac:	sub	w9, w9, #0x8
  401fb0:	rev	w8, w8
  401fb4:	str	w8, [x20, #36]
  401fb8:	ldur	w8, [x19, #26]
  401fbc:	add	x9, x19, w9, sxtw
  401fc0:	rev	w8, w8
  401fc4:	str	w8, [x20, #40]
  401fc8:	add	x8, x9, #0x1e
  401fcc:	tbnz	w10, #31, 40202c <feof@plt+0x9bc>
  401fd0:	add	w9, w10, #0x1
  401fd4:	ldr	x10, [sp, #8]
  401fd8:	add	x10, x10, #0x2
  401fdc:	ldrb	w12, [x8, #3]
  401fe0:	ldrb	w11, [x8]
  401fe4:	ldrb	w13, [x8, #1]
  401fe8:	subs	x9, x9, #0x1
  401fec:	strb	w12, [x10, #3]
  401ff0:	ldrb	w12, [x8, #2]
  401ff4:	sturb	w11, [x10, #-2]
  401ff8:	and	w11, w13, #0xf
  401ffc:	strb	w11, [x10]
  402000:	add	x11, x8, #0x4
  402004:	lsr	w8, w13, #4
  402008:	sturb	w8, [x10, #-1]
  40200c:	lsr	w8, w12, #2
  402010:	and	w12, w12, #0x3
  402014:	strb	w8, [x10, #1]
  402018:	strb	w12, [x10, #2]
  40201c:	add	x10, x10, #0x6
  402020:	mov	x8, x11
  402024:	b.ne	401fdc <feof@plt+0x96c>  // b.any
  402028:	mov	x8, x11
  40202c:	ldr	x12, [sp, #24]
  402030:	cbz	w27, 402050 <feof@plt+0x9e0>
  402034:	mov	x9, xzr
  402038:	ldr	w10, [x8], #4
  40203c:	rev	w10, w10
  402040:	str	w10, [x26, x9, lsl #2]
  402044:	add	x9, x9, #0x1
  402048:	cmp	x9, x27
  40204c:	b.cc	402038 <feof@plt+0x9c8>  // b.lo, b.ul, b.last
  402050:	ldur	w16, [x29, #-36]
  402054:	cbz	w22, 402074 <feof@plt+0xa04>
  402058:	mov	x9, xzr
  40205c:	ldr	w10, [x8], #4
  402060:	rev	w10, w10
  402064:	str	w10, [x21, x9, lsl #2]
  402068:	add	x9, x9, #0x1
  40206c:	cmp	x9, x22
  402070:	b.cc	40205c <feof@plt+0x9ec>  // b.lo, b.ul, b.last
  402074:	ldrsw	x9, [x20, #16]
  402078:	cmp	w9, #0x1
  40207c:	b.lt	40209c <feof@plt+0xa2c>  // b.tstop
  402080:	mov	x10, xzr
  402084:	ldr	w11, [x8], #4
  402088:	rev	w11, w11
  40208c:	str	w11, [x24, x10, lsl #2]
  402090:	add	x10, x10, #0x1
  402094:	cmp	x10, x9
  402098:	b.lt	402084 <feof@plt+0xa14>  // b.tstop
  40209c:	ldrsw	x9, [x20, #20]
  4020a0:	cmp	w9, #0x1
  4020a4:	b.lt	4020c4 <feof@plt+0xa54>  // b.tstop
  4020a8:	mov	x10, xzr
  4020ac:	ldr	w11, [x8], #4
  4020b0:	rev	w11, w11
  4020b4:	str	w11, [x12, x10, lsl #2]
  4020b8:	add	x10, x10, #0x1
  4020bc:	cmp	x10, x9
  4020c0:	b.lt	4020ac <feof@plt+0xa3c>  // b.tstop
  4020c4:	ldr	w9, [x20, #24]
  4020c8:	cmp	w9, #0x1
  4020cc:	b.lt	402110 <feof@plt+0xaa0>  // b.tstop
  4020d0:	mov	x10, xzr
  4020d4:	add	x11, x25, #0x3
  4020d8:	ldrb	w13, [x8]
  4020dc:	ldrb	w14, [x8, #1]
  4020e0:	ldrb	w15, [x8, #2]
  4020e4:	add	x12, x8, #0x4
  4020e8:	ldrb	w8, [x8, #3]
  4020ec:	add	x10, x10, #0x1
  4020f0:	cmp	x10, x9
  4020f4:	sturb	w13, [x11, #-3]
  4020f8:	sturb	w14, [x11, #-2]
  4020fc:	sturb	w15, [x11, #-1]
  402100:	strb	w8, [x11], #4
  402104:	mov	x8, x12
  402108:	b.cc	4020d8 <feof@plt+0xa68>  // b.lo, b.ul, b.last
  40210c:	mov	x8, x12
  402110:	ldrsw	x9, [x20, #28]
  402114:	ldr	x12, [sp, #32]
  402118:	cmp	w9, #0x1
  40211c:	b.lt	40213c <feof@plt+0xacc>  // b.tstop
  402120:	mov	x10, xzr
  402124:	ldr	w11, [x8], #4
  402128:	rev	w11, w11
  40212c:	str	w11, [x28, x10, lsl #2]
  402130:	add	x10, x10, #0x1
  402134:	cmp	x10, x9
  402138:	b.lt	402124 <feof@plt+0xab4>  // b.tstop
  40213c:	ldrsw	x9, [x20, #32]
  402140:	add	x8, x8, x12, lsl #2
  402144:	cmp	w9, #0x1
  402148:	b.lt	402168 <feof@plt+0xaf8>  // b.tstop
  40214c:	mov	x10, xzr
  402150:	ldr	w11, [x8], #4
  402154:	rev	w11, w11
  402158:	str	w11, [x0, x10, lsl #2]
  40215c:	add	x10, x10, #0x1
  402160:	cmp	x10, x9
  402164:	b.lt	402150 <feof@plt+0xae0>  // b.tstop
  402168:	add	x9, x19, w16, sxtw
  40216c:	sub	x9, x9, #0x2
  402170:	cmp	x8, x9
  402174:	b.eq	402188 <feof@plt+0xb18>  // b.none
  402178:	adrp	x1, 404000 <feof@plt+0x2990>
  40217c:	add	x1, x1, #0x964
  402180:	mov	w0, #0x172                 	// #370
  402184:	bl	40320c <feof@plt+0x1b9c>
  402188:	mov	x0, x19
  40218c:	bl	401560 <_ZdaPv@plt>
  402190:	mov	w0, #0x1                   	// #1
  402194:	b	401d4c <feof@plt+0x6dc>
  402198:	stp	x29, x30, [sp, #-32]!
  40219c:	mov	w2, #0x400                 	// #1024
  4021a0:	mov	w1, wzr
  4021a4:	str	x19, [sp, #16]
  4021a8:	mov	x29, sp
  4021ac:	mov	x19, x0
  4021b0:	bl	401410 <memset@plt>
  4021b4:	mov	x8, xzr
  4021b8:	add	x9, x19, #0x400
  4021bc:	add	x10, x9, x8
  4021c0:	add	x8, x8, #0x10
  4021c4:	cmp	x8, #0x400
  4021c8:	stp	xzr, xzr, [x10]
  4021cc:	b.ne	4021bc <feof@plt+0xb4c>  // b.any
  4021d0:	ldr	x19, [sp, #16]
  4021d4:	ldp	x29, x30, [sp], #32
  4021d8:	ret
  4021dc:	sub	sp, sp, #0x180
  4021e0:	stp	x29, x30, [sp, #288]
  4021e4:	stp	x28, x27, [sp, #304]
  4021e8:	stp	x26, x25, [sp, #320]
  4021ec:	stp	x24, x23, [sp, #336]
  4021f0:	stp	x22, x21, [sp, #352]
  4021f4:	stp	x20, x19, [sp, #368]
  4021f8:	add	x29, sp, #0x120
  4021fc:	mov	x21, x1
  402200:	mov	x19, x0
  402204:	stur	xzr, [x29, #-16]
  402208:	bl	401570 <__errno_location@plt>
  40220c:	adrp	x1, 404000 <feof@plt+0x2990>
  402210:	mov	x22, x0
  402214:	str	wzr, [x0]
  402218:	add	x1, x1, #0xa6d
  40221c:	mov	x0, x21
  402220:	bl	401580 <fopen@plt>
  402224:	cbz	x0, 4022a4 <feof@plt+0xc34>
  402228:	mov	x20, x0
  40222c:	bl	4014c0 <getc@plt>
  402230:	cmp	w0, #0xf7
  402234:	b.ne	402288 <feof@plt+0xc18>  // b.any
  402238:	mov	x0, x20
  40223c:	bl	4014c0 <getc@plt>
  402240:	cmp	w0, #0x83
  402244:	b.ne	402288 <feof@plt+0xc18>  // b.any
  402248:	mov	x0, x20
  40224c:	bl	4014c0 <getc@plt>
  402250:	cmn	w0, #0x1
  402254:	stur	w0, [x29, #-32]
  402258:	b.eq	40227c <feof@plt+0xc0c>  // b.none
  40225c:	add	w21, w0, #0x1
  402260:	sub	w21, w21, #0x1
  402264:	cmp	w21, #0x0
  402268:	b.le	402304 <feof@plt+0xc94>
  40226c:	mov	x0, x20
  402270:	bl	4014c0 <getc@plt>
  402274:	cmn	w0, #0x1
  402278:	b.ne	402260 <feof@plt+0xbf0>  // b.any
  40227c:	adrp	x0, 404000 <feof@plt+0x2990>
  402280:	add	x0, x0, #0x9dc
  402284:	b	402290 <feof@plt+0xc20>
  402288:	adrp	x0, 404000 <feof@plt+0x2990>
  40228c:	add	x0, x0, #0x984
  402290:	adrp	x1, 416000 <_ZdlPvm@@Base+0x118c4>
  402294:	add	x1, x1, #0xdd0
  402298:	mov	x2, x1
  40229c:	mov	x3, x1
  4022a0:	b	4022dc <feof@plt+0xc6c>
  4022a4:	mov	x0, sp
  4022a8:	mov	x1, x21
  4022ac:	bl	403524 <feof@plt+0x1eb4>
  4022b0:	ldr	w0, [x22]
  4022b4:	bl	401450 <strerror@plt>
  4022b8:	mov	x1, x0
  4022bc:	sub	x0, x29, #0x20
  4022c0:	bl	403524 <feof@plt+0x1eb4>
  4022c4:	adrp	x0, 404000 <feof@plt+0x2990>
  4022c8:	adrp	x3, 416000 <_ZdlPvm@@Base+0x118c4>
  4022cc:	add	x0, x0, #0x8b0
  4022d0:	add	x3, x3, #0xdd0
  4022d4:	mov	x1, sp
  4022d8:	sub	x2, x29, #0x20
  4022dc:	bl	403774 <feof@plt+0x2104>
  4022e0:	mov	w0, wzr
  4022e4:	ldp	x20, x19, [sp, #368]
  4022e8:	ldp	x22, x21, [sp, #352]
  4022ec:	ldp	x24, x23, [sp, #336]
  4022f0:	ldp	x26, x25, [sp, #320]
  4022f4:	ldp	x28, x27, [sp, #304]
  4022f8:	ldp	x29, x30, [sp, #288]
  4022fc:	add	sp, sp, #0x180
  402300:	ret
  402304:	adrp	x21, 404000 <feof@plt+0x2990>
  402308:	adrp	x22, 416000 <_ZdlPvm@@Base+0x118c4>
  40230c:	adrp	x26, 404000 <feof@plt+0x2990>
  402310:	adrp	x28, 404000 <feof@plt+0x2990>
  402314:	mov	w23, wzr
  402318:	mov	w27, wzr
  40231c:	add	x21, x21, #0x99b
  402320:	add	x22, x22, #0xdd0
  402324:	add	x26, x26, #0x83a
  402328:	add	x28, x28, #0x830
  40232c:	mov	x0, x20
  402330:	bl	4014c0 <getc@plt>
  402334:	cmn	w0, #0x1
  402338:	b.eq	40227c <feof@plt+0xc0c>  // b.none
  40233c:	mov	w1, w0
  402340:	cmp	w0, #0xf8
  402344:	b.eq	402630 <feof@plt+0xfc0>  // b.none
  402348:	subs	w8, w1, #0x40
  40234c:	b.cc	40232c <feof@plt+0xcbc>  // b.lo, b.ul, b.last
  402350:	sub	w9, w1, #0x4a
  402354:	cmp	w9, #0xa5
  402358:	b.cc	40232c <feof@plt+0xcbc>  // b.lo, b.ul, b.last
  40235c:	cmp	w8, #0x9
  402360:	b.hi	402394 <feof@plt+0xd24>  // b.pmore
  402364:	adr	x9, 40232c <feof@plt+0xcbc>
  402368:	ldrb	w10, [x28, x8]
  40236c:	add	x9, x9, x10, lsl #2
  402370:	br	x9
  402374:	mov	w24, #0xfffffffe            	// #-2
  402378:	adds	w24, w24, #0x1
  40237c:	b.cs	40232c <feof@plt+0xcbc>  // b.hs, b.nlast
  402380:	mov	x0, x20
  402384:	bl	4014c0 <getc@plt>
  402388:	cmn	w0, #0x1
  40238c:	b.ne	402378 <feof@plt+0xd08>  // b.any
  402390:	b	40227c <feof@plt+0xc0c>
  402394:	sub	w8, w1, #0xef
  402398:	cmp	w8, #0x5
  40239c:	b.hi	402534 <feof@plt+0xec4>  // b.pmore
  4023a0:	adr	x9, 40232c <feof@plt+0xcbc>
  4023a4:	ldrb	w10, [x26, x8]
  4023a8:	add	x9, x9, x10, lsl #2
  4023ac:	br	x9
  4023b0:	mov	x0, x20
  4023b4:	bl	4014c0 <getc@plt>
  4023b8:	cmn	w0, #0x1
  4023bc:	b.eq	40227c <feof@plt+0xc0c>  // b.none
  4023c0:	mov	w25, w0
  4023c4:	sxtw	x24, w25
  4023c8:	mov	x0, sp
  4023cc:	mov	w1, #0x1                   	// #1
  4023d0:	mov	x2, x24
  4023d4:	mov	x3, x20
  4023d8:	bl	401340 <fread@plt>
  4023dc:	cmp	x0, w25, sxtw
  4023e0:	b.ne	40227c <feof@plt+0xc0c>  // b.any
  4023e4:	cmp	w25, #0xa
  4023e8:	b.ne	40232c <feof@plt+0xcbc>  // b.any
  4023ec:	adrp	x1, 404000 <feof@plt+0x2990>
  4023f0:	mov	x0, sp
  4023f4:	add	x1, x1, #0x990
  4023f8:	mov	x2, x24
  4023fc:	bl	401650 <bcmp@plt>
  402400:	cbnz	w0, 40232c <feof@plt+0xcbc>
  402404:	mov	x0, x20
  402408:	bl	4014c0 <getc@plt>
  40240c:	cmn	w0, #0x1
  402410:	b.eq	40232c <feof@plt+0xcbc>  // b.none
  402414:	cmp	w0, #0xf3
  402418:	b.ne	402624 <feof@plt+0xfb4>  // b.any
  40241c:	sub	x0, x29, #0xc
  402420:	mov	x1, x20
  402424:	bl	4026a0 <feof@plt+0x1030>
  402428:	cbz	w0, 40227c <feof@plt+0xc0c>
  40242c:	mov	x0, x20
  402430:	bl	4014c0 <getc@plt>
  402434:	cmn	w0, #0x1
  402438:	b.eq	40232c <feof@plt+0xcbc>  // b.none
  40243c:	cmp	w0, #0xf3
  402440:	b.ne	402624 <feof@plt+0xfb4>  // b.any
  402444:	sub	x0, x29, #0x10
  402448:	mov	x1, x20
  40244c:	bl	4026a0 <feof@plt+0x1030>
  402450:	cbz	w0, 40227c <feof@plt+0xc0c>
  402454:	mov	w23, #0x1                   	// #1
  402458:	mov	w27, #0x1                   	// #1
  40245c:	b	40232c <feof@plt+0xcbc>
  402460:	mov	w24, #0xfffffffd            	// #-3
  402464:	adds	w24, w24, #0x1
  402468:	b.cs	40232c <feof@plt+0xcbc>  // b.hs, b.nlast
  40246c:	mov	x0, x20
  402470:	bl	4014c0 <getc@plt>
  402474:	cmn	w0, #0x1
  402478:	b.ne	402464 <feof@plt+0xdf4>  // b.any
  40247c:	b	40227c <feof@plt+0xc0c>
  402480:	mov	w24, #0xfffffffc            	// #-4
  402484:	adds	w24, w24, #0x1
  402488:	b.cs	40232c <feof@plt+0xcbc>  // b.hs, b.nlast
  40248c:	mov	x0, x20
  402490:	bl	4014c0 <getc@plt>
  402494:	cmn	w0, #0x1
  402498:	b.ne	402484 <feof@plt+0xe14>  // b.any
  40249c:	b	40227c <feof@plt+0xc0c>
  4024a0:	mov	x0, sp
  4024a4:	mov	x1, x20
  4024a8:	bl	4026a0 <feof@plt+0x1030>
  4024ac:	cbz	w0, 40227c <feof@plt+0xc0c>
  4024b0:	cbz	w23, 4024cc <feof@plt+0xe5c>
  4024b4:	ldrb	w8, [sp]
  4024b8:	ldur	w9, [x29, #-12]
  4024bc:	add	x8, x19, x8, lsl #2
  4024c0:	str	w9, [x8]
  4024c4:	ldur	w9, [x29, #-16]
  4024c8:	str	w9, [x8, #1024]
  4024cc:	mov	w23, #0xffffffeb            	// #-21
  4024d0:	adds	w23, w23, #0x1
  4024d4:	b.cs	40261c <feof@plt+0xfac>  // b.hs, b.nlast
  4024d8:	mov	x0, x20
  4024dc:	bl	4014c0 <getc@plt>
  4024e0:	cmn	w0, #0x1
  4024e4:	b.ne	4024d0 <feof@plt+0xe60>  // b.any
  4024e8:	b	40227c <feof@plt+0xc0c>
  4024ec:	mov	x0, x20
  4024f0:	bl	4014c0 <getc@plt>
  4024f4:	cmn	w0, #0x1
  4024f8:	b.eq	40227c <feof@plt+0xc0c>  // b.none
  4024fc:	cbz	w23, 402514 <feof@plt+0xea4>
  402500:	ldur	w8, [x29, #-12]
  402504:	add	x9, x19, w0, sxtw #2
  402508:	str	w8, [x9]
  40250c:	ldur	w8, [x29, #-16]
  402510:	str	w8, [x9, #1024]
  402514:	mov	w23, #0xfffffffb            	// #-5
  402518:	adds	w23, w23, #0x1
  40251c:	b.cs	40261c <feof@plt+0xfac>  // b.hs, b.nlast
  402520:	mov	x0, x20
  402524:	bl	4014c0 <getc@plt>
  402528:	cmn	w0, #0x1
  40252c:	b.ne	402518 <feof@plt+0xea8>  // b.any
  402530:	b	40227c <feof@plt+0xc0c>
  402534:	mov	x0, sp
  402538:	bl	40354c <feof@plt+0x1edc>
  40253c:	mov	x1, sp
  402540:	mov	x0, x21
  402544:	mov	x2, x22
  402548:	mov	x3, x22
  40254c:	bl	4037dc <feof@plt+0x216c>
  402550:	b	40232c <feof@plt+0xcbc>
  402554:	sub	x0, x29, #0x20
  402558:	mov	x1, x20
  40255c:	bl	402744 <feof@plt+0x10d4>
  402560:	cbz	w0, 40227c <feof@plt+0xc0c>
  402564:	ldur	w8, [x29, #-32]
  402568:	add	w24, w8, #0x1
  40256c:	sub	w24, w24, #0x1
  402570:	cmp	w24, #0x1
  402574:	b.lt	40232c <feof@plt+0xcbc>  // b.tstop
  402578:	mov	x0, x20
  40257c:	bl	4014c0 <getc@plt>
  402580:	cmn	w0, #0x1
  402584:	b.ne	40256c <feof@plt+0xefc>  // b.any
  402588:	b	40227c <feof@plt+0xc0c>
  40258c:	sub	x0, x29, #0x20
  402590:	mov	x1, x20
  402594:	bl	4027ac <feof@plt+0x113c>
  402598:	cbz	w0, 40227c <feof@plt+0xc0c>
  40259c:	ldur	w8, [x29, #-32]
  4025a0:	add	w24, w8, #0x1
  4025a4:	sub	w24, w24, #0x1
  4025a8:	cmp	w24, #0x1
  4025ac:	b.lt	40232c <feof@plt+0xcbc>  // b.tstop
  4025b0:	mov	x0, x20
  4025b4:	bl	4014c0 <getc@plt>
  4025b8:	cmn	w0, #0x1
  4025bc:	b.ne	4025a4 <feof@plt+0xf34>  // b.any
  4025c0:	b	40227c <feof@plt+0xc0c>
  4025c4:	sub	x0, x29, #0x20
  4025c8:	mov	x1, x20
  4025cc:	bl	4026a0 <feof@plt+0x1030>
  4025d0:	cbz	w0, 40227c <feof@plt+0xc0c>
  4025d4:	ldur	w8, [x29, #-32]
  4025d8:	add	w24, w8, #0x1
  4025dc:	sub	w24, w24, #0x1
  4025e0:	cmp	w24, #0x1
  4025e4:	b.lt	40232c <feof@plt+0xcbc>  // b.tstop
  4025e8:	mov	x0, x20
  4025ec:	bl	4014c0 <getc@plt>
  4025f0:	cmn	w0, #0x1
  4025f4:	b.ne	4025dc <feof@plt+0xf6c>  // b.any
  4025f8:	b	40227c <feof@plt+0xc0c>
  4025fc:	mov	w24, #0xfffffffb            	// #-5
  402600:	adds	w24, w24, #0x1
  402604:	b.cs	40232c <feof@plt+0xcbc>  // b.hs, b.nlast
  402608:	mov	x0, x20
  40260c:	bl	4014c0 <getc@plt>
  402610:	cmn	w0, #0x1
  402614:	b.ne	402600 <feof@plt+0xf90>  // b.any
  402618:	b	40227c <feof@plt+0xc0c>
  40261c:	mov	w23, wzr
  402620:	b	40232c <feof@plt+0xcbc>
  402624:	mov	x1, x20
  402628:	bl	401360 <ungetc@plt>
  40262c:	b	40232c <feof@plt+0xcbc>
  402630:	cbnz	w27, 402650 <feof@plt+0xfe0>
  402634:	adrp	x1, 416000 <_ZdlPvm@@Base+0x118c4>
  402638:	adrp	x0, 404000 <feof@plt+0x2990>
  40263c:	add	x1, x1, #0xdd0
  402640:	add	x0, x0, #0x9b4
  402644:	mov	x2, x1
  402648:	mov	x3, x1
  40264c:	bl	4037a8 <feof@plt+0x2138>
  402650:	mov	w0, #0x1                   	// #1
  402654:	b	4022e4 <feof@plt+0xc74>
  402658:	stp	x29, x30, [sp, #-32]!
  40265c:	stp	x20, x19, [sp, #16]
  402660:	mov	x19, x1
  402664:	add	w20, w0, #0x1
  402668:	mov	x29, sp
  40266c:	sub	w20, w20, #0x1
  402670:	cmp	w20, #0x1
  402674:	b.lt	402690 <feof@plt+0x1020>  // b.tstop
  402678:	mov	x0, x19
  40267c:	bl	4014c0 <getc@plt>
  402680:	cmn	w0, #0x1
  402684:	b.ne	40266c <feof@plt+0xffc>  // b.any
  402688:	mov	w0, wzr
  40268c:	b	402694 <feof@plt+0x1024>
  402690:	mov	w0, #0x1                   	// #1
  402694:	ldp	x20, x19, [sp, #16]
  402698:	ldp	x29, x30, [sp], #32
  40269c:	ret
  4026a0:	stp	x29, x30, [sp, #-32]!
  4026a4:	stp	x20, x19, [sp, #16]
  4026a8:	mov	x20, x0
  4026ac:	mov	x0, x1
  4026b0:	mov	x29, sp
  4026b4:	mov	x19, x1
  4026b8:	bl	4014c0 <getc@plt>
  4026bc:	lsl	w8, w0, #8
  4026c0:	sub	w9, w8, #0x10, lsl #12
  4026c4:	cmp	w0, #0x7f
  4026c8:	csel	w8, w9, w8, gt
  4026cc:	mov	x0, x19
  4026d0:	str	w8, [x20]
  4026d4:	bl	4014c0 <getc@plt>
  4026d8:	ldr	w8, [x20]
  4026dc:	orr	w8, w8, w0
  4026e0:	lsl	w8, w8, #8
  4026e4:	mov	x0, x19
  4026e8:	str	w8, [x20]
  4026ec:	bl	4014c0 <getc@plt>
  4026f0:	ldr	w8, [x20]
  4026f4:	orr	w8, w8, w0
  4026f8:	lsl	w8, w8, #8
  4026fc:	mov	x0, x19
  402700:	str	w8, [x20]
  402704:	bl	4014c0 <getc@plt>
  402708:	ldr	w8, [x20]
  40270c:	orr	w8, w8, w0
  402710:	mov	x0, x19
  402714:	str	w8, [x20]
  402718:	bl	401630 <ferror@plt>
  40271c:	cbz	w0, 402728 <feof@plt+0x10b8>
  402720:	mov	w0, wzr
  402724:	b	402738 <feof@plt+0x10c8>
  402728:	mov	x0, x19
  40272c:	bl	401670 <feof@plt>
  402730:	cmp	w0, #0x0
  402734:	cset	w0, eq  // eq = none
  402738:	ldp	x20, x19, [sp, #16]
  40273c:	ldp	x29, x30, [sp], #32
  402740:	ret
  402744:	stp	x29, x30, [sp, #-32]!
  402748:	stp	x20, x19, [sp, #16]
  40274c:	mov	x20, x0
  402750:	mov	x0, x1
  402754:	mov	x29, sp
  402758:	mov	x19, x1
  40275c:	bl	4014c0 <getc@plt>
  402760:	lsl	w8, w0, #8
  402764:	mov	x0, x19
  402768:	str	w8, [x20]
  40276c:	bl	4014c0 <getc@plt>
  402770:	ldr	w8, [x20]
  402774:	orr	w8, w8, w0
  402778:	mov	x0, x19
  40277c:	str	w8, [x20]
  402780:	bl	401630 <ferror@plt>
  402784:	cbz	w0, 402790 <feof@plt+0x1120>
  402788:	mov	w0, wzr
  40278c:	b	4027a0 <feof@plt+0x1130>
  402790:	mov	x0, x19
  402794:	bl	401670 <feof@plt>
  402798:	cmp	w0, #0x0
  40279c:	cset	w0, eq  // eq = none
  4027a0:	ldp	x20, x19, [sp, #16]
  4027a4:	ldp	x29, x30, [sp], #32
  4027a8:	ret
  4027ac:	stp	x29, x30, [sp, #-32]!
  4027b0:	stp	x20, x19, [sp, #16]
  4027b4:	mov	x20, x0
  4027b8:	mov	x0, x1
  4027bc:	mov	x29, sp
  4027c0:	mov	x19, x1
  4027c4:	bl	4014c0 <getc@plt>
  4027c8:	lsl	w8, w0, #8
  4027cc:	mov	x0, x19
  4027d0:	str	w8, [x20]
  4027d4:	bl	4014c0 <getc@plt>
  4027d8:	ldr	w8, [x20]
  4027dc:	orr	w8, w8, w0
  4027e0:	lsl	w8, w8, #8
  4027e4:	mov	x0, x19
  4027e8:	str	w8, [x20]
  4027ec:	bl	4014c0 <getc@plt>
  4027f0:	ldr	w8, [x20]
  4027f4:	orr	w8, w8, w0
  4027f8:	mov	x0, x19
  4027fc:	str	w8, [x20]
  402800:	bl	401630 <ferror@plt>
  402804:	cbz	w0, 402810 <feof@plt+0x11a0>
  402808:	mov	w0, wzr
  40280c:	b	402820 <feof@plt+0x11b0>
  402810:	mov	x0, x19
  402814:	bl	401670 <feof@plt>
  402818:	cmp	w0, #0x0
  40281c:	cset	w0, eq  // eq = none
  402820:	ldp	x20, x19, [sp, #16]
  402824:	ldp	x29, x30, [sp], #32
  402828:	ret
  40282c:	stp	x29, x30, [sp, #-32]!
  402830:	stp	x20, x19, [sp, #16]
  402834:	mov	x29, sp
  402838:	mov	x20, x0
  40283c:	mov	x0, x1
  402840:	mov	x19, x2
  402844:	bl	404748 <_ZdlPvm@@Base+0xc>
  402848:	stp	x0, x19, [x20]
  40284c:	ldp	x20, x19, [sp, #16]
  402850:	ldp	x29, x30, [sp], #32
  402854:	ret
  402858:	stp	x29, x30, [sp, #-96]!
  40285c:	stp	x28, x27, [sp, #16]
  402860:	stp	x26, x25, [sp, #32]
  402864:	stp	x24, x23, [sp, #48]
  402868:	stp	x22, x21, [sp, #64]
  40286c:	stp	x20, x19, [sp, #80]
  402870:	mov	x29, sp
  402874:	sub	sp, sp, #0x230
  402878:	mov	x21, x1
  40287c:	mov	x20, x0
  402880:	bl	401570 <__errno_location@plt>
  402884:	adrp	x1, 404000 <feof@plt+0x2990>
  402888:	mov	x22, x0
  40288c:	str	wzr, [x0]
  402890:	add	x1, x1, #0xa6d
  402894:	mov	x0, x20
  402898:	bl	401580 <fopen@plt>
  40289c:	cbz	x0, 4029a8 <feof@plt+0x1338>
  4028a0:	mov	x19, x0
  4028a4:	mov	w2, #0x800                 	// #2048
  4028a8:	mov	x0, x21
  4028ac:	mov	w1, wzr
  4028b0:	bl	401410 <memset@plt>
  4028b4:	add	x0, sp, #0x18
  4028b8:	mov	w1, #0x200                 	// #512
  4028bc:	mov	x2, x19
  4028c0:	add	x23, sp, #0x18
  4028c4:	bl	401510 <fgets_unlocked@plt>
  4028c8:	cbz	x0, 402998 <feof@plt+0x1328>
  4028cc:	sub	x27, x23, #0x1
  4028d0:	adrp	x28, 416000 <_ZdlPvm@@Base+0x118c4>
  4028d4:	adrp	x23, 404000 <feof@plt+0x2990>
  4028d8:	mov	w22, wzr
  4028dc:	add	x28, x28, #0x7cc
  4028e0:	add	x23, x23, #0x9f3
  4028e4:	mov	x0, x27
  4028e8:	ldrb	w8, [x0, #1]!
  4028ec:	ldrb	w9, [x28, x8]
  4028f0:	cbnz	w9, 4028e8 <feof@plt+0x1278>
  4028f4:	add	w22, w22, #0x1
  4028f8:	cbz	w8, 402984 <feof@plt+0x1314>
  4028fc:	cmp	w8, #0x23
  402900:	b.eq	402984 <feof@plt+0x1314>  // b.none
  402904:	mov	x1, x23
  402908:	bl	401470 <strtok@plt>
  40290c:	cbz	x0, 402984 <feof@plt+0x1314>
  402910:	adrp	x1, 404000 <feof@plt+0x2990>
  402914:	add	x2, sp, #0x14
  402918:	add	x1, x1, #0xb29
  40291c:	bl	401520 <__isoc99_sscanf@plt>
  402920:	cmp	w0, #0x1
  402924:	b.ne	4029e8 <feof@plt+0x1378>  // b.any
  402928:	ldr	w8, [sp, #20]
  40292c:	cmp	w8, #0x100
  402930:	b.cs	402a0c <feof@plt+0x139c>  // b.hs, b.nlast
  402934:	mov	x0, xzr
  402938:	mov	x1, x23
  40293c:	bl	401470 <strtok@plt>
  402940:	mov	x25, x0
  402944:	cbz	x0, 402a30 <feof@plt+0x13c0>
  402948:	mov	w0, #0x10                  	// #16
  40294c:	bl	40468c <_Znwm@@Base>
  402950:	ldrsw	x8, [sp, #20]
  402954:	mov	x26, x0
  402958:	ldr	x24, [x21, x8, lsl #3]
  40295c:	mov	x0, x25
  402960:	bl	404748 <_ZdlPvm@@Base+0xc>
  402964:	ldrsw	x8, [sp, #20]
  402968:	stp	x0, x24, [x26]
  40296c:	mov	x0, xzr
  402970:	mov	x1, x23
  402974:	str	x26, [x21, x8, lsl #3]
  402978:	bl	401470 <strtok@plt>
  40297c:	mov	x25, x0
  402980:	cbnz	x0, 402948 <feof@plt+0x12d8>
  402984:	add	x0, sp, #0x18
  402988:	mov	w1, #0x200                 	// #512
  40298c:	mov	x2, x19
  402990:	bl	401510 <fgets_unlocked@plt>
  402994:	cbnz	x0, 4028e4 <feof@plt+0x1274>
  402998:	mov	x0, x19
  40299c:	bl	4013c0 <fclose@plt>
  4029a0:	mov	w0, #0x1                   	// #1
  4029a4:	b	402a70 <feof@plt+0x1400>
  4029a8:	add	x0, sp, #0x18
  4029ac:	mov	x1, x20
  4029b0:	bl	403524 <feof@plt+0x1eb4>
  4029b4:	ldr	w0, [x22]
  4029b8:	bl	401450 <strerror@plt>
  4029bc:	mov	x1, x0
  4029c0:	sub	x0, x29, #0x18
  4029c4:	bl	403524 <feof@plt+0x1eb4>
  4029c8:	adrp	x0, 404000 <feof@plt+0x2990>
  4029cc:	adrp	x3, 416000 <_ZdlPvm@@Base+0x118c4>
  4029d0:	add	x0, x0, #0x8b0
  4029d4:	add	x3, x3, #0xdd0
  4029d8:	add	x1, sp, #0x18
  4029dc:	sub	x2, x29, #0x18
  4029e0:	bl	403774 <feof@plt+0x2104>
  4029e4:	b	402a6c <feof@plt+0x13fc>
  4029e8:	sub	x0, x29, #0x18
  4029ec:	mov	x1, x20
  4029f0:	bl	403524 <feof@plt+0x1eb4>
  4029f4:	mov	x0, sp
  4029f8:	mov	w1, w22
  4029fc:	bl	40354c <feof@plt+0x1edc>
  402a00:	adrp	x0, 404000 <feof@plt+0x2990>
  402a04:	add	x0, x0, #0x9f7
  402a08:	b	402a50 <feof@plt+0x13e0>
  402a0c:	sub	x0, x29, #0x18
  402a10:	mov	x1, x20
  402a14:	bl	403524 <feof@plt+0x1eb4>
  402a18:	mov	x0, sp
  402a1c:	mov	w1, w22
  402a20:	bl	40354c <feof@plt+0x1edc>
  402a24:	adrp	x0, 404000 <feof@plt+0x2990>
  402a28:	add	x0, x0, #0xa0b
  402a2c:	b	402a50 <feof@plt+0x13e0>
  402a30:	sub	x0, x29, #0x18
  402a34:	mov	x1, x20
  402a38:	bl	403524 <feof@plt+0x1eb4>
  402a3c:	mov	x0, sp
  402a40:	mov	w1, w22
  402a44:	bl	40354c <feof@plt+0x1edc>
  402a48:	adrp	x0, 404000 <feof@plt+0x2990>
  402a4c:	add	x0, x0, #0xa24
  402a50:	adrp	x3, 416000 <_ZdlPvm@@Base+0x118c4>
  402a54:	add	x3, x3, #0xdd0
  402a58:	sub	x1, x29, #0x18
  402a5c:	mov	x2, sp
  402a60:	bl	403774 <feof@plt+0x2104>
  402a64:	mov	x0, x19
  402a68:	bl	4013c0 <fclose@plt>
  402a6c:	mov	w0, wzr
  402a70:	add	sp, sp, #0x230
  402a74:	ldp	x20, x19, [sp, #80]
  402a78:	ldp	x22, x21, [sp, #64]
  402a7c:	ldp	x24, x23, [sp, #48]
  402a80:	ldp	x26, x25, [sp, #32]
  402a84:	ldp	x28, x27, [sp, #16]
  402a88:	ldp	x29, x30, [sp], #96
  402a8c:	ret
  402a90:	mov	x19, x0
  402a94:	mov	x0, x26
  402a98:	bl	404730 <_ZdlPv@@Base>
  402a9c:	mov	x0, x19
  402aa0:	bl	401620 <_Unwind_Resume@plt>
  402aa4:	stp	x29, x30, [sp, #-96]!
  402aa8:	stp	x28, x27, [sp, #16]
  402aac:	stp	x26, x25, [sp, #32]
  402ab0:	stp	x24, x23, [sp, #48]
  402ab4:	stp	x22, x21, [sp, #64]
  402ab8:	stp	x20, x19, [sp, #80]
  402abc:	mov	x29, sp
  402ac0:	sub	sp, sp, #0x1, lsl #12
  402ac4:	sub	sp, sp, #0xd0
  402ac8:	ldr	x8, [x1]
  402acc:	adrp	x9, 416000 <_ZdlPvm@@Base+0x118c4>
  402ad0:	adrp	x22, 404000 <feof@plt+0x2990>
  402ad4:	adrp	x23, 404000 <feof@plt+0x2990>
  402ad8:	adrp	x25, 416000 <_ZdlPvm@@Base+0x118c4>
  402adc:	mov	x19, x1
  402ae0:	mov	w21, w0
  402ae4:	mov	x20, xzr
  402ae8:	mov	w27, wzr
  402aec:	add	x28, sp, #0x858
  402af0:	mov	w26, #0xffffffff            	// #-1
  402af4:	add	x22, x22, #0xa57
  402af8:	add	x23, x23, #0x840
  402afc:	adrp	x24, 416000 <_ZdlPvm@@Base+0x118c4>
  402b00:	str	x8, [x9, #3672]
  402b04:	add	x25, x25, #0xdd0
  402b08:	mov	w0, w21
  402b0c:	mov	x1, x19
  402b10:	mov	x2, x22
  402b14:	mov	x3, x23
  402b18:	mov	x4, xzr
  402b1c:	bl	40457c <feof@plt+0x2f0c>
  402b20:	cmp	w0, #0x6a
  402b24:	b.le	402b40 <feof@plt+0x14d0>
  402b28:	cmp	w0, #0x72
  402b2c:	b.le	402b58 <feof@plt+0x14e8>
  402b30:	cmp	w0, #0x73
  402b34:	b.ne	402bc4 <feof@plt+0x1554>  // b.any
  402b38:	mov	w27, #0x1                   	// #1
  402b3c:	b	402b08 <feof@plt+0x1498>
  402b40:	cmn	w0, #0x1
  402b44:	b.eq	402be4 <feof@plt+0x1574>  // b.none
  402b48:	cmp	w0, #0x67
  402b4c:	b.ne	402ba0 <feof@plt+0x1530>  // b.any
  402b50:	ldr	x20, [x24, #3680]
  402b54:	b	402b08 <feof@plt+0x1498>
  402b58:	cmp	w0, #0x6b
  402b5c:	b.ne	402b08 <feof@plt+0x1498>  // b.any
  402b60:	ldr	x0, [x24, #3680]
  402b64:	add	x1, sp, #0x8c8
  402b68:	mov	w2, wzr
  402b6c:	bl	4013e0 <strtol@plt>
  402b70:	ldr	x8, [sp, #2248]
  402b74:	cbnz	x0, 402bac <feof@plt+0x153c>
  402b78:	ldr	x9, [x24, #3680]
  402b7c:	cmp	x8, x9
  402b80:	b.ne	402bac <feof@plt+0x153c>  // b.any
  402b84:	adrp	x0, 404000 <feof@plt+0x2990>
  402b88:	add	x0, x0, #0xa5e
  402b8c:	mov	x1, x25
  402b90:	mov	x2, x25
  402b94:	mov	x3, x25
  402b98:	bl	403774 <feof@plt+0x2104>
  402b9c:	b	402b08 <feof@plt+0x1498>
  402ba0:	cmp	w0, #0x3f
  402ba4:	b.ne	402b08 <feof@plt+0x1498>  // b.any
  402ba8:	b	4031a0 <feof@plt+0x1b30>
  402bac:	cmp	x0, #0xff
  402bb0:	b.hi	402b84 <feof@plt+0x1514>  // b.pmore
  402bb4:	ldrb	w8, [x8]
  402bb8:	cbnz	w8, 402b84 <feof@plt+0x1514>
  402bbc:	mov	w26, w0
  402bc0:	b	402b08 <feof@plt+0x1498>
  402bc4:	cmp	w0, #0x76
  402bc8:	b.eq	4031b4 <feof@plt+0x1b44>  // b.none
  402bcc:	cmp	w0, #0x100
  402bd0:	b.ne	402b08 <feof@plt+0x1498>  // b.any
  402bd4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  402bd8:	ldr	x0, [x8, #696]
  402bdc:	bl	4031f8 <feof@plt+0x1b88>
  402be0:	b	4031c8 <feof@plt+0x1b58>
  402be4:	adrp	x23, 416000 <_ZdlPvm@@Base+0x118c4>
  402be8:	ldr	w22, [x23, #656]
  402bec:	sub	w8, w21, w22
  402bf0:	cmp	w8, #0x3
  402bf4:	b.ne	4031a0 <feof@plt+0x1b30>  // b.any
  402bf8:	add	x0, sp, #0x8c8
  402bfc:	mov	w2, #0x800                 	// #2048
  402c00:	mov	w1, wzr
  402c04:	bl	401410 <memset@plt>
  402c08:	cbz	x20, 402c20 <feof@plt+0x15b0>
  402c0c:	add	x0, sp, #0x8c8
  402c10:	mov	x1, x20
  402c14:	bl	4021dc <feof@plt+0xb6c>
  402c18:	cbz	w0, 402d24 <feof@plt+0x16b4>
  402c1c:	ldr	w22, [x23, #656]
  402c20:	add	x8, x19, w22, sxtw #3
  402c24:	ldp	x1, x21, [x8]
  402c28:	ldr	x20, [x8, #16]
  402c2c:	movi	v0.2d, #0x0
  402c30:	stp	q0, q0, [x28, #80]
  402c34:	stp	q0, q0, [x28, #48]
  402c38:	add	x0, sp, #0x858
  402c3c:	bl	401c14 <feof@plt+0x5a4>
  402c40:	cbz	w0, 402d68 <feof@plt+0x16f8>
  402c44:	add	x1, sp, #0x58
  402c48:	mov	x0, x21
  402c4c:	bl	402858 <feof@plt+0x11e8>
  402c50:	cbz	w0, 402d68 <feof@plt+0x16f8>
  402c54:	bl	401570 <__errno_location@plt>
  402c58:	str	wzr, [x0]
  402c5c:	adrp	x22, 416000 <_ZdlPvm@@Base+0x118c4>
  402c60:	ldr	x2, [x22, #696]
  402c64:	mov	x21, x0
  402c68:	adrp	x1, 404000 <feof@plt+0x2990>
  402c6c:	add	x1, x1, #0xa90
  402c70:	mov	x0, x20
  402c74:	bl	401440 <freopen@plt>
  402c78:	cbz	x0, 402d2c <feof@plt+0x16bc>
  402c7c:	adrp	x0, 404000 <feof@plt+0x2990>
  402c80:	add	x0, x0, #0xac8
  402c84:	mov	x1, x20
  402c88:	bl	401660 <printf@plt>
  402c8c:	cbz	w27, 402ca0 <feof@plt+0x1630>
  402c90:	ldr	x1, [x22, #696]
  402c94:	adrp	x0, 404000 <feof@plt+0x2990>
  402c98:	add	x0, x0, #0xab2
  402c9c:	bl	401330 <fputs@plt>
  402ca0:	ldrsw	x8, [x23, #656]
  402ca4:	ldr	x0, [x19, x8, lsl #3]
  402ca8:	bl	404748 <_ZdlPvm@@Base+0xc>
  402cac:	mov	x19, x0
  402cb0:	bl	401380 <strlen@plt>
  402cb4:	mov	x20, x0
  402cb8:	cmp	w20, #0x5
  402cbc:	b.lt	402cec <feof@plt+0x167c>  // b.tstop
  402cc0:	add	x8, x19, w20, sxtw
  402cc4:	adrp	x1, 404000 <feof@plt+0x2990>
  402cc8:	sub	x0, x8, #0x4
  402ccc:	add	x1, x1, #0xabb
  402cd0:	bl	401590 <strcmp@plt>
  402cd4:	cbnz	w0, 402cec <feof@plt+0x167c>
  402cd8:	lsl	x8, x20, #32
  402cdc:	mov	x9, #0xfffffffc00000000    	// #-17179869184
  402ce0:	add	x8, x8, x9
  402ce4:	asr	x8, x8, #32
  402ce8:	strb	wzr, [x19, x8]
  402cec:	mov	w1, #0x2f                  	// #47
  402cf0:	mov	x0, x19
  402cf4:	bl	401550 <strrchr@plt>
  402cf8:	cmp	x0, #0x0
  402cfc:	csinc	x1, x19, x0, eq  // eq = none
  402d00:	adrp	x0, 404000 <feof@plt+0x2990>
  402d04:	add	x0, x0, #0xac0
  402d08:	bl	401660 <printf@plt>
  402d0c:	ldr	w19, [sp, #2168]
  402d10:	cmp	w19, #0x2
  402d14:	b.ge	402d70 <feof@plt+0x1700>  // b.tcont
  402d18:	cmp	w19, #0x1
  402d1c:	b.eq	402d8c <feof@plt+0x171c>  // b.none
  402d20:	b	402ddc <feof@plt+0x176c>
  402d24:	mov	w19, #0x1                   	// #1
  402d28:	b	403178 <feof@plt+0x1b08>
  402d2c:	add	x0, sp, #0x10
  402d30:	mov	x1, x20
  402d34:	bl	403524 <feof@plt+0x1eb4>
  402d38:	ldr	w0, [x21]
  402d3c:	bl	401450 <strerror@plt>
  402d40:	mov	x1, x0
  402d44:	add	x0, sp, #0x48
  402d48:	bl	403524 <feof@plt+0x1eb4>
  402d4c:	adrp	x0, 404000 <feof@plt+0x2990>
  402d50:	adrp	x3, 416000 <_ZdlPvm@@Base+0x118c4>
  402d54:	add	x0, x0, #0xa92
  402d58:	add	x3, x3, #0xdd0
  402d5c:	add	x1, sp, #0x10
  402d60:	add	x2, sp, #0x48
  402d64:	bl	403774 <feof@plt+0x2104>
  402d68:	mov	w19, #0x1                   	// #1
  402d6c:	b	403170 <feof@plt+0x1b00>
  402d70:	ldr	x8, [sp, #2240]
  402d74:	ldr	w1, [x8, #4]
  402d78:	cmp	w1, #0x1
  402d7c:	b.lt	402d8c <feof@plt+0x171c>  // b.tstop
  402d80:	adrp	x0, 404000 <feof@plt+0x2990>
  402d84:	add	x0, x0, #0xad1
  402d88:	bl	401660 <printf@plt>
  402d8c:	ldr	x8, [sp, #2240]
  402d90:	ldr	w8, [x8]
  402d94:	cbz	w8, 402dd4 <feof@plt+0x1764>
  402d98:	mov	x9, #0x3eb0000000000000    	// #4517110426252607488
  402d9c:	scvtf	d0, w8
  402da0:	fmov	d1, x9
  402da4:	fmul	d0, d0, d1
  402da8:	fmov	d1, #1.000000000000000000e+00
  402dac:	bl	401490 <atan2@plt>
  402db0:	adrp	x8, 404000 <feof@plt+0x2990>
  402db4:	ldr	d1, [x8, #2208]
  402db8:	adrp	x8, 404000 <feof@plt+0x2990>
  402dbc:	ldr	d2, [x8, #2216]
  402dc0:	adrp	x0, 404000 <feof@plt+0x2990>
  402dc4:	fmul	d0, d0, d1
  402dc8:	add	x0, x0, #0xae0
  402dcc:	fdiv	d0, d0, d2
  402dd0:	bl	401660 <printf@plt>
  402dd4:	cmp	w19, #0x5
  402dd8:	b.ge	402de4 <feof@plt+0x1774>  // b.tcont
  402ddc:	str	wzr, [sp, #12]
  402de0:	b	402df0 <feof@plt+0x1780>
  402de4:	ldr	x8, [sp, #2240]
  402de8:	ldr	w8, [x8, #16]
  402dec:	str	w8, [sp, #12]
  402df0:	adrp	x21, 416000 <_ZdlPvm@@Base+0x118c4>
  402df4:	mov	x20, xzr
  402df8:	add	x23, sp, #0x58
  402dfc:	add	x21, x21, #0x1c0
  402e00:	ldr	x24, [x23, x20, lsl #3]
  402e04:	mov	x25, xzr
  402e08:	cbz	x24, 402e34 <feof@plt+0x17c4>
  402e0c:	add	x27, x21, x25, lsl #4
  402e10:	ldr	x19, [x27], #8
  402e14:	mov	x28, x24
  402e18:	ldr	x1, [x28]
  402e1c:	mov	x0, x19
  402e20:	bl	401590 <strcmp@plt>
  402e24:	cbnz	w0, 402e2c <feof@plt+0x17bc>
  402e28:	str	w20, [x27]
  402e2c:	ldr	x28, [x28, #8]
  402e30:	cbnz	x28, 402e18 <feof@plt+0x17a8>
  402e34:	add	x25, x25, #0x1
  402e38:	cmp	x25, #0x8
  402e3c:	b.ne	402e08 <feof@plt+0x1798>  // b.any
  402e40:	add	x20, x20, #0x1
  402e44:	cmp	x20, #0x100
  402e48:	b.ne	402e00 <feof@plt+0x1790>  // b.any
  402e4c:	adrp	x24, 416000 <_ZdlPvm@@Base+0x118c4>
  402e50:	adrp	x19, 404000 <feof@plt+0x2990>
  402e54:	adrp	x20, 404000 <feof@plt+0x2990>
  402e58:	mov	x23, xzr
  402e5c:	mov	w25, wzr
  402e60:	add	x24, x24, #0x240
  402e64:	add	x19, x19, #0xaea
  402e68:	add	x20, x20, #0xaf4
  402e6c:	add	x8, x24, x23
  402e70:	ldrb	w9, [x8]
  402e74:	ldrb	w10, [x8, #1]
  402e78:	ldrb	w8, [x8, #2]
  402e7c:	add	x9, x21, x9, lsl #4
  402e80:	add	x10, x21, x10, lsl #4
  402e84:	ldr	w1, [x9, #8]
  402e88:	ldr	w2, [x10, #8]
  402e8c:	add	x8, x21, x8, lsl #4
  402e90:	ldr	w27, [x8, #8]
  402e94:	orr	w8, w2, w1
  402e98:	orr	w8, w8, w27
  402e9c:	tbnz	w8, #31, 402ee0 <feof@plt+0x1870>
  402ea0:	add	x0, sp, #0x858
  402ea4:	add	x3, sp, #0x10
  402ea8:	bl	401924 <feof@plt+0x2b4>
  402eac:	cbz	w0, 402ee0 <feof@plt+0x1870>
  402eb0:	ldrb	w8, [sp, #16]
  402eb4:	cmp	w27, w8
  402eb8:	b.ne	402ee0 <feof@plt+0x1870>  // b.any
  402ebc:	cbnz	w25, 402ed0 <feof@plt+0x1860>
  402ec0:	ldr	x1, [x22, #696]
  402ec4:	mov	x0, x19
  402ec8:	bl	401330 <fputs@plt>
  402ecc:	mov	w25, #0x1                   	// #1
  402ed0:	add	x8, x24, x23
  402ed4:	ldr	x1, [x8, #8]
  402ed8:	mov	x0, x20
  402edc:	bl	401660 <printf@plt>
  402ee0:	add	x23, x23, #0x10
  402ee4:	cmp	x23, #0x50
  402ee8:	b.ne	402e6c <feof@plt+0x17fc>  // b.any
  402eec:	cbz	w25, 402f00 <feof@plt+0x1890>
  402ef0:	ldr	x1, [x22, #696]
  402ef4:	adrp	x0, 404000 <feof@plt+0x2990>
  402ef8:	add	x0, x0, #0xaf8
  402efc:	bl	401330 <fputs@plt>
  402f00:	ldr	w1, [sp, #2172]
  402f04:	adrp	x0, 404000 <feof@plt+0x2990>
  402f08:	add	x0, x0, #0xafc
  402f0c:	bl	401660 <printf@plt>
  402f10:	ldr	w1, [sp, #2176]
  402f14:	adrp	x0, 404000 <feof@plt+0x2990>
  402f18:	add	x0, x0, #0xb09
  402f1c:	bl	401660 <printf@plt>
  402f20:	ldr	w8, [sp, #2136]
  402f24:	add	x9, sp, #0x858
  402f28:	mov	w10, #0xffffffff            	// #-1
  402f2c:	add	x0, sp, #0x48
  402f30:	add	x1, sp, #0x44
  402f34:	add	x2, sp, #0x40
  402f38:	add	x3, sp, #0x3c
  402f3c:	str	x9, [sp, #72]
  402f40:	stp	w8, w10, [sp, #80]
  402f44:	bl	4017b0 <feof@plt+0x140>
  402f48:	cbz	w0, 402fd8 <feof@plt+0x1968>
  402f4c:	adrp	x19, 404000 <feof@plt+0x2990>
  402f50:	adrp	x20, 404000 <feof@plt+0x2990>
  402f54:	mov	w22, wzr
  402f58:	add	x23, sp, #0x58
  402f5c:	add	x19, x19, #0xb8b
  402f60:	add	x20, x20, #0xb18
  402f64:	ldrb	w8, [sp, #64]
  402f68:	cmp	w26, w8
  402f6c:	b.eq	402fc0 <feof@plt+0x1950>  // b.none
  402f70:	ldrb	w9, [sp, #68]
  402f74:	ldr	x24, [x23, x9, lsl #3]
  402f78:	cbz	x24, 402fc0 <feof@plt+0x1950>
  402f7c:	ldr	x25, [x23, x8, lsl #3]
  402f80:	ldr	w21, [sp, #60]
  402f84:	mov	x27, x25
  402f88:	cbz	x25, 402fb8 <feof@plt+0x1948>
  402f8c:	cbnz	w22, 402f9c <feof@plt+0x192c>
  402f90:	mov	x0, x19
  402f94:	bl	401350 <puts@plt>
  402f98:	mov	w22, #0x1                   	// #1
  402f9c:	ldr	x1, [x24]
  402fa0:	ldr	x2, [x27]
  402fa4:	mov	x0, x20
  402fa8:	mov	w3, w21
  402fac:	bl	401660 <printf@plt>
  402fb0:	ldr	x27, [x27, #8]
  402fb4:	cbnz	x27, 402f8c <feof@plt+0x191c>
  402fb8:	ldr	x24, [x24, #8]
  402fbc:	cbnz	x24, 402f84 <feof@plt+0x1914>
  402fc0:	add	x0, sp, #0x48
  402fc4:	add	x1, sp, #0x44
  402fc8:	add	x2, sp, #0x40
  402fcc:	add	x3, sp, #0x3c
  402fd0:	bl	4017b0 <feof@plt+0x140>
  402fd4:	cbnz	w0, 402f64 <feof@plt+0x18f4>
  402fd8:	adrp	x0, 404000 <feof@plt+0x2990>
  402fdc:	add	x0, x0, #0xb83
  402fe0:	bl	401350 <puts@plt>
  402fe4:	adrp	x0, 404000 <feof@plt+0x2990>
  402fe8:	add	x0, x0, #0xb22
  402fec:	bl	404748 <_ZdlPvm@@Base+0xc>
  402ff0:	add	x26, sp, #0x10
  402ff4:	adrp	x21, 404000 <feof@plt+0x2990>
  402ff8:	adrp	x23, 404000 <feof@plt+0x2990>
  402ffc:	mov	x19, xzr
  403000:	mov	w27, #0x6                   	// #6
  403004:	add	x21, x21, #0xb2c
  403008:	add	x8, x26, #0x8
  40300c:	add	x23, x23, #0xb3a
  403010:	stp	x0, xzr, [sp, #40]
  403014:	str	x8, [sp]
  403018:	ldrsw	x9, [sp, #2136]
  40301c:	cmp	x19, x9
  403020:	b.lt	403160 <feof@plt+0x1af0>  // b.tstop
  403024:	ldrsw	x8, [sp, #2140]
  403028:	cmp	x19, x8
  40302c:	b.gt	403160 <feof@plt+0x1af0>
  403030:	ldr	x8, [sp, #2184]
  403034:	sub	w9, w19, w9
  403038:	smull	x10, w9, w27
  40303c:	ldrb	w10, [x8, x10]
  403040:	cbz	x10, 403160 <feof@plt+0x1af0>
  403044:	ldr	x11, [sp, #2192]
  403048:	sxtw	x9, w9
  40304c:	madd	x8, x9, x27, x8
  403050:	ldr	x12, [sp, #2200]
  403054:	ldr	w2, [x11, x10, lsl #2]
  403058:	ldr	x10, [sp, #2208]
  40305c:	ldr	x11, [sp, #2216]
  403060:	adrp	x0, 404000 <feof@plt+0x2990>
  403064:	str	w2, [sp, #16]
  403068:	ldrb	w9, [x8, #1]
  40306c:	add	x0, x0, #0xb26
  403070:	ldr	w24, [x12, x9, lsl #2]
  403074:	str	w24, [sp, #20]
  403078:	ldrb	w9, [x8, #2]
  40307c:	ldr	w20, [x10, x9, lsl #2]
  403080:	add	x9, sp, #0x58
  403084:	add	x10, sp, #0x8c8
  403088:	ldr	x9, [x9, x19, lsl #3]
  40308c:	str	w20, [sp, #24]
  403090:	ldrb	w8, [x8, #3]
  403094:	add	x10, x10, x19, lsl #2
  403098:	ldr	w22, [x10, #1024]
  40309c:	cmp	x9, #0x0
  4030a0:	ldr	w8, [x11, x8, lsl #2]
  4030a4:	ldr	w11, [x10]
  4030a8:	add	x10, sp, #0x28
  4030ac:	csel	x28, x10, x9, eq  // eq = none
  4030b0:	str	w22, [sp, #36]
  4030b4:	stp	w8, w11, [sp, #28]
  4030b8:	ldr	x1, [x28]
  4030bc:	bl	401660 <printf@plt>
  4030c0:	mov	w8, #0x5                   	// #5
  4030c4:	cbnz	w22, 4030dc <feof@plt+0x1a6c>
  4030c8:	cmp	w8, #0x2
  4030cc:	b.cc	403118 <feof@plt+0x1aa8>  // b.lo, b.ul, b.last
  4030d0:	sub	w8, w8, #0x1
  4030d4:	ldr	w9, [x26, w8, uxtw #2]
  4030d8:	cbz	w9, 4030c8 <feof@plt+0x1a58>
  4030dc:	cmp	w8, #0x1
  4030e0:	b.lt	403118 <feof@plt+0x1aa8>  // b.tstop
  4030e4:	mov	x0, x21
  4030e8:	mov	w1, w24
  4030ec:	add	w22, w8, #0x1
  4030f0:	bl	401660 <printf@plt>
  4030f4:	cmp	w22, #0x2
  4030f8:	b.eq	403118 <feof@plt+0x1aa8>  // b.none
  4030fc:	sub	x25, x22, #0x2
  403100:	ldr	x22, [sp]
  403104:	ldr	w1, [x22], #4
  403108:	mov	x0, x21
  40310c:	bl	401660 <printf@plt>
  403110:	subs	x25, x25, #0x1
  403114:	b.ne	403104 <feof@plt+0x1a94>  // b.any
  403118:	ldr	w10, [sp, #12]
  40311c:	cmp	w20, #0x0
  403120:	mov	w9, #0x2                   	// #2
  403124:	cset	w8, gt
  403128:	cinc	w9, w9, gt
  40312c:	cmp	w24, w10
  403130:	adrp	x0, 404000 <feof@plt+0x2990>
  403134:	csel	w1, w9, w8, gt
  403138:	add	x0, x0, #0xb30
  40313c:	mov	w2, w19
  403140:	bl	401660 <printf@plt>
  403144:	ldr	x20, [x28, #8]
  403148:	cbz	x20, 403160 <feof@plt+0x1af0>
  40314c:	ldr	x1, [x20]
  403150:	mov	x0, x23
  403154:	bl	401660 <printf@plt>
  403158:	ldr	x20, [x20, #8]
  40315c:	cbnz	x20, 40314c <feof@plt+0x1adc>
  403160:	add	x19, x19, #0x1
  403164:	cmp	x19, #0x100
  403168:	b.ne	403018 <feof@plt+0x19a8>  // b.any
  40316c:	mov	w19, wzr
  403170:	add	x0, sp, #0x858
  403174:	bl	401b24 <feof@plt+0x4b4>
  403178:	mov	w0, w19
  40317c:	add	sp, sp, #0x1, lsl #12
  403180:	add	sp, sp, #0xd0
  403184:	ldp	x20, x19, [sp, #80]
  403188:	ldp	x22, x21, [sp, #64]
  40318c:	ldp	x24, x23, [sp, #48]
  403190:	ldp	x26, x25, [sp, #32]
  403194:	ldp	x28, x27, [sp, #16]
  403198:	ldp	x29, x30, [sp], #96
  40319c:	ret
  4031a0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  4031a4:	ldr	x0, [x8, #704]
  4031a8:	bl	4031f8 <feof@plt+0x1b88>
  4031ac:	mov	w0, #0x1                   	// #1
  4031b0:	bl	401610 <exit@plt>
  4031b4:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  4031b8:	ldr	x1, [x8, #688]
  4031bc:	adrp	x0, 404000 <feof@plt+0x2990>
  4031c0:	add	x0, x0, #0xa6f
  4031c4:	bl	401660 <printf@plt>
  4031c8:	mov	w0, wzr
  4031cc:	bl	401610 <exit@plt>
  4031d0:	b	4031e4 <feof@plt+0x1b74>
  4031d4:	b	4031e4 <feof@plt+0x1b74>
  4031d8:	b	4031e4 <feof@plt+0x1b74>
  4031dc:	b	4031e4 <feof@plt+0x1b74>
  4031e0:	b	4031e4 <feof@plt+0x1b74>
  4031e4:	mov	x19, x0
  4031e8:	add	x0, sp, #0x858
  4031ec:	bl	401b24 <feof@plt+0x4b4>
  4031f0:	mov	x0, x19
  4031f4:	bl	401620 <_Unwind_Resume@plt>
  4031f8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  4031fc:	ldr	x2, [x8, #3672]
  403200:	adrp	x1, 404000 <feof@plt+0x2990>
  403204:	add	x1, x1, #0xb40
  403208:	b	401390 <fprintf@plt>
  40320c:	stp	x29, x30, [sp, #-48]!
  403210:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  403214:	ldr	x2, [x8, #3672]
  403218:	str	x21, [sp, #16]
  40321c:	stp	x20, x19, [sp, #32]
  403220:	mov	x19, x1
  403224:	mov	w20, w0
  403228:	adrp	x21, 416000 <_ZdlPvm@@Base+0x118c4>
  40322c:	mov	x29, sp
  403230:	cbz	x2, 403244 <feof@plt+0x1bd4>
  403234:	ldr	x0, [x21, #704]
  403238:	adrp	x1, 404000 <feof@plt+0x2990>
  40323c:	add	x1, x1, #0xb95
  403240:	bl	401390 <fprintf@plt>
  403244:	ldr	x0, [x21, #704]
  403248:	adrp	x1, 404000 <feof@plt+0x2990>
  40324c:	add	x1, x1, #0xb9a
  403250:	mov	w2, w20
  403254:	mov	x3, x19
  403258:	bl	401390 <fprintf@plt>
  40325c:	ldr	x0, [x21, #704]
  403260:	bl	401530 <fflush@plt>
  403264:	bl	4015e0 <abort@plt>
  403268:	stp	x29, x30, [sp, #-16]!
  40326c:	mov	w2, #0x100                 	// #256
  403270:	mov	w1, wzr
  403274:	mov	x29, sp
  403278:	bl	401410 <memset@plt>
  40327c:	ldp	x29, x30, [sp], #16
  403280:	ret
  403284:	mov	w2, #0x100                 	// #256
  403288:	mov	w1, wzr
  40328c:	b	401410 <memset@plt>
  403290:	stp	x29, x30, [sp, #-32]!
  403294:	stp	x20, x19, [sp, #16]
  403298:	mov	x20, x1
  40329c:	mov	w2, #0x100                 	// #256
  4032a0:	mov	w1, wzr
  4032a4:	mov	x29, sp
  4032a8:	mov	x19, x0
  4032ac:	bl	401410 <memset@plt>
  4032b0:	ldrb	w8, [x20]
  4032b4:	cbz	w8, 4032d0 <feof@plt+0x1c60>
  4032b8:	add	x9, x20, #0x1
  4032bc:	mov	w10, #0x1                   	// #1
  4032c0:	and	x8, x8, #0xff
  4032c4:	strb	w10, [x19, x8]
  4032c8:	ldrb	w8, [x9], #1
  4032cc:	cbnz	w8, 4032c0 <feof@plt+0x1c50>
  4032d0:	ldp	x20, x19, [sp, #16]
  4032d4:	ldp	x29, x30, [sp], #32
  4032d8:	ret
  4032dc:	stp	x29, x30, [sp, #-32]!
  4032e0:	stp	x20, x19, [sp, #16]
  4032e4:	mov	x20, x1
  4032e8:	mov	w2, #0x100                 	// #256
  4032ec:	mov	w1, wzr
  4032f0:	mov	x29, sp
  4032f4:	mov	x19, x0
  4032f8:	bl	401410 <memset@plt>
  4032fc:	ldrb	w8, [x20]
  403300:	cbz	w8, 40331c <feof@plt+0x1cac>
  403304:	add	x9, x20, #0x1
  403308:	mov	w10, #0x1                   	// #1
  40330c:	and	x8, x8, #0xff
  403310:	strb	w10, [x19, x8]
  403314:	ldrb	w8, [x9], #1
  403318:	cbnz	w8, 40330c <feof@plt+0x1c9c>
  40331c:	ldp	x20, x19, [sp, #16]
  403320:	ldp	x29, x30, [sp], #32
  403324:	ret
  403328:	ret
  40332c:	mov	x8, xzr
  403330:	mov	w9, #0x1                   	// #1
  403334:	ldrb	w10, [x1, x8]
  403338:	cbz	w10, 403340 <feof@plt+0x1cd0>
  40333c:	strb	w9, [x0, x8]
  403340:	add	x8, x8, #0x1
  403344:	cmp	x8, #0x100
  403348:	b.ne	403334 <feof@plt+0x1cc4>  // b.any
  40334c:	ret
  403350:	stp	x29, x30, [sp, #-96]!
  403354:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  403358:	ldr	w9, [x8, #3532]
  40335c:	stp	x28, x27, [sp, #16]
  403360:	stp	x26, x25, [sp, #32]
  403364:	stp	x24, x23, [sp, #48]
  403368:	stp	x22, x21, [sp, #64]
  40336c:	stp	x20, x19, [sp, #80]
  403370:	mov	x29, sp
  403374:	cbnz	w9, 403508 <feof@plt+0x1e98>
  403378:	adrp	x22, 416000 <_ZdlPvm@@Base+0x118c4>
  40337c:	adrp	x23, 416000 <_ZdlPvm@@Base+0x118c4>
  403380:	adrp	x24, 416000 <_ZdlPvm@@Base+0x118c4>
  403384:	adrp	x25, 416000 <_ZdlPvm@@Base+0x118c4>
  403388:	adrp	x26, 416000 <_ZdlPvm@@Base+0x118c4>
  40338c:	adrp	x27, 416000 <_ZdlPvm@@Base+0x118c4>
  403390:	adrp	x28, 416000 <_ZdlPvm@@Base+0x118c4>
  403394:	adrp	x20, 416000 <_ZdlPvm@@Base+0x118c4>
  403398:	adrp	x21, 416000 <_ZdlPvm@@Base+0x118c4>
  40339c:	mov	x19, xzr
  4033a0:	mov	w9, #0x1                   	// #1
  4033a4:	add	x22, x22, #0x4cc
  4033a8:	add	x23, x23, #0x5cc
  4033ac:	add	x24, x24, #0x6cc
  4033b0:	add	x25, x25, #0x7cc
  4033b4:	add	x26, x26, #0x8cc
  4033b8:	add	x27, x27, #0x9cc
  4033bc:	add	x28, x28, #0xacc
  4033c0:	add	x20, x20, #0xbcc
  4033c4:	add	x21, x21, #0xccc
  4033c8:	str	w9, [x8, #3532]
  4033cc:	tst	w19, #0x7fffff80
  4033d0:	b.eq	403414 <feof@plt+0x1da4>  // b.none
  4033d4:	adrp	x9, 416000 <_ZdlPvm@@Base+0x118c4>
  4033d8:	add	x9, x9, #0x2cc
  4033dc:	strb	wzr, [x9, x19]
  4033e0:	adrp	x9, 416000 <_ZdlPvm@@Base+0x118c4>
  4033e4:	mov	w8, wzr
  4033e8:	add	x9, x9, #0x3cc
  4033ec:	strb	wzr, [x9, x19]
  4033f0:	strb	wzr, [x22, x19]
  4033f4:	strb	wzr, [x23, x19]
  4033f8:	strb	wzr, [x24, x19]
  4033fc:	strb	wzr, [x25, x19]
  403400:	strb	wzr, [x26, x19]
  403404:	strb	wzr, [x27, x19]
  403408:	strb	wzr, [x28, x19]
  40340c:	strb	wzr, [x20, x19]
  403410:	b	4034f8 <feof@plt+0x1e88>
  403414:	mov	w0, w19
  403418:	bl	401540 <isalpha@plt>
  40341c:	cmp	w0, #0x0
  403420:	adrp	x9, 416000 <_ZdlPvm@@Base+0x118c4>
  403424:	cset	w8, ne  // ne = any
  403428:	add	x9, x9, #0x2cc
  40342c:	mov	w0, w19
  403430:	strb	w8, [x9, x19]
  403434:	bl	4014f0 <isupper@plt>
  403438:	cmp	w0, #0x0
  40343c:	adrp	x9, 416000 <_ZdlPvm@@Base+0x118c4>
  403440:	cset	w8, ne  // ne = any
  403444:	add	x9, x9, #0x3cc
  403448:	mov	w0, w19
  40344c:	strb	w8, [x9, x19]
  403450:	bl	4013b0 <islower@plt>
  403454:	cmp	w0, #0x0
  403458:	sub	w8, w19, #0x30
  40345c:	cset	w9, ne  // ne = any
  403460:	cmp	w8, #0xa
  403464:	cset	w8, cc  // cc = lo, ul, last
  403468:	mov	w0, w19
  40346c:	strb	w9, [x22, x19]
  403470:	strb	w8, [x23, x19]
  403474:	bl	401480 <isxdigit@plt>
  403478:	cmp	w0, #0x0
  40347c:	cset	w8, ne  // ne = any
  403480:	mov	w0, w19
  403484:	strb	w8, [x24, x19]
  403488:	bl	4013d0 <isspace@plt>
  40348c:	cmp	w0, #0x0
  403490:	cset	w8, ne  // ne = any
  403494:	mov	w0, w19
  403498:	strb	w8, [x25, x19]
  40349c:	bl	4015c0 <ispunct@plt>
  4034a0:	cmp	w0, #0x0
  4034a4:	cset	w8, ne  // ne = any
  4034a8:	mov	w0, w19
  4034ac:	strb	w8, [x26, x19]
  4034b0:	bl	401370 <isalnum@plt>
  4034b4:	cmp	w0, #0x0
  4034b8:	cset	w8, ne  // ne = any
  4034bc:	mov	w0, w19
  4034c0:	strb	w8, [x27, x19]
  4034c4:	bl	4014e0 <isprint@plt>
  4034c8:	cmp	w0, #0x0
  4034cc:	cset	w8, ne  // ne = any
  4034d0:	mov	w0, w19
  4034d4:	strb	w8, [x28, x19]
  4034d8:	bl	4014b0 <isgraph@plt>
  4034dc:	cmp	w0, #0x0
  4034e0:	cset	w8, ne  // ne = any
  4034e4:	mov	w0, w19
  4034e8:	strb	w8, [x20, x19]
  4034ec:	bl	4015d0 <iscntrl@plt>
  4034f0:	cmp	w0, #0x0
  4034f4:	cset	w8, ne  // ne = any
  4034f8:	strb	w8, [x21, x19]
  4034fc:	add	x19, x19, #0x1
  403500:	cmp	x19, #0x100
  403504:	b.ne	4033cc <feof@plt+0x1d5c>  // b.any
  403508:	ldp	x20, x19, [sp, #80]
  40350c:	ldp	x22, x21, [sp, #64]
  403510:	ldp	x24, x23, [sp, #48]
  403514:	ldp	x26, x25, [sp, #32]
  403518:	ldp	x28, x27, [sp, #16]
  40351c:	ldp	x29, x30, [sp], #96
  403520:	ret
  403524:	adrp	x9, 404000 <feof@plt+0x2990>
  403528:	mov	w8, #0x1                   	// #1
  40352c:	add	x9, x9, #0xbc8
  403530:	cmp	x1, #0x0
  403534:	str	w8, [x0]
  403538:	csel	x8, x9, x1, eq  // eq = none
  40353c:	str	x8, [x0, #8]
  403540:	ret
  403544:	str	wzr, [x0]
  403548:	ret
  40354c:	mov	w8, #0x3                   	// #3
  403550:	str	w8, [x0]
  403554:	str	w1, [x0, #8]
  403558:	ret
  40355c:	mov	w8, #0x4                   	// #4
  403560:	str	w8, [x0]
  403564:	str	w1, [x0, #8]
  403568:	ret
  40356c:	mov	w8, #0x2                   	// #2
  403570:	str	w8, [x0]
  403574:	strb	w1, [x0, #8]
  403578:	ret
  40357c:	mov	w8, #0x2                   	// #2
  403580:	str	w8, [x0]
  403584:	strb	w1, [x0, #8]
  403588:	ret
  40358c:	mov	w8, #0x5                   	// #5
  403590:	str	w8, [x0]
  403594:	str	d0, [x0, #8]
  403598:	ret
  40359c:	ldr	w8, [x0]
  4035a0:	cmp	w8, #0x0
  4035a4:	cset	w0, eq  // eq = none
  4035a8:	ret
  4035ac:	stp	x29, x30, [sp, #-16]!
  4035b0:	mov	x29, sp
  4035b4:	ldr	w8, [x0]
  4035b8:	sub	w8, w8, #0x1
  4035bc:	cmp	w8, #0x4
  4035c0:	b.hi	4035f0 <feof@plt+0x1f80>  // b.pmore
  4035c4:	adrp	x9, 404000 <feof@plt+0x2990>
  4035c8:	add	x9, x9, #0xbc3
  4035cc:	adr	x10, 4035dc <feof@plt+0x1f6c>
  4035d0:	ldrb	w11, [x9, x8]
  4035d4:	add	x10, x10, x11, lsl #2
  4035d8:	br	x10
  4035dc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  4035e0:	ldrb	w0, [x0, #8]
  4035e4:	ldr	x1, [x8, #704]
  4035e8:	ldp	x29, x30, [sp], #16
  4035ec:	b	4013a0 <putc@plt>
  4035f0:	ldp	x29, x30, [sp], #16
  4035f4:	ret
  4035f8:	ldr	x0, [x0, #8]
  4035fc:	b	403614 <feof@plt+0x1fa4>
  403600:	ldr	w0, [x0, #8]
  403604:	bl	4045b4 <feof@plt+0x2f44>
  403608:	b	403614 <feof@plt+0x1fa4>
  40360c:	ldr	w0, [x0, #8]
  403610:	bl	404650 <feof@plt+0x2fe0>
  403614:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  403618:	ldr	x1, [x8, #704]
  40361c:	ldp	x29, x30, [sp], #16
  403620:	b	401330 <fputs@plt>
  403624:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  403628:	ldr	x8, [x8, #704]
  40362c:	ldr	d0, [x0, #8]
  403630:	adrp	x1, 404000 <feof@plt+0x2990>
  403634:	add	x1, x1, #0xbcf
  403638:	mov	x0, x8
  40363c:	ldp	x29, x30, [sp], #16
  403640:	b	401390 <fprintf@plt>
  403644:	stp	x29, x30, [sp, #-80]!
  403648:	str	x25, [sp, #16]
  40364c:	stp	x24, x23, [sp, #32]
  403650:	stp	x22, x21, [sp, #48]
  403654:	stp	x20, x19, [sp, #64]
  403658:	mov	x29, sp
  40365c:	mov	x19, x3
  403660:	mov	x20, x2
  403664:	mov	x21, x1
  403668:	mov	x23, x0
  40366c:	cbnz	x0, 403680 <feof@plt+0x2010>
  403670:	adrp	x1, 404000 <feof@plt+0x2990>
  403674:	add	x1, x1, #0xbd2
  403678:	mov	w0, #0x62                  	// #98
  40367c:	bl	40320c <feof@plt+0x1b9c>
  403680:	adrp	x22, 404000 <feof@plt+0x2990>
  403684:	add	x22, x22, #0xbd2
  403688:	adrp	x24, 416000 <_ZdlPvm@@Base+0x118c4>
  40368c:	mov	x25, x23
  403690:	ldrb	w0, [x25], #1
  403694:	cmp	w0, #0x25
  403698:	b.eq	4036b0 <feof@plt+0x2040>  // b.none
  40369c:	cbz	w0, 40375c <feof@plt+0x20ec>
  4036a0:	ldr	x1, [x24, #704]
  4036a4:	bl	4013a0 <putc@plt>
  4036a8:	mov	x23, x25
  4036ac:	b	40368c <feof@plt+0x201c>
  4036b0:	ldrb	w8, [x23, #1]
  4036b4:	add	x23, x23, #0x2
  4036b8:	cmp	w8, #0x31
  4036bc:	b.le	4036f0 <feof@plt+0x2080>
  4036c0:	cmp	w8, #0x32
  4036c4:	b.eq	403714 <feof@plt+0x20a4>  // b.none
  4036c8:	cmp	w8, #0x33
  4036cc:	b.ne	40373c <feof@plt+0x20cc>  // b.any
  4036d0:	ldr	w8, [x19]
  4036d4:	cbnz	w8, 4036e4 <feof@plt+0x2074>
  4036d8:	mov	w0, #0x74                  	// #116
  4036dc:	mov	x1, x22
  4036e0:	bl	40320c <feof@plt+0x1b9c>
  4036e4:	mov	x0, x19
  4036e8:	bl	4035ac <feof@plt+0x1f3c>
  4036ec:	b	40368c <feof@plt+0x201c>
  4036f0:	b.ne	403734 <feof@plt+0x20c4>  // b.any
  4036f4:	ldr	w8, [x21]
  4036f8:	cbnz	w8, 403708 <feof@plt+0x2098>
  4036fc:	mov	w0, #0x6c                  	// #108
  403700:	mov	x1, x22
  403704:	bl	40320c <feof@plt+0x1b9c>
  403708:	mov	x0, x21
  40370c:	bl	4035ac <feof@plt+0x1f3c>
  403710:	b	40368c <feof@plt+0x201c>
  403714:	ldr	w8, [x20]
  403718:	cbnz	w8, 403728 <feof@plt+0x20b8>
  40371c:	mov	w0, #0x70                  	// #112
  403720:	mov	x1, x22
  403724:	bl	40320c <feof@plt+0x1b9c>
  403728:	mov	x0, x20
  40372c:	bl	4035ac <feof@plt+0x1f3c>
  403730:	b	40368c <feof@plt+0x201c>
  403734:	cmp	w8, #0x25
  403738:	b.eq	40374c <feof@plt+0x20dc>  // b.none
  40373c:	mov	w0, #0x78                  	// #120
  403740:	mov	x1, x22
  403744:	bl	40320c <feof@plt+0x1b9c>
  403748:	b	40368c <feof@plt+0x201c>
  40374c:	ldr	x1, [x24, #704]
  403750:	mov	w0, #0x25                  	// #37
  403754:	bl	401500 <fputc@plt>
  403758:	b	40368c <feof@plt+0x201c>
  40375c:	ldp	x20, x19, [sp, #64]
  403760:	ldp	x22, x21, [sp, #48]
  403764:	ldp	x24, x23, [sp, #32]
  403768:	ldr	x25, [sp, #16]
  40376c:	ldp	x29, x30, [sp], #80
  403770:	ret
  403774:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  403778:	adrp	x9, 416000 <_ZdlPvm@@Base+0x118c4>
  40377c:	adrp	x10, 416000 <_ZdlPvm@@Base+0x118c4>
  403780:	ldr	x8, [x8, #3552]
  403784:	mov	x6, x2
  403788:	mov	x5, x1
  40378c:	ldr	x1, [x9, #3560]
  403790:	ldr	w2, [x10, #3668]
  403794:	mov	x7, x3
  403798:	mov	w3, #0x1                   	// #1
  40379c:	mov	x4, x0
  4037a0:	mov	x0, x8
  4037a4:	b	403830 <feof@plt+0x21c0>
  4037a8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  4037ac:	adrp	x9, 416000 <_ZdlPvm@@Base+0x118c4>
  4037b0:	adrp	x10, 416000 <_ZdlPvm@@Base+0x118c4>
  4037b4:	ldr	x8, [x8, #3552]
  4037b8:	mov	x6, x2
  4037bc:	mov	x5, x1
  4037c0:	ldr	x1, [x9, #3560]
  4037c4:	ldr	w2, [x10, #3668]
  4037c8:	mov	x7, x3
  4037cc:	mov	x4, x0
  4037d0:	mov	x0, x8
  4037d4:	mov	w3, wzr
  4037d8:	b	403830 <feof@plt+0x21c0>
  4037dc:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  4037e0:	adrp	x9, 416000 <_ZdlPvm@@Base+0x118c4>
  4037e4:	adrp	x10, 416000 <_ZdlPvm@@Base+0x118c4>
  4037e8:	ldr	x8, [x8, #3552]
  4037ec:	mov	x6, x2
  4037f0:	mov	x5, x1
  4037f4:	ldr	x1, [x9, #3560]
  4037f8:	ldr	w2, [x10, #3668]
  4037fc:	mov	x7, x3
  403800:	mov	w3, #0x2                   	// #2
  403804:	mov	x4, x0
  403808:	mov	x0, x8
  40380c:	b	403830 <feof@plt+0x21c0>
  403810:	mov	x7, x5
  403814:	mov	x6, x4
  403818:	mov	x5, x3
  40381c:	mov	x4, x2
  403820:	mov	w2, w1
  403824:	mov	w3, #0x1                   	// #1
  403828:	mov	x1, xzr
  40382c:	b	403830 <feof@plt+0x21c0>
  403830:	stp	x29, x30, [sp, #-96]!
  403834:	str	x27, [sp, #16]
  403838:	stp	x26, x25, [sp, #32]
  40383c:	stp	x24, x23, [sp, #48]
  403840:	stp	x22, x21, [sp, #64]
  403844:	stp	x20, x19, [sp, #80]
  403848:	mov	x29, sp
  40384c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  403850:	mov	w24, w2
  403854:	ldr	x2, [x8, #3672]
  403858:	mov	x20, x7
  40385c:	mov	x21, x6
  403860:	mov	x22, x5
  403864:	mov	x23, x4
  403868:	mov	w19, w3
  40386c:	mov	x25, x1
  403870:	mov	x26, x0
  403874:	adrp	x27, 416000 <_ZdlPvm@@Base+0x118c4>
  403878:	cbnz	x2, 403888 <feof@plt+0x2218>
  40387c:	mov	w8, wzr
  403880:	cbnz	x26, 4038a0 <feof@plt+0x2230>
  403884:	b	4038e4 <feof@plt+0x2274>
  403888:	ldr	x0, [x27, #704]
  40388c:	adrp	x1, 404000 <feof@plt+0x2990>
  403890:	add	x1, x1, #0xbef
  403894:	bl	401390 <fprintf@plt>
  403898:	mov	w8, #0x1                   	// #1
  40389c:	cbz	x26, 4038e4 <feof@plt+0x2274>
  4038a0:	tbnz	w24, #31, 4038e4 <feof@plt+0x2274>
  4038a4:	adrp	x1, 404000 <feof@plt+0x2990>
  4038a8:	add	x1, x1, #0xb24
  4038ac:	mov	x0, x26
  4038b0:	bl	401590 <strcmp@plt>
  4038b4:	mov	w8, w0
  4038b8:	ldr	x0, [x27, #704]
  4038bc:	adrp	x9, 404000 <feof@plt+0x2990>
  4038c0:	add	x9, x9, #0xbf3
  4038c4:	cmp	w8, #0x0
  4038c8:	csel	x2, x9, x26, eq  // eq = none
  4038cc:	cbnz	x25, 4038ec <feof@plt+0x227c>
  4038d0:	adrp	x1, 404000 <feof@plt+0x2990>
  4038d4:	add	x1, x1, #0xc10
  4038d8:	mov	w3, w24
  4038dc:	bl	401390 <fprintf@plt>
  4038e0:	b	403900 <feof@plt+0x2290>
  4038e4:	cbnz	w8, 403900 <feof@plt+0x2290>
  4038e8:	b	40390c <feof@plt+0x229c>
  4038ec:	adrp	x1, 404000 <feof@plt+0x2990>
  4038f0:	add	x1, x1, #0xc04
  4038f4:	mov	x3, x25
  4038f8:	mov	w4, w24
  4038fc:	bl	401390 <fprintf@plt>
  403900:	ldr	x1, [x27, #704]
  403904:	mov	w0, #0x20                  	// #32
  403908:	bl	401500 <fputc@plt>
  40390c:	cmp	w19, #0x2
  403910:	b.eq	403924 <feof@plt+0x22b4>  // b.none
  403914:	cbnz	w19, 403940 <feof@plt+0x22d0>
  403918:	adrp	x0, 404000 <feof@plt+0x2990>
  40391c:	add	x0, x0, #0xc24
  403920:	b	40392c <feof@plt+0x22bc>
  403924:	adrp	x0, 404000 <feof@plt+0x2990>
  403928:	add	x0, x0, #0xc17
  40392c:	ldr	x1, [x27, #704]
  403930:	bl	401330 <fputs@plt>
  403934:	ldr	x1, [x27, #704]
  403938:	mov	w0, #0x20                  	// #32
  40393c:	bl	401500 <fputc@plt>
  403940:	mov	x0, x23
  403944:	mov	x1, x22
  403948:	mov	x2, x21
  40394c:	mov	x3, x20
  403950:	bl	403644 <feof@plt+0x1fd4>
  403954:	ldr	x1, [x27, #704]
  403958:	mov	w0, #0xa                   	// #10
  40395c:	bl	401500 <fputc@plt>
  403960:	ldr	x0, [x27, #704]
  403964:	bl	401530 <fflush@plt>
  403968:	cmp	w19, #0x2
  40396c:	b.ne	40398c <feof@plt+0x231c>  // b.any
  403970:	ldp	x20, x19, [sp, #80]
  403974:	ldp	x22, x21, [sp, #64]
  403978:	ldp	x24, x23, [sp, #48]
  40397c:	ldp	x26, x25, [sp, #32]
  403980:	ldr	x27, [sp, #16]
  403984:	ldp	x29, x30, [sp], #96
  403988:	b	4039e8 <feof@plt+0x2378>
  40398c:	ldp	x20, x19, [sp, #80]
  403990:	ldp	x22, x21, [sp, #64]
  403994:	ldp	x24, x23, [sp, #48]
  403998:	ldp	x26, x25, [sp, #32]
  40399c:	ldr	x27, [sp, #16]
  4039a0:	ldp	x29, x30, [sp], #96
  4039a4:	ret
  4039a8:	mov	x7, x5
  4039ac:	mov	x6, x4
  4039b0:	mov	x5, x3
  4039b4:	mov	x4, x2
  4039b8:	mov	w2, w1
  4039bc:	mov	x1, xzr
  4039c0:	mov	w3, wzr
  4039c4:	b	403830 <feof@plt+0x21c0>
  4039c8:	mov	x7, x5
  4039cc:	mov	x6, x4
  4039d0:	mov	x5, x3
  4039d4:	mov	x4, x2
  4039d8:	mov	w2, w1
  4039dc:	mov	w3, #0x2                   	// #2
  4039e0:	mov	x1, xzr
  4039e4:	b	403830 <feof@plt+0x21c0>
  4039e8:	stp	x29, x30, [sp, #-16]!
  4039ec:	mov	w0, #0x3                   	// #3
  4039f0:	mov	x29, sp
  4039f4:	bl	401610 <exit@plt>
  4039f8:	sub	sp, sp, #0xc0
  4039fc:	stp	x29, x30, [sp, #96]
  403a00:	stp	x28, x27, [sp, #112]
  403a04:	stp	x26, x25, [sp, #128]
  403a08:	stp	x24, x23, [sp, #144]
  403a0c:	stp	x22, x21, [sp, #160]
  403a10:	stp	x20, x19, [sp, #176]
  403a14:	ldrb	w8, [x2]
  403a18:	ldr	w9, [x7, #4]
  403a1c:	add	x29, sp, #0x60
  403a20:	cmp	w8, #0x3a
  403a24:	csel	w28, wzr, w9, eq  // eq = none
  403a28:	cmp	w0, #0x1
  403a2c:	b.lt	403dac <feof@plt+0x273c>  // b.tstop
  403a30:	ldr	w22, [x7]
  403a34:	mov	x19, x7
  403a38:	mov	x27, x4
  403a3c:	mov	x20, x3
  403a40:	mov	x24, x2
  403a44:	mov	w23, w0
  403a48:	mov	x25, x1
  403a4c:	mov	w21, w5
  403a50:	str	xzr, [x7, #16]
  403a54:	stur	w5, [x29, #-8]
  403a58:	cbz	w22, 403ac8 <feof@plt+0x2458>
  403a5c:	ldr	w8, [x19, #24]
  403a60:	cbz	w8, 403ad0 <feof@plt+0x2460>
  403a64:	mov	x26, x19
  403a68:	ldr	x21, [x26, #32]!
  403a6c:	cbz	x21, 403b48 <feof@plt+0x24d8>
  403a70:	ldrb	w8, [x21]
  403a74:	cbz	w8, 403b48 <feof@plt+0x24d8>
  403a78:	cbz	x20, 403e98 <feof@plt+0x2828>
  403a7c:	ldr	x8, [x25, w22, sxtw #3]
  403a80:	ldrb	w9, [x8, #1]
  403a84:	str	x8, [sp, #32]
  403a88:	cmp	w9, #0x2d
  403a8c:	b.eq	403aa4 <feof@plt+0x2434>  // b.none
  403a90:	ldur	w8, [x29, #-8]
  403a94:	cbz	w8, 403e98 <feof@plt+0x2828>
  403a98:	ldr	x8, [sp, #32]
  403a9c:	ldrb	w8, [x8, #2]
  403aa0:	cbz	w8, 403e80 <feof@plt+0x2810>
  403aa4:	str	x26, [sp, #40]
  403aa8:	sxtw	x10, w22
  403aac:	mov	x26, x21
  403ab0:	ldrb	w8, [x26]
  403ab4:	cbz	w8, 403ca0 <feof@plt+0x2630>
  403ab8:	cmp	w8, #0x3d
  403abc:	b.eq	403ca0 <feof@plt+0x2630>  // b.none
  403ac0:	add	x26, x26, #0x1
  403ac4:	b	403ab0 <feof@plt+0x2440>
  403ac8:	mov	w22, #0x1                   	// #1
  403acc:	str	w22, [x19]
  403ad0:	stp	w22, w22, [x19, #48]
  403ad4:	str	xzr, [x19, #32]
  403ad8:	cbz	w6, 403ae4 <feof@plt+0x2474>
  403adc:	mov	w8, #0x1                   	// #1
  403ae0:	b	403af8 <feof@plt+0x2488>
  403ae4:	adrp	x0, 404000 <feof@plt+0x2990>
  403ae8:	add	x0, x0, #0xdb5
  403aec:	bl	4015f0 <getenv@plt>
  403af0:	cmp	x0, #0x0
  403af4:	cset	w8, ne  // ne = any
  403af8:	str	w8, [x19, #44]
  403afc:	ldrb	w9, [x24]
  403b00:	cmp	w9, #0x2b
  403b04:	b.eq	403b1c <feof@plt+0x24ac>  // b.none
  403b08:	cmp	w9, #0x2d
  403b0c:	b.ne	403b28 <feof@plt+0x24b8>  // b.any
  403b10:	mov	w8, #0x2                   	// #2
  403b14:	str	w8, [x19, #40]
  403b18:	b	403b20 <feof@plt+0x24b0>
  403b1c:	str	wzr, [x19, #40]
  403b20:	add	x24, x24, #0x1
  403b24:	b	403b3c <feof@plt+0x24cc>
  403b28:	cbz	w8, 403b34 <feof@plt+0x24c4>
  403b2c:	str	wzr, [x19, #40]
  403b30:	b	403b3c <feof@plt+0x24cc>
  403b34:	mov	w8, #0x1                   	// #1
  403b38:	str	w8, [x19, #40]
  403b3c:	mov	w8, #0x1                   	// #1
  403b40:	add	x26, x19, #0x20
  403b44:	str	w8, [x19, #24]
  403b48:	ldr	w21, [x19, #52]
  403b4c:	cmp	w21, w22
  403b50:	b.le	403b5c <feof@plt+0x24ec>
  403b54:	mov	w21, w22
  403b58:	str	w22, [x19, #52]
  403b5c:	ldr	w8, [x19, #48]
  403b60:	cmp	w8, w22
  403b64:	b.le	403b70 <feof@plt+0x2500>
  403b68:	mov	w8, w22
  403b6c:	str	w22, [x19, #48]
  403b70:	ldr	w9, [x19, #40]
  403b74:	cmp	w9, #0x1
  403b78:	b.ne	403bf0 <feof@plt+0x2580>  // b.any
  403b7c:	cmp	w8, w21
  403b80:	b.eq	403ba0 <feof@plt+0x2530>  // b.none
  403b84:	cmp	w21, w22
  403b88:	b.eq	403ba0 <feof@plt+0x2530>  // b.none
  403b8c:	mov	x0, x25
  403b90:	mov	x1, x19
  403b94:	bl	4043f8 <feof@plt+0x2d88>
  403b98:	ldr	w22, [x19]
  403b9c:	b	403bac <feof@plt+0x253c>
  403ba0:	cmp	w21, w22
  403ba4:	b.eq	403bac <feof@plt+0x253c>  // b.none
  403ba8:	str	w22, [x19, #48]
  403bac:	cmp	w22, w23
  403bb0:	b.ge	403be8 <feof@plt+0x2578>  // b.tcont
  403bb4:	add	x8, x25, w22, sxtw #3
  403bb8:	ldr	x9, [x8]
  403bbc:	ldrb	w10, [x9]
  403bc0:	cmp	w10, #0x2d
  403bc4:	b.ne	403bd0 <feof@plt+0x2560>  // b.any
  403bc8:	ldrb	w9, [x9, #1]
  403bcc:	cbnz	w9, 403be8 <feof@plt+0x2578>
  403bd0:	add	w22, w22, #0x1
  403bd4:	cmp	w23, w22
  403bd8:	add	x8, x8, #0x8
  403bdc:	str	w22, [x19]
  403be0:	b.ne	403bb8 <feof@plt+0x2548>  // b.any
  403be4:	mov	w22, w23
  403be8:	mov	w21, w22
  403bec:	str	w22, [x19, #52]
  403bf0:	cmp	w22, w23
  403bf4:	b.eq	403d9c <feof@plt+0x272c>  // b.none
  403bf8:	ldr	x0, [x25, w22, sxtw #3]
  403bfc:	adrp	x1, 404000 <feof@plt+0x2990>
  403c00:	add	x1, x1, #0xb23
  403c04:	bl	401590 <strcmp@plt>
  403c08:	cbz	w0, 403c58 <feof@plt+0x25e8>
  403c0c:	cmp	w22, w23
  403c10:	b.eq	403d9c <feof@plt+0x272c>  // b.none
  403c14:	sxtw	x8, w22
  403c18:	ldr	x8, [x25, x8, lsl #3]
  403c1c:	ldrb	w9, [x8]
  403c20:	cmp	w9, #0x2d
  403c24:	b.ne	403c84 <feof@plt+0x2614>  // b.any
  403c28:	mov	x9, x8
  403c2c:	ldrb	w10, [x9, #1]!
  403c30:	cbz	w10, 403c84 <feof@plt+0x2614>
  403c34:	cmp	x20, #0x0
  403c38:	cset	w8, ne  // ne = any
  403c3c:	cmp	w10, #0x2d
  403c40:	cset	w10, eq  // eq = none
  403c44:	and	w8, w8, w10
  403c48:	add	x21, x9, x8
  403c4c:	str	x21, [x26]
  403c50:	cbnz	x20, 403a7c <feof@plt+0x240c>
  403c54:	b	403e98 <feof@plt+0x2828>
  403c58:	ldr	w9, [x19, #48]
  403c5c:	add	w8, w22, #0x1
  403c60:	str	w8, [x19]
  403c64:	cmp	w9, w21
  403c68:	b.eq	403d84 <feof@plt+0x2714>  // b.none
  403c6c:	cmp	w21, w8
  403c70:	b.eq	403d84 <feof@plt+0x2714>  // b.none
  403c74:	mov	x0, x25
  403c78:	mov	x1, x19
  403c7c:	bl	4043f8 <feof@plt+0x2d88>
  403c80:	b	403d90 <feof@plt+0x2720>
  403c84:	ldr	w9, [x19, #40]
  403c88:	cbz	w9, 403dac <feof@plt+0x273c>
  403c8c:	add	w9, w22, #0x1
  403c90:	str	x8, [x19, #16]
  403c94:	str	w9, [x19]
  403c98:	mov	w27, #0x1                   	// #1
  403c9c:	b	403db0 <feof@plt+0x2740>
  403ca0:	stur	w28, [x29, #-44]
  403ca4:	ldr	x28, [x20]
  403ca8:	cbz	x28, 403e2c <feof@plt+0x27bc>
  403cac:	stur	x27, [x29, #-40]
  403cb0:	stp	x24, x25, [sp, #8]
  403cb4:	mov	w25, wzr
  403cb8:	sub	x27, x26, x21
  403cbc:	mov	w8, #0xffffffff            	// #-1
  403cc0:	mov	x24, x20
  403cc4:	str	x10, [sp]
  403cc8:	str	w9, [sp, #28]
  403ccc:	stur	xzr, [x29, #-16]
  403cd0:	stp	w8, wzr, [x29, #-28]
  403cd4:	mov	x0, x28
  403cd8:	mov	x1, x21
  403cdc:	mov	x2, x27
  403ce0:	bl	4014d0 <strncmp@plt>
  403ce4:	cbnz	w0, 403d4c <feof@plt+0x26dc>
  403ce8:	mov	x0, x28
  403cec:	bl	401380 <strlen@plt>
  403cf0:	cmp	w27, w0
  403cf4:	b.eq	403dd4 <feof@plt+0x2764>  // b.none
  403cf8:	ldur	x10, [x29, #-16]
  403cfc:	cbz	x10, 403d44 <feof@plt+0x26d4>
  403d00:	ldur	w8, [x29, #-8]
  403d04:	cbnz	w8, 403d38 <feof@plt+0x26c8>
  403d08:	ldr	w8, [x10, #8]
  403d0c:	ldr	w9, [x24, #8]
  403d10:	cmp	w8, w9
  403d14:	b.ne	403d38 <feof@plt+0x26c8>  // b.any
  403d18:	ldr	x8, [x10, #16]
  403d1c:	ldr	x9, [x24, #16]
  403d20:	cmp	x8, x9
  403d24:	b.ne	403d38 <feof@plt+0x26c8>  // b.any
  403d28:	ldr	w8, [x10, #24]
  403d2c:	ldr	w9, [x24, #24]
  403d30:	cmp	w8, w9
  403d34:	b.eq	403d4c <feof@plt+0x26dc>  // b.none
  403d38:	mov	w8, #0x1                   	// #1
  403d3c:	stur	w8, [x29, #-24]
  403d40:	b	403d4c <feof@plt+0x26dc>
  403d44:	stur	x24, [x29, #-16]
  403d48:	stur	w25, [x29, #-28]
  403d4c:	ldr	x28, [x24, #32]!
  403d50:	add	w25, w25, #0x1
  403d54:	cbnz	x28, 403cd4 <feof@plt+0x2664>
  403d58:	ldr	x25, [sp, #16]
  403d5c:	ldur	w8, [x29, #-24]
  403d60:	cbz	w8, 403dec <feof@plt+0x277c>
  403d64:	ldur	w8, [x29, #-44]
  403d68:	cbnz	w8, 404254 <feof@plt+0x2be4>
  403d6c:	mov	x0, x21
  403d70:	bl	401380 <strlen@plt>
  403d74:	add	x8, x21, x0
  403d78:	add	w9, w22, #0x1
  403d7c:	str	wzr, [x19, #8]
  403d80:	b	4040cc <feof@plt+0x2a5c>
  403d84:	cmp	w9, w21
  403d88:	b.ne	403d90 <feof@plt+0x2720>  // b.any
  403d8c:	str	w8, [x19, #48]
  403d90:	str	w23, [x19, #52]
  403d94:	str	w23, [x19]
  403d98:	mov	w21, w23
  403d9c:	ldr	w8, [x19, #48]
  403da0:	cmp	w8, w21
  403da4:	b.eq	403dac <feof@plt+0x273c>  // b.none
  403da8:	str	w8, [x19]
  403dac:	mov	w27, #0xffffffff            	// #-1
  403db0:	mov	w0, w27
  403db4:	ldp	x20, x19, [sp, #176]
  403db8:	ldp	x22, x21, [sp, #160]
  403dbc:	ldp	x24, x23, [sp, #144]
  403dc0:	ldp	x26, x25, [sp, #128]
  403dc4:	ldp	x28, x27, [sp, #112]
  403dc8:	ldp	x29, x30, [sp, #96]
  403dcc:	add	sp, sp, #0xc0
  403dd0:	ret
  403dd4:	mov	x28, x24
  403dd8:	stur	w25, [x29, #-28]
  403ddc:	ldp	x24, x25, [sp, #8]
  403de0:	ldur	x27, [x29, #-40]
  403de4:	ldr	x8, [sp]
  403de8:	b	403e00 <feof@plt+0x2790>
  403dec:	ldp	x8, x24, [sp]
  403df0:	ldur	x27, [x29, #-40]
  403df4:	ldur	x28, [x29, #-16]
  403df8:	ldr	w9, [sp, #28]
  403dfc:	cbz	x28, 403e2c <feof@plt+0x27bc>
  403e00:	add	x8, x8, #0x1
  403e04:	str	w8, [x19]
  403e08:	ldrb	w10, [x26]
  403e0c:	ldr	w9, [x28, #8]
  403e10:	cbz	w10, 403f58 <feof@plt+0x28e8>
  403e14:	ldur	w8, [x29, #-44]
  403e18:	cbz	w9, 403fc4 <feof@plt+0x2954>
  403e1c:	ldr	x20, [sp, #40]
  403e20:	add	x8, x26, #0x1
  403e24:	str	x8, [x19, #16]
  403e28:	b	403f80 <feof@plt+0x2910>
  403e2c:	ldr	x26, [sp, #40]
  403e30:	ldur	w28, [x29, #-44]
  403e34:	ldur	w8, [x29, #-8]
  403e38:	cbz	w8, 403e5c <feof@plt+0x27ec>
  403e3c:	cmp	w9, #0x2d
  403e40:	b.eq	403e5c <feof@plt+0x27ec>  // b.none
  403e44:	ldrb	w1, [x21]
  403e48:	mov	x0, x24
  403e4c:	str	w9, [sp, #28]
  403e50:	bl	401420 <strchr@plt>
  403e54:	ldr	w9, [sp, #28]
  403e58:	cbnz	x0, 403e98 <feof@plt+0x2828>
  403e5c:	cbnz	w28, 404214 <feof@plt+0x2ba4>
  403e60:	ldr	w8, [x19]
  403e64:	adrp	x9, 404000 <feof@plt+0x2990>
  403e68:	add	x9, x9, #0x9f6
  403e6c:	str	wzr, [x19, #8]
  403e70:	add	w8, w8, #0x1
  403e74:	str	x9, [x19, #32]
  403e78:	str	w8, [x19]
  403e7c:	b	4040d4 <feof@plt+0x2a64>
  403e80:	mov	x0, x24
  403e84:	mov	w1, w9
  403e88:	str	w9, [sp, #28]
  403e8c:	bl	401420 <strchr@plt>
  403e90:	ldr	w9, [sp, #28]
  403e94:	cbz	x0, 403aa4 <feof@plt+0x2434>
  403e98:	add	x8, x21, #0x1
  403e9c:	str	x8, [x26]
  403ea0:	stur	x27, [x29, #-40]
  403ea4:	ldrb	w27, [x21]
  403ea8:	mov	x0, x24
  403eac:	stur	x8, [x29, #-8]
  403eb0:	mov	w1, w27
  403eb4:	bl	401420 <strchr@plt>
  403eb8:	ldrb	w8, [x21, #1]
  403ebc:	cbnz	w8, 403ec8 <feof@plt+0x2858>
  403ec0:	add	w22, w22, #0x1
  403ec4:	str	w22, [x19]
  403ec8:	cmp	w27, #0x3a
  403ecc:	b.eq	403f10 <feof@plt+0x28a0>  // b.none
  403ed0:	cbz	x0, 403f10 <feof@plt+0x28a0>
  403ed4:	ldrb	w9, [x0]
  403ed8:	ldrb	w8, [x0, #1]
  403edc:	cmp	w9, #0x57
  403ee0:	b.ne	403f1c <feof@plt+0x28ac>  // b.any
  403ee4:	cmp	w8, #0x3b
  403ee8:	b.ne	403f1c <feof@plt+0x28ac>  // b.any
  403eec:	ldur	x9, [x29, #-8]
  403ef0:	ldrb	w8, [x9]
  403ef4:	cbz	w8, 403f44 <feof@plt+0x28d4>
  403ef8:	add	w8, w22, #0x1
  403efc:	str	x25, [sp, #16]
  403f00:	str	x9, [x19, #16]
  403f04:	stur	w8, [x29, #-28]
  403f08:	str	w8, [x19]
  403f0c:	b	404004 <feof@plt+0x2994>
  403f10:	cbnz	w28, 404130 <feof@plt+0x2ac0>
  403f14:	str	w27, [x19, #8]
  403f18:	b	4040d4 <feof@plt+0x2a64>
  403f1c:	cmp	w8, #0x3a
  403f20:	b.ne	403db0 <feof@plt+0x2740>  // b.any
  403f24:	ldur	x10, [x29, #-8]
  403f28:	ldrb	w9, [x0, #2]
  403f2c:	ldrb	w8, [x10]
  403f30:	cmp	w9, #0x3a
  403f34:	b.ne	403fac <feof@plt+0x293c>  // b.any
  403f38:	cbnz	w8, 403fb0 <feof@plt+0x2940>
  403f3c:	str	xzr, [x19, #16]
  403f40:	b	403fbc <feof@plt+0x294c>
  403f44:	cmp	w22, w23
  403f48:	b.ne	403fec <feof@plt+0x297c>  // b.any
  403f4c:	cbnz	w28, 404328 <feof@plt+0x2cb8>
  403f50:	str	w27, [x19, #8]
  403f54:	b	404200 <feof@plt+0x2b90>
  403f58:	cmp	w9, #0x1
  403f5c:	ldr	x20, [sp, #40]
  403f60:	ldur	w9, [x29, #-44]
  403f64:	b.ne	403f80 <feof@plt+0x2910>  // b.any
  403f68:	cmp	w8, w23
  403f6c:	b.ge	4041e4 <feof@plt+0x2b74>  // b.tcont
  403f70:	add	w9, w22, #0x2
  403f74:	str	w9, [x19]
  403f78:	ldr	x8, [x25, x8, lsl #3]
  403f7c:	b	403e24 <feof@plt+0x27b4>
  403f80:	mov	x0, x21
  403f84:	bl	401380 <strlen@plt>
  403f88:	add	x8, x21, x0
  403f8c:	str	x8, [x20]
  403f90:	cbz	x27, 403f9c <feof@plt+0x292c>
  403f94:	ldur	w8, [x29, #-28]
  403f98:	str	w8, [x27]
  403f9c:	ldr	x8, [x28, #16]
  403fa0:	ldr	w27, [x28, #24]
  403fa4:	cbnz	x8, 4041d8 <feof@plt+0x2b68>
  403fa8:	b	403db0 <feof@plt+0x2740>
  403fac:	cbz	w8, 404164 <feof@plt+0x2af4>
  403fb0:	add	w8, w22, #0x1
  403fb4:	str	x10, [x19, #16]
  403fb8:	str	w8, [x19]
  403fbc:	str	xzr, [x26]
  403fc0:	b	403db0 <feof@plt+0x2740>
  403fc4:	cbnz	w8, 4042f8 <feof@plt+0x2c88>
  403fc8:	ldr	x20, [x19, #32]
  403fcc:	mov	x0, x20
  403fd0:	bl	401380 <strlen@plt>
  403fd4:	add	x8, x20, x0
  403fd8:	str	x8, [x19, #32]
  403fdc:	ldr	w8, [x28, #24]
  403fe0:	mov	w27, #0x3f                  	// #63
  403fe4:	str	w8, [x19, #8]
  403fe8:	b	403db0 <feof@plt+0x2740>
  403fec:	add	w8, w22, #0x1
  403ff0:	str	w8, [x19]
  403ff4:	ldr	x9, [x25, w22, sxtw #3]
  403ff8:	stur	w8, [x29, #-28]
  403ffc:	str	x25, [sp, #16]
  404000:	str	x9, [x19, #16]
  404004:	mov	x25, x9
  404008:	str	x9, [x26]
  40400c:	ldrb	w21, [x25]
  404010:	cbz	w21, 404024 <feof@plt+0x29b4>
  404014:	cmp	w21, #0x3d
  404018:	b.eq	404024 <feof@plt+0x29b4>  // b.none
  40401c:	add	x25, x25, #0x1
  404020:	b	40400c <feof@plt+0x299c>
  404024:	ldr	x27, [x20]
  404028:	cbz	x27, 404124 <feof@plt+0x2ab4>
  40402c:	str	x26, [sp, #40]
  404030:	sub	x26, x25, x9
  404034:	stur	w28, [x29, #-44]
  404038:	str	x24, [sp, #8]
  40403c:	mov	w24, wzr
  404040:	mov	w28, wzr
  404044:	mov	x22, x9
  404048:	and	x8, x26, #0xffffffff
  40404c:	stur	wzr, [x29, #-16]
  404050:	stur	xzr, [x29, #-8]
  404054:	stur	x8, [x29, #-24]
  404058:	mov	x0, x27
  40405c:	mov	x1, x22
  404060:	mov	x2, x26
  404064:	bl	4014d0 <strncmp@plt>
  404068:	cbnz	w0, 4040a0 <feof@plt+0x2a30>
  40406c:	mov	x0, x27
  404070:	bl	401380 <strlen@plt>
  404074:	ldur	x8, [x29, #-24]
  404078:	cmp	x8, x0
  40407c:	b.eq	4040dc <feof@plt+0x2a6c>  // b.none
  404080:	ldur	x8, [x29, #-8]
  404084:	cmp	x8, #0x0
  404088:	csel	x8, x20, x8, eq  // eq = none
  40408c:	stur	x8, [x29, #-8]
  404090:	ldur	w8, [x29, #-16]
  404094:	csinc	w28, w28, wzr, eq  // eq = none
  404098:	csel	w8, w24, w8, eq  // eq = none
  40409c:	stur	w8, [x29, #-16]
  4040a0:	ldr	x27, [x20, #32]!
  4040a4:	add	w24, w24, #0x1
  4040a8:	cbnz	x27, 404058 <feof@plt+0x29e8>
  4040ac:	cbz	w28, 4040f0 <feof@plt+0x2a80>
  4040b0:	ldur	w8, [x29, #-44]
  4040b4:	cbnz	w8, 4042c8 <feof@plt+0x2c58>
  4040b8:	ldur	w21, [x29, #-28]
  4040bc:	mov	x0, x22
  4040c0:	bl	401380 <strlen@plt>
  4040c4:	add	x8, x22, x0
  4040c8:	add	w9, w21, #0x1
  4040cc:	str	x8, [x19, #32]
  4040d0:	str	w9, [x19]
  4040d4:	mov	w27, #0x3f                  	// #63
  4040d8:	b	403db0 <feof@plt+0x2740>
  4040dc:	mov	x27, x20
  4040e0:	ldr	x20, [sp, #8]
  4040e4:	ldr	x26, [sp, #40]
  4040e8:	ldur	w9, [x29, #-44]
  4040ec:	b	404108 <feof@plt+0x2a98>
  4040f0:	ldr	x20, [sp, #8]
  4040f4:	ldr	x26, [sp, #40]
  4040f8:	ldur	w9, [x29, #-44]
  4040fc:	ldur	x27, [x29, #-8]
  404100:	ldur	w24, [x29, #-16]
  404104:	cbz	x27, 404124 <feof@plt+0x2ab4>
  404108:	ldr	w8, [x27, #8]
  40410c:	cbz	w21, 404188 <feof@plt+0x2b18>
  404110:	ldur	x21, [x29, #-40]
  404114:	cbz	w8, 40423c <feof@plt+0x2bcc>
  404118:	add	x8, x25, #0x1
  40411c:	str	x8, [x19, #16]
  404120:	b	4041b4 <feof@plt+0x2b44>
  404124:	str	xzr, [x26]
  404128:	mov	w27, #0x57                  	// #87
  40412c:	b	403db0 <feof@plt+0x2740>
  404130:	ldr	w8, [x19, #44]
  404134:	adrp	x9, 416000 <_ZdlPvm@@Base+0x118c4>
  404138:	ldr	x0, [x9, #704]
  40413c:	ldr	x2, [x25]
  404140:	adrp	x9, 404000 <feof@plt+0x2990>
  404144:	adrp	x10, 404000 <feof@plt+0x2990>
  404148:	add	x9, x9, #0xd0b
  40414c:	add	x10, x10, #0xd25
  404150:	cmp	w8, #0x0
  404154:	csel	x1, x10, x9, eq  // eq = none
  404158:	mov	w3, w27
  40415c:	bl	401390 <fprintf@plt>
  404160:	b	403f14 <feof@plt+0x28a4>
  404164:	cmp	w22, w23
  404168:	b.ne	40427c <feof@plt+0x2c0c>  // b.any
  40416c:	cbnz	w28, 4043ac <feof@plt+0x2d3c>
  404170:	str	w27, [x19, #8]
  404174:	ldrb	w8, [x24]
  404178:	mov	w9, #0x3f                  	// #63
  40417c:	cmp	w8, #0x3a
  404180:	csel	w27, w8, w9, eq  // eq = none
  404184:	b	403fbc <feof@plt+0x294c>
  404188:	ldur	x21, [x29, #-40]
  40418c:	cmp	w8, #0x1
  404190:	b.ne	4041b4 <feof@plt+0x2b44>  // b.any
  404194:	ldur	w10, [x29, #-28]
  404198:	cmp	w10, w23
  40419c:	b.ge	4042ac <feof@plt+0x2c3c>  // b.tcont
  4041a0:	add	w8, w10, #0x1
  4041a4:	str	w8, [x19]
  4041a8:	ldr	x8, [sp, #16]
  4041ac:	ldr	x8, [x8, w10, sxtw #3]
  4041b0:	b	40411c <feof@plt+0x2aac>
  4041b4:	mov	x0, x22
  4041b8:	bl	401380 <strlen@plt>
  4041bc:	add	x8, x22, x0
  4041c0:	str	x8, [x26]
  4041c4:	cbz	x21, 4041cc <feof@plt+0x2b5c>
  4041c8:	str	w24, [x21]
  4041cc:	ldr	x8, [x27, #16]
  4041d0:	ldr	w27, [x27, #24]
  4041d4:	cbz	x8, 403db0 <feof@plt+0x2740>
  4041d8:	str	w27, [x8]
  4041dc:	mov	w27, wzr
  4041e0:	b	403db0 <feof@plt+0x2740>
  4041e4:	cbnz	w9, 404360 <feof@plt+0x2cf0>
  4041e8:	mov	x0, x21
  4041ec:	bl	401380 <strlen@plt>
  4041f0:	add	x8, x21, x0
  4041f4:	str	x8, [x19, #32]
  4041f8:	ldr	w8, [x28, #24]
  4041fc:	str	w8, [x19, #8]
  404200:	ldrb	w8, [x24]
  404204:	cmp	w8, #0x3a
  404208:	mov	w9, #0x3f                  	// #63
  40420c:	csel	w27, w8, w9, eq  // eq = none
  404210:	b	403db0 <feof@plt+0x2740>
  404214:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  404218:	ldr	x0, [x8, #704]
  40421c:	ldr	x2, [x25]
  404220:	cmp	w9, #0x2d
  404224:	b.ne	404290 <feof@plt+0x2c20>  // b.any
  404228:	adrp	x1, 404000 <feof@plt+0x2990>
  40422c:	add	x1, x1, #0xccb
  404230:	mov	x3, x21
  404234:	bl	401390 <fprintf@plt>
  404238:	b	403e60 <feof@plt+0x27f0>
  40423c:	cbnz	w9, 404384 <feof@plt+0x2d14>
  404240:	mov	x0, x22
  404244:	bl	401380 <strlen@plt>
  404248:	add	x8, x22, x0
  40424c:	str	x8, [x26]
  404250:	b	4040d4 <feof@plt+0x2a64>
  404254:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  404258:	ldr	x0, [x8, #704]
  40425c:	ldr	x2, [x25]
  404260:	ldr	x3, [sp, #32]
  404264:	adrp	x1, 404000 <feof@plt+0x2990>
  404268:	add	x1, x1, #0xc2d
  40426c:	bl	401390 <fprintf@plt>
  404270:	ldr	x21, [x19, #32]
  404274:	ldr	w22, [x19]
  404278:	b	403d6c <feof@plt+0x26fc>
  40427c:	add	w8, w22, #0x1
  404280:	str	w8, [x19]
  404284:	ldr	x8, [x25, w22, sxtw #3]
  404288:	str	x8, [x19, #16]
  40428c:	b	403fbc <feof@plt+0x294c>
  404290:	ldr	x8, [sp, #32]
  404294:	adrp	x1, 404000 <feof@plt+0x2990>
  404298:	add	x1, x1, #0xceb
  40429c:	mov	x4, x21
  4042a0:	ldrb	w3, [x8]
  4042a4:	bl	401390 <fprintf@plt>
  4042a8:	b	403e60 <feof@plt+0x27f0>
  4042ac:	cbnz	w9, 4043cc <feof@plt+0x2d5c>
  4042b0:	mov	x0, x22
  4042b4:	bl	401380 <strlen@plt>
  4042b8:	add	x8, x22, x0
  4042bc:	str	x8, [x26]
  4042c0:	ldrb	w8, [x20]
  4042c4:	b	404204 <feof@plt+0x2b94>
  4042c8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  4042cc:	ldr	x9, [sp, #16]
  4042d0:	ldr	x0, [x8, #704]
  4042d4:	ldur	w8, [x29, #-28]
  4042d8:	adrp	x1, 404000 <feof@plt+0x2990>
  4042dc:	ldr	x2, [x9]
  4042e0:	add	x1, x1, #0xd66
  4042e4:	ldr	x3, [x9, w8, sxtw #3]
  4042e8:	bl	401390 <fprintf@plt>
  4042ec:	ldr	x22, [x19, #32]
  4042f0:	ldr	w21, [x19]
  4042f4:	b	4040bc <feof@plt+0x2a4c>
  4042f8:	ldr	x10, [sp, #32]
  4042fc:	adrp	x9, 416000 <_ZdlPvm@@Base+0x118c4>
  404300:	ldr	x0, [x9, #704]
  404304:	ldr	x2, [x25]
  404308:	ldrb	w8, [x10, #1]
  40430c:	cmp	w8, #0x2d
  404310:	b.ne	404348 <feof@plt+0x2cd8>  // b.any
  404314:	ldr	x3, [x28]
  404318:	adrp	x1, 404000 <feof@plt+0x2990>
  40431c:	add	x1, x1, #0xc4b
  404320:	bl	401390 <fprintf@plt>
  404324:	b	403fc8 <feof@plt+0x2958>
  404328:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  40432c:	ldr	x0, [x8, #704]
  404330:	ldr	x2, [x25]
  404334:	adrp	x1, 404000 <feof@plt+0x2990>
  404338:	add	x1, x1, #0xd3f
  40433c:	mov	w3, w27
  404340:	bl	401390 <fprintf@plt>
  404344:	b	403f50 <feof@plt+0x28e0>
  404348:	ldrb	w3, [x10]
  40434c:	ldr	x4, [x28]
  404350:	adrp	x1, 404000 <feof@plt+0x2990>
  404354:	add	x1, x1, #0xc78
  404358:	bl	401390 <fprintf@plt>
  40435c:	b	403fc8 <feof@plt+0x2958>
  404360:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  404364:	ldr	x0, [x8, #704]
  404368:	ldr	x2, [x25]
  40436c:	ldr	x3, [sp, #32]
  404370:	adrp	x1, 404000 <feof@plt+0x2990>
  404374:	add	x1, x1, #0xca5
  404378:	bl	401390 <fprintf@plt>
  40437c:	ldr	x21, [x20]
  404380:	b	4041e8 <feof@plt+0x2b78>
  404384:	ldr	x9, [sp, #16]
  404388:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  40438c:	ldr	x0, [x8, #704]
  404390:	ldr	x3, [x27]
  404394:	ldr	x2, [x9]
  404398:	adrp	x1, 404000 <feof@plt+0x2990>
  40439c:	add	x1, x1, #0xd87
  4043a0:	bl	401390 <fprintf@plt>
  4043a4:	ldr	x22, [x26]
  4043a8:	b	404240 <feof@plt+0x2bd0>
  4043ac:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  4043b0:	ldr	x0, [x8, #704]
  4043b4:	ldr	x2, [x25]
  4043b8:	adrp	x1, 404000 <feof@plt+0x2990>
  4043bc:	add	x1, x1, #0xd3f
  4043c0:	mov	w3, w27
  4043c4:	bl	401390 <fprintf@plt>
  4043c8:	b	404170 <feof@plt+0x2b00>
  4043cc:	ldr	x9, [sp, #16]
  4043d0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  4043d4:	ldr	x0, [x8, #704]
  4043d8:	adrp	x1, 404000 <feof@plt+0x2990>
  4043dc:	ldr	x2, [x9]
  4043e0:	add	x9, x9, w10, sxtw #3
  4043e4:	ldur	x3, [x9, #-8]
  4043e8:	add	x1, x1, #0xca5
  4043ec:	bl	401390 <fprintf@plt>
  4043f0:	ldr	x22, [x26]
  4043f4:	b	4042b0 <feof@plt+0x2c40>
  4043f8:	ldp	w9, w11, [x1, #48]
  4043fc:	ldr	w8, [x1]
  404400:	sxtw	x10, w11
  404404:	cmp	w8, w11
  404408:	b.le	4044a4 <feof@plt+0x2e34>
  40440c:	cmp	w9, w11
  404410:	b.ge	4044a4 <feof@plt+0x2e34>  // b.tcont
  404414:	add	x11, x0, x10, lsl #3
  404418:	mov	w12, w9
  40441c:	mov	w13, w8
  404420:	sub	w14, w13, w10
  404424:	sub	w15, w10, w12
  404428:	cmp	w14, w15
  40442c:	b.le	404464 <feof@plt+0x2df4>
  404430:	cmp	w15, #0x1
  404434:	sub	w13, w13, w15
  404438:	b.lt	404494 <feof@plt+0x2e24>  // b.tstop
  40443c:	mov	w14, w15
  404440:	add	x15, x0, w13, sxtw #3
  404444:	add	x16, x0, w12, sxtw #3
  404448:	ldr	x17, [x15]
  40444c:	ldr	x18, [x16]
  404450:	subs	x14, x14, #0x1
  404454:	str	x17, [x16], #8
  404458:	str	x18, [x15], #8
  40445c:	b.ne	404448 <feof@plt+0x2dd8>  // b.any
  404460:	b	404494 <feof@plt+0x2e24>
  404464:	cmp	w14, #0x1
  404468:	b.lt	404490 <feof@plt+0x2e20>  // b.tstop
  40446c:	sub	w15, w13, w10
  404470:	add	x16, x0, w12, sxtw #3
  404474:	mov	x17, x11
  404478:	ldr	x18, [x17]
  40447c:	ldr	x2, [x16]
  404480:	subs	x15, x15, #0x1
  404484:	str	x18, [x16], #8
  404488:	str	x2, [x17], #8
  40448c:	b.ne	404478 <feof@plt+0x2e08>  // b.any
  404490:	add	w12, w12, w14
  404494:	cmp	w13, w10
  404498:	b.le	4044a4 <feof@plt+0x2e34>
  40449c:	cmp	w10, w12
  4044a0:	b.gt	404420 <feof@plt+0x2db0>
  4044a4:	sub	w9, w9, w10
  4044a8:	add	w9, w9, w8
  4044ac:	stp	w9, w8, [x1, #48]
  4044b0:	ret
  4044b4:	stp	x29, x30, [sp, #-32]!
  4044b8:	stp	x20, x19, [sp, #16]
  4044bc:	adrp	x20, 416000 <_ZdlPvm@@Base+0x118c4>
  4044c0:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  4044c4:	ldr	w9, [x20, #656]
  4044c8:	ldr	w8, [x8, #660]
  4044cc:	adrp	x19, 416000 <_ZdlPvm@@Base+0x118c4>
  4044d0:	add	x19, x19, #0xdf0
  4044d4:	mov	x7, x19
  4044d8:	mov	x29, sp
  4044dc:	stp	w9, w8, [x19]
  4044e0:	bl	4039f8 <feof@plt+0x2388>
  4044e4:	ldr	w8, [x19]
  4044e8:	ldr	x9, [x19, #16]
  4044ec:	ldr	w11, [x19, #8]
  4044f0:	adrp	x10, 416000 <_ZdlPvm@@Base+0x118c4>
  4044f4:	str	w8, [x20, #656]
  4044f8:	ldp	x20, x19, [sp, #16]
  4044fc:	adrp	x12, 416000 <_ZdlPvm@@Base+0x118c4>
  404500:	str	x9, [x10, #3680]
  404504:	str	w11, [x12, #664]
  404508:	ldp	x29, x30, [sp], #32
  40450c:	ret
  404510:	stp	x29, x30, [sp, #-32]!
  404514:	stp	x20, x19, [sp, #16]
  404518:	adrp	x20, 416000 <_ZdlPvm@@Base+0x118c4>
  40451c:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  404520:	ldr	w9, [x20, #656]
  404524:	ldr	w8, [x8, #660]
  404528:	adrp	x19, 416000 <_ZdlPvm@@Base+0x118c4>
  40452c:	add	x19, x19, #0xdf0
  404530:	mov	w6, #0x1                   	// #1
  404534:	mov	x3, xzr
  404538:	mov	x4, xzr
  40453c:	mov	w5, wzr
  404540:	mov	x7, x19
  404544:	mov	x29, sp
  404548:	stp	w9, w8, [x19]
  40454c:	bl	4039f8 <feof@plt+0x2388>
  404550:	ldr	w8, [x19]
  404554:	ldr	x9, [x19, #16]
  404558:	ldr	w11, [x19, #8]
  40455c:	adrp	x10, 416000 <_ZdlPvm@@Base+0x118c4>
  404560:	str	w8, [x20, #656]
  404564:	ldp	x20, x19, [sp, #16]
  404568:	adrp	x12, 416000 <_ZdlPvm@@Base+0x118c4>
  40456c:	str	x9, [x10, #3680]
  404570:	str	w11, [x12, #664]
  404574:	ldp	x29, x30, [sp], #32
  404578:	ret
  40457c:	mov	w5, wzr
  404580:	mov	w6, wzr
  404584:	b	4044b4 <feof@plt+0x2e44>
  404588:	mov	x7, x5
  40458c:	mov	w5, wzr
  404590:	mov	w6, wzr
  404594:	b	4039f8 <feof@plt+0x2388>
  404598:	mov	w5, #0x1                   	// #1
  40459c:	mov	w6, wzr
  4045a0:	b	4044b4 <feof@plt+0x2e44>
  4045a4:	mov	x7, x5
  4045a8:	mov	w5, #0x1                   	// #1
  4045ac:	mov	w6, wzr
  4045b0:	b	4039f8 <feof@plt+0x2388>
  4045b4:	mov	w8, w0
  4045b8:	tbnz	w0, #31, 404600 <feof@plt+0x2f90>
  4045bc:	adrp	x0, 416000 <_ZdlPvm@@Base+0x118c4>
  4045c0:	mov	w9, #0x6667                	// #26215
  4045c4:	add	x0, x0, #0xe3c
  4045c8:	movk	w9, #0x6666, lsl #16
  4045cc:	mov	w10, #0xa                   	// #10
  4045d0:	smull	x11, w8, w9
  4045d4:	lsr	x13, x11, #63
  4045d8:	asr	x11, x11, #34
  4045dc:	add	w11, w11, w13
  4045e0:	add	w12, w8, #0x9
  4045e4:	msub	w8, w11, w10, w8
  4045e8:	add	w8, w8, #0x30
  4045ec:	cmp	w12, #0x12
  4045f0:	strb	w8, [x0, #-1]!
  4045f4:	mov	w8, w11
  4045f8:	b.hi	4045d0 <feof@plt+0x2f60>  // b.pmore
  4045fc:	ret
  404600:	adrp	x0, 416000 <_ZdlPvm@@Base+0x118c4>
  404604:	mov	w9, #0x6667                	// #26215
  404608:	add	x0, x0, #0xe3b
  40460c:	movk	w9, #0x6666, lsl #16
  404610:	mov	w10, #0xa                   	// #10
  404614:	smull	x11, w8, w9
  404618:	lsr	x13, x11, #63
  40461c:	asr	x11, x11, #34
  404620:	neg	w12, w8
  404624:	add	w11, w11, w13
  404628:	madd	w12, w11, w10, w12
  40462c:	add	w8, w8, #0x9
  404630:	add	w12, w12, #0x30
  404634:	cmp	w8, #0x12
  404638:	strb	w12, [x0], #-1
  40463c:	mov	w8, w11
  404640:	b.hi	404614 <feof@plt+0x2fa4>  // b.pmore
  404644:	mov	w8, #0x2d                  	// #45
  404648:	strb	w8, [x0]
  40464c:	ret
  404650:	mov	w8, w0
  404654:	adrp	x0, 416000 <_ZdlPvm@@Base+0x118c4>
  404658:	mov	w9, #0xcccd                	// #52429
  40465c:	add	x0, x0, #0xe51
  404660:	movk	w9, #0xcccc, lsl #16
  404664:	mov	w10, #0xa                   	// #10
  404668:	umull	x11, w8, w9
  40466c:	lsr	x11, x11, #35
  404670:	msub	w12, w11, w10, w8
  404674:	orr	w12, w12, #0x30
  404678:	cmp	w8, #0x9
  40467c:	strb	w12, [x0, #-1]!
  404680:	mov	w8, w11
  404684:	b.hi	404668 <feof@plt+0x2ff8>  // b.pmore
  404688:	ret

000000000040468c <_Znwm@@Base>:
  40468c:	stp	x29, x30, [sp, #-32]!
  404690:	str	x19, [sp, #16]
  404694:	mov	x29, sp
  404698:	and	x8, x0, #0xffffffff
  40469c:	cmp	x0, #0x0
  4046a0:	csinc	x0, x8, xzr, ne  // ne = any
  4046a4:	bl	4015b0 <malloc@plt>
  4046a8:	cbz	x0, 4046b8 <_Znwm@@Base+0x2c>
  4046ac:	ldr	x19, [sp, #16]
  4046b0:	ldp	x29, x30, [sp], #32
  4046b4:	ret
  4046b8:	adrp	x8, 416000 <_ZdlPvm@@Base+0x118c4>
  4046bc:	ldr	x19, [x8, #3672]
  4046c0:	cbz	x19, 4046f0 <_Znwm@@Base+0x64>
  4046c4:	mov	x0, x19
  4046c8:	bl	401380 <strlen@plt>
  4046cc:	mov	x2, x0
  4046d0:	mov	w0, #0x2                   	// #2
  4046d4:	mov	x1, x19
  4046d8:	bl	4015a0 <write@plt>
  4046dc:	adrp	x1, 404000 <feof@plt+0x2990>
  4046e0:	add	x1, x1, #0xb97
  4046e4:	mov	w0, #0x2                   	// #2
  4046e8:	mov	w2, #0x2                   	// #2
  4046ec:	bl	4015a0 <write@plt>
  4046f0:	adrp	x0, 404000 <feof@plt+0x2990>
  4046f4:	add	x0, x0, #0xdc5
  4046f8:	bl	404704 <_Znwm@@Base+0x78>
  4046fc:	mov	w0, #0xffffffff            	// #-1
  404700:	bl	401430 <_exit@plt>
  404704:	stp	x29, x30, [sp, #-32]!
  404708:	str	x19, [sp, #16]
  40470c:	mov	x29, sp
  404710:	mov	x19, x0
  404714:	bl	401380 <strlen@plt>
  404718:	mov	x1, x19
  40471c:	ldr	x19, [sp, #16]
  404720:	mov	x2, x0
  404724:	mov	w0, #0x2                   	// #2
  404728:	ldp	x29, x30, [sp], #32
  40472c:	b	4015a0 <write@plt>

0000000000404730 <_ZdlPv@@Base>:
  404730:	cbz	x0, 404738 <_ZdlPv@@Base+0x8>
  404734:	b	4013f0 <free@plt>
  404738:	ret

000000000040473c <_ZdlPvm@@Base>:
  40473c:	cbz	x0, 404744 <_ZdlPvm@@Base+0x8>
  404740:	b	4013f0 <free@plt>
  404744:	ret
  404748:	cbz	x0, 404778 <_ZdlPvm@@Base+0x3c>
  40474c:	stp	x29, x30, [sp, #-32]!
  404750:	str	x19, [sp, #16]
  404754:	mov	x29, sp
  404758:	mov	x19, x0
  40475c:	bl	401380 <strlen@plt>
  404760:	add	x0, x0, #0x1
  404764:	bl	4015b0 <malloc@plt>
  404768:	mov	x1, x19
  40476c:	bl	401460 <strcpy@plt>
  404770:	ldr	x19, [sp, #16]
  404774:	ldp	x29, x30, [sp], #32
  404778:	ret
  40477c:	nop
  404780:	stp	x29, x30, [sp, #-64]!
  404784:	mov	x29, sp
  404788:	stp	x19, x20, [sp, #16]
  40478c:	adrp	x20, 415000 <_ZdlPvm@@Base+0x108c4>
  404790:	add	x20, x20, #0xdc0
  404794:	stp	x21, x22, [sp, #32]
  404798:	adrp	x21, 415000 <_ZdlPvm@@Base+0x108c4>
  40479c:	add	x21, x21, #0xda8
  4047a0:	sub	x20, x20, x21
  4047a4:	mov	w22, w0
  4047a8:	stp	x23, x24, [sp, #48]
  4047ac:	mov	x23, x1
  4047b0:	mov	x24, x2
  4047b4:	bl	4012e0 <_Znam@plt-0x40>
  4047b8:	cmp	xzr, x20, asr #3
  4047bc:	b.eq	4047e8 <_ZdlPvm@@Base+0xac>  // b.none
  4047c0:	asr	x20, x20, #3
  4047c4:	mov	x19, #0x0                   	// #0
  4047c8:	ldr	x3, [x21, x19, lsl #3]
  4047cc:	mov	x2, x24
  4047d0:	add	x19, x19, #0x1
  4047d4:	mov	x1, x23
  4047d8:	mov	w0, w22
  4047dc:	blr	x3
  4047e0:	cmp	x20, x19
  4047e4:	b.ne	4047c8 <_ZdlPvm@@Base+0x8c>  // b.any
  4047e8:	ldp	x19, x20, [sp, #16]
  4047ec:	ldp	x21, x22, [sp, #32]
  4047f0:	ldp	x23, x24, [sp, #48]
  4047f4:	ldp	x29, x30, [sp], #64
  4047f8:	ret
  4047fc:	nop
  404800:	ret

Disassembly of section .fini:

0000000000404804 <.fini>:
  404804:	stp	x29, x30, [sp, #-16]!
  404808:	mov	x29, sp
  40480c:	ldp	x29, x30, [sp], #16
  404810:	ret
