// Copyright (C) 2022  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.0 Build 915 10/25/2022 SC Standard Edition"

// DATE "01/22/2024 18:34:56"

// 
// Device: Altera 10CL010YU256C8G Package UFBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	i_clk50MHz,
	i_rstn,
	o_led,
	o_csn0,
	o_clk,
	o_clkn,
	io_dq,
	io_rwds,
	o_resetn,
	o_csn1,
	o_tx,
	i_rx,
	i_clk_lvds,
	o_lvds_tx,
	i_lvds_rx);
input 	i_clk50MHz;
input 	i_rstn;
output 	[3:0] o_led;
output 	o_csn0;
output 	o_clk;
output 	o_clkn;
output 	[7:0] io_dq;
output 	io_rwds;
output 	o_resetn;
output 	o_csn1;
output 	[1:0] o_tx;
input 	[1:0] i_rx;
input 	i_clk_lvds;
output 	o_lvds_tx;
input 	i_lvds_rx;

// Design Ports Information
// o_led[0]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_led[1]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_led[2]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_led[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_csn0	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// o_clk	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// o_clkn	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// o_resetn	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// o_csn1	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// o_tx[0]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// o_tx[1]	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// i_rx[0]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_rx[1]	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_clk_lvds	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// io_dq[0]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// io_dq[1]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// io_dq[2]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// io_dq[3]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// io_dq[4]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// io_dq[5]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// io_dq[6]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// io_dq[7]	=>  Location: PIN_P8,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// io_rwds	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: 2mA
// i_lvds_rx	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// i_rstn	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// i_clk50MHz	=>  Location: PIN_E2,	 I/O Standard: 3.3-V LVCMOS,	 Current Strength: Default
// o_lvds_tx	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \i_rx[0]~input_o ;
wire \i_rx[1]~input_o ;
wire \i_clk_lvds~input_o ;
wire \io_dq[0]~input_o ;
wire \io_dq[1]~input_o ;
wire \io_dq[2]~input_o ;
wire \io_dq[3]~input_o ;
wire \io_dq[4]~input_o ;
wire \io_dq[5]~input_o ;
wire \io_dq[6]~input_o ;
wire \io_dq[7]~input_o ;
wire \io_rwds~input_o ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \i_clk50MHz~input_o ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_fbout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ;
wire \i_rstn~input_o ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|dffe4~feeder_combout ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|dffe4~q ;
wire \serdes_inst|tx_data[0]~27_combout ;
wire \serdes_inst|tx_data[1]~9_combout ;
wire \serdes_inst|tx_data[1]~10 ;
wire \serdes_inst|tx_data[2]~11_combout ;
wire \serdes_inst|tx_data[2]~12 ;
wire \serdes_inst|tx_data[3]~13_combout ;
wire \serdes_inst|tx_data[3]~14 ;
wire \serdes_inst|tx_data[4]~15_combout ;
wire \serdes_inst|tx_data[4]~16 ;
wire \serdes_inst|tx_data[5]~17_combout ;
wire \serdes_inst|tx_data[5]~18 ;
wire \serdes_inst|tx_data[6]~19_combout ;
wire \serdes_inst|tx_data[6]~20 ;
wire \serdes_inst|tx_data[7]~21_combout ;
wire \serdes_inst|tx_data[7]~22 ;
wire \serdes_inst|tx_data[8]~23_combout ;
wire \serdes_inst|tx_data[8]~24 ;
wire \serdes_inst|tx_data[9]~25_combout ;
wire \serdes_inst|tx_data[9]~_wirecell_combout ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ;
wire \serdes_inst|tx_data[7]~_wirecell_combout ;
wire \serdes_inst|tx_data[5]~_wirecell_combout ;
wire \serdes_inst|tx_data[4]~_wirecell_combout ;
wire \serdes_inst|tx_data[3]~_wirecell_combout ;
wire \serdes_inst|tx_data[1]~_wirecell_combout ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a1 ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~4_combout ;
wire \serdes_inst|state.R_IDLE~feeder_combout ;
wire \serdes_inst|state.R_IDLE~q ;
wire \serdes_inst|r_wait_cnt_next[0]~2_combout ;
wire \serdes_inst|r_wait_cnt_next[1]~1_combout ;
wire \serdes_inst|r_wait_cnt_next[2]~0_combout ;
wire \serdes_inst|Selector1~0_combout ;
wire \serdes_inst|state.R_WAIT~q ;
wire \serdes_inst|next_state.R_COMPAIRE~0_combout ;
wire \serdes_inst|state.R_COMPAIRE~q ;
wire \serdes_inst|r_error_counter[0]~15_combout ;
wire \serdes_inst|r_error_counter[1]~5_combout ;
wire \serdes_inst|r_error_counter[1]~6 ;
wire \serdes_inst|r_error_counter[2]~7_combout ;
wire \serdes_inst|r_error_counter[2]~8 ;
wire \serdes_inst|r_error_counter[3]~9_combout ;
wire \serdes_inst|r_error_counter[3]~10 ;
wire \serdes_inst|r_error_counter[4]~11_combout ;
wire \serdes_inst|r_error_counter[4]~12 ;
wire \serdes_inst|r_error_counter[5]~13_combout ;
wire \serdes_inst|state.R_READY~0_combout ;
wire \serdes_inst|state.R_READY~q ;
wire \serdes_inst|succes_i~q ;
wire \serdes_inst|tx_data_gate[8]~0_combout ;
wire \serdes_inst|tx_data_gate[9]~1_combout ;
wire \i_lvds_rx~input_o ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder_combout ;
wire \serdes_inst|Equal0~0_combout ;
wire \serdes_inst|tx_data_gate[7]~3_combout ;
wire \serdes_inst|tx_data_gate[6]~2_combout ;
wire \serdes_inst|Equal0~5_combout ;
wire \serdes_inst|tx_data_gate[4]~9_combout ;
wire \serdes_inst|tx_data_gate[5]~8_combout ;
wire \serdes_inst|Equal0~4_combout ;
wire \serdes_inst|tx_data_gate[0]~5_combout ;
wire \serdes_inst|tx_data_gate[1]~4_combout ;
wire \serdes_inst|Equal0~1_combout ;
wire \serdes_inst|tx_data_gate[3]~6_combout ;
wire \serdes_inst|tx_data_gate[2]~7_combout ;
wire \serdes_inst|Equal0~2_combout ;
wire \serdes_inst|Equal0~3_combout ;
wire \serdes_inst|Equal0~6_combout ;
wire \serdes_inst|Selector3~0_combout ;
wire \serdes_inst|state.R_ERROR~q ;
wire \serdes_inst|Selector0~0_combout ;
wire \serdes_inst|state.R_PULSE~q ;
wire \serdes_inst|rx_data_align~feeder_combout ;
wire \serdes_inst|rx_data_align~q ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~q ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0~q ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip~combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout ;
wire \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder_combout ;
wire \serdes_inst|Equal1~0_combout ;
wire \serdes_inst|tx_test_state.TX_TEST_PROCEED~0_combout ;
wire \serdes_inst|tx_test_state.TX_TEST_PROCEED~q ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a2 ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a3 ;
wire \serdes_inst|Equal1~4_combout ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a4 ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a5 ;
wire \serdes_inst|Equal1~3_combout ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a9 ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a8 ;
wire \serdes_inst|Equal1~1_combout ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a7 ;
wire \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a6 ;
wire \serdes_inst|Equal1~2_combout ;
wire \serdes_inst|Equal1~5_combout ;
wire \serdes_inst|test_error_counter[0]~3_combout ;
wire \serdes_inst|test_error_counter[1]~4_combout ;
wire \serdes_inst|test_error_counter[0]~6_combout ;
wire \serdes_inst|test_error_counter[1]~5 ;
wire \serdes_inst|test_error_counter[2]~7_combout ;
wire \serdes_inst|test_error_counter[2]~8 ;
wire \serdes_inst|test_error_counter[3]~9_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~4_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout ;
wire \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg ;
wire [4:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg ;
wire [0:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout ;
wire [4:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg ;
wire [5:0] \serdes_inst|r_error_counter ;
wire [4:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg ;
wire [2:0] \serdes_inst|r_wait_cnt ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout ;
wire [2:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a ;
wire [4:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a ;
wire [2:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout ;
wire [2:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a ;
wire [9:0] \serdes_inst|lvds_tx_in ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout ;
wire [2:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout ;
wire [2:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout ;
wire [2:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout ;
wire [2:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a ;
wire [4:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a ;
wire [3:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a ;
wire [3:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit ;
wire [1:0] \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit ;
wire [0:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout ;
wire [4:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a ;
wire [9:0] \serdes_inst|tx_data ;
wire [0:0] \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_reg_bit ;
wire [0:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout ;
wire [9:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg ;
wire [15:0] \serdes_inst|test_error_counter ;
wire [0:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout ;
wire [0:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout ;
wire [0:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout ;
wire [0:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout ;
wire [0:0] \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout ;

wire [4:0] \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus ;
wire [35:0] \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ;

assign \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [0];
assign \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [1];
assign \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk [2] = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [2];
assign \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk [3] = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [3];
assign \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_clk [4] = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus [4];

assign \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  = \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [0];
assign \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a1  = \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [1];
assign \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a2  = \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [2];
assign \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a3  = \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [3];
assign \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a4  = \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [4];
assign \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a5  = \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [5];
assign \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a6  = \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [6];
assign \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a7  = \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [7];
assign \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a8  = \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [8];
assign \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a9  = \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus [9];

// Location: IOOBUF_X34_Y10_N2
cyclone10lp_io_obuf \o_led[0]~output (
	.i(\serdes_inst|test_error_counter [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_led[0]),
	.obar());
// synopsys translate_off
defparam \o_led[0]~output .bus_hold = "false";
defparam \o_led[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y20_N16
cyclone10lp_io_obuf \o_led[1]~output (
	.i(\serdes_inst|test_error_counter [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_led[1]),
	.obar());
// synopsys translate_off
defparam \o_led[1]~output .bus_hold = "false";
defparam \o_led[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cyclone10lp_io_obuf \o_led[2]~output (
	.i(\serdes_inst|test_error_counter [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_led[2]),
	.obar());
// synopsys translate_off
defparam \o_led[2]~output .bus_hold = "false";
defparam \o_led[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N2
cyclone10lp_io_obuf \o_led[3]~output (
	.i(\serdes_inst|test_error_counter [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_led[3]),
	.obar());
// synopsys translate_off
defparam \o_led[3]~output .bus_hold = "false";
defparam \o_led[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cyclone10lp_io_obuf \o_csn0~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_csn0),
	.obar());
// synopsys translate_off
defparam \o_csn0~output .bus_hold = "false";
defparam \o_csn0~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N23
cyclone10lp_io_obuf \o_clk~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_clk),
	.obar());
// synopsys translate_off
defparam \o_clk~output .bus_hold = "false";
defparam \o_clk~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cyclone10lp_io_obuf \o_clkn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_clkn),
	.obar());
// synopsys translate_off
defparam \o_clkn~output .bus_hold = "false";
defparam \o_clkn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N9
cyclone10lp_io_obuf \o_resetn~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_resetn),
	.obar());
// synopsys translate_off
defparam \o_resetn~output .bus_hold = "false";
defparam \o_resetn~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N9
cyclone10lp_io_obuf \o_csn1~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_csn1),
	.obar());
// synopsys translate_off
defparam \o_csn1~output .bus_hold = "false";
defparam \o_csn1~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
cyclone10lp_io_obuf \o_tx[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_tx[0]),
	.obar());
// synopsys translate_off
defparam \o_tx[0]~output .bus_hold = "false";
defparam \o_tx[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y4_N16
cyclone10lp_io_obuf \o_tx[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_tx[1]),
	.obar());
// synopsys translate_off
defparam \o_tx[1]~output .bus_hold = "false";
defparam \o_tx[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N2
cyclone10lp_io_obuf \io_dq[0]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_dq[0]),
	.obar());
// synopsys translate_off
defparam \io_dq[0]~output .bus_hold = "false";
defparam \io_dq[0]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cyclone10lp_io_obuf \io_dq[1]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_dq[1]),
	.obar());
// synopsys translate_off
defparam \io_dq[1]~output .bus_hold = "false";
defparam \io_dq[1]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X9_Y0_N2
cyclone10lp_io_obuf \io_dq[2]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_dq[2]),
	.obar());
// synopsys translate_off
defparam \io_dq[2]~output .bus_hold = "false";
defparam \io_dq[2]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N16
cyclone10lp_io_obuf \io_dq[3]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_dq[3]),
	.obar());
// synopsys translate_off
defparam \io_dq[3]~output .bus_hold = "false";
defparam \io_dq[3]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X11_Y0_N23
cyclone10lp_io_obuf \io_dq[4]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_dq[4]),
	.obar());
// synopsys translate_off
defparam \io_dq[4]~output .bus_hold = "false";
defparam \io_dq[4]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X13_Y0_N23
cyclone10lp_io_obuf \io_dq[5]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_dq[5]),
	.obar());
// synopsys translate_off
defparam \io_dq[5]~output .bus_hold = "false";
defparam \io_dq[5]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclone10lp_io_obuf \io_dq[6]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_dq[6]),
	.obar());
// synopsys translate_off
defparam \io_dq[6]~output .bus_hold = "false";
defparam \io_dq[6]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cyclone10lp_io_obuf \io_dq[7]~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_dq[7]),
	.obar());
// synopsys translate_off
defparam \io_dq[7]~output .bus_hold = "false";
defparam \io_dq[7]~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N2
cyclone10lp_io_obuf \io_rwds~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(io_rwds),
	.obar());
// synopsys translate_off
defparam \io_rwds~output .bus_hold = "false";
defparam \io_rwds~output .open_drain_output = "true";
// synopsys translate_on

// Location: IOOBUF_X34_Y5_N16
cyclone10lp_io_obuf \o_lvds_tx~output (
	.i(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_lvds_tx),
	.obar());
// synopsys translate_off
defparam \o_lvds_tx~output .bus_hold = "false";
defparam \o_lvds_tx~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N1
cyclone10lp_io_ibuf \i_clk50MHz~input (
	.i(i_clk50MHz),
	.ibar(gnd),
	.o(\i_clk50MHz~input_o ));
// synopsys translate_off
defparam \i_clk50MHz~input .bus_hold = "false";
defparam \i_clk50MHz~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLL_1
cyclone10lp_pll \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll (
	.areset(gnd),
	.pfdena(vcc),
	.fbin(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_fbout ),
	.phaseupdown(gnd),
	.phasestep(gnd),
	.scandata(gnd),
	.scanclk(gnd),
	.scanclkena(vcc),
	.configupdate(gnd),
	.clkswitch(gnd),
	.inclk({gnd,\i_clk50MHz~input_o }),
	.phasecounterselect(3'b000),
	.phasedone(),
	.scandataout(),
	.scandone(),
	.activeclock(),
	.locked(),
	.vcooverrange(),
	.vcounderrange(),
	.fbout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|wire_lvds_tx_pll_fbout ),
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll_CLK_bus ),
	.clkbad());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .auto_settings = "false";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .bandwidth_type = "medium";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_high = 2;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_initial = 1;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_low = 2;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_mode = "even";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c0_ph = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_high = 10;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_initial = 1;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_low = 10;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_mode = "even";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_ph = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c1_use_casc_in = "off";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_high = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_initial = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_low = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_mode = "bypass";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_ph = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c2_use_casc_in = "off";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_high = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_initial = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_low = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_mode = "bypass";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_ph = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c3_use_casc_in = "off";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_high = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_initial = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_low = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_mode = "bypass";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_ph = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .c4_use_casc_in = "off";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .charge_pump_current_bits = 1;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_counter = "c0";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_divide_by = 2;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_duty_cycle = 50;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_multiply_by = 5;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk0_phase_shift = "-2000";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_counter = "c1";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_divide_by = 2;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_duty_cycle = 50;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_multiply_by = 1;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk1_phase_shift = "-2000";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_counter = "unused";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_divide_by = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_duty_cycle = 50;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_multiply_by = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk2_phase_shift = "0";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_counter = "unused";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_divide_by = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_duty_cycle = 50;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_multiply_by = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk3_phase_shift = "0";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_counter = "unused";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_divide_by = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_duty_cycle = 50;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_multiply_by = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .clk4_phase_shift = "0";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .compensate_clock = "clock0";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .inclk0_input_frequency = 20000;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .inclk1_input_frequency = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .loop_filter_c_bits = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .loop_filter_r_bits = 27;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .m = 10;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .m_initial = 2;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .m_ph = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .n = 1;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .operation_mode = "normal";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .pfd_max = 200000;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .pfd_min = 3076;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .self_reset_on_loss_lock = "off";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .simulation_type = "functional";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .switch_over_type = "auto";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_center = 1538;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_divide_by = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_frequency_control = "auto";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_max = 3333;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_min = 1538;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_multiply_by = 0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_phase_shift_step = 250;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|lvds_tx_pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G4
cyclone10lp_clkctrl \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl .clock_type = "global clock";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl .ena_register_mode = "falling edge";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N12
cyclone10lp_lcell_comb \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0 (
// Equation(s):
// \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout  = !\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit [0]
// \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT  = CARRY(!\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit [0])

	.dataa(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ),
	.cout(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0 .lut_mask = 16'h5555;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: IOIBUF_X34_Y10_N8
cyclone10lp_io_ibuf \i_rstn~input (
	.i(i_rstn),
	.ibar(gnd),
	.o(\i_rstn~input_o ));
// synopsys translate_off
defparam \i_rstn~input .bus_hold = "false";
defparam \i_rstn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X28_Y9_N13
dffeas \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N14
cyclone10lp_lcell_comb \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1 (
// Equation(s):
// \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout  = (\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit [1] & (!\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT )) # 
// (!\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit [1] & ((\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ) # (GND)))
// \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT  = CARRY((!\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ) # (!\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit [1]))

	.dataa(gnd),
	.datab(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita0~COUT ),
	.combout(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ),
	.cout(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X28_Y9_N15
dffeas \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N16
cyclone10lp_lcell_comb \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~0 (
// Equation(s):
// \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout  = !\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~COUT ),
	.combout(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~0 .lut_mask = 16'h0F0F;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N8
cyclone10lp_lcell_comb \serdes_inst|tx_data_last1_rtl_0|auto_generated|dffe4~feeder (
// Equation(s):
// \serdes_inst|tx_data_last1_rtl_0|auto_generated|dffe4~feeder_combout  = \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr3|counter_comb_bita1~0_combout ),
	.cin(gnd),
	.combout(\serdes_inst|tx_data_last1_rtl_0|auto_generated|dffe4~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|dffe4~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|dffe4~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N9
dffeas \serdes_inst|tx_data_last1_rtl_0|auto_generated|dffe4 (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_last1_rtl_0|auto_generated|dffe4~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data_last1_rtl_0|auto_generated|dffe4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|dffe4 .is_wysiwyg = "true";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|dffe4 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N8
cyclone10lp_lcell_comb \serdes_inst|tx_data[0]~27 (
// Equation(s):
// \serdes_inst|tx_data[0]~27_combout  = !\serdes_inst|tx_data [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serdes_inst|tx_data [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|tx_data[0]~27_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data[0]~27 .lut_mask = 16'h0F0F;
defparam \serdes_inst|tx_data[0]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N9
dffeas \serdes_inst|tx_data[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data[0]~27_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data[0] .is_wysiwyg = "true";
defparam \serdes_inst|tx_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N12
cyclone10lp_lcell_comb \serdes_inst|tx_data[1]~9 (
// Equation(s):
// \serdes_inst|tx_data[1]~9_combout  = (\serdes_inst|tx_data [1] & (!\serdes_inst|tx_data [0] & VCC)) # (!\serdes_inst|tx_data [1] & (\serdes_inst|tx_data [0]))
// \serdes_inst|tx_data[1]~10  = CARRY((!\serdes_inst|tx_data [1] & \serdes_inst|tx_data [0]))

	.dataa(\serdes_inst|tx_data [1]),
	.datab(\serdes_inst|tx_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serdes_inst|tx_data[1]~9_combout ),
	.cout(\serdes_inst|tx_data[1]~10 ));
// synopsys translate_off
defparam \serdes_inst|tx_data[1]~9 .lut_mask = 16'h6644;
defparam \serdes_inst|tx_data[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y9_N13
dffeas \serdes_inst|tx_data[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data[1]~9_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data[1] .is_wysiwyg = "true";
defparam \serdes_inst|tx_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N14
cyclone10lp_lcell_comb \serdes_inst|tx_data[2]~11 (
// Equation(s):
// \serdes_inst|tx_data[2]~11_combout  = (\serdes_inst|tx_data [2] & (!\serdes_inst|tx_data[1]~10 )) # (!\serdes_inst|tx_data [2] & ((\serdes_inst|tx_data[1]~10 ) # (GND)))
// \serdes_inst|tx_data[2]~12  = CARRY((!\serdes_inst|tx_data[1]~10 ) # (!\serdes_inst|tx_data [2]))

	.dataa(gnd),
	.datab(\serdes_inst|tx_data [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|tx_data[1]~10 ),
	.combout(\serdes_inst|tx_data[2]~11_combout ),
	.cout(\serdes_inst|tx_data[2]~12 ));
// synopsys translate_off
defparam \serdes_inst|tx_data[2]~11 .lut_mask = 16'h3C3F;
defparam \serdes_inst|tx_data[2]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N15
dffeas \serdes_inst|tx_data[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data[2]~11_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data[2] .is_wysiwyg = "true";
defparam \serdes_inst|tx_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N16
cyclone10lp_lcell_comb \serdes_inst|tx_data[3]~13 (
// Equation(s):
// \serdes_inst|tx_data[3]~13_combout  = (\serdes_inst|tx_data [3] & (\serdes_inst|tx_data[2]~12  & VCC)) # (!\serdes_inst|tx_data [3] & (!\serdes_inst|tx_data[2]~12 ))
// \serdes_inst|tx_data[3]~14  = CARRY((!\serdes_inst|tx_data [3] & !\serdes_inst|tx_data[2]~12 ))

	.dataa(\serdes_inst|tx_data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|tx_data[2]~12 ),
	.combout(\serdes_inst|tx_data[3]~13_combout ),
	.cout(\serdes_inst|tx_data[3]~14 ));
// synopsys translate_off
defparam \serdes_inst|tx_data[3]~13 .lut_mask = 16'hA505;
defparam \serdes_inst|tx_data[3]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N17
dffeas \serdes_inst|tx_data[3] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data[3]~13_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data[3] .is_wysiwyg = "true";
defparam \serdes_inst|tx_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N18
cyclone10lp_lcell_comb \serdes_inst|tx_data[4]~15 (
// Equation(s):
// \serdes_inst|tx_data[4]~15_combout  = (\serdes_inst|tx_data [4] & ((GND) # (!\serdes_inst|tx_data[3]~14 ))) # (!\serdes_inst|tx_data [4] & (\serdes_inst|tx_data[3]~14  $ (GND)))
// \serdes_inst|tx_data[4]~16  = CARRY((\serdes_inst|tx_data [4]) # (!\serdes_inst|tx_data[3]~14 ))

	.dataa(gnd),
	.datab(\serdes_inst|tx_data [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|tx_data[3]~14 ),
	.combout(\serdes_inst|tx_data[4]~15_combout ),
	.cout(\serdes_inst|tx_data[4]~16 ));
// synopsys translate_off
defparam \serdes_inst|tx_data[4]~15 .lut_mask = 16'h3CCF;
defparam \serdes_inst|tx_data[4]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N19
dffeas \serdes_inst|tx_data[4] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data[4]~15_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data[4] .is_wysiwyg = "true";
defparam \serdes_inst|tx_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N20
cyclone10lp_lcell_comb \serdes_inst|tx_data[5]~17 (
// Equation(s):
// \serdes_inst|tx_data[5]~17_combout  = (\serdes_inst|tx_data [5] & (\serdes_inst|tx_data[4]~16  & VCC)) # (!\serdes_inst|tx_data [5] & (!\serdes_inst|tx_data[4]~16 ))
// \serdes_inst|tx_data[5]~18  = CARRY((!\serdes_inst|tx_data [5] & !\serdes_inst|tx_data[4]~16 ))

	.dataa(gnd),
	.datab(\serdes_inst|tx_data [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|tx_data[4]~16 ),
	.combout(\serdes_inst|tx_data[5]~17_combout ),
	.cout(\serdes_inst|tx_data[5]~18 ));
// synopsys translate_off
defparam \serdes_inst|tx_data[5]~17 .lut_mask = 16'hC303;
defparam \serdes_inst|tx_data[5]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N21
dffeas \serdes_inst|tx_data[5] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data[5]~17_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data[5] .is_wysiwyg = "true";
defparam \serdes_inst|tx_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N22
cyclone10lp_lcell_comb \serdes_inst|tx_data[6]~19 (
// Equation(s):
// \serdes_inst|tx_data[6]~19_combout  = (\serdes_inst|tx_data [6] & (!\serdes_inst|tx_data[5]~18 )) # (!\serdes_inst|tx_data [6] & ((\serdes_inst|tx_data[5]~18 ) # (GND)))
// \serdes_inst|tx_data[6]~20  = CARRY((!\serdes_inst|tx_data[5]~18 ) # (!\serdes_inst|tx_data [6]))

	.dataa(\serdes_inst|tx_data [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|tx_data[5]~18 ),
	.combout(\serdes_inst|tx_data[6]~19_combout ),
	.cout(\serdes_inst|tx_data[6]~20 ));
// synopsys translate_off
defparam \serdes_inst|tx_data[6]~19 .lut_mask = 16'h5A5F;
defparam \serdes_inst|tx_data[6]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N23
dffeas \serdes_inst|tx_data[6] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data[6]~19_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data[6] .is_wysiwyg = "true";
defparam \serdes_inst|tx_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N24
cyclone10lp_lcell_comb \serdes_inst|tx_data[7]~21 (
// Equation(s):
// \serdes_inst|tx_data[7]~21_combout  = (\serdes_inst|tx_data [7] & (\serdes_inst|tx_data[6]~20  & VCC)) # (!\serdes_inst|tx_data [7] & (!\serdes_inst|tx_data[6]~20 ))
// \serdes_inst|tx_data[7]~22  = CARRY((!\serdes_inst|tx_data [7] & !\serdes_inst|tx_data[6]~20 ))

	.dataa(gnd),
	.datab(\serdes_inst|tx_data [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|tx_data[6]~20 ),
	.combout(\serdes_inst|tx_data[7]~21_combout ),
	.cout(\serdes_inst|tx_data[7]~22 ));
// synopsys translate_off
defparam \serdes_inst|tx_data[7]~21 .lut_mask = 16'hC303;
defparam \serdes_inst|tx_data[7]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N25
dffeas \serdes_inst|tx_data[7] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data[7]~21_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data[7] .is_wysiwyg = "true";
defparam \serdes_inst|tx_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N26
cyclone10lp_lcell_comb \serdes_inst|tx_data[8]~23 (
// Equation(s):
// \serdes_inst|tx_data[8]~23_combout  = (\serdes_inst|tx_data [8] & (!\serdes_inst|tx_data[7]~22 )) # (!\serdes_inst|tx_data [8] & ((\serdes_inst|tx_data[7]~22 ) # (GND)))
// \serdes_inst|tx_data[8]~24  = CARRY((!\serdes_inst|tx_data[7]~22 ) # (!\serdes_inst|tx_data [8]))

	.dataa(\serdes_inst|tx_data [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|tx_data[7]~22 ),
	.combout(\serdes_inst|tx_data[8]~23_combout ),
	.cout(\serdes_inst|tx_data[8]~24 ));
// synopsys translate_off
defparam \serdes_inst|tx_data[8]~23 .lut_mask = 16'h5A5F;
defparam \serdes_inst|tx_data[8]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N27
dffeas \serdes_inst|tx_data[8] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data[8]~23_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data[8] .is_wysiwyg = "true";
defparam \serdes_inst|tx_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N28
cyclone10lp_lcell_comb \serdes_inst|tx_data[9]~25 (
// Equation(s):
// \serdes_inst|tx_data[9]~25_combout  = \serdes_inst|tx_data[8]~24  $ (!\serdes_inst|tx_data [9])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|tx_data [9]),
	.cin(\serdes_inst|tx_data[8]~24 ),
	.combout(\serdes_inst|tx_data[9]~25_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data[9]~25 .lut_mask = 16'hF00F;
defparam \serdes_inst|tx_data[9]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y9_N29
dffeas \serdes_inst|tx_data[9] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data[9]~25_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data[9] .is_wysiwyg = "true";
defparam \serdes_inst|tx_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N0
cyclone10lp_lcell_comb \serdes_inst|tx_data[9]~_wirecell (
// Equation(s):
// \serdes_inst|tx_data[9]~_wirecell_combout  = !\serdes_inst|tx_data [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|tx_data [9]),
	.cin(gnd),
	.combout(\serdes_inst|tx_data[9]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data[9]~_wirecell .lut_mask = 16'h00FF;
defparam \serdes_inst|tx_data[9]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y10_N16
cyclone10lp_lcell_comb \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_comb_bita0 (
// Equation(s):
// \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout  = !\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]

	.dataa(gnd),
	.datab(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_comb_bita0 .lut_mask = 16'h3333;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X26_Y10_N17
dffeas \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_comb_bita0~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N4
cyclone10lp_lcell_comb \serdes_inst|tx_data[7]~_wirecell (
// Equation(s):
// \serdes_inst|tx_data[7]~_wirecell_combout  = !\serdes_inst|tx_data [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|tx_data [7]),
	.cin(gnd),
	.combout(\serdes_inst|tx_data[7]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data[7]~_wirecell .lut_mask = 16'h00FF;
defparam \serdes_inst|tx_data[7]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N6
cyclone10lp_lcell_comb \serdes_inst|tx_data[5]~_wirecell (
// Equation(s):
// \serdes_inst|tx_data[5]~_wirecell_combout  = !\serdes_inst|tx_data [5]

	.dataa(gnd),
	.datab(\serdes_inst|tx_data [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|tx_data[5]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data[5]~_wirecell .lut_mask = 16'h3333;
defparam \serdes_inst|tx_data[5]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N4
cyclone10lp_lcell_comb \serdes_inst|tx_data[4]~_wirecell (
// Equation(s):
// \serdes_inst|tx_data[4]~_wirecell_combout  = !\serdes_inst|tx_data [4]

	.dataa(gnd),
	.datab(\serdes_inst|tx_data [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|tx_data[4]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data[4]~_wirecell .lut_mask = 16'h3333;
defparam \serdes_inst|tx_data[4]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y9_N10
cyclone10lp_lcell_comb \serdes_inst|tx_data[3]~_wirecell (
// Equation(s):
// \serdes_inst|tx_data[3]~_wirecell_combout  = !\serdes_inst|tx_data [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serdes_inst|tx_data [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|tx_data[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data[3]~_wirecell .lut_mask = 16'h0F0F;
defparam \serdes_inst|tx_data[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N18
cyclone10lp_lcell_comb \serdes_inst|tx_data[1]~_wirecell (
// Equation(s):
// \serdes_inst|tx_data[1]~_wirecell_combout  = !\serdes_inst|tx_data [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serdes_inst|tx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|tx_data[1]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data[1]~_wirecell .lut_mask = 16'h0F0F;
defparam \serdes_inst|tx_data[1]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X27_Y9_N0
cyclone10lp_ram_block \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(!\serdes_inst|tx_data_last1_rtl_0|auto_generated|dffe4~q ),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\serdes_inst|tx_data [0],\serdes_inst|tx_data[1]~_wirecell_combout ,\serdes_inst|tx_data [2],\serdes_inst|tx_data[3]~_wirecell_combout ,\serdes_inst|tx_data[4]~_wirecell_combout ,
\serdes_inst|tx_data[5]~_wirecell_combout ,\serdes_inst|tx_data [6],\serdes_inst|tx_data[7]~_wirecell_combout ,\serdes_inst|tx_data [8],\serdes_inst|tx_data[9]~_wirecell_combout }),
	.portaaddr({\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\serdes_inst|tx_data_last1_rtl_0|auto_generated|cntr1|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .data_interleave_offset_in_bits = 1;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .data_interleave_width_in_bits = 1;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .logical_ram_name = "serdes_logic:serdes_inst|altshift_taps:tx_data_last1_rtl_0|shift_taps_2km:auto_generated|altsyncram_91b1:altsyncram2|ALTSYNCRAM";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .mixed_port_feed_through_mode = "old";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .operation_mode = "dual_port";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_address_clear = "none";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_address_width = 1;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_byte_enable_clock = "none";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clear = "none";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_out_clock = "none";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_data_width = 36;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_first_address = 0;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_first_bit_number = 0;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_last_address = 1;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_depth = 2;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_logical_ram_width = 10;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clear = "none";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_clock = "clock0";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_address_width = 1;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clear = "clear0";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_out_clock = "clock0";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_data_width = 36;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_first_address = 0;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_first_bit_number = 0;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_last_address = 1;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_depth = 2;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_logical_ram_width = 10;
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .port_b_read_enable_clock = "clock0";
defparam \serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: CLKCTRL_G3
cyclone10lp_clkctrl \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl .clock_type = "global clock";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl .ena_register_mode = "falling edge";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N6
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0] = \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] $ (VCC)
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0] = CARRY(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0]),
	.cout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0 .lut_mask = 16'h33CC;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N8
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0] = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0])) # (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]) # (GND)))
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0] = CARRY((!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]) # 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0cout [0]),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0]),
	.cout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0]));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1 .lut_mask = 16'h5A5F;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N10
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout [0] = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0] $ (GND))) # (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0] & VCC))
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout [0] = CARRY((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// !\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0]))

	.dataa(gnd),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1cout [0]),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout [0]),
	.cout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout [0]));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2 .lut_mask = 16'hC30C;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N12
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout [0] = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout [0])) # (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout [0]) # (GND)))
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout [0] = CARRY((!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout [0]) # 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]))

	.dataa(gnd),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2cout [0]),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout [0]),
	.cout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout [0]));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3 .lut_mask = 16'h3C3F;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_comb_bita_3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N4
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & 
// !\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2])

	.dataa(gnd),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.datac(gnd),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0 .lut_mask = 16'h00CC;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N28
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]) # 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0 .lut_mask = 16'hF0FF;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N24
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~4 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~4_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout [0] & 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout  & ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0_combout ) # 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ))))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3combout [0]),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0_combout ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~4_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~4 .lut_mask = 16'h2202;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N18
cyclone10lp_lcell_comb \serdes_inst|state.R_IDLE~feeder (
// Equation(s):
// \serdes_inst|state.R_IDLE~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|state.R_IDLE~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|state.R_IDLE~feeder .lut_mask = 16'hFFFF;
defparam \serdes_inst|state.R_IDLE~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N19
dffeas \serdes_inst|state.R_IDLE (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|state.R_IDLE~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|state.R_IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|state.R_IDLE .is_wysiwyg = "true";
defparam \serdes_inst|state.R_IDLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N2
cyclone10lp_lcell_comb \serdes_inst|r_wait_cnt_next[0]~2 (
// Equation(s):
// \serdes_inst|r_wait_cnt_next[0]~2_combout  = (!\serdes_inst|r_wait_cnt [0] & \serdes_inst|state.R_WAIT~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serdes_inst|r_wait_cnt [0]),
	.datad(\serdes_inst|state.R_WAIT~q ),
	.cin(gnd),
	.combout(\serdes_inst|r_wait_cnt_next[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|r_wait_cnt_next[0]~2 .lut_mask = 16'h0F00;
defparam \serdes_inst|r_wait_cnt_next[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N3
dffeas \serdes_inst|r_wait_cnt[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|r_wait_cnt_next[0]~2_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|r_wait_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|r_wait_cnt[0] .is_wysiwyg = "true";
defparam \serdes_inst|r_wait_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N0
cyclone10lp_lcell_comb \serdes_inst|r_wait_cnt_next[1]~1 (
// Equation(s):
// \serdes_inst|r_wait_cnt_next[1]~1_combout  = (\serdes_inst|state.R_WAIT~q  & (\serdes_inst|r_wait_cnt [0] $ (\serdes_inst|r_wait_cnt [1])))

	.dataa(\serdes_inst|state.R_WAIT~q ),
	.datab(\serdes_inst|r_wait_cnt [0]),
	.datac(\serdes_inst|r_wait_cnt [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|r_wait_cnt_next[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|r_wait_cnt_next[1]~1 .lut_mask = 16'h2828;
defparam \serdes_inst|r_wait_cnt_next[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N1
dffeas \serdes_inst|r_wait_cnt[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|r_wait_cnt_next[1]~1_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|r_wait_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|r_wait_cnt[1] .is_wysiwyg = "true";
defparam \serdes_inst|r_wait_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N4
cyclone10lp_lcell_comb \serdes_inst|r_wait_cnt_next[2]~0 (
// Equation(s):
// \serdes_inst|r_wait_cnt_next[2]~0_combout  = (\serdes_inst|state.R_WAIT~q  & (\serdes_inst|r_wait_cnt [2] $ (((\serdes_inst|r_wait_cnt [0] & \serdes_inst|r_wait_cnt [1])))))

	.dataa(\serdes_inst|state.R_WAIT~q ),
	.datab(\serdes_inst|r_wait_cnt [0]),
	.datac(\serdes_inst|r_wait_cnt [2]),
	.datad(\serdes_inst|r_wait_cnt [1]),
	.cin(gnd),
	.combout(\serdes_inst|r_wait_cnt_next[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|r_wait_cnt_next[2]~0 .lut_mask = 16'h28A0;
defparam \serdes_inst|r_wait_cnt_next[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N5
dffeas \serdes_inst|r_wait_cnt[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|r_wait_cnt_next[2]~0_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|r_wait_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|r_wait_cnt[2] .is_wysiwyg = "true";
defparam \serdes_inst|r_wait_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N6
cyclone10lp_lcell_comb \serdes_inst|Selector1~0 (
// Equation(s):
// \serdes_inst|Selector1~0_combout  = (\serdes_inst|state.R_PULSE~q ) # ((!\serdes_inst|r_wait_cnt [2] & \serdes_inst|state.R_WAIT~q ))

	.dataa(\serdes_inst|state.R_PULSE~q ),
	.datab(\serdes_inst|r_wait_cnt [2]),
	.datac(\serdes_inst|state.R_WAIT~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Selector1~0 .lut_mask = 16'hBABA;
defparam \serdes_inst|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N7
dffeas \serdes_inst|state.R_WAIT (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|state.R_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|state.R_WAIT .is_wysiwyg = "true";
defparam \serdes_inst|state.R_WAIT .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N10
cyclone10lp_lcell_comb \serdes_inst|next_state.R_COMPAIRE~0 (
// Equation(s):
// \serdes_inst|next_state.R_COMPAIRE~0_combout  = (\serdes_inst|state.R_WAIT~q  & \serdes_inst|r_wait_cnt [2])

	.dataa(\serdes_inst|state.R_WAIT~q ),
	.datab(gnd),
	.datac(\serdes_inst|r_wait_cnt [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|next_state.R_COMPAIRE~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|next_state.R_COMPAIRE~0 .lut_mask = 16'hA0A0;
defparam \serdes_inst|next_state.R_COMPAIRE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N11
dffeas \serdes_inst|state.R_COMPAIRE (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|next_state.R_COMPAIRE~0_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|state.R_COMPAIRE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|state.R_COMPAIRE .is_wysiwyg = "true";
defparam \serdes_inst|state.R_COMPAIRE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N14
cyclone10lp_lcell_comb \serdes_inst|r_error_counter[0]~15 (
// Equation(s):
// \serdes_inst|r_error_counter[0]~15_combout  = \serdes_inst|r_error_counter [0] $ (\serdes_inst|state.R_PULSE~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serdes_inst|r_error_counter [0]),
	.datad(\serdes_inst|state.R_PULSE~q ),
	.cin(gnd),
	.combout(\serdes_inst|r_error_counter[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|r_error_counter[0]~15 .lut_mask = 16'h0FF0;
defparam \serdes_inst|r_error_counter[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N15
dffeas \serdes_inst|r_error_counter[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|r_error_counter[0]~15_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|r_error_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|r_error_counter[0] .is_wysiwyg = "true";
defparam \serdes_inst|r_error_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N20
cyclone10lp_lcell_comb \serdes_inst|r_error_counter[1]~5 (
// Equation(s):
// \serdes_inst|r_error_counter[1]~5_combout  = (\serdes_inst|r_error_counter [1] & (\serdes_inst|r_error_counter [0] $ (VCC))) # (!\serdes_inst|r_error_counter [1] & (\serdes_inst|r_error_counter [0] & VCC))
// \serdes_inst|r_error_counter[1]~6  = CARRY((\serdes_inst|r_error_counter [1] & \serdes_inst|r_error_counter [0]))

	.dataa(\serdes_inst|r_error_counter [1]),
	.datab(\serdes_inst|r_error_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serdes_inst|r_error_counter[1]~5_combout ),
	.cout(\serdes_inst|r_error_counter[1]~6 ));
// synopsys translate_off
defparam \serdes_inst|r_error_counter[1]~5 .lut_mask = 16'h6688;
defparam \serdes_inst|r_error_counter[1]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N21
dffeas \serdes_inst|r_error_counter[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|r_error_counter[1]~5_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|state.R_PULSE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|r_error_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|r_error_counter[1] .is_wysiwyg = "true";
defparam \serdes_inst|r_error_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N22
cyclone10lp_lcell_comb \serdes_inst|r_error_counter[2]~7 (
// Equation(s):
// \serdes_inst|r_error_counter[2]~7_combout  = (\serdes_inst|r_error_counter [2] & (!\serdes_inst|r_error_counter[1]~6 )) # (!\serdes_inst|r_error_counter [2] & ((\serdes_inst|r_error_counter[1]~6 ) # (GND)))
// \serdes_inst|r_error_counter[2]~8  = CARRY((!\serdes_inst|r_error_counter[1]~6 ) # (!\serdes_inst|r_error_counter [2]))

	.dataa(\serdes_inst|r_error_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|r_error_counter[1]~6 ),
	.combout(\serdes_inst|r_error_counter[2]~7_combout ),
	.cout(\serdes_inst|r_error_counter[2]~8 ));
// synopsys translate_off
defparam \serdes_inst|r_error_counter[2]~7 .lut_mask = 16'h5A5F;
defparam \serdes_inst|r_error_counter[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y8_N23
dffeas \serdes_inst|r_error_counter[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|r_error_counter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|state.R_PULSE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|r_error_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|r_error_counter[2] .is_wysiwyg = "true";
defparam \serdes_inst|r_error_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N24
cyclone10lp_lcell_comb \serdes_inst|r_error_counter[3]~9 (
// Equation(s):
// \serdes_inst|r_error_counter[3]~9_combout  = (\serdes_inst|r_error_counter [3] & (\serdes_inst|r_error_counter[2]~8  $ (GND))) # (!\serdes_inst|r_error_counter [3] & (!\serdes_inst|r_error_counter[2]~8  & VCC))
// \serdes_inst|r_error_counter[3]~10  = CARRY((\serdes_inst|r_error_counter [3] & !\serdes_inst|r_error_counter[2]~8 ))

	.dataa(gnd),
	.datab(\serdes_inst|r_error_counter [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|r_error_counter[2]~8 ),
	.combout(\serdes_inst|r_error_counter[3]~9_combout ),
	.cout(\serdes_inst|r_error_counter[3]~10 ));
// synopsys translate_off
defparam \serdes_inst|r_error_counter[3]~9 .lut_mask = 16'hC30C;
defparam \serdes_inst|r_error_counter[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y8_N25
dffeas \serdes_inst|r_error_counter[3] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|r_error_counter[3]~9_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|state.R_PULSE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|r_error_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|r_error_counter[3] .is_wysiwyg = "true";
defparam \serdes_inst|r_error_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N26
cyclone10lp_lcell_comb \serdes_inst|r_error_counter[4]~11 (
// Equation(s):
// \serdes_inst|r_error_counter[4]~11_combout  = (\serdes_inst|r_error_counter [4] & (!\serdes_inst|r_error_counter[3]~10 )) # (!\serdes_inst|r_error_counter [4] & ((\serdes_inst|r_error_counter[3]~10 ) # (GND)))
// \serdes_inst|r_error_counter[4]~12  = CARRY((!\serdes_inst|r_error_counter[3]~10 ) # (!\serdes_inst|r_error_counter [4]))

	.dataa(\serdes_inst|r_error_counter [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|r_error_counter[3]~10 ),
	.combout(\serdes_inst|r_error_counter[4]~11_combout ),
	.cout(\serdes_inst|r_error_counter[4]~12 ));
// synopsys translate_off
defparam \serdes_inst|r_error_counter[4]~11 .lut_mask = 16'h5A5F;
defparam \serdes_inst|r_error_counter[4]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y8_N27
dffeas \serdes_inst|r_error_counter[4] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|r_error_counter[4]~11_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|state.R_PULSE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|r_error_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|r_error_counter[4] .is_wysiwyg = "true";
defparam \serdes_inst|r_error_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N28
cyclone10lp_lcell_comb \serdes_inst|r_error_counter[5]~13 (
// Equation(s):
// \serdes_inst|r_error_counter[5]~13_combout  = \serdes_inst|r_error_counter [5] $ (!\serdes_inst|r_error_counter[4]~12 )

	.dataa(gnd),
	.datab(\serdes_inst|r_error_counter [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(\serdes_inst|r_error_counter[4]~12 ),
	.combout(\serdes_inst|r_error_counter[5]~13_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|r_error_counter[5]~13 .lut_mask = 16'hC3C3;
defparam \serdes_inst|r_error_counter[5]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y8_N29
dffeas \serdes_inst|r_error_counter[5] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|r_error_counter[5]~13_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|state.R_PULSE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|r_error_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|r_error_counter[5] .is_wysiwyg = "true";
defparam \serdes_inst|r_error_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N16
cyclone10lp_lcell_comb \serdes_inst|state.R_READY~0 (
// Equation(s):
// \serdes_inst|state.R_READY~0_combout  = (\serdes_inst|state.R_READY~q ) # ((\serdes_inst|state.R_COMPAIRE~q  & \serdes_inst|Equal0~6_combout ))

	.dataa(\serdes_inst|state.R_COMPAIRE~q ),
	.datab(gnd),
	.datac(\serdes_inst|state.R_READY~q ),
	.datad(\serdes_inst|Equal0~6_combout ),
	.cin(gnd),
	.combout(\serdes_inst|state.R_READY~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|state.R_READY~0 .lut_mask = 16'hFAF0;
defparam \serdes_inst|state.R_READY~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N17
dffeas \serdes_inst|state.R_READY (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|state.R_READY~0_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|state.R_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|state.R_READY .is_wysiwyg = "true";
defparam \serdes_inst|state.R_READY .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N5
dffeas \serdes_inst|succes_i (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|state.R_READY~q ),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|succes_i~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|succes_i .is_wysiwyg = "true";
defparam \serdes_inst|succes_i .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N30
cyclone10lp_lcell_comb \serdes_inst|tx_data_gate[8]~0 (
// Equation(s):
// \serdes_inst|tx_data_gate[8]~0_combout  = (\serdes_inst|tx_data [8] & \serdes_inst|succes_i~q )

	.dataa(gnd),
	.datab(\serdes_inst|tx_data [8]),
	.datac(gnd),
	.datad(\serdes_inst|succes_i~q ),
	.cin(gnd),
	.combout(\serdes_inst|tx_data_gate[8]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data_gate[8]~0 .lut_mask = 16'hCC00;
defparam \serdes_inst|tx_data_gate[8]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N31
dffeas \serdes_inst|lvds_tx_in[8] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_gate[8]~0_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_in [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_in[8] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_in[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N16
cyclone10lp_lcell_comb \serdes_inst|tx_data_gate[9]~1 (
// Equation(s):
// \serdes_inst|tx_data_gate[9]~1_combout  = (!\serdes_inst|succes_i~q ) # (!\serdes_inst|tx_data [9])

	.dataa(gnd),
	.datab(\serdes_inst|tx_data [9]),
	.datac(gnd),
	.datad(\serdes_inst|succes_i~q ),
	.cin(gnd),
	.combout(\serdes_inst|tx_data_gate[9]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data_gate[9]~1 .lut_mask = 16'h33FF;
defparam \serdes_inst|tx_data_gate[9]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N17
dffeas \serdes_inst|lvds_tx_in[9] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_gate[9]~1_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_in [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_in[9] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_in[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y5_N22
cyclone10lp_io_ibuf \i_lvds_rx~input (
	.i(i_lvds_rx),
	.ibar(gnd),
	.o(\i_lvds_rx~input_o ));
// synopsys translate_off
defparam \i_lvds_rx~input .bus_hold = "false";
defparam \i_lvds_rx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N24
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder_combout  = \i_lvds_rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_lvds_rx~input_o ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y6_N25
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0] (
	.clk(!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N12
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder_combout  = \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_l_reg [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y6_N13
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0] (
	.clk(!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N10
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout  = \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_latch [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y6_N11
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N30
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder_combout  = \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_l_reg [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y6_N31
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N27
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe7a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N22
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder_combout  = \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N23
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N9
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N1
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N8
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [2])) # (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [1])))

	.dataa(gnd),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [2]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [1]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1 .lut_mask = 16'hCCF0;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N22
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout  = (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & !\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]))

	.dataa(gnd),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2 .lut_mask = 16'h0003;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N0
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]))

	.dataa(gnd),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3 .lut_mask = 16'h0C00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N26
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder_combout  = \i_lvds_rx~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\i_lvds_rx~input_o ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y6_N27
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y6_N1
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|ddio_h_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y6_N20
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder_combout  = \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|ddio_in|dataout_h_reg [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y6_N21
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N15
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe7a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N5
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N14
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0])) # (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a [0])))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_dffpipe|dffe8a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3 .lut_mask = 16'hD8D8;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N10
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout  & 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout ) # ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout  & 
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout )))) # (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout  & 
// (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout  & ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout ))))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout ),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout ),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~3_combout ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4 .lut_mask = 16'hECA0;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N18
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout  = (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]))

	.dataa(gnd),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5 .lut_mask = 16'h0300;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N26
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]))) # (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a [0]))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datab(gnd),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_dffpipe|dffe8a [0]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4 .lut_mask = 16'hFA50;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N17
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y6_N7
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N0
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]))) # (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & 
// (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.datac(gnd),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1 .lut_mask = 16'hEE44;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N3
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N28
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder_combout  = \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N29
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N2
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & 
// (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [3])) # (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3])))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.datab(gnd),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [3]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0 .lut_mask = 16'hF5A0;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N18
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout  & 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout ) # ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout  & 
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout )))) # (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout  & 
// (((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout  & \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ))))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout ),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~1_combout ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~0_combout ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2 .lut_mask = 16'hF888;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N12
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout ) # 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout ) # ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout  & 
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout )))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~4_combout ),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout ),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~2_combout ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5 .lut_mask = 16'hFFEA;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N13
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_mux6a|result[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N10
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout  = \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N11
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N22
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder_combout  = \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N23
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N27
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N31
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N11
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[8] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[8] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N10
cyclone10lp_lcell_comb \serdes_inst|Equal0~0 (
// Equation(s):
// \serdes_inst|Equal0~0_combout  = (\serdes_inst|lvds_tx_in [8] & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [8] & (\serdes_inst|lvds_tx_in [9] $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [9])))) # 
// (!\serdes_inst|lvds_tx_in [8] & (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [8] & (\serdes_inst|lvds_tx_in [9] $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [9]))))

	.dataa(\serdes_inst|lvds_tx_in [8]),
	.datab(\serdes_inst|lvds_tx_in [9]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [8]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [9]),
	.cin(gnd),
	.combout(\serdes_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Equal0~0 .lut_mask = 16'h8421;
defparam \serdes_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N26
cyclone10lp_lcell_comb \serdes_inst|tx_data_gate[7]~3 (
// Equation(s):
// \serdes_inst|tx_data_gate[7]~3_combout  = (!\serdes_inst|tx_data [7]) # (!\serdes_inst|succes_i~q )

	.dataa(gnd),
	.datab(\serdes_inst|succes_i~q ),
	.datac(gnd),
	.datad(\serdes_inst|tx_data [7]),
	.cin(gnd),
	.combout(\serdes_inst|tx_data_gate[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data_gate[7]~3 .lut_mask = 16'h33FF;
defparam \serdes_inst|tx_data_gate[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N27
dffeas \serdes_inst|lvds_tx_in[7] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_gate[7]~3_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_in [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_in[7] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_in[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N29
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[6] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[6] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N31
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[7] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[7] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N2
cyclone10lp_lcell_comb \serdes_inst|tx_data_gate[6]~2 (
// Equation(s):
// \serdes_inst|tx_data_gate[6]~2_combout  = (\serdes_inst|succes_i~q  & \serdes_inst|tx_data [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serdes_inst|succes_i~q ),
	.datad(\serdes_inst|tx_data [6]),
	.cin(gnd),
	.combout(\serdes_inst|tx_data_gate[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data_gate[6]~2 .lut_mask = 16'hF000;
defparam \serdes_inst|tx_data_gate[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N3
dffeas \serdes_inst|lvds_tx_in[6] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_gate[6]~2_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_in [6]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_in[6] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_in[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N30
cyclone10lp_lcell_comb \serdes_inst|Equal0~5 (
// Equation(s):
// \serdes_inst|Equal0~5_combout  = (\serdes_inst|lvds_tx_in [7] & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [7] & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [6] $ (!\serdes_inst|lvds_tx_in [6])))) # 
// (!\serdes_inst|lvds_tx_in [7] & (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [7] & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [6] $ (!\serdes_inst|lvds_tx_in [6]))))

	.dataa(\serdes_inst|lvds_tx_in [7]),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [6]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [7]),
	.datad(\serdes_inst|lvds_tx_in [6]),
	.cin(gnd),
	.combout(\serdes_inst|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Equal0~5 .lut_mask = 16'h8421;
defparam \serdes_inst|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N28
cyclone10lp_lcell_comb \serdes_inst|tx_data_gate[4]~9 (
// Equation(s):
// \serdes_inst|tx_data_gate[4]~9_combout  = (!\serdes_inst|succes_i~q ) # (!\serdes_inst|tx_data [4])

	.dataa(\serdes_inst|tx_data [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|succes_i~q ),
	.cin(gnd),
	.combout(\serdes_inst|tx_data_gate[4]~9_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data_gate[4]~9 .lut_mask = 16'h55FF;
defparam \serdes_inst|tx_data_gate[4]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N29
dffeas \serdes_inst|lvds_tx_in[4] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_gate[4]~9_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_in [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_in[4] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_in[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N26
cyclone10lp_lcell_comb \serdes_inst|tx_data_gate[5]~8 (
// Equation(s):
// \serdes_inst|tx_data_gate[5]~8_combout  = (!\serdes_inst|succes_i~q ) # (!\serdes_inst|tx_data [5])

	.dataa(gnd),
	.datab(\serdes_inst|tx_data [5]),
	.datac(gnd),
	.datad(\serdes_inst|succes_i~q ),
	.cin(gnd),
	.combout(\serdes_inst|tx_data_gate[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data_gate[5]~8 .lut_mask = 16'h33FF;
defparam \serdes_inst|tx_data_gate[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N27
dffeas \serdes_inst|lvds_tx_in[5] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_gate[5]~8_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_in [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_in[5] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_in[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N9
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[5] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[5] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N19
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[4] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[4] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N8
cyclone10lp_lcell_comb \serdes_inst|Equal0~4 (
// Equation(s):
// \serdes_inst|Equal0~4_combout  = (\serdes_inst|lvds_tx_in [4] & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [4] & (\serdes_inst|lvds_tx_in [5] $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [5])))) # 
// (!\serdes_inst|lvds_tx_in [4] & (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [4] & (\serdes_inst|lvds_tx_in [5] $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [5]))))

	.dataa(\serdes_inst|lvds_tx_in [4]),
	.datab(\serdes_inst|lvds_tx_in [5]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [5]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [4]),
	.cin(gnd),
	.combout(\serdes_inst|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Equal0~4 .lut_mask = 16'h8241;
defparam \serdes_inst|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N22
cyclone10lp_lcell_comb \serdes_inst|tx_data_gate[0]~5 (
// Equation(s):
// \serdes_inst|tx_data_gate[0]~5_combout  = (\serdes_inst|tx_data [0]) # (!\serdes_inst|succes_i~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serdes_inst|succes_i~q ),
	.datad(\serdes_inst|tx_data [0]),
	.cin(gnd),
	.combout(\serdes_inst|tx_data_gate[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data_gate[0]~5 .lut_mask = 16'hFF0F;
defparam \serdes_inst|tx_data_gate[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N23
dffeas \serdes_inst|lvds_tx_in[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_gate[0]~5_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_in [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_in[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_in[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N20
cyclone10lp_lcell_comb \serdes_inst|tx_data_gate[1]~4 (
// Equation(s):
// \serdes_inst|tx_data_gate[1]~4_combout  = (\serdes_inst|succes_i~q  & !\serdes_inst|tx_data [1])

	.dataa(gnd),
	.datab(\serdes_inst|succes_i~q ),
	.datac(\serdes_inst|tx_data [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|tx_data_gate[1]~4_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data_gate[1]~4 .lut_mask = 16'h0C0C;
defparam \serdes_inst|tx_data_gate[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N21
dffeas \serdes_inst|lvds_tx_in[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_gate[1]~4_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_in [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_in[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_in[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N1
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y9_N11
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N0
cyclone10lp_lcell_comb \serdes_inst|Equal0~1 (
// Equation(s):
// \serdes_inst|Equal0~1_combout  = (\serdes_inst|lvds_tx_in [0] & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [0] & (\serdes_inst|lvds_tx_in [1] $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [1])))) # 
// (!\serdes_inst|lvds_tx_in [0] & (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [0] & (\serdes_inst|lvds_tx_in [1] $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [1]))))

	.dataa(\serdes_inst|lvds_tx_in [0]),
	.datab(\serdes_inst|lvds_tx_in [1]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [0]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [1]),
	.cin(gnd),
	.combout(\serdes_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Equal0~1 .lut_mask = 16'h8421;
defparam \serdes_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N24
cyclone10lp_lcell_comb \serdes_inst|tx_data_gate[3]~6 (
// Equation(s):
// \serdes_inst|tx_data_gate[3]~6_combout  = (!\serdes_inst|succes_i~q ) # (!\serdes_inst|tx_data [3])

	.dataa(\serdes_inst|tx_data [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|succes_i~q ),
	.cin(gnd),
	.combout(\serdes_inst|tx_data_gate[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data_gate[3]~6 .lut_mask = 16'h55FF;
defparam \serdes_inst|tx_data_gate[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N25
dffeas \serdes_inst|lvds_tx_in[3] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_gate[3]~6_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_in [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_in[3] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_in[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N24
cyclone10lp_lcell_comb \serdes_inst|tx_data_gate[2]~7 (
// Equation(s):
// \serdes_inst|tx_data_gate[2]~7_combout  = (\serdes_inst|tx_data [2] & \serdes_inst|succes_i~q )

	.dataa(gnd),
	.datab(\serdes_inst|tx_data [2]),
	.datac(\serdes_inst|succes_i~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|tx_data_gate[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_data_gate[2]~7 .lut_mask = 16'hC0C0;
defparam \serdes_inst|tx_data_gate[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y9_N25
dffeas \serdes_inst|lvds_tx_in[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_data_gate[2]~7_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_in [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_in[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_in[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N15
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_shiftreg2a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N25
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[3] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[3] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N14
cyclone10lp_lcell_comb \serdes_inst|Equal0~2 (
// Equation(s):
// \serdes_inst|Equal0~2_combout  = (\serdes_inst|lvds_tx_in [3] & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [3] & (\serdes_inst|lvds_tx_in [2] $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [2])))) # 
// (!\serdes_inst|lvds_tx_in [3] & (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [3] & (\serdes_inst|lvds_tx_in [2] $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [2]))))

	.dataa(\serdes_inst|lvds_tx_in [3]),
	.datab(\serdes_inst|lvds_tx_in [2]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [2]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [3]),
	.cin(gnd),
	.combout(\serdes_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Equal0~2 .lut_mask = 16'h8241;
defparam \serdes_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N6
cyclone10lp_lcell_comb \serdes_inst|Equal0~3 (
// Equation(s):
// \serdes_inst|Equal0~3_combout  = (\serdes_inst|Equal0~1_combout  & \serdes_inst|Equal0~2_combout )

	.dataa(\serdes_inst|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\serdes_inst|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Equal0~3 .lut_mask = 16'hAA00;
defparam \serdes_inst|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N16
cyclone10lp_lcell_comb \serdes_inst|Equal0~6 (
// Equation(s):
// \serdes_inst|Equal0~6_combout  = (\serdes_inst|Equal0~0_combout  & (\serdes_inst|Equal0~5_combout  & (\serdes_inst|Equal0~4_combout  & \serdes_inst|Equal0~3_combout )))

	.dataa(\serdes_inst|Equal0~0_combout ),
	.datab(\serdes_inst|Equal0~5_combout ),
	.datac(\serdes_inst|Equal0~4_combout ),
	.datad(\serdes_inst|Equal0~3_combout ),
	.cin(gnd),
	.combout(\serdes_inst|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Equal0~6 .lut_mask = 16'h8000;
defparam \serdes_inst|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N8
cyclone10lp_lcell_comb \serdes_inst|Selector3~0 (
// Equation(s):
// \serdes_inst|Selector3~0_combout  = (\serdes_inst|state.R_COMPAIRE~q  & (((\serdes_inst|r_error_counter [5] & \serdes_inst|state.R_ERROR~q )) # (!\serdes_inst|Equal0~6_combout ))) # (!\serdes_inst|state.R_COMPAIRE~q  & (\serdes_inst|r_error_counter [5] & 
// (\serdes_inst|state.R_ERROR~q )))

	.dataa(\serdes_inst|state.R_COMPAIRE~q ),
	.datab(\serdes_inst|r_error_counter [5]),
	.datac(\serdes_inst|state.R_ERROR~q ),
	.datad(\serdes_inst|Equal0~6_combout ),
	.cin(gnd),
	.combout(\serdes_inst|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Selector3~0 .lut_mask = 16'hC0EA;
defparam \serdes_inst|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N9
dffeas \serdes_inst|state.R_ERROR (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|state.R_ERROR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|state.R_ERROR .is_wysiwyg = "true";
defparam \serdes_inst|state.R_ERROR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N12
cyclone10lp_lcell_comb \serdes_inst|Selector0~0 (
// Equation(s):
// \serdes_inst|Selector0~0_combout  = ((\serdes_inst|state.R_ERROR~q  & !\serdes_inst|r_error_counter [5])) # (!\serdes_inst|state.R_IDLE~q )

	.dataa(gnd),
	.datab(\serdes_inst|state.R_IDLE~q ),
	.datac(\serdes_inst|state.R_ERROR~q ),
	.datad(\serdes_inst|r_error_counter [5]),
	.cin(gnd),
	.combout(\serdes_inst|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Selector0~0 .lut_mask = 16'h33F3;
defparam \serdes_inst|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N13
dffeas \serdes_inst|state.R_PULSE (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|state.R_PULSE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|state.R_PULSE .is_wysiwyg = "true";
defparam \serdes_inst|state.R_PULSE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y8_N30
cyclone10lp_lcell_comb \serdes_inst|rx_data_align~feeder (
// Equation(s):
// \serdes_inst|rx_data_align~feeder_combout  = \serdes_inst|state.R_PULSE~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|state.R_PULSE~q ),
	.cin(gnd),
	.combout(\serdes_inst|rx_data_align~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|rx_data_align~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|rx_data_align~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y8_N31
dffeas \serdes_inst|rx_data_align (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|rx_data_align~feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|rx_data_align~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|rx_data_align .is_wysiwyg = "true";
defparam \serdes_inst|rx_data_align .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N15
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_data_align_reg (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|rx_data_align~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_data_align_reg .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_data_align_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N12
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder_combout  = \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~q 

	.dataa(gnd),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_data_align_reg~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder .lut_mask = 16'hCCCC;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N13
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0 (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0 .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N8
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder_combout  = \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg0~q ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y7_N9
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1 (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1 .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y7_N3
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_bitslip_reg (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_bitslip_reg .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_bitslip_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y7_N2
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip~combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q  & !\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q )

	.dataa(gnd),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_sync_reg1~q ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|int_bitslip_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip .lut_mask = 16'h0C0C;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N25
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[3] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N14
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout  = !\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout [0]),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0 .lut_mask = 16'h0F0F;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N16
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0] & 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout  & ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0_combout ) # 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ))))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_0combout [0]),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0_combout ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1 .lut_mask = 16'h2202;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N17
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N26
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0] & 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout  & ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0_combout ) # 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ))))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_1combout [0]),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout ),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~0_combout ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2 .lut_mask = 16'h0A02;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N27
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N30
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout ) # 
// ((!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout  & 
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0])))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_3cout[0]~0_combout ),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual .lut_mask = 16'hF4F0;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N20
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3_combout  = (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout  & 
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cout_actual~combout ),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|wire_counter_comb_bita_2combout [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3 .lut_mask = 16'h0F00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y6_N21
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y6_N2
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2] & 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3] & !\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]))

	.dataa(gnd),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [2]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [3]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0 .lut_mask = 16'h000C;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N6
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout  & 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3]))) # 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]))))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~3_combout ),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [2]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8 .lut_mask = 16'hA820;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N4
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout  & 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]))) # 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1] & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]))))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [1]),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~5_combout ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [0]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [1]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7 .lut_mask = 16'hC840;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N20
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8_combout ) # 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7_combout ) # ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout  & 
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout )))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~8_combout ),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~2_combout ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~4_combout ),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~7_combout ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9 .lut_mask = 16'hFFEA;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N25
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N24
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout  & 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [4]))) # 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0] & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [3]))))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|counter_reg_bit [0]),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_h_shiftreg3a [3]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|cda_l_shiftreg4a [4]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|bitslip_cntr|cmpr9|aneb_result_wire[0]~0_combout ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6 .lut_mask = 16'hE400;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y6_N30
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10 (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9_combout ) # 
// ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6_combout ) # ((\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout  & 
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout )))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~0_combout ),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~9_combout ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~1_combout ),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~6_combout ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10 .lut_mask = 16'hFFEC;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y6_N31
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|h_mux5a|result[0]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N12
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout  = \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder .lut_mask = 16'hF0F0;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N13
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N9
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y9_N29
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N0
cyclone10lp_lcell_comb \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder (
// Equation(s):
// \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder_combout  = \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [3]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y9_N1
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y9_N13
dffeas \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[9] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|l_shiftreg1a [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[9] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N12
cyclone10lp_lcell_comb \serdes_inst|Equal1~0 (
// Equation(s):
// \serdes_inst|Equal1~0_combout  = (\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a1  & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [8] & 
// (\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [9])))) # (!\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a1  & 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [8] & (\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout  $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [9]))))

	.dataa(\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a1 ),
	.datab(\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a0~portbdataout ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [9]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [8]),
	.cin(gnd),
	.combout(\serdes_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Equal1~0 .lut_mask = 16'h8241;
defparam \serdes_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N2
cyclone10lp_lcell_comb \serdes_inst|tx_test_state.TX_TEST_PROCEED~0 (
// Equation(s):
// \serdes_inst|tx_test_state.TX_TEST_PROCEED~0_combout  = (\serdes_inst|tx_test_state.TX_TEST_PROCEED~q ) # (\serdes_inst|succes_i~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\serdes_inst|tx_test_state.TX_TEST_PROCEED~q ),
	.datad(\serdes_inst|succes_i~q ),
	.cin(gnd),
	.combout(\serdes_inst|tx_test_state.TX_TEST_PROCEED~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|tx_test_state.TX_TEST_PROCEED~0 .lut_mask = 16'hFFF0;
defparam \serdes_inst|tx_test_state.TX_TEST_PROCEED~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N3
dffeas \serdes_inst|tx_test_state.TX_TEST_PROCEED (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|tx_test_state.TX_TEST_PROCEED~0_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|tx_test_state.TX_TEST_PROCEED~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|tx_test_state.TX_TEST_PROCEED .is_wysiwyg = "true";
defparam \serdes_inst|tx_test_state.TX_TEST_PROCEED .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N28
cyclone10lp_lcell_comb \serdes_inst|Equal1~4 (
// Equation(s):
// \serdes_inst|Equal1~4_combout  = (\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a2  & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [7] & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg 
// [6] $ (!\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a3 )))) # (!\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a2  & (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [7] & 
// (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [6] $ (!\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a3 ))))

	.dataa(\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a2 ),
	.datab(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [7]),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [6]),
	.datad(\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a3 ),
	.cin(gnd),
	.combout(\serdes_inst|Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Equal1~4 .lut_mask = 16'h9009;
defparam \serdes_inst|Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N18
cyclone10lp_lcell_comb \serdes_inst|Equal1~3 (
// Equation(s):
// \serdes_inst|Equal1~3_combout  = (\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a4  & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [5] & 
// (\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a5  $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [4])))) # (!\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a4  & 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [5] & (\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a5  $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [4]))))

	.dataa(\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a4 ),
	.datab(\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a5 ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [4]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [5]),
	.cin(gnd),
	.combout(\serdes_inst|Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Equal1~3 .lut_mask = 16'h8241;
defparam \serdes_inst|Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y9_N10
cyclone10lp_lcell_comb \serdes_inst|Equal1~1 (
// Equation(s):
// \serdes_inst|Equal1~1_combout  = (\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a9  & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [0] & 
// (\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a8  $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [1])))) # (!\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a9  & 
// (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [0] & (\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a8  $ (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [1]))))

	.dataa(\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a9 ),
	.datab(\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a8 ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [1]),
	.datad(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [0]),
	.cin(gnd),
	.combout(\serdes_inst|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Equal1~1 .lut_mask = 16'h8241;
defparam \serdes_inst|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N24
cyclone10lp_lcell_comb \serdes_inst|Equal1~2 (
// Equation(s):
// \serdes_inst|Equal1~2_combout  = (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [2] & (\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a7  & (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg 
// [3] $ (!\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a6 )))) # (!\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [2] & (!\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a7  & 
// (\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [3] $ (!\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a6 ))))

	.dataa(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [2]),
	.datab(\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a7 ),
	.datac(\serdes_inst|lvds_rx_inst|ALTLVDS_RX_component|auto_generated|rx_reg [3]),
	.datad(\serdes_inst|tx_data_last1_rtl_0|auto_generated|altsyncram2|ram_block5a6 ),
	.cin(gnd),
	.combout(\serdes_inst|Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Equal1~2 .lut_mask = 16'h9009;
defparam \serdes_inst|Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y9_N4
cyclone10lp_lcell_comb \serdes_inst|Equal1~5 (
// Equation(s):
// \serdes_inst|Equal1~5_combout  = (\serdes_inst|Equal1~4_combout  & (\serdes_inst|Equal1~3_combout  & (\serdes_inst|Equal1~1_combout  & \serdes_inst|Equal1~2_combout )))

	.dataa(\serdes_inst|Equal1~4_combout ),
	.datab(\serdes_inst|Equal1~3_combout ),
	.datac(\serdes_inst|Equal1~1_combout ),
	.datad(\serdes_inst|Equal1~2_combout ),
	.cin(gnd),
	.combout(\serdes_inst|Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|Equal1~5 .lut_mask = 16'h8000;
defparam \serdes_inst|Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N0
cyclone10lp_lcell_comb \serdes_inst|test_error_counter[0]~3 (
// Equation(s):
// \serdes_inst|test_error_counter[0]~3_combout  = \serdes_inst|test_error_counter [0] $ (((\serdes_inst|tx_test_state.TX_TEST_PROCEED~q  & ((!\serdes_inst|Equal1~5_combout ) # (!\serdes_inst|Equal1~0_combout )))))

	.dataa(\serdes_inst|Equal1~0_combout ),
	.datab(\serdes_inst|tx_test_state.TX_TEST_PROCEED~q ),
	.datac(\serdes_inst|test_error_counter [0]),
	.datad(\serdes_inst|Equal1~5_combout ),
	.cin(gnd),
	.combout(\serdes_inst|test_error_counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|test_error_counter[0]~3 .lut_mask = 16'hB43C;
defparam \serdes_inst|test_error_counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N1
dffeas \serdes_inst|test_error_counter[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|test_error_counter[0]~3_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|test_error_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|test_error_counter[0] .is_wysiwyg = "true";
defparam \serdes_inst|test_error_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N18
cyclone10lp_lcell_comb \serdes_inst|test_error_counter[1]~4 (
// Equation(s):
// \serdes_inst|test_error_counter[1]~4_combout  = (\serdes_inst|test_error_counter [0] & (\serdes_inst|test_error_counter [1] $ (VCC))) # (!\serdes_inst|test_error_counter [0] & (\serdes_inst|test_error_counter [1] & VCC))
// \serdes_inst|test_error_counter[1]~5  = CARRY((\serdes_inst|test_error_counter [0] & \serdes_inst|test_error_counter [1]))

	.dataa(\serdes_inst|test_error_counter [0]),
	.datab(\serdes_inst|test_error_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serdes_inst|test_error_counter[1]~4_combout ),
	.cout(\serdes_inst|test_error_counter[1]~5 ));
// synopsys translate_off
defparam \serdes_inst|test_error_counter[1]~4 .lut_mask = 16'h6688;
defparam \serdes_inst|test_error_counter[1]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N4
cyclone10lp_lcell_comb \serdes_inst|test_error_counter[0]~6 (
// Equation(s):
// \serdes_inst|test_error_counter[0]~6_combout  = (\serdes_inst|tx_test_state.TX_TEST_PROCEED~q  & ((!\serdes_inst|Equal1~5_combout ) # (!\serdes_inst|Equal1~0_combout )))

	.dataa(\serdes_inst|Equal1~0_combout ),
	.datab(\serdes_inst|tx_test_state.TX_TEST_PROCEED~q ),
	.datac(gnd),
	.datad(\serdes_inst|Equal1~5_combout ),
	.cin(gnd),
	.combout(\serdes_inst|test_error_counter[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|test_error_counter[0]~6 .lut_mask = 16'h44CC;
defparam \serdes_inst|test_error_counter[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y9_N19
dffeas \serdes_inst|test_error_counter[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|test_error_counter[1]~4_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|test_error_counter[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|test_error_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|test_error_counter[1] .is_wysiwyg = "true";
defparam \serdes_inst|test_error_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N20
cyclone10lp_lcell_comb \serdes_inst|test_error_counter[2]~7 (
// Equation(s):
// \serdes_inst|test_error_counter[2]~7_combout  = (\serdes_inst|test_error_counter [2] & (!\serdes_inst|test_error_counter[1]~5 )) # (!\serdes_inst|test_error_counter [2] & ((\serdes_inst|test_error_counter[1]~5 ) # (GND)))
// \serdes_inst|test_error_counter[2]~8  = CARRY((!\serdes_inst|test_error_counter[1]~5 ) # (!\serdes_inst|test_error_counter [2]))

	.dataa(gnd),
	.datab(\serdes_inst|test_error_counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|test_error_counter[1]~5 ),
	.combout(\serdes_inst|test_error_counter[2]~7_combout ),
	.cout(\serdes_inst|test_error_counter[2]~8 ));
// synopsys translate_off
defparam \serdes_inst|test_error_counter[2]~7 .lut_mask = 16'h3C3F;
defparam \serdes_inst|test_error_counter[2]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N21
dffeas \serdes_inst|test_error_counter[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|test_error_counter[2]~7_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|test_error_counter[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|test_error_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|test_error_counter[2] .is_wysiwyg = "true";
defparam \serdes_inst|test_error_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y9_N22
cyclone10lp_lcell_comb \serdes_inst|test_error_counter[3]~9 (
// Equation(s):
// \serdes_inst|test_error_counter[3]~9_combout  = \serdes_inst|test_error_counter [3] $ (!\serdes_inst|test_error_counter[2]~8 )

	.dataa(\serdes_inst|test_error_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\serdes_inst|test_error_counter[2]~8 ),
	.combout(\serdes_inst|test_error_counter[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|test_error_counter[3]~9 .lut_mask = 16'hA5A5;
defparam \serdes_inst|test_error_counter[3]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X30_Y9_N23
dffeas \serdes_inst|test_error_counter[3] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|test_error_counter[3]~9_combout ),
	.asdata(vcc),
	.clrn(\i_rstn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|test_error_counter[0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|test_error_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|test_error_counter[3] .is_wysiwyg = "true";
defparam \serdes_inst|test_error_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y13_N8
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout  = !\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 .lut_mask = 16'h0F0F;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y13_N9
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|tx_coreclock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N16
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0] = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0] & 
// (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1] $ (((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ) # (VCC))))) # 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0] & ((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]) # ((GND))))
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0] = CARRY((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1] $ 
// (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )) # (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0]))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.datab(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0]),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0]),
	.cout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0]));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 .lut_mask = 16'h5A6F;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N18
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_2 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout [0] = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0] & 
// (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2] & ((VCC)))) # (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0] & 
// (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2] $ (((VCC) # (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )))))
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout [0] = CARRY((!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0] & 
// (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2] $ (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ))))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.datab(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1cout [0]),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout [0]),
	.cout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout [0]));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_2 .lut_mask = 16'hA509;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N4
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout  = (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0] & 
// (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2] & (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1] & 
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.datab(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.datac(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0 .lut_mask = 16'h0400;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N24
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout  & 
// (((!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )))) # (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout  & 
// (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout [0] & (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout )))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2combout [0]),
	.datab(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ),
	.datac(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1 .lut_mask = 16'h02CE;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N25
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N20
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout [0]),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0 .lut_mask = 16'hF0F0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N14
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0] = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0] $ (((VCC) # 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q )))
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0] = CARRY(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0] $ 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.datab(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0]),
	.cout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0cout [0]));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 .lut_mask = 16'h5599;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_comb_bita_0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N12
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0_combout  = (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout  & 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout  & \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0]))

	.dataa(gnd),
	.datab(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ),
	.datac(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_0combout [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0 .lut_mask = 16'h0300;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N13
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N26
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0] & 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout  & !\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ))

	.dataa(gnd),
	.datab(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_1combout [0]),
	.datac(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|cout_actual~0_combout ),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|wire_counter_comb_bita_2cout[0]~0_combout ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2 .lut_mask = 16'h000C;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N27
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N6
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N7
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N30
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N31
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N21
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N20
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~2 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout  = (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a [1] $ 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1])))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datab(gnd),
	.datac(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a [1]),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [1]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~2 .lut_mask = 16'h5005;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N0
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N1
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N18
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N19
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N12
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a [2]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N13
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N16
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N17
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N8
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N9
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N25
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe6a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N24
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~1 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a [2] & (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2] & 
// (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a [0] $ (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0])))) # (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a [2] & 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2] & (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a [0] $ (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0]))))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a [2]),
	.datab(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [2]),
	.datac(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe8a [0]),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe4a [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~1 .lut_mask = 16'h9009;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N10
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [1]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N11
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N4
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N5
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N23
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N22
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~3 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q  & (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a [1] $ 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1])))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.datab(gnd),
	.datac(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a [1]),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [1]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~3 .lut_mask = 16'hA00A;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N2
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N3
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N28
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N29
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N26
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a [2]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y12_N27
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N10
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|cntr2|counter_reg_bit [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N11
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N6
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout  = \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder .lut_mask = 16'hFF00;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N7
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y12_N15
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(gnd),
	.asdata(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe5a [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|sync_dffe1a~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y12_N14
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~0 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a [2] & (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2] & 
// (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0] $ (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a [0])))) # (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a [2] & 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2] & (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0] $ (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a [0]))))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a [2]),
	.datab(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [0]),
	.datac(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe7a [0]),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe3a [2]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~0 .lut_mask = 16'h8241;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y12_N8
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~4 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~4_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout  & ((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ) # 
// ((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout  & \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout )))) # (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout  & 
// (((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout  & \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ))))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~2_combout ),
	.datab(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~1_combout ),
	.datac(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~3_combout ),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~0_combout ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~4_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~4 .lut_mask = 16'hF888;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y12_N9
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11 (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11 .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N24
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & \serdes_inst|lvds_tx_in [0])

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(\serdes_inst|lvds_tx_in [0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4 .lut_mask = 16'h8888;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N25
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[4] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[4] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N6
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\serdes_inst|lvds_tx_in [2])) # 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [4])))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(\serdes_inst|lvds_tx_in [2]),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [4]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 .lut_mask = 16'hDD88;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N7
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N12
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\serdes_inst|lvds_tx_in [4])) # 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3])))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(\serdes_inst|lvds_tx_in [4]),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [3]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 .lut_mask = 16'hDD88;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N13
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N10
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\serdes_inst|lvds_tx_in [6])) # 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2])))

	.dataa(\serdes_inst|lvds_tx_in [6]),
	.datab(gnd),
	.datac(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [2]),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 .lut_mask = 16'hAAF0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N11
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N0
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\serdes_inst|lvds_tx_in [8])) # 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1])))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(gnd),
	.datac(\serdes_inst|lvds_tx_in [8]),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [1]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 .lut_mask = 16'hF5A0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N1
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y9_N2
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & \serdes_inst|lvds_tx_in [1])

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(\serdes_inst|lvds_tx_in [1]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4 .lut_mask = 16'h8888;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y9_N3
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[4] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[4] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N6
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\serdes_inst|lvds_tx_in [3])) # 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [4])))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(gnd),
	.datac(\serdes_inst|lvds_tx_in [3]),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [4]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3 .lut_mask = 16'hF5A0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N7
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[3] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[3] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N12
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\serdes_inst|lvds_tx_in [5])) # 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [3])))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(\serdes_inst|lvds_tx_in [5]),
	.datac(gnd),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [3]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2 .lut_mask = 16'hDD88;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N13
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[2] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[2] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N10
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\serdes_inst|lvds_tx_in [7])) # 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [2])))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(gnd),
	.datac(\serdes_inst|lvds_tx_in [7]),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [2]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1 .lut_mask = 16'hF5A0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N11
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[1] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[1] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y8_N16
cyclone10lp_lcell_comb \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0 (
// Equation(s):
// \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout  = (\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & (\serdes_inst|lvds_tx_in [9])) # 
// (!\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q  & ((\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [1])))

	.dataa(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|dffe11~q ),
	.datab(gnd),
	.datac(\serdes_inst|lvds_tx_in [9]),
	.datad(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [1]),
	.cin(gnd),
	.combout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0 .lut_mask = 16'hF5A0;
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y8_N17
dffeas \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[0] (
	.clk(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.d(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[0] .is_wysiwyg = "true";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: DDIOOUTCELL_X34_Y5_N18
cyclone10lp_ddio_out \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 (
	.datainlo(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg13|shift_reg [0]),
	.datainhi(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|shift_reg12|shift_reg [0]),
	.clkhi(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.clklo(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.muxsel(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|fast_clock~clkctrl_outclk ),
	.clk(gnd),
	.ena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|ddio_out|wire_ddio_outa_dataout [0]),
	.dfflo(),
	.dffhi());
// synopsys translate_off
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .async_mode = "none";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .power_up = "low";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .sync_mode = "none";
defparam \serdes_inst|lvds_tx_inst|ALTLVDS_TX_component|auto_generated|ddio_out|ddio_outa_0 .use_new_clocking_model = "true";
// synopsys translate_on

// Location: IOIBUF_X0_Y7_N22
cyclone10lp_io_ibuf \i_rx[0]~input (
	.i(i_rx[0]),
	.ibar(gnd),
	.o(\i_rx[0]~input_o ));
// synopsys translate_off
defparam \i_rx[0]~input .bus_hold = "false";
defparam \i_rx[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cyclone10lp_io_ibuf \i_rx[1]~input (
	.i(i_rx[1]),
	.ibar(gnd),
	.o(\i_rx[1]~input_o ));
// synopsys translate_off
defparam \i_rx[1]~input .bus_hold = "false";
defparam \i_rx[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X21_Y24_N8
cyclone10lp_io_ibuf \i_clk_lvds~input (
	.i(i_clk_lvds),
	.ibar(gnd),
	.o(\i_clk_lvds~input_o ));
// synopsys translate_off
defparam \i_clk_lvds~input .bus_hold = "false";
defparam \i_clk_lvds~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N1
cyclone10lp_io_ibuf \io_dq[0]~input (
	.i(io_dq[0]),
	.ibar(gnd),
	.o(\io_dq[0]~input_o ));
// synopsys translate_off
defparam \io_dq[0]~input .bus_hold = "false";
defparam \io_dq[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N8
cyclone10lp_io_ibuf \io_dq[1]~input (
	.i(io_dq[1]),
	.ibar(gnd),
	.o(\io_dq[1]~input_o ));
// synopsys translate_off
defparam \io_dq[1]~input .bus_hold = "false";
defparam \io_dq[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X9_Y0_N1
cyclone10lp_io_ibuf \io_dq[2]~input (
	.i(io_dq[2]),
	.ibar(gnd),
	.o(\io_dq[2]~input_o ));
// synopsys translate_off
defparam \io_dq[2]~input .bus_hold = "false";
defparam \io_dq[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N15
cyclone10lp_io_ibuf \io_dq[3]~input (
	.i(io_dq[3]),
	.ibar(gnd),
	.o(\io_dq[3]~input_o ));
// synopsys translate_off
defparam \io_dq[3]~input .bus_hold = "false";
defparam \io_dq[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N22
cyclone10lp_io_ibuf \io_dq[4]~input (
	.i(io_dq[4]),
	.ibar(gnd),
	.o(\io_dq[4]~input_o ));
// synopsys translate_off
defparam \io_dq[4]~input .bus_hold = "false";
defparam \io_dq[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X13_Y0_N22
cyclone10lp_io_ibuf \io_dq[5]~input (
	.i(io_dq[5]),
	.ibar(gnd),
	.o(\io_dq[5]~input_o ));
// synopsys translate_off
defparam \io_dq[5]~input .bus_hold = "false";
defparam \io_dq[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclone10lp_io_ibuf \io_dq[6]~input (
	.i(io_dq[6]),
	.ibar(gnd),
	.o(\io_dq[6]~input_o ));
// synopsys translate_off
defparam \io_dq[6]~input .bus_hold = "false";
defparam \io_dq[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N15
cyclone10lp_io_ibuf \io_dq[7]~input (
	.i(io_dq[7]),
	.ibar(gnd),
	.o(\io_dq[7]~input_o ));
// synopsys translate_off
defparam \io_dq[7]~input .bus_hold = "false";
defparam \io_dq[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X1_Y0_N1
cyclone10lp_io_ibuf \io_rwds~input (
	.i(io_rwds),
	.ibar(gnd),
	.o(\io_rwds~input_o ));
// synopsys translate_off
defparam \io_rwds~input .bus_hold = "false";
defparam \io_rwds~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
