

================================================================
== Vivado HLS Report for 'cordic'
================================================================
* Date:           Sat Sep  5 12:35:47 2015

* Version:        2014.2 (Build 932637 on Wed Jun 11 12:38:34 PM 2014)
* Project:        float_iter_20.prj
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.59|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  842|  842|  843|  843|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  840|  840|        42|          -|          -|    20|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 64
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
	64  / (exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / (!tmp)
	44  / (tmp)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	2  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	2  / true
64 --> 
* FSM state operations: 

 <State 1>: 1.66ns
ST_1: current [1/1] 0.00ns
:0  %current = alloca float, align 4

ST_1: X [1/1] 0.00ns
:1  %X = alloca float, align 4

ST_1: Y [1/1] 0.00ns
:2  %Y = alloca float, align 4

ST_1: stg_68 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float %theta) nounwind, !map !7

ST_1: stg_69 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(float* %s) nounwind, !map !13

ST_1: stg_70 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %c) nounwind, !map !17

ST_1: stg_71 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @str) nounwind

ST_1: theta_read [1/1] 0.00ns
:7  %theta_read = call float @_ssdm_op_Read.ap_auto.float(float %theta) nounwind

ST_1: stg_73 [1/1] 1.66ns
:8  br label %.backedge


 <State 2>: 7.59ns
ST_2: storemerge [1/1] 0.00ns
.backedge:0  %storemerge = phi float [ 0.000000e+00, %0 ], [ %Y_1, %2 ], [ %Y_2, %3 ]

ST_2: storemerge1 [1/1] 0.00ns
.backedge:1  %storemerge1 = phi float [ 0x3FE36E9DC0000000, %0 ], [ %T, %2 ], [ %T_1, %3 ]

ST_2: storemerge2 [1/1] 0.00ns
.backedge:2  %storemerge2 = phi float [ 0.000000e+00, %0 ], [ %current_1, %2 ], [ %current_2, %3 ]

ST_2: step [1/1] 0.00ns
.backedge:3  %step = phi i5 [ 0, %0 ], [ %step_1, %3 ], [ %step_1, %2 ]

ST_2: stg_78 [1/1] 0.00ns
.backedge:4  store float %storemerge, float* %Y, align 4

ST_2: stg_79 [1/1] 0.00ns
.backedge:5  store float %storemerge1, float* %X, align 4

ST_2: stg_80 [1/1] 0.00ns
.backedge:6  store float %storemerge2, float* %current, align 4

ST_2: exitcond [1/1] 1.91ns
.backedge:7  %exitcond = icmp eq i5 %step, -12

ST_2: empty [1/1] 0.00ns
.backedge:8  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20) nounwind

ST_2: step_1 [1/1] 1.72ns
.backedge:9  %step_1 = add i5 %step, 1

ST_2: stg_84 [1/1] 0.00ns
.backedge:10  br i1 %exitcond, label %4, label %1

ST_2: tmp_1_cast [1/1] 0.00ns
:4  %tmp_1_cast = zext i5 %step to i20

ST_2: tmp_2 [1/1] 1.18ns
:5  %tmp_2 = shl i20 1, %tmp_1_cast

ST_2: tmp_s [1/1] 0.00ns
:6  %tmp_s = zext i20 %tmp_2 to i32

ST_2: tmp_3 [6/6] 6.41ns
:7  %tmp_3 = uitofp i32 %tmp_s to float


 <State 3>: 6.41ns
ST_3: tmp_3 [5/6] 6.41ns
:7  %tmp_3 = uitofp i32 %tmp_s to float


 <State 4>: 6.41ns
ST_4: tmp_3 [4/6] 6.41ns
:7  %tmp_3 = uitofp i32 %tmp_s to float


 <State 5>: 6.41ns
ST_5: tmp_3 [3/6] 6.41ns
:7  %tmp_3 = uitofp i32 %tmp_s to float


 <State 6>: 6.41ns
ST_6: tmp_3 [2/6] 6.41ns
:7  %tmp_3 = uitofp i32 %tmp_s to float


 <State 7>: 6.41ns
ST_7: tmp_3 [1/6] 6.41ns
:7  %tmp_3 = uitofp i32 %tmp_s to float


 <State 8>: 6.08ns
ST_8: Y_load_1 [1/1] 0.00ns
:1  %Y_load_1 = load float* %Y, align 4

ST_8: tmp_4 [16/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 9>: 6.08ns
ST_9: tmp_4 [15/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 10>: 6.08ns
ST_10: tmp_4 [14/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 11>: 6.08ns
ST_11: tmp_4 [13/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 12>: 6.08ns
ST_12: tmp_4 [12/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 13>: 6.08ns
ST_13: tmp_4 [11/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 14>: 6.08ns
ST_14: tmp_4 [10/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 15>: 6.08ns
ST_15: tmp_4 [9/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 16>: 6.08ns
ST_16: tmp_4 [8/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 17>: 6.08ns
ST_17: tmp_4 [7/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 18>: 6.08ns
ST_18: tmp_4 [6/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 19>: 6.08ns
ST_19: tmp_4 [5/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 20>: 6.08ns
ST_20: tmp_4 [4/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 21>: 6.08ns
ST_21: current_load [1/1] 0.00ns
:0  %current_load = load float* %current, align 4

ST_21: tmp [3/3] 4.53ns
:2  %tmp = fcmp olt float %current_load, %theta_read

ST_21: tmp_4 [3/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 22>: 6.08ns
ST_22: tmp [2/3] 4.53ns
:2  %tmp = fcmp olt float %current_load, %theta_read

ST_22: tmp_4 [2/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3


 <State 23>: 6.08ns
ST_23: tmp [1/3] 4.53ns
:2  %tmp = fcmp olt float %current_load, %theta_read

ST_23: tmp_1 [1/1] 0.00ns
:3  %tmp_1 = zext i5 %step to i64

ST_23: tmp_4 [1/16] 6.08ns
:8  %tmp_4 = fdiv float %Y_load_1, %tmp_3

ST_23: X_load_1 [1/1] 0.00ns
:9  %X_load_1 = load float* %X, align 4

ST_23: stg_117 [1/1] 0.00ns
:10  br i1 %tmp, label %2, label %3

ST_23: tmp_8 [16/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3

ST_23: cordic_ctab_addr_1 [1/1] 0.00ns
:3  %cordic_ctab_addr_1 = getelementptr inbounds [64 x float]* @cordic_ctab, i64 0, i64 %tmp_1

ST_23: cordic_ctab_load_1 [2/2] 2.39ns
:4  %cordic_ctab_load_1 = load float* %cordic_ctab_addr_1, align 4

ST_23: tmp_6 [16/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3

ST_23: cordic_ctab_addr [1/1] 0.00ns
:3  %cordic_ctab_addr = getelementptr inbounds [64 x float]* @cordic_ctab, i64 0, i64 %tmp_1

ST_23: cordic_ctab_load [2/2] 2.39ns
:4  %cordic_ctab_load = load float* %cordic_ctab_addr, align 4


 <State 24>: 7.26ns
ST_24: T_1 [5/5] 7.26ns
:0  %T_1 = fadd float %X_load_1, %tmp_4

ST_24: tmp_8 [15/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3

ST_24: cordic_ctab_load_1 [1/2] 2.39ns
:4  %cordic_ctab_load_1 = load float* %cordic_ctab_addr_1, align 4


 <State 25>: 7.26ns
ST_25: T_1 [4/5] 7.26ns
:0  %T_1 = fadd float %X_load_1, %tmp_4

ST_25: tmp_8 [14/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3

ST_25: current_2 [5/5] 7.26ns
:5  %current_2 = fsub float %current_load, %cordic_ctab_load_1


 <State 26>: 7.26ns
ST_26: T_1 [3/5] 7.26ns
:0  %T_1 = fadd float %X_load_1, %tmp_4

ST_26: tmp_8 [13/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3

ST_26: current_2 [4/5] 7.26ns
:5  %current_2 = fsub float %current_load, %cordic_ctab_load_1


 <State 27>: 7.26ns
ST_27: T_1 [2/5] 7.26ns
:0  %T_1 = fadd float %X_load_1, %tmp_4

ST_27: tmp_8 [12/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3

ST_27: current_2 [3/5] 7.26ns
:5  %current_2 = fsub float %current_load, %cordic_ctab_load_1


 <State 28>: 7.26ns
ST_28: T_1 [1/5] 7.26ns
:0  %T_1 = fadd float %X_load_1, %tmp_4

ST_28: tmp_8 [11/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3

ST_28: current_2 [2/5] 7.26ns
:5  %current_2 = fsub float %current_load, %cordic_ctab_load_1


 <State 29>: 7.26ns
ST_29: tmp_8 [10/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3

ST_29: current_2 [1/5] 7.26ns
:5  %current_2 = fsub float %current_load, %cordic_ctab_load_1


 <State 30>: 6.08ns
ST_30: tmp_8 [9/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3


 <State 31>: 6.08ns
ST_31: tmp_8 [8/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3


 <State 32>: 6.08ns
ST_32: tmp_8 [7/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3


 <State 33>: 6.08ns
ST_33: tmp_8 [6/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3


 <State 34>: 6.08ns
ST_34: tmp_8 [5/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3


 <State 35>: 6.08ns
ST_35: tmp_8 [4/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3


 <State 36>: 6.08ns
ST_36: tmp_8 [3/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3


 <State 37>: 6.08ns
ST_37: tmp_8 [2/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3


 <State 38>: 6.08ns
ST_38: tmp_8 [1/16] 6.08ns
:1  %tmp_8 = fdiv float %X_load_1, %tmp_3


 <State 39>: 7.26ns
ST_39: Y_2 [5/5] 7.26ns
:2  %Y_2 = fsub float %Y_load_1, %tmp_8


 <State 40>: 7.26ns
ST_40: Y_2 [4/5] 7.26ns
:2  %Y_2 = fsub float %Y_load_1, %tmp_8


 <State 41>: 7.26ns
ST_41: Y_2 [3/5] 7.26ns
:2  %Y_2 = fsub float %Y_load_1, %tmp_8


 <State 42>: 7.26ns
ST_42: Y_2 [2/5] 7.26ns
:2  %Y_2 = fsub float %Y_load_1, %tmp_8


 <State 43>: 7.26ns
ST_43: Y_2 [1/5] 7.26ns
:2  %Y_2 = fsub float %Y_load_1, %tmp_8

ST_43: stg_155 [1/1] 0.00ns
:6  br label %.backedge


 <State 44>: 7.26ns
ST_44: T [5/5] 7.26ns
:0  %T = fsub float %X_load_1, %tmp_4

ST_44: tmp_6 [15/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3

ST_44: cordic_ctab_load [1/2] 2.39ns
:4  %cordic_ctab_load = load float* %cordic_ctab_addr, align 4


 <State 45>: 7.26ns
ST_45: T [4/5] 7.26ns
:0  %T = fsub float %X_load_1, %tmp_4

ST_45: tmp_6 [14/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3

ST_45: current_1 [5/5] 7.26ns
:5  %current_1 = fadd float %current_load, %cordic_ctab_load


 <State 46>: 7.26ns
ST_46: T [3/5] 7.26ns
:0  %T = fsub float %X_load_1, %tmp_4

ST_46: tmp_6 [13/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3

ST_46: current_1 [4/5] 7.26ns
:5  %current_1 = fadd float %current_load, %cordic_ctab_load


 <State 47>: 7.26ns
ST_47: T [2/5] 7.26ns
:0  %T = fsub float %X_load_1, %tmp_4

ST_47: tmp_6 [12/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3

ST_47: current_1 [3/5] 7.26ns
:5  %current_1 = fadd float %current_load, %cordic_ctab_load


 <State 48>: 7.26ns
ST_48: T [1/5] 7.26ns
:0  %T = fsub float %X_load_1, %tmp_4

ST_48: tmp_6 [11/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3

ST_48: current_1 [2/5] 7.26ns
:5  %current_1 = fadd float %current_load, %cordic_ctab_load


 <State 49>: 7.26ns
ST_49: tmp_6 [10/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3

ST_49: current_1 [1/5] 7.26ns
:5  %current_1 = fadd float %current_load, %cordic_ctab_load


 <State 50>: 6.08ns
ST_50: tmp_6 [9/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3


 <State 51>: 6.08ns
ST_51: tmp_6 [8/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3


 <State 52>: 6.08ns
ST_52: tmp_6 [7/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3


 <State 53>: 6.08ns
ST_53: tmp_6 [6/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3


 <State 54>: 6.08ns
ST_54: tmp_6 [5/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3


 <State 55>: 6.08ns
ST_55: tmp_6 [4/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3


 <State 56>: 6.08ns
ST_56: tmp_6 [3/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3


 <State 57>: 6.08ns
ST_57: tmp_6 [2/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3


 <State 58>: 6.08ns
ST_58: tmp_6 [1/16] 6.08ns
:1  %tmp_6 = fdiv float %X_load_1, %tmp_3


 <State 59>: 7.26ns
ST_59: Y_1 [5/5] 7.26ns
:2  %Y_1 = fadd float %tmp_6, %Y_load_1


 <State 60>: 7.26ns
ST_60: Y_1 [4/5] 7.26ns
:2  %Y_1 = fadd float %tmp_6, %Y_load_1


 <State 61>: 7.26ns
ST_61: Y_1 [3/5] 7.26ns
:2  %Y_1 = fadd float %tmp_6, %Y_load_1


 <State 62>: 7.26ns
ST_62: Y_1 [2/5] 7.26ns
:2  %Y_1 = fadd float %tmp_6, %Y_load_1


 <State 63>: 7.26ns
ST_63: Y_1 [1/5] 7.26ns
:2  %Y_1 = fadd float %tmp_6, %Y_load_1

ST_63: stg_187 [1/1] 0.00ns
:6  br label %.backedge


 <State 64>: 0.00ns
ST_64: X_load [1/1] 0.00ns
:0  %X_load = load float* %X, align 4

ST_64: Y_load [1/1] 0.00ns
:1  %Y_load = load float* %Y, align 4

ST_64: stg_190 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_auto.floatP(float* %c, float %X_load) nounwind

ST_64: stg_191 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_auto.floatP(float* %s, float %Y_load) nounwind

ST_64: stg_192 [1/1] 0.00ns
:4  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
