/*

Vivado v2014.4 (64-bit)
SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014
Process ID: 7888

Current time: 	2/25/17 11:41:07 AM
Time zone: 	India Standard Time (Asia/Calcutta)

OS: Windows 8
Version: 6.2
Architecture: amd64
Available processors (cores): 4

Screen size: 1366x768
Screen resolution (DPI): 96
Available screens: 1

Java version: 	1.8.0_05 64-bit
Java home: 	D:/Xilinx/Vivado/2014.4/tps/win64/jre

User name: 	Prakhar
User directory: D:/4thSemester/COL216/Labs/Lab5/project_1
User country: 	US
User language: 	en
User locale: 	en_US
Vivado preferences path: C:/Users/Prakhar/AppData/Roaming/Xilinx/Vivado/2014.4/vivado.ini
Vivado layouts directory: C:/Users/Prakhar/AppData/Roaming/Xilinx/Vivado/2014.4/layouts/application

GUI allocated memory:	166 MB
GUI max memory:		3,052 MB
Engine allocated memory: 422 MB

*/

// TclEventType: START_GUI
// HColorUtils.generateUniqueColorPalette (num colors: 55) elapsed time: 5.6s
// TclEventType: PROJECT_OPEN_DIALOG
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// cm:N (ch:JFrame):  Open Project : addNotify
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_NEW
// Tcl Message: open_project D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.xpr 
// Tcl Message: INFO: [Project 1-313] Project file moved from 'C:/Users/Prakhar/Downloads/project_1' since last save. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// [GUI Memory]: 63 MB (+64097kb) [00:00:10]
// [Engine Memory]: 344 MB (+209754kb) [00:00:10]
// TclEventType: PROJECT_NEW
// [Engine Memory]: 375 MB (+31490kb) [00:00:11]
// [Engine Memory]: 403 MB (+29790kb) [00:00:11]
// [Engine Memory]: 418 MB (+16093kb) [00:00:14]
// [Engine Memory]: 419 MB (+819kb) [00:00:14]
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.4/data/ip'. 
// [Engine Memory]: 422 MB (+3276kb) [00:00:14]
// HMemoryUtils.trashcanNow. Engine heap size: 426 MB. GUI used memory: 32 MB. Current time: 2/25/17 11:41:07 AM
// [Engine Memory]: 434 MB (+12091kb) [00:00:16]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// [Engine Memory]: 434 MB (+151kb) [00:00:17]
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Project name: project_1; location: D:/4thSemester/COL216/Labs/Lab5/project_1; part: xc7a35tcpg236-1
// Tcl Message: open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 674.980 ; gain = 142.570 
dismissDialog("Open Project"); // cm:N (ch:JFrame)
// [Engine Memory]: 435 MB (+958kb) [00:00:18]
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 437 MB (+2625kb) [00:00:18]
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [Engine Memory]: 438 MB (+679kb) [00:00:19]
// [Engine Memory]: 440 MB (+1994kb) [00:00:21]
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // w:Y (v:I, ch:JFrame)
// [Engine Memory]: 441 MB (+991kb) [00:00:23]
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: FILE_SET_CHANGE
// d:cm (ch:JFrame):  Run Simulation : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-27] Simulation object is 'sim_1' INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav' 
// Tcl Message: "xvlog -m64 -prj tb_vlog.prj" Determining compilation order of HDL files. INFO: [VRFC 10-2263] Analyzing Verilog file "D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module ARM_alu_gold INFO: [VRFC 10-2263] Analyzing Verilog file "D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module glbl "xvhdl -m64 -prj tb_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: Determining compilation order of HDL files. INFO: [VRFC 10-163] Analyzing VHDL file "D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/new/ARM_alu.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity ARM_alu INFO: [VRFC 10-163] Analyzing VHDL file "D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/rng_xoroshiro128plus.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity rng_xoroshiro128plus INFO: [VRFC 10-163] Analyzing VHDL file "D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity tb 
// Tcl Message: INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav' 
// Tcl Message: Built simulation snapshot tb_behav 
// Tcl Message:  ****** Webtalk v2014.4 (64-bit)   **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014   **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014     ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.  source D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace 
// TclEventType: LAUNCH_SIM
// Tcl Message:      while executing "webtalk_transmit -clientid 2297359025 -regid "211314770_0_0_464" -xml D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_..."     (file "D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41) INFO: [Common 17-206] Exiting Webtalk at Sat Feb 25 11:41:28 2017... 
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 674.980 ; gain = 0.000 
// TclEventType: LOAD_FEATURE
// HMemoryUtils.trashcanNow. Engine heap size: 442 MB. GUI used memory: 30 MB. Current time: 2/25/17 11:41:30 AM
// Tcl Message: INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2014.4 
// [Engine Memory]: 442 MB (+1175kb) [00:00:40]
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// [Engine Memory]: 442 MB (+94kb) [00:00:40]
// [Engine Memory]: 445 MB (+2904kb) [00:00:40]
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// [Engine Memory]: 445 MB (+172kb) [00:00:40]
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// Waveform: addNotify
// Tcl Message: Time resolution is 1 ps 
// Tcl Message: open_wave_config {D:/4thSemester/COL216/Labs/Lab5/project_1\tb_behav.wcfg} 
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// [Engine Memory]: 447 MB (+2453kb) [00:00:41]
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// [GUI Memory]: 64 MB (+201kb) [00:00:41]
// [Engine Memory]: 448 MB (+745kb) [00:00:41]
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// [GUI Memory]: 66 MB (+2356kb) [00:00:41]
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:17 . Memory (MB): peak = 676.215 ; gain = 1.234 
// 'c' command handler elapsed time: 17 seconds
// [GUI Memory]: 68 MB (+2406kb) [00:00:41]
// Elapsed time: 17 seconds
dismissDialog("Run Simulation"); // d:cm (ch:JFrame)
// [Engine Memory]: 454 MB (+5959kb) [00:00:42]
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // W:an (F:R, ch:JFrame)
// [Engine Memory]: 454 MB (+831kb) [00:00:45]
// Tcl Command: '#forcing SW to prevent U values on LEDs; add_force {/tb/SW} -radix hex {0000 0ns}; #pulsing BTN to create reset signal; add_force {/tb/BTN} -radix bin {10000 0ns}; add_force {/tb/CLK} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps; run 50; #release BTN to release reset; add_force {/tb/BTN} -radix hex {...'
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// [GUI Memory]: 68 MB (+167kb) [00:00:46]
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 457 MB. GUI used memory: 34 MB. Current time: 2/25/17 11:41:38 AM
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// [Engine Memory]: 457 MB (+2768kb) [00:00:46]
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// [Engine Memory]: 458 MB (+573kb) [00:00:46]
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// [Engine Memory]: 459 MB (+1568kb) [00:00:46]
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// [Engine Memory]: 460 MB (+425kb) [00:00:46]
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// [Engine Memory]: 460 MB (+323kb) [00:00:46]
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// [Engine Memory]: 464 MB (+3977kb) [00:00:46]
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// [Engine Memory]: 464 MB (+770kb) [00:00:47]
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// HMemoryUtils.trashcanNow. Engine heap size: 465 MB. GUI used memory: 34 MB. Current time: 2/25/17 11:41:39 AM
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// [Engine Memory]: 465 MB (+282kb) [00:00:47]
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// [Engine Memory]: 465 MB (+806kb) [00:00:47]
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: #forcing SW to prevent U values on LEDs 
// Tcl Message: add_force {/tb/SW} -radix hex {0000 0ns} 
// Tcl Message: force1 
// Tcl Message: #pulsing BTN to create reset signal 
// Tcl Message: add_force {/tb/BTN} -radix bin {10000 0ns} 
// Tcl Message: force2 
// Tcl Message: add_force {/tb/CLK} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps 
// Tcl Message: force3 
// Tcl Message: run 50 
// Tcl Message: #release BTN to release reset 
// Tcl Message: add_force {/tb/BTN} -radix hex {0 0ns} 
// Tcl Message: force4 
// Tcl Message: #run for some time 
// Tcl Message: run 100 
// Tcl Message: run 1000 
// Tcl Message: run 1000 
// [Engine Memory]: 466 MB (+708kb) [00:00:47]
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 466 MB. GUI used memory: 34 MB. Current time: 2/25/17 11:41:40 AM
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 466 MB. GUI used memory: 33 MB. Current time: 2/25/17 11:41:41 AM
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 466 MB. GUI used memory: 34 MB. Current time: 2/25/17 11:41:41 AM
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// [Engine Memory]: 466 MB (+249kb) [00:00:49]
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// [Engine Memory]: 466 MB (+73kb) [00:00:53]
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 466 MB. GUI used memory: 34 MB. Current time: 2/25/17 11:41:45 AM
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 466 MB. GUI used memory: 33 MB. Current time: 2/25/17 11:41:46 AM
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 466 MB. GUI used memory: 34 MB. Current time: 2/25/17 11:41:46 AM
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 466 MB. GUI used memory: 34 MB. Current time: 2/25/17 11:41:47 AM
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 466 MB. GUI used memory: 33 MB. Current time: 2/25/17 11:41:47 AM
// Elapsed time: 12 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k:JideButton (JPanel:JComponent, ch:JFrame)
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - tb", "DesignTask.SIMULATION");
// TclEventType: WAVEFORM_CLOSE_WCFG
// [Engine Memory]: 467 MB (+364kb) [00:00:57]
// TclEventType: SIMULATION_CLOSE_SIMULATION
// [Engine Memory]: 467 MB (+40kb) [00:00:57]
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "tb_behav.wcfg"); // u:aG
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// Tcl Message: close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 692.645 ; gain = 0.000 
// [Engine Memory]: 468 MB (+823kb) [00:01:06]
selectButton(PAResourceQtoS.RunGadget_SHOW_WARNING_AND_ERROR_MESSAGES_IN_MESSAGES, "248 warnings"); // h:k (JPanel:JComponent, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_MESSAGE_WINDOW
// [GUI Memory]: 69 MB (+1004kb) [00:01:10]
// [Engine Memory]: 468 MB (+778kb) [00:01:10]
// Elapsed time: 38 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 3); // u:k (I:JPanel, ch:JFrame)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 3); // u:k (I:JPanel, ch:JFrame)
// [Engine Memory]: 469 MB (+1167kb) [00:01:58]
// [Engine Memory]: 489 MB (+20832kb) [00:02:01]
// HMemoryUtils.trashcanNow. Engine heap size: 489 MB. GUI used memory: 34 MB. Current time: 2/25/17 11:42:55 AM
// Elapsed time: 15 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // w:Y (v:I, ch:JFrame) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// cm:N (ch:JFrame):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-1 Top: tb 
// [Engine Memory]: 526 MB (+38711kb) [00:02:08]
// TclEventType: ELABORATE_FINISH
// [Engine Memory]: 619 MB (+97447kb) [00:02:13]
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 741 MB. GUI used memory: 55 MB. Current time: 2/25/17 11:43:09 AM
// [Engine Memory]: 742 MB (+128430kb) [00:02:17]
// [Engine Memory]: 757 MB (+16142kb) [00:02:17]
// Xgd.load filename: D:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a35t/xc7a35t.xgd; ZipEntry: xc7a35t_detail.xgd elapsed time: 0.9s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 1.1s
// [Engine Memory]: 839 MB (+86360kb) [00:02:18]
// TclEventType: DESIGN_NEW
// [GUI Memory]: 79 MB (+10642kb) [00:02:25]
// [GUI Memory]: 83 MB (+3800kb) [00:02:25]
// [GUI Memory]: 84 MB (+1322kb) [00:02:25]
// [GUI Memory]: 87 MB (+2277kb) [00:02:26]
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:01:12 ; elapsed = 00:02:12 . Memory (MB): peak = 737.195 ; gain = 578.402 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'tb' [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd:27] INFO: [Synth 8-3491] module 'ARM_alu_gold' declared at 'D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v:16' bound to instance 'ARM_alu_golden' of component 'ARM_alu_gold' [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd:197] INFO: [Synth 8-638] synthesizing module 'ARM_alu_gold' [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v:16] INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250] INFO: [Synth 8-638] synthesizing module 'GND' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852] INFO: [Synth 8-256] done synthesizing module 'GND' (2#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852] INFO: [Synth 8-638] synthesizing module 'OBUF' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:17301] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  	Parameter SLEW bound to: SLOW - type: string  	Parameter DRIVE bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUF' (3#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:17301] INFO: [Synth 8-638] synthesizing module 'LUT4' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1100010001000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4' (4#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b0100000000001010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (4#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT6' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6' (5#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0101111100110011010111111111111100000000000000000000000000000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (5#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111111111111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (5#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1111111111111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (5#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT3' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b10000010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3' (6#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000000000000010101011101010101010101110101111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (6#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT5' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b10101010111010101010111011101110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized0' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000000000001111100110011111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized0' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized1' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00001111000011111111111100011111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized1' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b0000001010100010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized2' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b11110100001101110000011111000111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized2' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized3' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00011010000110101011000010111111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized3' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1001100110010110100110011001100101100110011010010110011001100110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT2' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] 
// Tcl Message: 	Parameter INIT bound to: 4'b0110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT2' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111001111111111111100111111001000110000111100001111111111111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011110011000011001111001111000011110000000011110010110111100001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1011101110110000101110111011101110111011101100001011101110110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1011101110110000101110111011000010111011101100001011101110111011  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized0' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] 
// Tcl Message: 	Parameter INIT bound to: 4'b0001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized0' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized1' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] 
// Tcl Message: 	Parameter INIT bound to: 4'b0010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized1' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:950] INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:950] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized4' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000000000000000001011111111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized4' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1010100110101010010101100101010101010110010101011010100110101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized5' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000000100000001000011111111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized5' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000001111000000000000000000000000000011110111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b01011110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b0000100010110011  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized6' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b10111111101010101011101110101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized6' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111111110111111111111111011111111111111101111111010101010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized7' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b11111111101111111111101010111010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized7' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1011111110111111101111111111111110101010101010101010101010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized12' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111111111110111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized12' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized8' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000000011110000011100000111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized8' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized2' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] 
// Tcl Message: 	Parameter INIT bound to: 4'b1110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized2' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized9' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b10000000000000000000000000000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized9' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized13' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0010110100001111000011111101001011110000001011010010110100001111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized13' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized14' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111111111111111111111111111111011111111111111111111111111111111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized14' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized10' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b11110100000001110011011111000111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized10' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized11' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b11111111111111111111111111111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized11' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized4' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b0100000001010110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized4' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b00000010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized5' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1011101001000101  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized5' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized12' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b11110000111100001111111111101110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized12' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized6' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1010100000001000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized6' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b11111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized3' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] 
// Tcl Message: 	Parameter INIT bound to: 4'b1000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized3' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized13' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00011010101100000001101010111111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized13' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized14' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000000000001110111000001110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized14' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized3' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b11011111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized3' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized15' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00111100111100000011111111100010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized15' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized4' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b11111101  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized4' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized5' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b01010100  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized5' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized7' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1100111111111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized7' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized15' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111111111111111111111111111111111110000000000001111111101111111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized15' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized8' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1000000000000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized8' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized6' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b00000100  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized6' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized16' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0110100110011001011001100110100101100110011010011001011001100110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized16' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized9' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b0110010110100110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized9' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized17' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1001011010010110011010011001011001101001011010010110100101101001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized17' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized18' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000110000000000000011000000110111001111000011110000000000000001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized18' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized19' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1101110111010000110111011101000011011101110100001101110111011101  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized19' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized20' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0001000000010001111111111111111100010000000100010001000000010001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized20' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized16' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b10111000111111111011100000000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized16' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized17' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b10101010101010101111111100001100  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized17' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized10' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1110001000000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized10' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized18' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000111111110000000000000010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized18' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized19' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b10011001100101101001100110011001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized19' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized21' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1100001100111100000011111111000011000011000011110001111011010010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized21' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized7' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b01101001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized7' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized22' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111111100110000111111111111000011111111111111111111111011111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized22' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized23' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011110000111111111100000010111011000011110000000000111111010001  
// Tcl Message: INFO: [Synth 8-63] RTL assertion: "Error counter updated by 1" [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd:412] INFO: [Synth 8-63] RTL assertion: "Marks decreased by 1" [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd:431] 
// Tcl Message: 	Parameter init_seed bound to: 128'b00000001001000110100010101100111100010011010101111001101111011110011000101000001010110010010011001010011010110001001011110010011  
// Tcl Message: INFO: [Synth 8-3491] module 'rng_xoroshiro128plus' declared at 'D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/rng_xoroshiro128plus.vhd:42' bound to instance 'PRNG' of component 'rng_xoroshiro128plus' [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd:438] INFO: [Synth 8-638] synthesizing module 'rng_xoroshiro128plus__parameterized0' [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/rng_xoroshiro128plus.vhd:79] 
// Tcl Message: 	Parameter init_seed bound to: 128'b00000001001000110100010101100111100010011010101111001101111011110011000101000001010110010010011001010011010110001001011110010011  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'rng_xoroshiro128plus__parameterized0' (12#1) [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/rng_xoroshiro128plus.vhd:79] INFO: [Synth 8-256] done synthesizing module 'tb' (13#1) [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd:27] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:02:13 . Memory (MB): peak = 757.152 ; gain = 598.359 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:14 ; elapsed = 00:02:14 . Memory (MB): peak = 757.152 ; gain = 598.359 --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds 
// Tcl Message: Loading clock regions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockRegion.xml Loading clock buffers from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/ClockBuffers.xml Loading clock placement rules from D:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/ClockPlacerRules.xml Loading package pin functions from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/PinFunctions.xml... Loading package from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/artix7/xc7a35t/cpg236/Package.xml Loading io standards from D:/Xilinx/Vivado/2014.4/data\./parts/xilinx/artix7/IOStandards.xml Loading device configuration modes from D:/Xilinx/Vivado/2014.4/data\parts/xilinx/artix7/ConfigModes.xml 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: INFO: [Common 17-14] Message 'Constraints 18-549' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:01:35 ; elapsed = 00:02:31 . Memory (MB): peak = 1140.875 ; gain = 982.082 
// Tcl Message: 171 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 1140.875 ; gain = 425.602 
// [Engine Memory]: 849 MB (+10190kb) [00:02:29]
// 'dg' command handler elapsed time: 23 seconds
// [Engine Memory]: 850 MB (+753kb) [00:02:29]
// [Engine Memory]: 852 MB (+1835kb) [00:02:29]
// Elapsed time: 23 seconds
dismissDialog("Open Elaborated Design"); // cm:N (ch:JFrame)
// [Engine Memory]: 854 MB (+2879kb) [00:02:33]
// Elapsed time: 65 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
// [Engine Memory]: 855 MB (+606kb) [00:03:37]
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // r:aG
// PAPropertyPanels.initPanels (<const0>) elapsed time: 0.2s
// [GUI Memory]: 88 MB (+1460kb) [00:03:56]
// [Engine Memory]: 855 MB (+180kb) [00:03:56]
// [GUI Memory]: 89 MB (+794kb) [00:03:57]
// [Engine Memory]: 858 MB (+2625kb) [00:03:57]
// HMemoryUtils.trashcanNow. Engine heap size: 860 MB. GUI used memory: 59 MB. Current time: 2/25/17 11:44:51 AM
// Elapsed time: 22 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k:JideButton (JPanel:JComponent, ch:JFrame)
closeTask("RTL Analysis", "Elaborated Design", "DesignTask.RTL_PLANNING");
// al:bE (ch:JFrame): Confirm Close: addNotify
selectCheckBox(RDIResource.MessageWithOptionDialog_DONT_SHOW_THIS_DIALOG_AGAIN, "Don't show this dialog again", false); // h:JCheckBox (JPanel:JComponent, al:bE): FALSE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a:JButton (JPanel:JComponent, al:bE)
// [Engine Memory]: 860 MB (+2039kb) [00:04:01]
// TclEventType: DESIGN_CLOSE
// HMemoryUtils.trashcanNow. Engine heap size: 861 MB. GUI used memory: 56 MB. Current time: 2/25/17 11:44:54 AM
// Engine heap size: 861 MB. GUI used memory: 57 MB. Current time: 2/25/17 11:44:54 AM
// TclEventType: CURR_DESIGN_SET
// TclEventType: DESIGN_CLOSE
// [Engine Memory]: 861 MB (+1134kb) [00:04:02]
// Tcl Message: close_design 
dismissDialog("Confirm Close"); // al:bE (ch:JFrame)
// [GUI Memory]: 90 MB (+1079kb) [00:04:07]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tb - Behavioral (tb.vhd)]", 1, true); // u:k (I:JPanel, ch:JFrame) - Node
// [GUI Memory]: 93 MB (+3800kb) [00:04:09]
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, tb - Behavioral (tb.vhd)]", 1, true, false, false, false, false, true); // u:k (I:JPanel, ch:JFrame) - Double Click - Node
// [GUI Memory]: 98 MB (+5125kb) [00:04:09]
selectCodeEditor("tb.vhd", 180, 107); // bi:J (JPanel:JComponent, ch:JFrame)
typeControlKey((HResource) null, "tb.vhd", 'v'); // bi:J (JPanel:JComponent, ch:JFrame)
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// [GUI Memory]: 101 MB (+3350kb) [00:04:17]
// TclEventType: DG_UPDATE_GRAPH
selectButton(PAResourceCommand.PACommandNames_RUN_SYNTHESIS, "run_synthesis"); // v:JideButton (CommandBar:DockableBar, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// cm:N (ch:JFrame):  Resetting Runs : addNotify
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// cm:N (ch:JFrame):  Starting Design Runs : addNotify
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: DG_ANALYSIS_MSG_RESET
// TclEventType: DG_UPDATE_GRAPH
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs synth_1 
// Tcl Message: [Sat Feb 25 11:45:14 2017] Launched synth_1... Run output will be captured here: D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.runs/synth_1/runme.log 
dismissDialog("Starting Design Runs"); // cm:N (ch:JFrame)
// TclEventType: RUN_COMPLETED
// Elapsed time: 21 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 11, false); // w:Y (v:I, ch:JFrame)
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
// TclEventType: FILE_SET_CHANGE
// d:cm (ch:JFrame):  Run Simulation : addNotify
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: launch_simulation 
// Tcl Message: INFO: [USF-XSim-27] Simulation object is 'sim_1' INFO: [USF-XSim-37] Inspecting design source files for 'tb' in fileset 'sim_1'... INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav' 
// Tcl Message: "xvlog -m64 -prj tb_vlog.prj" Determining compilation order of HDL files. INFO: [VRFC 10-2263] Analyzing Verilog file "D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module ARM_alu_gold INFO: [VRFC 10-2263] Analyzing Verilog file "D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib INFO: [VRFC 10-311] analyzing module glbl "xvhdl -m64 -prj tb_vhdl.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: Determining compilation order of HDL files. INFO: [VRFC 10-163] Analyzing VHDL file "D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/new/ARM_alu.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity ARM_alu INFO: [VRFC 10-163] Analyzing VHDL file "D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/rng_xoroshiro128plus.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity rng_xoroshiro128plus INFO: [VRFC 10-163] Analyzing VHDL file "D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd" into library xil_defaultlib INFO: [VRFC 10-307] analyzing entity tb 
// Tcl Message: INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav' 
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a:JButton (JPanel:JComponent, d:cm)
// 'c' command handler elapsed time: 3 seconds
// [GUI Memory]: 102 MB (+534kb) [00:04:52]
// Tcl Message: Built simulation snapshot tb_behav 
// Tcl Message:  ****** Webtalk v2014.4 (64-bit)   **** SW Build 1071353 on Tue Nov 18 18:24:04 MST 2014   **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014     ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.  source D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace 
// TclEventType: LAUNCH_SIM
// Tcl Message:      while executing "webtalk_transmit -clientid 44766740 -regid "211314770_0_0_464" -xml D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_be..."     (file "D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl" line 41) INFO: [Common 17-206] Exiting Webtalk at Sat Feb 25 11:45:50 2017... 
// Tcl Message: run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1140.875 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.sim/sim_1/behav' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// Tcl Message: Vivado Simulator 2014.4 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// Waveform: addNotify
// Waveform: addNotify
// Waveform: addNotify
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Tcl Message: open_wave_config {D:/4thSemester/COL216/Labs/Lab5/project_1\tb_behav.wcfg} 
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: source tb.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1140.875 ; gain = 0.000 
// Elapsed time: 11 seconds
dismissDialog("Run Simulation"); // d:cm (ch:JFrame)
setText(RDIResource.CommandsInput_TYPE_TCL_COMMAND_HERE, (String) null); // W:an (F:R, ch:JFrame)
// Tcl Command: '#forcing SW to prevent U values on LEDs; add_force {/tb/SW} -radix hex {0000 0ns}; #pulsing BTN to create reset signal; add_force {/tb/BTN} -radix bin {10000 0ns}; add_force {/tb/CLK} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps; run 50; #release BTN to release reset; add_force {/tb/BTN} -radix hex {...'
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 861 MB. GUI used memory: 42 MB. Current time: 2/25/17 11:45:56 AM
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// HMemoryUtils.trashcanNow. Engine heap size: 861 MB. GUI used memory: 41 MB. Current time: 2/25/17 11:45:56 AM
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: #forcing SW to prevent U values on LEDs 
// Tcl Message: add_force {/tb/SW} -radix hex {0000 0ns} 
// Tcl Message: force5 
// Tcl Message: #pulsing BTN to create reset signal 
// Tcl Message: add_force {/tb/BTN} -radix bin {10000 0ns} 
// Tcl Message: force6 
// Tcl Message: add_force {/tb/CLK} -radix bin {1 0ns} {0 5000ps} -repeat_every 10000ps 
// Tcl Message: force7 
// Tcl Message: run 50 
// Tcl Message: #release BTN to release reset 
// Tcl Message: add_force {/tb/BTN} -radix hex {0 0ns} 
// Tcl Message: force8 
// Tcl Message: #run for some time 
// Tcl Message: run 100 
// Tcl Message: run 1000 
// Tcl Message: run 1000 
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 861 MB. GUI used memory: 41 MB. Current time: 2/25/17 11:46:03 AM
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 861 MB. GUI used memory: 41 MB. Current time: 2/25/17 11:46:06 AM
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 861 MB. GUI used memory: 41 MB. Current time: 2/25/17 11:46:06 AM
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// Elapsed time: 15 seconds
selectButton(PAResourceTtoZ.TaskBanner_CLOSE, (String) null); // k:JideButton (JPanel:JComponent, ch:JFrame)
closeTask("Simulation", "Behavioral Simulation - Functional - sim_1 - tb", "DesignTask.SIMULATION");
// TclEventType: WAVEFORM_CLOSE_WCFG
// TclEventType: SIMULATION_CLOSE_SIMULATION
closeView(RDIResource.RDIViews_WAVEFORM_VIEWER, "tb_behav.wcfg"); // u:aG
// Tcl Message: close_sim 
// Tcl Message: INFO: [Simtcl 6-16] Simulation closed 
// Tcl Message: close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.875 ; gain = 0.000 
// Elapsed time: 28 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Report Noise]", 15, false); // w:Y (v:I, ch:JFrame)
// cm:N (ch:JFrame):  Open Elaborated Design : addNotify
// TclEventType: ELABORATE_START
// Tcl Message: synth_design -rtl -name rtl_1 
// Tcl Message: Command: synth_design -rtl -name rtl_1 Starting synth_design Using part: xc7a35tcpg236-1 Top: tb 
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 861 MB. GUI used memory: 41 MB. Current time: 2/25/17 11:46:52 AM
selectButton(RDIResource.ProgressDialog_BACKGROUND, "Background"); // a:JButton (JPanel:JComponent, cm:N)
// Xgd.load filename: D:/Xilinx/Vivado/2014.4/data/parts/xilinx/artix7/artix7/xc7a35t/xc7a35t.xgd; ZipEntry: xc7a35t_detail.xgd elapsed time: 0.5s
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi.loadEngineXgd elapsed time: 0.8s
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // F:b
// TclEventType: DESIGN_NEW
// Schematic: addNotify
// TclEventType: CURR_DESIGN_SET
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:02:11 ; elapsed = 00:05:59 . Memory (MB): peak = 1140.875 ; gain = 982.082 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'tb' [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd:27] INFO: [Synth 8-3491] module 'ARM_alu_gold' declared at 'D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v:16' bound to instance 'ARM_alu_golden' of component 'ARM_alu_gold' [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd:197] INFO: [Synth 8-638] synthesizing module 'ARM_alu_gold' [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/arm_golden.v:16] INFO: [Synth 8-638] synthesizing module 'IBUF' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string  	Parameter IBUF_LOW_PWR bound to: TRUE - type: string  	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:10250] INFO: [Synth 8-638] synthesizing module 'GND' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852] INFO: [Synth 8-256] done synthesizing module 'GND' (2#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:3852] INFO: [Synth 8-638] synthesizing module 'OBUF' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:17301] 
// Tcl Message: 	Parameter CAPACITANCE bound to: DONT_CARE - type: string  	Parameter IOSTANDARD bound to: DEFAULT - type: string  	Parameter SLEW bound to: SLOW - type: string  	Parameter DRIVE bound to: 12 - type: integer  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'OBUF' (3#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:17301] INFO: [Synth 8-638] synthesizing module 'LUT4' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1100010001000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4' (4#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized0' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b0100000000001010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized0' (4#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT6' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6' (5#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized0' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0101111100110011010111111111111100000000000000000000000000000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized0' (5#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized1' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111111111111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized1' (5#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1111111111111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (5#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT3' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b10000010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3' (6#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized2' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000000000000010101011101010101010101110101111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized2' (6#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT5' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b10101010111010101010111011101110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized0' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000000000001111100110011111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized0' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized1' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00001111000011111111111100011111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized1' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized2' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b0000001010100010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized2' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized2' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b11110100001101110000011111000111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized2' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized3' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00011010000110101011000010111111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized3' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized3' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1001100110010110100110011001100101100110011010010110011001100110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized3' (7#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT2' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] 
// Tcl Message: 	Parameter INIT bound to: 4'b0110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT2' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized4' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111001111111111111100111111001000110000111100001111111111111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized4' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized5' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011110011000011001111001111000011110000000011110010110111100001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized5' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized6' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1011101110110000101110111011101110111011101100001011101110110000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized6' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized7' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1011101110110000101110111011000010111011101100001011101110111011  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized7' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized0' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] 
// Tcl Message: 	Parameter INIT bound to: 4'b0001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized0' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized1' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] 
// Tcl Message: 	Parameter INIT bound to: 4'b0010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized1' (8#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] INFO: [Synth 8-638] synthesizing module 'CARRY4' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:950] INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:950] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized4' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000000000000000001011111111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized4' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized8' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1010100110101010010101100101010101010110010101011010100110101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized8' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized5' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000000100000001000011111111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized5' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000000000000000000000001111000000000000000000000000000011110111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized0' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b01011110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized0' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized3' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b0000100010110011  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized3' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized6' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b10111111101010101011101110101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized6' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111111110111111111111111011111111111111101111111010101010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized7' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b11111111101111111111101010111010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized7' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized11' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1011111110111111101111111111111110101010101010101010101010101010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized11' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized12' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111111111111111111111111111111111111111111111111111111111110111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized12' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized8' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000000011110000011100000111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized8' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized2' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] 
// Tcl Message: 	Parameter INIT bound to: 4'b1110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized2' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized9' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b10000000000000000000000000000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized9' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized13' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0010110100001111000011111101001011110000001011010010110100001111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized13' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized14' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111111111111111111111111111111011111111111111111111111111111111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized14' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized10' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b11110100000001110011011111000111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized10' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized11' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b11111111111111111111111111111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized11' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized4' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b0100000001010110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized4' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized1' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b00000010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized1' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized5' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1011101001000101  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized5' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized12' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b11110000111100001111111111101110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized12' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized6' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1010100000001000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized6' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized2' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b11111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized2' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT2__parameterized3' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] 
// Tcl Message: 	Parameter INIT bound to: 4'b1000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT2__parameterized3' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15744] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized13' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00011010101100000001101010111111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized13' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized14' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000000000001110111000001110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized14' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized3' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b11011111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized3' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized15' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00111100111100000011111111100010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized15' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized4' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b11111101  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized4' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized5' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b01010100  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized5' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized7' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1100111111111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized7' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized15' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111111111111111111111111111111111110000000000001111111101111111  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized15' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized8' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1000000000000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized8' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized6' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b00000100  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized6' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized16' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0110100110011001011001100110100101100110011010011001011001100110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized16' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized9' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b0110010110100110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized9' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized17' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1001011010010110011010011001011001101001011010010110100101101001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized17' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized18' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0000110000000000000011000000110111001111000011110000000000000001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized18' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized19' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1101110111010000110111011101000011011101110100001101110111011101  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized19' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized20' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0001000000010001111111111111111100010000000100010001000000010001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized20' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized16' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b10111000111111111011100000000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized16' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized17' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b10101010101010101111111100001100  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized17' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized10' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] 
// Tcl Message: 	Parameter INIT bound to: 16'b1110001000000000  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized10' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15821] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized18' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b00000000111111110000000000000010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized18' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT5__parameterized19' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] 
// Tcl Message: 	Parameter INIT bound to: 32'b10011001100101101001100110011001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT5__parameterized19' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15864] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized21' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1100001100111100000011111111000011000011000011110001111011010010  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized21' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT3__parameterized7' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] 
// Tcl Message: 	Parameter INIT bound to: 8'b01101001  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT3__parameterized7' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15781] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized22' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b1111111100110000111111111111000011111111111111111111111011111110  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized22' (9#1) [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized23' [D:/Xilinx/Vivado/2014.4/scripts/rt/data/unisim_comp.v:15910] 
// Tcl Message: 	Parameter INIT bound to: 64'b0011110000111111111100000010111011000011110000000000111111010001  
// Tcl Message: INFO: [Synth 8-63] RTL assertion: "Error counter updated by 1" [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd:412] INFO: [Synth 8-63] RTL assertion: "Marks decreased by 1" [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd:431] 
// Tcl Message: 	Parameter init_seed bound to: 128'b00000001001000110100010101100111100010011010101111001101111011110011000101000001010110010010011001010011010110001001011110010011  
// Tcl Message: INFO: [Synth 8-3491] module 'rng_xoroshiro128plus' declared at 'D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/rng_xoroshiro128plus.vhd:42' bound to instance 'PRNG' of component 'rng_xoroshiro128plus' [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd:438] INFO: [Synth 8-638] synthesizing module 'rng_xoroshiro128plus__parameterized0' [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/rng_xoroshiro128plus.vhd:79] 
// Tcl Message: 	Parameter init_seed bound to: 128'b00000001001000110100010101100111100010011010101111001101111011110011000101000001010110010010011001010011010110001001011110010011  
// Tcl Message: INFO: [Synth 8-256] done synthesizing module 'rng_xoroshiro128plus__parameterized0' (12#1) [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/rng_xoroshiro128plus.vhd:79] INFO: [Synth 8-256] done synthesizing module 'tb' (13#1) [D:/4thSemester/COL216/Labs/Lab5/project_1/project_1.srcs/sources_1/imports/tb_release/tb.vhd:27] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:02:12 ; elapsed = 00:06:01 . Memory (MB): peak = 1140.875 ; gain = 982.082 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message:  Report Check Netlist:  +------+------------------+-------+---------+-------+------------------+ |      |Item              |Errors |Warnings |Status |Description       | +------+------------------+-------+---------+-------+------------------+ |1     |multi_driven_nets |      0|        0|Passed |Multi driven nets | +------+------------------+-------+---------+-------+------------------+ --------------------------------------------------------------------------------- Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:12 ; elapsed = 00:06:01 . Memory (MB): peak = 1140.875 ; gain = 982.082 --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: INFO: [Common 17-14] Message 'Constraints 18-549' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:02:25 ; elapsed = 00:06:10 . Memory (MB): peak = 1164.340 ; gain = 1005.547 
// Tcl Message: 171 Infos, 133 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1164.340 ; gain = 23.465 
// Run Command: PAResourceCommand.PACommandNames_RUN_NOISE
// a:ac (ch:JFrame): Report Noise: addNotify
dismissDialog("Open Elaborated Design"); // cm:N (ch:JFrame)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a:JButton (JPanel:JComponent, a:ac)
// 'bQ' command handler elapsed time: 6 seconds
dismissDialog("Report Noise"); // a:ac (ch:JFrame)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design, Schematic]", 16, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design, Schematic]", 16, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // g:V
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "RTL Schematic (3)", 2); // TdiGroup:JideTabbedPane (CodeEditorDocumentPane:DocumentPane, ch:JFrame)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // g:V
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // g:V
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Elaborated Design, Schematic]", 16, false); // w:Y (v:I, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Schematic: addNotify
// Elapsed time: 22 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 212, 280, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 199, 192, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 175, 192, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 123, 177, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 120, 177, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 26, 192, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_SELECT_DRIVER_PIN, "Select Driver Pin"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
// Run Command: PAResourceCommand.PACommandNames_SELECT_DRIVER_PIN
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 223, 226, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 361, 95, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 374, 97, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectMenuItem(PAResourceCommand.PACommandNames_MARK, "Mark"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
selectMenu(PAResourceQtoS.SelectMenu_HIGHLIGHT, "Highlight"); // W:JMenu (ag:JPopupMenu, ch:JFrame)
selectMenuItem(PAResourceCommand.PACommandNames_MARK, "Mark"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
selectMenuItem(PAResourceCommand.PACommandNames_MARK, "Mark"); // Z:JMenuItem (ag:JPopupMenu, ch:JFrame)
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 509, 12, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, null, -1, null, -1, false, false, false, false, true, false); // W:au (JViewport:JComponent, ch:JFrame) - Popup Trigger
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, null, -1, null, -1, false, false, false, false, true, false); // W:au (JViewport:JComponent, ch:JFrame) - Popup Trigger
selectTreeTable(PAResourceEtoH.ExpRunTreePanel_EXP_RUN_TREE_TABLE, null, -1, null, -1, false, false, false, false, true, false); // W:au (JViewport:JComponent, ch:JFrame) - Popup Trigger
selectMenuItem(PAResourceCommand.PACommandNames_RESET_RUN_TO_PREVIOUS_STEP, "Reset to Previous Step"); // Z:JMenuItem (ag:JPopupMenu, Popup:JWindow)
selectMenuItem(PAResourceCommand.PACommandNames_RESET_RUN_TO_PREVIOUS_STEP, "Reset to Previous Step"); // Z:JMenuItem (ag:JPopupMenu, Popup:JWindow)
selectMenuItem(PAResourceCommand.PACommandNames_RESET_RUN_TO_PREVIOUS_STEP, "Reset to Previous Step"); // Z:JMenuItem (ag:JPopupMenu, Popup:JWindow)
// [GUI Memory]: 103 MB (+732kb) [00:08:11]
// [GUI Memory]: 104 MB (+1454kb) [00:08:16]
// [GUI Memory]: 105 MB (+830kb) [00:08:21]
// [GUI Memory]: 105 MB (+55kb) [00:08:26]
// [GUI Memory]: 106 MB (+816kb) [00:08:31]
// [GUI Memory]: 106 MB (+70kb) [00:08:36]
// Elapsed time: 179 seconds
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 447, 159, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 356, 146, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 351, 144, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 309, 130, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 342, 140, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 161, 215, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
selectView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic", 161, 215, 746, 303, false, false, false, true, false); // g:V (TdiGroup:JideTabbedPane, ch:JFrame) - Popup Trigger
// [GUI Memory]: 109 MB (+3220kb) [00:10:50]
