$date
	Thu Apr  1 23:47:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pc_tb $end
$scope module cpu $end
$var wire 4 ! bus [3:0] $end
$var wire 1 " clk $end
$var wire 1 # zFlag $end
$var wire 2 $ spOp [1:0] $end
$var wire 1 % sFlag $end
$var wire 4 & out [3:0] $end
$var wire 4 ' iReg2controller [3:0] $end
$var wire 1 ( cFlag $end
$var wire 4 ) b2alu [3:0] $end
$var wire 3 * aluOp [2:0] $end
$var wire 3 + alu2flag [2:0] $end
$var wire 4 , addrbus [3:0] $end
$var wire 4 - a2alu [3:0] $end
$var wire 1 . WE $end
$var wire 1 / Lo $end
$var wire 1 0 Lm $end
$var wire 1 1 Li $end
$var wire 1 2 Lb $end
$var wire 1 3 La $end
$var wire 1 4 Esp $end
$var wire 1 5 Ep $end
$var wire 1 6 Ed $end
$var wire 1 7 Eb $end
$var wire 1 8 Ealu $end
$var wire 1 9 Ea $end
$var wire 1 : Cp $end
$var wire 1 ; Ci $end
$var wire 1 < CE $end
$scope module ALU $end
$var wire 1 8 Ealu $end
$var wire 3 = aluOp [2:0] $end
$var wire 1 " clk $end
$var wire 4 > dataOut [3:0] $end
$var wire 1 ( carryIn $end
$var wire 4 ? Bin [3:0] $end
$var wire 4 @ Ain [3:0] $end
$var reg 5 A buffer [4:0] $end
$var reg 3 B flagOut [2:0] $end
$upscope $end
$scope module BReg $end
$var wire 1 7 Ea $end
$var wire 1 2 La $end
$var wire 1 " clk $end
$var wire 4 C data [3:0] $end
$var wire 4 D toAlu [3:0] $end
$var reg 4 E aReg [3:0] $end
$upscope $end
$scope module accumulator $end
$var wire 1 9 Ea $end
$var wire 1 3 La $end
$var wire 1 " clk $end
$var wire 4 F data [3:0] $end
$var wire 4 G toAlu [3:0] $end
$var reg 4 H aReg [3:0] $end
$upscope $end
$scope module controller $end
$var wire 1 " clk $end
$var wire 20 I ctrlOut [19:0] $end
$var wire 4 J insIn [3:0] $end
$var wire 20 K buffer [19:0] $end
$var reg 4 L cycle [3:0] $end
$scope module decode $end
$var wire 4 M cycle [3:0] $end
$var wire 4 N insIn [3:0] $end
$var reg 20 O ctrlOut [19:0] $end
$upscope $end
$upscope $end
$scope module cpu_out $end
$var wire 1 / Lo $end
$var wire 1 " clk $end
$var wire 4 P dataIn [3:0] $end
$var wire 4 Q dataOut [3:0] $end
$upscope $end
$scope module flagReg $end
$var wire 3 R flagOut [2:0] $end
$var wire 1 # zFlag $end
$var wire 1 % sFlag $end
$var wire 1 ( cFlag $end
$upscope $end
$scope module iReg $end
$var wire 1 S Ei $end
$var wire 1 1 Li $end
$var wire 1 " clk $end
$var wire 4 T decoderOut [3:0] $end
$var wire 4 U opcodeIn [3:0] $end
$var reg 4 V instruction [3:0] $end
$upscope $end
$scope module memory $end
$var wire 1 6 Edata $end
$var wire 1 < Eram $end
$var wire 1 4 Esp $end
$var wire 1 0 Laddr $end
$var wire 1 . WE $end
$var wire 1 " clk $end
$var wire 4 W dataOut [3:0] $end
$var wire 4 X opcodeOut [3:0] $end
$var wire 4 Y ramIn [3:0] $end
$var wire 2 Z spOp [1:0] $end
$var wire 4 [ sp [3:0] $end
$var wire 4 \ addrIn [3:0] $end
$var reg 4 ] address_buf [3:0] $end
$scope module stackPtr $end
$var wire 1 4 Esp $end
$var wire 4 ^ out [3:0] $end
$var wire 2 _ spOp [1:0] $end
$var reg 4 ` pointer [3:0] $end
$upscope $end
$upscope $end
$scope module programCounter $end
$var wire 1 ; Ci $end
$var wire 1 : Cp $end
$var wire 1 5 Ep $end
$var wire 4 a addrIn [3:0] $end
$var wire 1 " clk $end
$var wire 4 b count [3:0] $end
$var reg 4 c counter [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 c
b0 b
bz a
b1111 `
b1 _
b1111 ^
b0 ]
b0 \
b1111 [
b1 Z
bz Y
bz X
bz W
bx V
bz U
bx T
zS
b0 R
bz Q
bz P
b1010000000000000010 O
bx N
b0 M
b0 L
b1010000000000000010 K
bx J
b1010000000000000010 I
b0 H
b0 G
bz F
b0 E
b0 D
bz C
b0 B
b0 A
b0 @
b0 ?
bz >
b0 =
0<
0;
0:
09
08
07
06
15
04
03
02
01
10
0/
0.
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
bx '
bz &
0%
b1 $
0#
0"
bz !
$end
#1
b111 !
b111 >
b111 C
b111 F
b111 P
b111 U
b111 W
b111 X
b111 Y
b111 a
11
1<
00
05
1:
b10000101000000000010 I
b10000101000000000010 K
b10000101000000000010 O
1#
b1 L
b1 M
b10 +
b10 B
b10 R
1"
#2
0"
#3
b11 !
b11 >
b11 C
b11 F
b11 P
b11 U
b11 W
b11 X
b11 Y
b11 a
12
01
16
0<
0:
b10000000100010 I
b10000000100010 K
b10000000100010 O
b10 L
b10 M
b111 '
b111 J
b111 N
b111 T
b111 V
b1 c
1"
#4
0"
#5
b11 )
b11 ?
b11 D
b11 E
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
02
06
b10 I
b10 K
b10 O
b11 L
b11 M
1"
#6
0"
#7
b1 ,
b1 \
b1 b
10
15
b1010000000000000010 I
b1010000000000000010 K
b1010000000000000010 O
b0 L
b0 M
1"
#8
0"
#9
b0 !
b0 >
b0 C
b0 F
b0 P
b0 U
b0 W
b0 X
b0 Y
b0 a
11
1<
00
05
1:
b10000101000000000010 I
b10000101000000000010 K
b10000101000000000010 O
b1 ]
b1 L
b1 M
1"
#10
0"
#11
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
b1 *
b1 =
01
0<
0:
b10000010 I
b10000010 K
b10000010 O
b10 L
b10 M
b0 '
b0 J
b0 N
b0 T
b0 V
b10 c
1"
#12
0"
#13
b11 !
b11 >
b11 C
b11 F
b11 P
b11 U
b11 W
b11 X
b11 Y
b11 a
18
b0 *
b0 =
13
b100001000010 I
b100001000010 K
b100001000010 O
0#
b11 L
b11 M
b0 +
b0 B
b0 R
b11 A
1"
#14
0"
#15
b11 -
b11 @
b11 G
b11 H
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
08
03
b10 I
b10 K
b10 O
b100 L
b100 M
1"
#16
0"
#17
b10 ,
b10 \
b10 b
10
15
b1010000000000000010 I
b1010000000000000010 K
b1010000000000000010 O
b0 L
b0 M
1"
#18
0"
#19
b111 !
b111 >
b111 C
b111 F
b111 P
b111 U
b111 W
b111 X
b111 Y
b111 a
11
1<
00
05
1:
b10000101000000000010 I
b10000101000000000010 K
b10000101000000000010 O
b1 L
b1 M
b10 ]
1"
#20
0"
#21
b110 !
b110 >
b110 C
b110 F
b110 P
b110 U
b110 W
b110 X
b110 Y
b110 a
12
01
16
0<
0:
b10000000100010 I
b10000000100010 K
b10000000100010 O
b11 c
b111 '
b111 J
b111 N
b111 T
b111 V
b10 L
b10 M
1"
#22
0"
#23
b110 )
b110 ?
b110 D
b110 E
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
02
06
b10 I
b10 K
b10 O
b11 L
b11 M
1"
#24
0"
#25
b11 ,
b11 \
b11 b
10
15
b1010000000000000010 I
b1010000000000000010 K
b1010000000000000010 O
b0 L
b0 M
1"
#26
0"
#27
b0 !
b0 >
b0 C
b0 F
b0 P
b0 U
b0 W
b0 X
b0 Y
b0 a
11
1<
00
05
1:
b10000101000000000010 I
b10000101000000000010 K
b10000101000000000010 O
b1 L
b1 M
b11 ]
1"
#28
0"
#29
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
b1 *
b1 =
01
0<
0:
b10000010 I
b10000010 K
b10000010 O
b100 c
b0 '
b0 J
b0 N
b0 T
b0 V
b10 L
b10 M
1"
#30
0"
#31
b1001 !
b1001 >
b1001 C
b1001 F
b1001 P
b1001 U
b1001 W
b1001 X
b1001 Y
b1001 a
18
b0 *
b0 =
13
b100001000010 I
b100001000010 K
b100001000010 O
b1001 A
b11 L
b11 M
1"
#32
0"
#33
b1001 -
b1001 @
b1001 G
b1001 H
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
08
03
b10 I
b10 K
b10 O
b100 L
b100 M
1"
#34
0"
#35
b100 ,
b100 \
b100 b
10
15
b1010000000000000010 I
b1010000000000000010 K
b1010000000000000010 O
b0 L
b0 M
1"
#36
0"
#37
b1001 !
b1001 >
b1001 C
b1001 F
b1001 P
b1001 U
b1001 W
b1001 X
b1001 Y
b1001 a
11
1<
00
05
1:
b10000101000000000010 I
b10000101000000000010 K
b10000101000000000010 O
b100 ]
b1 L
b1 M
1"
#38
0"
#39
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
14
01
0<
0:
b1010 I
b1010 K
b1010 O
b10 L
b10 M
b1001 '
b1001 J
b1001 N
b1001 T
b1001 V
b101 c
1"
#40
0"
#41
b1110 [
b1110 ^
b1110 `
b110 !
b110 >
b110 C
b110 F
b110 P
b110 U
b110 W
b110 X
b110 Y
b110 a
b10 $
b10 Z
b10 _
04
17
1.
b1000000000010100 I
b1000000000010100 K
b1000000000010100 O
b1111 ]
b11 L
b11 M
1"
#42
0"
#43
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
b1 $
b1 Z
b1 _
07
0.
b10 I
b10 K
b10 O
b100 L
b100 M
1"
#44
0"
#45
b101 ,
b101 \
b101 b
10
15
b1010000000000000010 I
b1010000000000000010 K
b1010000000000000010 O
b0 L
b0 M
1"
#46
0"
#47
b111 !
b111 >
b111 C
b111 F
b111 P
b111 U
b111 W
b111 X
b111 Y
b111 a
11
1<
00
05
1:
b10000101000000000010 I
b10000101000000000010 K
b10000101000000000010 O
b1 L
b1 M
b101 ]
1"
#48
0"
#49
b10 !
b10 >
b10 C
b10 F
b10 P
b10 U
b10 W
b10 X
b10 Y
b10 a
12
01
16
0<
0:
b10000000100010 I
b10000000100010 K
b10000000100010 O
b110 c
b111 '
b111 J
b111 N
b111 T
b111 V
b10 L
b10 M
1"
#50
0"
#51
b10 )
b10 ?
b10 D
b10 E
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
02
06
b10 I
b10 K
b10 O
b11 L
b11 M
1"
#52
0"
#53
b110 ,
b110 \
b110 b
10
15
b1010000000000000010 I
b1010000000000000010 K
b1010000000000000010 O
b0 L
b0 M
1"
#54
0"
#55
b1010 !
b1010 >
b1010 C
b1010 F
b1010 P
b1010 U
b1010 W
b1010 X
b1010 Y
b1010 a
11
1<
00
05
1:
b10000101000000000010 I
b10000101000000000010 K
b10000101000000000010 O
b1 L
b1 M
b110 ]
1"
#56
0"
#57
b1111 [
b1111 ^
b1111 `
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
b11 $
b11 Z
b11 _
14
01
0<
10
0:
b10000000000001110 I
b10000000000001110 K
b10000000000001110 O
b111 c
b1010 '
b1010 J
b1010 N
b1010 T
b1010 V
b10 L
b10 M
1"
#58
0"
#59
b110 !
b110 >
b110 C
b110 F
b110 P
b110 U
b110 W
b110 X
b110 Y
b110 a
b1 $
b1 Z
b1 _
04
12
16
00
b10000000100010 I
b10000000100010 K
b10000000100010 O
b11 L
b11 M
b1111 ]
1"
#60
0"
#61
b110 )
b110 ?
b110 D
b110 E
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
02
06
b10 I
b10 K
b10 O
b100 L
b100 M
1"
#62
0"
#63
b111 ,
b111 \
b111 b
10
15
b1010000000000000010 I
b1010000000000000010 K
b1010000000000000010 O
b0 L
b0 M
1"
#64
0"
#65
b1100 !
b1100 >
b1100 C
b1100 F
b1100 P
b1100 U
b1100 W
b1100 X
b1100 Y
b1100 a
11
1<
00
05
1:
b10000101000000000010 I
b10000101000000000010 K
b10000101000000000010 O
b111 ]
b1 L
b1 M
1"
#66
0"
#67
b1010 !
b1010 >
b1010 C
b1010 F
b1010 P
b1010 U
b1010 W
b1010 X
b1010 Y
b1010 a
01
16
0<
1;
0:
b100010000000000010 I
b100010000000000010 K
b100010000000000010 O
b10 L
b10 M
b1100 '
b1100 J
b1100 N
b1100 T
b1100 V
b1000 c
1"
#68
0"
#69
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
14
06
0;
b1010 I
b1010 K
b1010 O
b1010 c
b11 L
b11 M
1"
#70
0"
#71
b1110 [
b1110 ^
b1110 `
b10 $
b10 Z
b10 _
04
1.
10
b11000000000000100 I
b11000000000000100 K
b11000000000000100 O
b100 L
b100 M
b1111 ]
1"
#72
0"
#73
b1 $
b1 Z
b1 _
0.
00
b10 I
b10 K
b10 O
b111 ]
b101 L
b101 M
1"
#74
0"
#75
b1010 ,
b1010 \
b1010 b
10
15
b1010000000000000010 I
b1010000000000000010 K
b1010000000000000010 O
b0 L
b0 M
1"
#76
0"
#77
b1 !
b1 >
b1 C
b1 F
b1 P
b1 U
b1 W
b1 X
b1 Y
b1 a
11
1<
00
05
1:
b10000101000000000010 I
b10000101000000000010 K
b10000101000000000010 O
b1010 ]
b1 L
b1 M
1"
#78
0"
#79
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
b10 *
b10 =
01
0<
0:
b100000010 I
b100000010 K
b100000010 O
b10 L
b10 M
b1 '
b1 J
b1 N
b1 T
b1 V
b1011 c
1"
#80
0"
#81
b11 !
b11 >
b11 C
b11 F
b11 P
b11 U
b11 W
b11 X
b11 Y
b11 a
18
b0 *
b0 =
13
b100001000010 I
b100001000010 K
b100001000010 O
b11 L
b11 M
b11 A
1"
#82
0"
#83
b11 -
b11 @
b11 G
b11 H
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
08
03
b10 I
b10 K
b10 O
b100 L
b100 M
1"
#84
0"
#85
b1011 ,
b1011 \
b1011 b
10
15
b1010000000000000010 I
b1010000000000000010 K
b1010000000000000010 O
b0 L
b0 M
1"
#86
0"
#87
b1101 !
b1101 >
b1101 C
b1101 F
b1101 P
b1101 U
b1101 W
b1101 X
b1101 Y
b1101 a
11
1<
00
05
1:
b10000101000000000010 I
b10000101000000000010 K
b10000101000000000010 O
b1 L
b1 M
b1011 ]
1"
#88
0"
#89
b1111 [
b1111 ^
b1111 `
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
b11 $
b11 Z
b11 _
14
01
0<
0:
b1110 I
b1110 K
b1110 O
b1100 c
b1101 '
b1101 J
b1101 N
b1101 T
b1101 V
b10 L
b10 M
1"
#90
0"
#91
b1000 !
b1000 >
b1000 C
b1000 F
b1000 P
b1000 U
b1000 W
b1000 X
b1000 Y
b1000 a
b1 $
b1 Z
b1 _
04
16
1;
b100010000000000010 I
b100010000000000010 K
b100010000000000010 O
b11 L
b11 M
b1111 ]
1"
#92
0"
#93
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
06
0;
b10 I
b10 K
b10 O
b1000 c
b100 L
b100 M
1"
#94
0"
#95
b1000 ,
b1000 \
b1000 b
10
15
b1010000000000000010 I
b1010000000000000010 K
b1010000000000000010 O
b0 L
b0 M
1"
#96
0"
#97
b100 !
b100 >
b100 C
b100 F
b100 P
b100 U
b100 W
b100 X
b100 Y
b100 a
11
1<
00
05
1:
b10000101000000000010 I
b10000101000000000010 K
b10000101000000000010 O
b1000 ]
b1 L
b1 M
1"
#98
0"
#99
b11 &
b11 Q
b11 !
b11 >
b11 C
b11 F
b11 P
b11 U
b11 W
b11 X
b11 Y
b11 a
1/
19
01
0<
0:
b10000000011 I
b10000000011 K
b10000000011 O
b10 L
b10 M
b100 '
b100 J
b100 N
b100 T
b100 V
b1001 c
1"
#100
0"
#101
bz &
bz Q
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
0/
09
b10 I
b10 K
b10 O
b11 L
b11 M
1"
#102
0"
#103
b1001 ,
b1001 \
b1001 b
10
15
b1010000000000000010 I
b1010000000000000010 K
b1010000000000000010 O
b0 L
b0 M
1"
#104
0"
#105
b1111 !
b1111 >
b1111 C
b1111 F
b1111 P
b1111 U
b1111 W
b1111 X
b1111 Y
b1111 a
11
1<
00
05
1:
b10000101000000000010 I
b10000101000000000010 K
b10000101000000000010 O
b1001 ]
b1 L
b1 M
1"
#106
0"
#107
bz !
bz >
bz C
bz F
bz P
bz U
bz W
bz X
bz Y
bz a
b0 $
b0 Z
b0 _
01
0<
0:
b0 I
b0 K
b0 O
b10 L
b10 M
b1111 '
b1111 J
b1111 N
b1111 T
b1111 V
b1010 c
1"
#108
0"
#109
1"
#110
0"
#111
1"
#112
0"
#113
1"
#114
0"
#115
1"
#116
0"
#117
1"
#118
0"
#119
1"
#120
0"
