Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed May 11 20:20:49 2022
| Host         : LAPTOP-R2BS8VQP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file iotop_timing_summary_routed.rpt -pb iotop_timing_summary_routed.pb -rpx iotop_timing_summary_routed.rpx -warn_on_violation
| Design       : iotop
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.490       -8.860                     23                 2263        0.054        0.000                      0                 2263        3.750        0.000                       0                   529  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.490       -8.860                     23                 2263        0.054        0.000                      0                 2263        3.750        0.000                       0                   529  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           23  Failing Endpoints,  Worst Slack       -0.490ns,  Total Violation       -8.860ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.490ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.443ns  (logic 2.999ns (55.101%)  route 2.444ns (44.899%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.625    10.227    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X12Y114        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.577 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.471    12.048    mips/dp/r2D/rd10[12]
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.328    12.376 r  mips/dp/r2D/eq_carry__0_i_26/O
                         net (fo=1, routed)           0.956    13.333    mips/dp/r2D/a[12]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.457 r  mips/dp/r2D/eq_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.457    mips/dp/comp/eq_carry__1_0[0]
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.989 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.989    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.217 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=3, routed)           0.520    14.737    mips/dp/r2D/CO[0]
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.313    15.050 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=19, routed)          0.496    15.546    mips/dp/pcreg/q_reg[29]
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.124    15.670 r  mips/dp/pcreg/q[23]_i_1__3/O
                         net (fo=1, routed)           0.000    15.670    mips/dp/r2D/q_reg[29]_1[12]
    SLICE_X9Y115         FDCE                                         r  mips/dp/r2D/q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.502    14.924    mips/dp/r2D/CLK
    SLICE_X9Y115         FDCE                                         r  mips/dp/r2D/q_reg[23]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X9Y115         FDCE (Setup_fdce_C_D)        0.032    15.180    mips/dp/r2D/q_reg[23]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -15.670    
  -------------------------------------------------------------------
                         slack                                 -0.490    

Slack (VIOLATED) :        -0.485ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.440ns  (logic 2.999ns (55.132%)  route 2.441ns (44.868%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.625    10.227    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X12Y114        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.577 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.471    12.048    mips/dp/r2D/rd10[12]
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.328    12.376 r  mips/dp/r2D/eq_carry__0_i_26/O
                         net (fo=1, routed)           0.956    13.333    mips/dp/r2D/a[12]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.457 r  mips/dp/r2D/eq_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.457    mips/dp/comp/eq_carry__1_0[0]
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.989 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.989    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.217 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=3, routed)           0.520    14.737    mips/dp/r2D/CO[0]
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.313    15.050 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=19, routed)          0.493    15.543    mips/dp/pcreg/q_reg[29]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.124    15.667 r  mips/dp/pcreg/q[18]_i_1__3/O
                         net (fo=1, routed)           0.000    15.667    mips/dp/r2D/q_reg[29]_1[8]
    SLICE_X11Y115        FDCE                                         r  mips/dp/r2D/q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.505    14.927    mips/dp/r2D/CLK
    SLICE_X11Y115        FDCE                                         r  mips/dp/r2D/q_reg[18]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X11Y115        FDCE (Setup_fdce_C_D)        0.031    15.182    mips/dp/r2D/q_reg[18]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -15.667    
  -------------------------------------------------------------------
                         slack                                 -0.485    

Slack (VIOLATED) :        -0.483ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.439ns  (logic 2.999ns (55.142%)  route 2.440ns (44.858%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.625    10.227    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X12Y114        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.577 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.471    12.048    mips/dp/r2D/rd10[12]
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.328    12.376 r  mips/dp/r2D/eq_carry__0_i_26/O
                         net (fo=1, routed)           0.956    13.333    mips/dp/r2D/a[12]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.457 r  mips/dp/r2D/eq_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.457    mips/dp/comp/eq_carry__1_0[0]
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.989 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.989    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.217 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=3, routed)           0.520    14.737    mips/dp/r2D/CO[0]
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.313    15.050 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=19, routed)          0.492    15.542    mips/dp/pcreg/q_reg[29]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.124    15.666 r  mips/dp/pcreg/q[21]_i_1__3/O
                         net (fo=1, routed)           0.000    15.666    mips/dp/r2D/q_reg[29]_1[10]
    SLICE_X11Y115        FDCE                                         r  mips/dp/r2D/q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.505    14.927    mips/dp/r2D/CLK
    SLICE_X11Y115        FDCE                                         r  mips/dp/r2D/q_reg[21]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X11Y115        FDCE (Setup_fdce_C_D)        0.032    15.183    mips/dp/r2D/q_reg[21]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -15.666    
  -------------------------------------------------------------------
                         slack                                 -0.483    

Slack (VIOLATED) :        -0.480ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.434ns  (logic 2.999ns (55.194%)  route 2.435ns (44.807%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.625    10.227    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X12Y114        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.577 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.471    12.048    mips/dp/r2D/rd10[12]
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.328    12.376 r  mips/dp/r2D/eq_carry__0_i_26/O
                         net (fo=1, routed)           0.956    13.333    mips/dp/r2D/a[12]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.457 r  mips/dp/r2D/eq_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.457    mips/dp/comp/eq_carry__1_0[0]
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.989 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.989    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.217 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=3, routed)           0.520    14.737    mips/dp/r2D/CO[0]
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.313    15.050 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=19, routed)          0.487    15.537    mips/dp/pcreg/q_reg[29]
    SLICE_X11Y116        LUT5 (Prop_lut5_I4_O)        0.124    15.661 r  mips/dp/pcreg/q[16]_i_1__3/O
                         net (fo=1, routed)           0.000    15.661    mips/dp/r2D/q_reg[29]_1[6]
    SLICE_X11Y116        FDCE                                         r  mips/dp/r2D/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.504    14.926    mips/dp/r2D/CLK
    SLICE_X11Y116        FDCE                                         r  mips/dp/r2D/q_reg[16]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X11Y116        FDCE (Setup_fdce_C_D)        0.031    15.181    mips/dp/r2D/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                         -15.661    
  -------------------------------------------------------------------
                         slack                                 -0.480    

Slack (VIOLATED) :        -0.478ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.430ns  (logic 2.999ns (55.234%)  route 2.431ns (44.766%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.926ns = ( 14.926 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.625    10.227    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X12Y114        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.577 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.471    12.048    mips/dp/r2D/rd10[12]
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.328    12.376 r  mips/dp/r2D/eq_carry__0_i_26/O
                         net (fo=1, routed)           0.956    13.333    mips/dp/r2D/a[12]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.457 r  mips/dp/r2D/eq_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.457    mips/dp/comp/eq_carry__1_0[0]
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.989 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.989    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.217 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=3, routed)           0.520    14.737    mips/dp/r2D/CO[0]
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.313    15.050 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=19, routed)          0.483    15.533    mips/dp/pcreg/q_reg[29]
    SLICE_X11Y116        LUT5 (Prop_lut5_I4_O)        0.124    15.657 r  mips/dp/pcreg/q[28]_i_1__3/O
                         net (fo=1, routed)           0.000    15.657    mips/dp/r2D/q_reg[29]_1[16]
    SLICE_X11Y116        FDCE                                         r  mips/dp/r2D/q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.504    14.926    mips/dp/r2D/CLK
    SLICE_X11Y116        FDCE                                         r  mips/dp/r2D/q_reg[28]/C
                         clock pessimism              0.259    15.185    
                         clock uncertainty           -0.035    15.150    
    SLICE_X11Y116        FDCE (Setup_fdce_C_D)        0.029    15.179    mips/dp/r2D/q_reg[28]
  -------------------------------------------------------------------
                         required time                         15.179    
                         arrival time                         -15.657    
  -------------------------------------------------------------------
                         slack                                 -0.478    

Slack (VIOLATED) :        -0.456ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.459ns  (logic 2.999ns (54.940%)  route 2.460ns (45.060%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.625    10.227    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X12Y114        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.577 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.471    12.048    mips/dp/r2D/rd10[12]
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.328    12.376 r  mips/dp/r2D/eq_carry__0_i_26/O
                         net (fo=1, routed)           0.956    13.333    mips/dp/r2D/a[12]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.457 r  mips/dp/r2D/eq_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.457    mips/dp/comp/eq_carry__1_0[0]
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.989 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.989    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.217 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=3, routed)           0.520    14.737    mips/dp/r2D/CO[0]
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.313    15.050 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=19, routed)          0.512    15.562    mips/dp/pcreg/q_reg[29]
    SLICE_X10Y115        LUT5 (Prop_lut5_I4_O)        0.124    15.686 r  mips/dp/pcreg/q[26]_i_1__3/O
                         net (fo=1, routed)           0.000    15.686    mips/dp/r2D/q_reg[29]_1[14]
    SLICE_X10Y115        FDCE                                         r  mips/dp/r2D/q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.505    14.927    mips/dp/r2D/CLK
    SLICE_X10Y115        FDCE                                         r  mips/dp/r2D/q_reg[26]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X10Y115        FDCE (Setup_fdce_C_D)        0.079    15.230    mips/dp/r2D/q_reg[26]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -15.686    
  -------------------------------------------------------------------
                         slack                                 -0.456    

Slack (VIOLATED) :        -0.443ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.459ns  (logic 2.999ns (54.932%)  route 2.460ns (45.068%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.625    10.227    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X12Y114        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.577 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.471    12.048    mips/dp/r2D/rd10[12]
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.328    12.376 r  mips/dp/r2D/eq_carry__0_i_26/O
                         net (fo=1, routed)           0.956    13.333    mips/dp/r2D/a[12]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.457 r  mips/dp/r2D/eq_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.457    mips/dp/comp/eq_carry__1_0[0]
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.989 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.989    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.217 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=3, routed)           0.520    14.737    mips/dp/r2D/CO[0]
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.313    15.050 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=19, routed)          0.513    15.563    mips/dp/pcreg/q_reg[29]
    SLICE_X12Y116        LUT5 (Prop_lut5_I4_O)        0.124    15.687 r  mips/dp/pcreg/q[5]_i_1__7/O
                         net (fo=1, routed)           0.000    15.687    mips/dp/r2D/q_reg[29]_1[4]
    SLICE_X12Y116        FDCE                                         r  mips/dp/r2D/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.501    14.923    mips/dp/r2D/CLK
    SLICE_X12Y116        FDCE                                         r  mips/dp/r2D/q_reg[5]/C
                         clock pessimism              0.277    15.200    
                         clock uncertainty           -0.035    15.165    
    SLICE_X12Y116        FDCE (Setup_fdce_C_D)        0.079    15.244    mips/dp/r2D/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.244    
                         arrival time                         -15.687    
  -------------------------------------------------------------------
                         slack                                 -0.443    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.436ns  (logic 2.992ns (55.044%)  route 2.444ns (44.956%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 14.924 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.625    10.227    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X12Y114        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.577 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.471    12.048    mips/dp/r2D/rd10[12]
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.328    12.376 r  mips/dp/r2D/eq_carry__0_i_26/O
                         net (fo=1, routed)           0.956    13.333    mips/dp/r2D/a[12]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.457 r  mips/dp/r2D/eq_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.457    mips/dp/comp/eq_carry__1_0[0]
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.989 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.989    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.217 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=3, routed)           0.520    14.737    mips/dp/r2D/CO[0]
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.313    15.050 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=19, routed)          0.496    15.546    mips/dp/pcreg/q_reg[29]
    SLICE_X9Y115         LUT5 (Prop_lut5_I4_O)        0.117    15.663 r  mips/dp/pcreg/q[25]_i_1__3/O
                         net (fo=1, routed)           0.000    15.663    mips/dp/r2D/q_reg[29]_1[13]
    SLICE_X9Y115         FDCE                                         r  mips/dp/r2D/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.502    14.924    mips/dp/r2D/CLK
    SLICE_X9Y115         FDCE                                         r  mips/dp/r2D/q_reg[25]/C
                         clock pessimism              0.259    15.183    
                         clock uncertainty           -0.035    15.148    
    SLICE_X9Y115         FDCE (Setup_fdce_C_D)        0.075    15.223    mips/dp/r2D/q_reg[25]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                         -15.663    
  -------------------------------------------------------------------
                         slack                                 -0.440    

Slack (VIOLATED) :        -0.437ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.436ns  (logic 2.995ns (55.099%)  route 2.441ns (44.901%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.625    10.227    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X12Y114        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.577 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.471    12.048    mips/dp/r2D/rd10[12]
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.328    12.376 r  mips/dp/r2D/eq_carry__0_i_26/O
                         net (fo=1, routed)           0.956    13.333    mips/dp/r2D/a[12]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.457 r  mips/dp/r2D/eq_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.457    mips/dp/comp/eq_carry__1_0[0]
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.989 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.989    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.217 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=3, routed)           0.520    14.737    mips/dp/r2D/CO[0]
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.313    15.050 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=19, routed)          0.493    15.543    mips/dp/pcreg/q_reg[29]
    SLICE_X11Y115        LUT5 (Prop_lut5_I4_O)        0.120    15.663 r  mips/dp/pcreg/q[20]_i_1__3/O
                         net (fo=1, routed)           0.000    15.663    mips/dp/r2D/q_reg[29]_1[9]
    SLICE_X11Y115        FDCE                                         r  mips/dp/r2D/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.505    14.927    mips/dp/r2D/CLK
    SLICE_X11Y115        FDCE                                         r  mips/dp/r2D/q_reg[20]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X11Y115        FDCE (Setup_fdce_C_D)        0.075    15.226    mips/dp/r2D/q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.226    
                         arrival time                         -15.663    
  -------------------------------------------------------------------
                         slack                                 -0.437    

Slack (VIOLATED) :        -0.433ns  (required time - arrival time)
  Source:                 mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mips/dp/r2D/q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        5.434ns  (logic 2.999ns (55.192%)  route 2.435ns (44.808%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns = ( 10.227 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.625    10.227    mips/dp/rf/rf_reg_r1_0_31_12_17/WCLK
    SLICE_X12Y114        RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y114        RAMD32 (Prop_ramd32_CLK_O)
                                                      1.350    11.577 r  mips/dp/rf/rf_reg_r1_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.471    12.048    mips/dp/r2D/rd10[12]
    SLICE_X13Y114        LUT6 (Prop_lut6_I1_O)        0.328    12.376 r  mips/dp/r2D/eq_carry__0_i_26/O
                         net (fo=1, routed)           0.956    13.333    mips/dp/r2D/a[12]
    SLICE_X11Y113        LUT6 (Prop_lut6_I3_O)        0.124    13.457 r  mips/dp/r2D/eq_carry__0_i_4/O
                         net (fo=1, routed)           0.000    13.457    mips/dp/comp/eq_carry__1_0[0]
    SLICE_X11Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.989 r  mips/dp/comp/eq_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.989    mips/dp/comp/eq_carry__0_n_0
    SLICE_X11Y114        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.217 f  mips/dp/comp/eq_carry__1/CO[2]
                         net (fo=3, routed)           0.520    14.737    mips/dp/r2D/CO[0]
    SLICE_X11Y116        LUT5 (Prop_lut5_I0_O)        0.313    15.050 f  mips/dp/r2D/q[29]_i_4/O
                         net (fo=19, routed)          0.487    15.537    mips/dp/pcreg/q_reg[29]
    SLICE_X10Y115        LUT5 (Prop_lut5_I4_O)        0.124    15.661 r  mips/dp/pcreg/q[2]_i_1__9/O
                         net (fo=1, routed)           0.000    15.661    mips/dp/r2D/q_reg[29]_1[2]
    SLICE_X10Y115        FDCE                                         r  mips/dp/r2D/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         1.505    14.927    mips/dp/r2D/CLK
    SLICE_X10Y115        FDCE                                         r  mips/dp/r2D/q_reg[2]/C
                         clock pessimism              0.259    15.186    
                         clock uncertainty           -0.035    15.151    
    SLICE_X10Y115        FDCE (Setup_fdce_C_D)        0.077    15.228    mips/dp/r2D/q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                         -15.661    
  -------------------------------------------------------------------
                         slack                                 -0.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mips/dp/rlM/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_8_8/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.597     1.516    mips/dp/rlM/CLK
    SLICE_X3Y108         FDCE                                         r  mips/dp/rlM/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/rlM/q_reg[8]/Q
                         net (fo=5, routed)           0.070     1.728    dmd/dmem/RAM_reg_0_255_8_8/D
    SLICE_X2Y108         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_8_8/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.870     2.035    dmd/dmem/RAM_reg_0_255_8_8/WCLK
    SLICE_X2Y108         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_8_8/RAMS64E_D/CLK
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y108         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.673    dmd/dmem/RAM_reg_0_255_8_8/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 mips/dp/rlM/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_8_8/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.597     1.516    mips/dp/rlM/CLK
    SLICE_X3Y108         FDCE                                         r  mips/dp/rlM/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/rlM/q_reg[8]/Q
                         net (fo=5, routed)           0.070     1.728    dmd/dmem/RAM_reg_0_255_8_8/D
    SLICE_X2Y108         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_8_8/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.870     2.035    dmd/dmem/RAM_reg_0_255_8_8/WCLK
    SLICE_X2Y108         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_8_8/RAMS64E_B/CLK
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y108         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105     1.634    dmd/dmem/RAM_reg_0_255_8_8/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dmd/mux7seg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mux7seg/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.604     1.523    dmd/mux7seg/CLK
    SLICE_X5Y99          FDCE                                         r  dmd/mux7seg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  dmd/mux7seg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.773    dmd/mux7seg/clkdiv_reg_n_0_[7]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  dmd/mux7seg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    dmd/mux7seg/clkdiv_reg[4]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.987 r  dmd/mux7seg/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.987    dmd/mux7seg/clkdiv_reg[8]_i_1_n_7
    SLICE_X5Y100         FDCE                                         r  dmd/mux7seg/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.868     2.034    dmd/mux7seg/CLK
    SLICE_X5Y100         FDCE                                         r  dmd/mux7seg/clkdiv_reg[8]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    dmd/mux7seg/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mips/dp/rlM/q_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_30_30/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.592     1.511    mips/dp/rlM/CLK
    SLICE_X3Y117         FDCE                                         r  mips/dp/rlM/q_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  mips/dp/rlM/q_reg[30]/Q
                         net (fo=4, routed)           0.110     1.762    dmd/dmem/RAM_reg_0_255_30_30/D
    SLICE_X2Y117         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_30_30/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.863     2.028    dmd/dmem/RAM_reg_0_255_30_30/WCLK
    SLICE_X2Y117         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_30_30/RAMS64E_D/CLK
                         clock pessimism             -0.503     1.524    
    SLICE_X2Y117         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.668    dmd/dmem/RAM_reg_0_255_30_30/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mips/dp/rlM/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_8_8/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.141ns (66.741%)  route 0.070ns (33.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.597     1.516    mips/dp/rlM/CLK
    SLICE_X3Y108         FDCE                                         r  mips/dp/rlM/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  mips/dp/rlM/q_reg[8]/Q
                         net (fo=5, routed)           0.070     1.728    dmd/dmem/RAM_reg_0_255_8_8/D
    SLICE_X2Y108         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_8_8/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.870     2.035    dmd/dmem/RAM_reg_0_255_8_8/WCLK
    SLICE_X2Y108         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_8_8/RAMS64E_C/CLK
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y108         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101     1.630    dmd/dmem/RAM_reg_0_255_8_8/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mips/dp/rlM/q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_21_21/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.594     1.513    mips/dp/rlM/CLK
    SLICE_X3Y115         FDCE                                         r  mips/dp/rlM/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y115         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  mips/dp/rlM/q_reg[21]/Q
                         net (fo=4, routed)           0.116     1.771    dmd/dmem/RAM_reg_0_255_21_21/D
    SLICE_X2Y115         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_21_21/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.865     2.030    dmd/dmem/RAM_reg_0_255_21_21/WCLK
    SLICE_X2Y115         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_21_21/RAMS64E_D/CLK
                         clock pessimism             -0.503     1.526    
    SLICE_X2Y115         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144     1.670    dmd/dmem/RAM_reg_0_255_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dmd/mux7seg/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/mux7seg/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.604     1.523    dmd/mux7seg/CLK
    SLICE_X5Y99          FDCE                                         r  dmd/mux7seg/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  dmd/mux7seg/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.108     1.773    dmd/mux7seg/clkdiv_reg_n_0_[7]
    SLICE_X5Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.933 r  dmd/mux7seg/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.933    dmd/mux7seg/clkdiv_reg[4]_i_1_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.998 r  dmd/mux7seg/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.998    dmd/mux7seg/clkdiv_reg[8]_i_1_n_5
    SLICE_X5Y100         FDCE                                         r  dmd/mux7seg/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.868     2.034    dmd/mux7seg/CLK
    SLICE_X5Y100         FDCE                                         r  dmd/mux7seg/clkdiv_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.105     1.893    dmd/mux7seg/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.148%)  route 0.327ns (69.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.595     1.514    mips/dp/r2M/CLK
    SLICE_X4Y111         FDCE                                         r  mips/dp/r2M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mips/dp/r2M/q_reg[0]/Q
                         net (fo=134, routed)         0.327     1.982    dmd/dmem/RAM_reg_0_255_20_20/A0
    SLICE_X2Y112         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.867     2.032    dmd/dmem/RAM_reg_0_255_20_20/WCLK
    SLICE_X2Y112         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_A/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y112         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.862    dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_B/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.148%)  route 0.327ns (69.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.595     1.514    mips/dp/r2M/CLK
    SLICE_X4Y111         FDCE                                         r  mips/dp/r2M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mips/dp/r2M/q_reg[0]/Q
                         net (fo=134, routed)         0.327     1.982    dmd/dmem/RAM_reg_0_255_20_20/A0
    SLICE_X2Y112         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_B/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.867     2.032    dmd/dmem/RAM_reg_0_255_20_20/WCLK
    SLICE_X2Y112         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_B/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y112         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.862    dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 mips/dp/r2M/q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_C/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.148%)  route 0.327ns (69.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.595     1.514    mips/dp/r2M/CLK
    SLICE_X4Y111         FDCE                                         r  mips/dp/r2M/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  mips/dp/r2M/q_reg[0]/Q
                         net (fo=134, routed)         0.327     1.982    dmd/dmem/RAM_reg_0_255_20_20/A0
    SLICE_X2Y112         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_C/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=528, routed)         0.867     2.032    dmd/dmem/RAM_reg_0_255_20_20/WCLK
    SLICE_X2Y112         RAMS64E                                      r  dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_C/CLK
                         clock pessimism             -0.479     1.552    
    SLICE_X2Y112         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.862    dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X7Y115    mips/c/regE/q_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X14Y117   mips/c/regE/q_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X7Y116    mips/c/regE/q_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X7Y116    mips/c/regE/q_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X14Y117   mips/c/regE/q_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X14Y118   mips/c/regE/q_reg[5]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X14Y116   mips/c/regE/q_reg[6]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X7Y115    mips/c/regE/q_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X14Y116   mips/c/regE/q_reg[8]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y113    dmd/dmem/RAM_reg_0_255_25_25/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y113    dmd/dmem/RAM_reg_0_255_25_25/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    dmd/dmem/RAM_reg_0_255_26_26/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    dmd/dmem/RAM_reg_0_255_26_26/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    dmd/dmem/RAM_reg_0_255_26_26/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y114    dmd/dmem/RAM_reg_0_255_26_26/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    dmd/dmem/RAM_reg_0_255_27_27/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    dmd/dmem/RAM_reg_0_255_27_27/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    dmd/dmem/RAM_reg_0_255_27_27/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y114    dmd/dmem/RAM_reg_0_255_27_27/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y112    dmd/dmem/RAM_reg_0_255_20_20/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y112    dmd/dmem/RAM_reg_0_255_18_18/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y112    dmd/dmem/RAM_reg_0_255_18_18/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y112    dmd/dmem/RAM_reg_0_255_18_18/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y112    dmd/dmem/RAM_reg_0_255_18_18/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y107   dmd/dmem/RAM_reg_0_255_13_13/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X12Y107   dmd/dmem/RAM_reg_0_255_13_13/RAMS64E_C/CLK



