// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _operator_long_div5_HH_
#define _operator_long_div5_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "lut_div5_chunk.h"

namespace ap_rtl {

struct operator_long_div5 : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > in_r;
    sc_out< sc_lv<64> > ap_return;


    // Module declarations
    operator_long_div5(sc_module_name name);
    SC_HAS_PROCESS(operator_long_div5);

    ~operator_long_div5();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    lut_div5_chunk* grp_lut_div5_chunk_fu_118;
    lut_div5_chunk* grp_lut_div5_chunk_fu_125;
    lut_div5_chunk* grp_lut_div5_chunk_fu_131;
    lut_div5_chunk* grp_lut_div5_chunk_fu_137;
    lut_div5_chunk* grp_lut_div5_chunk_fu_143;
    lut_div5_chunk* grp_lut_div5_chunk_fu_149;
    lut_div5_chunk* grp_lut_div5_chunk_fu_155;
    lut_div5_chunk* grp_lut_div5_chunk_fu_161;
    lut_div5_chunk* grp_lut_div5_chunk_fu_167;
    lut_div5_chunk* grp_lut_div5_chunk_fu_173;
    lut_div5_chunk* grp_lut_div5_chunk_fu_179;
    sc_signal< sc_lv<2> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<1> > tmp_1_fu_292_p1;
    sc_signal< sc_lv<1> > tmp_1_reg_551;
    sc_signal< sc_lv<3> > q_chunk_V_ret2_i_i_reg_556;
    sc_signal< sc_lv<3> > q_chunk_V_ret2_1_i_i_reg_561;
    sc_signal< sc_lv<3> > q_chunk_V_ret2_2_i_i_reg_566;
    sc_signal< sc_lv<3> > q_chunk_V_ret2_3_i_i_reg_571;
    sc_signal< sc_lv<3> > q_chunk_V_ret2_4_i_i_reg_576;
    sc_signal< sc_lv<3> > q_chunk_V_ret2_5_i_i_reg_581;
    sc_signal< sc_lv<3> > q_chunk_V_ret2_6_i_i_reg_586;
    sc_signal< sc_lv<3> > q_chunk_V_ret2_7_i_i_reg_591;
    sc_signal< sc_lv<3> > q_chunk_V_ret2_8_i_i_reg_596;
    sc_signal< sc_lv<3> > q_chunk_V_ret2_9_i_i_reg_601;
    sc_signal< sc_lv<3> > r_V_ret3_9_i_i_reg_606;
    sc_signal< sc_lv<3> > p_Result_19_i_i_4_reg_611;
    sc_signal< sc_lv<3> > p_Result_19_10_i_i_reg_616;
    sc_signal< sc_lv<3> > p_Result_19_11_i_i_reg_621;
    sc_signal< sc_lv<3> > p_Result_19_12_i_i_reg_626;
    sc_signal< sc_lv<3> > p_Result_19_13_i_i_reg_631;
    sc_signal< sc_lv<3> > p_Result_19_14_i_i_reg_636;
    sc_signal< sc_lv<3> > p_Result_19_15_i_i_reg_641;
    sc_signal< sc_lv<3> > p_Result_19_16_i_i_reg_646;
    sc_signal< sc_lv<3> > p_Result_19_17_i_i_reg_651;
    sc_signal< sc_lv<3> > p_Result_19_18_i_i_reg_656;
    sc_signal< sc_lv<3> > tmp_2_fu_510_p1;
    sc_signal< sc_lv<3> > tmp_2_reg_661;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_118_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_118_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_118_r_in_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_118_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_118_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_125_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_125_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_125_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_125_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_131_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_131_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_131_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_131_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_137_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_137_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_137_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_137_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_143_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_143_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_143_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_143_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_149_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_149_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_149_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_149_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_155_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_155_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_155_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_155_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_161_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_161_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_161_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_161_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_167_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_167_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_167_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_167_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_173_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_173_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_173_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_173_ap_return_1;
    sc_signal< sc_logic > grp_lut_div5_chunk_fu_179_ap_ready;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_179_d_V;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_179_ap_return_0;
    sc_signal< sc_lv<3> > grp_lut_div5_chunk_fu_179_ap_return_1;
    sc_signal< sc_lv<3> > d_chunk_V_fu_287_p1;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<1> > tmp_fu_279_p3;
    sc_signal< sc_lv<2> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<2> ap_ST_fsm_state1;
    static const sc_lv<2> ap_ST_fsm_state2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_3C;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_2D;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_2C;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<32> ap_const_lv32_26;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_d_chunk_V_fu_287_p1();
    void thread_grp_lut_div5_chunk_fu_118_d_V();
    void thread_grp_lut_div5_chunk_fu_118_r_in_V();
    void thread_grp_lut_div5_chunk_fu_125_d_V();
    void thread_grp_lut_div5_chunk_fu_131_d_V();
    void thread_grp_lut_div5_chunk_fu_137_d_V();
    void thread_grp_lut_div5_chunk_fu_143_d_V();
    void thread_grp_lut_div5_chunk_fu_149_d_V();
    void thread_grp_lut_div5_chunk_fu_155_d_V();
    void thread_grp_lut_div5_chunk_fu_161_d_V();
    void thread_grp_lut_div5_chunk_fu_167_d_V();
    void thread_grp_lut_div5_chunk_fu_173_d_V();
    void thread_grp_lut_div5_chunk_fu_179_d_V();
    void thread_tmp_1_fu_292_p1();
    void thread_tmp_2_fu_510_p1();
    void thread_tmp_fu_279_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
