Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "datapath.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "datapath"
Output Format                      : NGC
Target Device                      : xc7a100tl-2L-csg324

---- Source Options
Top Module Name                    : datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/Pasta_Compartilhada_SD/Ahmes/ipcore_dir/memoria.vhd" into library work
Parsing entity <memoria>.
Parsing architecture <memoria_a> of entity <memoria>.
Parsing VHDL file "/home/ise/Pasta_Compartilhada_SD/Ahmes/datapath.vhd" into library work
Parsing entity <datapath>.
Parsing architecture <Behavioral> of entity <datapath>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <datapath> (architecture <Behavioral>) from library <work>.

Elaborating entity <memoria> (architecture <memoria_a>) from library <work>.
WARNING:HDLCompiler:634 - "/home/ise/Pasta_Compartilhada_SD/Ahmes/datapath.vhd" Line 67: Net <XULA[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/ise/Pasta_Compartilhada_SD/Ahmes/datapath.vhd" Line 68: Net <YULA[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <datapath>.
    Related source file is "/home/ise/Pasta_Compartilhada_SD/Ahmes/datapath.vhd".
WARNING:Xst:647 - Input <RD> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XULA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <YULA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <regN>.
    Found 1-bit register for signal <regZ>.
    Found 1-bit register for signal <regV>.
    Found 1-bit register for signal <regC>.
    Found 1-bit register for signal <regB>.
    Found 8-bit register for signal <regAC>.
    Found 8-bit register for signal <regRDM>.
    Found 8-bit register for signal <regREM>.
    Found 8-bit register for signal <regRI>.
    Found 8-bit register for signal <regPC>.
    Found 8-bit adder for signal <regPC[7]_GND_6_o_add_1_OUT> created at line 105.
    Found 4-bit comparator greater for signal <n0023> created at line 207
    Found 4-bit comparator greater for signal <n0028> created at line 217
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  15 Multiplexer(s).
Unit <datapath> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 8-bit adder                                           : 1
# Registers                                            : 10
 1-bit register                                        : 5
 8-bit register                                        : 5
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
Reading core <ipcore_dir/memoria.ngc>.
Loading core <memoria> for timing and area information for instance <mem>.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.

Synthesizing (advanced) Unit <datapath>.
The following registers are absorbed into counter <regPC>: 1 register on signal <regPC>.
Unit <datapath> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 8-bit up counter                                      : 1
# Registers                                            : 37
 Flip-Flops                                            : 37
# Comparators                                          : 2
 4-bit comparator greater                              : 2
# Multiplexers                                         : 14
 1-bit 2-to-1 multiplexer                              : 1
 24-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <flagC> (without init value) has a constant value of 0 in block <datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <flagB> (without init value) has a constant value of 0 in block <datapath>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <regAC_0> in Unit <datapath> is equivalent to the following 7 FFs/Latches, which will be removed : <regAC_1> <regAC_2> <regAC_3> <regAC_4> <regAC_5> <regAC_6> <regAC_7> 

Optimizing unit <datapath> ...
WARNING:Xst:1710 - FF/Latch <flagV> (without init value) has a constant value of 0 in block <datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <flagV> (without init value) has a constant value of 0 in block <datapath>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block datapath, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : datapath.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 72
#      GND                         : 2
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 24
#      LUT4                        : 7
#      LUT5                        : 14
#      LUT6                        : 7
#      MUXCY                       : 7
#      VCC                         : 1
#      XORCY                       : 8
# FlipFlops/Latches                : 35
#      FDC                         : 3
#      FDCE                        : 32
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 45
#      IBUF                        : 16
#      OBUF                        : 29

Device utilization summary:
---------------------------

Selected Device : 7a100tlcsg324-2l 


Slice Logic Utilization: 
 Number of Slice Registers:              35  out of  126800     0%  
 Number of Slice LUTs:                   54  out of  63400     0%  
    Number used as Logic:                54  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     57
   Number with an unused Flip Flop:      22  out of     57    38%  
   Number with an unused LUT:             3  out of     57     5%  
   Number of fully used LUT-FF pairs:    32  out of     57    56%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  46  out of    210    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    135     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 36    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 3.347ns (Maximum Frequency: 298.762MHz)
   Minimum input arrival time before clock: 1.729ns
   Maximum output required time after clock: 2.175ns
   Maximum combinational path delay: 1.841ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.347ns (frequency: 298.762MHz)
  Total number of paths / destination ports: 139 / 59
-------------------------------------------------------------------------
Delay:               3.347ns (Levels of Logic = 2)
  Source:            mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (RAM)
  Destination:       regRDM_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: mem/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram to regRDM_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO0    1   2.870   0.357  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram (douta<0>)
     end scope: 'mem:douta<0>'
     LUT3:I2->O            1   0.105   0.000  Mmux_regMUXRDM11 (regMUXRDM<0>)
     FDCE:D                    0.015          regRDM_0
    ----------------------------------------
    Total                      3.347ns (2.990ns logic, 0.357ns route)
                                       (89.3% logic, 10.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 154 / 98
-------------------------------------------------------------------------
Offset:              1.729ns (Levels of Logic = 10)
  Source:            cargaPC (PAD)
  Destination:       regPC_7 (FF)
  Destination Clock: CLK rising

  Data Path: cargaPC to regPC_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   0.001   0.649  cargaPC_IBUF (cargaPC_IBUF)
     LUT3:I0->O            1   0.105   0.000  Mcount_regPC_lut<0> (Mcount_regPC_lut<0>)
     MUXCY:S->O            1   0.392   0.000  Mcount_regPC_cy<0> (Mcount_regPC_cy<0>)
     MUXCY:CI->O           1   0.025   0.000  Mcount_regPC_cy<1> (Mcount_regPC_cy<1>)
     MUXCY:CI->O           1   0.025   0.000  Mcount_regPC_cy<2> (Mcount_regPC_cy<2>)
     MUXCY:CI->O           1   0.025   0.000  Mcount_regPC_cy<3> (Mcount_regPC_cy<3>)
     MUXCY:CI->O           1   0.025   0.000  Mcount_regPC_cy<4> (Mcount_regPC_cy<4>)
     MUXCY:CI->O           1   0.025   0.000  Mcount_regPC_cy<5> (Mcount_regPC_cy<5>)
     MUXCY:CI->O           0   0.025   0.000  Mcount_regPC_cy<6> (Mcount_regPC_cy<6>)
     XORCY:CI->O           1   0.417   0.000  Mcount_regPC_xor<7> (Mcount_regPC7)
     FDCE:D                    0.015          regPC_7
    ----------------------------------------
    Total                      1.729ns (1.080ns logic, 0.649ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 170 / 23
-------------------------------------------------------------------------
Offset:              2.175ns (Levels of Logic = 3)
  Source:            regRI_0 (FF)
  Destination:       regriDECOD<23> (PAD)
  Source Clock:      CLK rising

  Data Path: regRI_0 to regriDECOD<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.398   0.803  regRI_0 (regRI_0)
     LUT5:I0->O           13   0.105   0.425  Mmux_regriDECOD1101 (Mmux_regriDECOD110)
     LUT5:I4->O            1   0.105   0.339  Mmux_regriDECOD81 (regriDECOD_17_OBUF)
     OBUF:I->O                 0.000          regriDECOD_17_OBUF (regriDECOD<17>)
    ----------------------------------------
    Total                      2.175ns (0.608ns logic, 1.567ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Delay:               1.841ns (Levels of Logic = 4)
  Source:            RESET (PAD)
  Destination:       regriDECOD<13> (PAD)

  Data Path: RESET to regriDECOD<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            39   0.001   0.911  RESET_IBUF (RESET_IBUF)
     LUT6:I1->O            5   0.105   0.380  Mmux_regriDECOD1711 (Mmux_regriDECOD171)
     LUT4:I3->O            1   0.105   0.339  Mmux_regriDECOD211 (regriDECOD_9_OBUF)
     OBUF:I->O                 0.000          regriDECOD_9_OBUF (regriDECOD<9>)
    ----------------------------------------
    Total                      1.841ns (0.211ns logic, 1.630ns route)
                                       (11.5% logic, 88.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.347|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 53.00 secs
Total CPU time to Xst completion: 51.34 secs
 
--> 


Total memory usage is 953568 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    1 (   0 filtered)

