Loading plugins phase: Elapsed time ==> 0s.535ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\w06_criticalRegion.cyprj -d CY8C5888LTQ-LP097 -s C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: fit.M0032: warning: Clock Warning: (TFT_SPI_IntClock's accuracy range '72 MHz +/- 0.25%, (71.82 MHz - 72.18 MHz)' is not within the specified tolerance range '66 MHz +/- 5%, (62.7 MHz - 69.3 MHz)'.).
 * C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\w06_criticalRegion.cydwr (TFT_SPI_IntClock)
 * C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\SPI_Master_v2_50\SPI_Master_v2_50.cysch (Instance:IntClock)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.282ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.039ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  w06_criticalRegion.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\w06_criticalRegion.cyprj -dcpsoc3 w06_criticalRegion.v -verilog
======================================================================

======================================================================
Compiling:  w06_criticalRegion.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\w06_criticalRegion.cyprj -dcpsoc3 w06_criticalRegion.v -verilog
======================================================================

======================================================================
Compiling:  w06_criticalRegion.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\w06_criticalRegion.cyprj -dcpsoc3 -verilog w06_criticalRegion.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Feb 28 14:02:50 2024


======================================================================
Compiling:  w06_criticalRegion.v
Program  :   vpp
Options  :    -yv2 -q10 w06_criticalRegion.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Feb 28 14:02:50 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'w06_criticalRegion.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  w06_criticalRegion.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\w06_criticalRegion.cyprj -dcpsoc3 -verilog w06_criticalRegion.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Feb 28 14:02:50 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\codegentemp\w06_criticalRegion.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\codegentemp\w06_criticalRegion.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  w06_criticalRegion.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\w06_criticalRegion.cyprj -dcpsoc3 -verilog w06_criticalRegion.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Feb 28 14:02:51 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\codegentemp\w06_criticalRegion.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\codegentemp\w06_criticalRegion.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\TFT_SPI:BSPIM:mosi_after_ld\
	\TFT_SPI:BSPIM:so_send\
	\TFT_SPI:BSPIM:mosi_fin\
	\TFT_SPI:BSPIM:mosi_cpha_0\
	\TFT_SPI:BSPIM:mosi_cpha_1\
	\TFT_SPI:BSPIM:pre_mosi\
	\TFT_SPI:BSPIM:dpcounter_zero\
	\TFT_SPI:BSPIM:control_7\
	\TFT_SPI:BSPIM:control_6\
	\TFT_SPI:BSPIM:control_5\
	\TFT_SPI:BSPIM:control_4\
	\TFT_SPI:BSPIM:control_3\
	\TFT_SPI:BSPIM:control_2\
	\TFT_SPI:BSPIM:control_1\
	\TFT_SPI:BSPIM:control_0\
	\TFT_SPI:Net_294\
	\UART_LOG:BUART:reset_sr\
	Net_1328
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_1319
	\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_5:lt\
	\UART_LOG:BUART:sRX:MODULE_5:eq\
	\UART_LOG:BUART:sRX:MODULE_5:gt\
	\UART_LOG:BUART:sRX:MODULE_5:gte\
	\UART_LOG:BUART:sRX:MODULE_5:lte\
	\RGB_PWM_red:PWMUDB:km_run\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_red:PWMUDB:capt_rising\
	\RGB_PWM_red:PWMUDB:capt_falling\
	\RGB_PWM_red:PWMUDB:trig_rise\
	\RGB_PWM_red:PWMUDB:trig_fall\
	\RGB_PWM_red:PWMUDB:sc_kill\
	\RGB_PWM_red:PWMUDB:min_kill\
	\RGB_PWM_red:PWMUDB:km_tc\
	\RGB_PWM_red:PWMUDB:db_tc\
	\RGB_PWM_red:PWMUDB:dith_sel\
	\RGB_PWM_red:PWMUDB:compare2\
	\RGB_PWM_red:Net_101\
	Net_1264
	Net_1265
	\RGB_PWM_red:PWMUDB:cmp2\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_6:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_25\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_24\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_25\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_24\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_23\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_22\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_21\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_20\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_19\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_18\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_17\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_16\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_15\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_14\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_13\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_12\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_11\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_10\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_9\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_8\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_7\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_6\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_5\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_4\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_3\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_2\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1266
	Net_1263
	\RGB_PWM_red:Net_113\
	\RGB_PWM_red:Net_107\
	\RGB_PWM_red:Net_114\
	\RGB_PWM_green:PWMUDB:km_run\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_green:PWMUDB:capt_rising\
	\RGB_PWM_green:PWMUDB:capt_falling\
	\RGB_PWM_green:PWMUDB:trig_rise\
	\RGB_PWM_green:PWMUDB:trig_fall\
	\RGB_PWM_green:PWMUDB:sc_kill\
	\RGB_PWM_green:PWMUDB:min_kill\
	\RGB_PWM_green:PWMUDB:km_tc\
	\RGB_PWM_green:PWMUDB:db_tc\
	\RGB_PWM_green:PWMUDB:dith_sel\
	\RGB_PWM_green:PWMUDB:compare2\
	\RGB_PWM_green:Net_101\
	Net_1277
	Net_1278
	\RGB_PWM_green:PWMUDB:cmp2\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_7:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_25\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_24\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_25\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_24\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_23\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_22\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_21\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_20\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_19\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_18\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_17\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_16\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_15\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_14\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_13\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_12\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_11\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_10\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_9\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_8\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_7\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_6\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_5\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_4\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_3\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_2\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1279
	Net_1276
	\RGB_PWM_green:Net_113\
	\RGB_PWM_green:Net_107\
	\RGB_PWM_green:Net_114\
	\RGB_PWM_blue:PWMUDB:km_run\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_blue:PWMUDB:capt_rising\
	\RGB_PWM_blue:PWMUDB:capt_falling\
	\RGB_PWM_blue:PWMUDB:trig_rise\
	\RGB_PWM_blue:PWMUDB:trig_fall\
	\RGB_PWM_blue:PWMUDB:sc_kill\
	\RGB_PWM_blue:PWMUDB:min_kill\
	\RGB_PWM_blue:PWMUDB:km_tc\
	\RGB_PWM_blue:PWMUDB:db_tc\
	\RGB_PWM_blue:PWMUDB:dith_sel\
	\RGB_PWM_blue:PWMUDB:compare2\
	\RGB_PWM_blue:Net_101\
	Net_1289
	Net_1290
	\RGB_PWM_blue:PWMUDB:cmp2\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_8:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_25\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_24\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_25\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_24\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_23\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_22\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_21\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_20\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_19\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_18\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_17\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_16\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_15\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_14\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_13\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_12\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_11\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_10\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_9\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_8\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_7\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_6\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_5\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_4\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_3\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_2\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1291
	Net_1288
	\RGB_PWM_blue:Net_113\
	\RGB_PWM_blue:Net_107\
	\RGB_PWM_blue:Net_114\
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	\TFT_BackLight:PWMUDB:km_run\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode2_2\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode2_1\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode2_0\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode1_2\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode1_1\
	\TFT_BackLight:PWMUDB:ctrl_cmpmode1_0\
	\TFT_BackLight:PWMUDB:capt_rising\
	\TFT_BackLight:PWMUDB:capt_falling\
	\TFT_BackLight:PWMUDB:trig_rise\
	\TFT_BackLight:PWMUDB:trig_fall\
	\TFT_BackLight:PWMUDB:sc_kill\
	\TFT_BackLight:PWMUDB:min_kill\
	\TFT_BackLight:PWMUDB:km_tc\
	\TFT_BackLight:PWMUDB:db_tc\
	\TFT_BackLight:PWMUDB:dith_sel\
	\TFT_BackLight:PWMUDB:compare2\
	\TFT_BackLight:Net_101\
	Net_1406
	Net_1407
	\TFT_BackLight:PWMUDB:MODULE_9:b_31\
	\TFT_BackLight:PWMUDB:MODULE_9:b_30\
	\TFT_BackLight:PWMUDB:MODULE_9:b_29\
	\TFT_BackLight:PWMUDB:MODULE_9:b_28\
	\TFT_BackLight:PWMUDB:MODULE_9:b_27\
	\TFT_BackLight:PWMUDB:MODULE_9:b_26\
	\TFT_BackLight:PWMUDB:MODULE_9:b_25\
	\TFT_BackLight:PWMUDB:MODULE_9:b_24\
	\TFT_BackLight:PWMUDB:MODULE_9:b_23\
	\TFT_BackLight:PWMUDB:MODULE_9:b_22\
	\TFT_BackLight:PWMUDB:MODULE_9:b_21\
	\TFT_BackLight:PWMUDB:MODULE_9:b_20\
	\TFT_BackLight:PWMUDB:MODULE_9:b_19\
	\TFT_BackLight:PWMUDB:MODULE_9:b_18\
	\TFT_BackLight:PWMUDB:MODULE_9:b_17\
	\TFT_BackLight:PWMUDB:MODULE_9:b_16\
	\TFT_BackLight:PWMUDB:MODULE_9:b_15\
	\TFT_BackLight:PWMUDB:MODULE_9:b_14\
	\TFT_BackLight:PWMUDB:MODULE_9:b_13\
	\TFT_BackLight:PWMUDB:MODULE_9:b_12\
	\TFT_BackLight:PWMUDB:MODULE_9:b_11\
	\TFT_BackLight:PWMUDB:MODULE_9:b_10\
	\TFT_BackLight:PWMUDB:MODULE_9:b_9\
	\TFT_BackLight:PWMUDB:MODULE_9:b_8\
	\TFT_BackLight:PWMUDB:MODULE_9:b_7\
	\TFT_BackLight:PWMUDB:MODULE_9:b_6\
	\TFT_BackLight:PWMUDB:MODULE_9:b_5\
	\TFT_BackLight:PWMUDB:MODULE_9:b_4\
	\TFT_BackLight:PWMUDB:MODULE_9:b_3\
	\TFT_BackLight:PWMUDB:MODULE_9:b_2\
	\TFT_BackLight:PWMUDB:MODULE_9:b_1\
	\TFT_BackLight:PWMUDB:MODULE_9:b_0\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_31\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_30\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_29\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_28\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_27\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_26\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_25\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_24\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_31\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_30\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_29\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_28\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_27\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_26\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_25\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_24\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_23\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_22\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_21\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_20\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_19\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_18\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_17\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_16\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_15\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_14\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_13\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_12\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_11\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_10\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_9\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_8\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_7\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_6\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_5\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_4\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_3\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_2\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_1\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:b_0\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_31\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_30\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_29\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_28\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_27\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_26\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_25\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_24\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_23\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_22\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_21\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_20\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_19\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_18\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_17\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_16\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_15\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_14\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_13\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_12\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_11\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_10\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_9\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_8\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_7\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_6\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_5\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_4\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_3\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_2\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1402
	Net_1409
	\TFT_BackLight:Net_113\
	\TFT_BackLight:Net_107\
	\TFT_BackLight:Net_114\

    Synthesized names
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_31\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_30\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_29\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_28\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_27\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_26\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_25\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_24\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_23\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_22\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_21\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_20\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_19\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_18\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_17\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_16\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_15\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_14\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_13\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_12\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_11\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_10\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_9\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_8\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_7\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_6\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_5\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_4\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_3\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_2\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_31\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_30\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_29\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_28\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_27\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_26\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_25\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_24\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_23\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_22\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_21\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_20\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_19\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_18\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_17\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_16\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_15\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_14\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_13\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_12\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_11\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_10\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_9\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_8\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_7\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_6\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_5\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_4\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_3\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_2\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_31\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_30\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_29\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_28\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_27\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_26\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_25\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_24\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_23\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_22\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_21\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_20\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_19\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_18\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_17\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_16\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_15\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_14\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_13\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_12\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_11\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_10\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_9\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_8\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_7\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_6\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_5\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_4\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_3\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_2\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_31\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_30\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_29\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_28\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_27\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_26\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_25\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_24\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_23\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_22\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_21\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_20\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_19\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_18\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_17\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_16\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_15\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_14\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_13\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_12\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_11\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_10\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_9\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_8\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_7\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_6\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_5\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_4\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_3\
	\TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_2\

Deleted 597 User equations/components.
Deleted 120 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_B_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_C_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_D_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_E_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_F_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_G_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_DP_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__SEVEN_SELECT_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \SEVEN_reg:clk\ to zero
Aliasing \SEVEN_reg:rst\ to zero
Aliasing tmpOE__BUTTON_1_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__BUTTON_2_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__BUTTON_3_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__BUTTON_4_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__LED_red_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__LED_yellow_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__LED_green_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \TFT_SPI:BSPIM:pol_supprt\ to zero
Aliasing \TFT_SPI:BSPIM:tx_status_3\ to \TFT_SPI:BSPIM:load_rx_data\
Aliasing \TFT_SPI:BSPIM:tx_status_6\ to zero
Aliasing \TFT_SPI:BSPIM:tx_status_5\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_3\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_2\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_1\ to zero
Aliasing \TFT_SPI:BSPIM:rx_status_0\ to zero
Aliasing Net_3176 to zero
Aliasing \TFT_SPI:Net_289\ to zero
Aliasing \UART_LOG:BUART:tx_hd_send_break\ to zero
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_1\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_0\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_LOG:BUART:tx_status_6\ to zero
Aliasing \UART_LOG:BUART:tx_status_5\ to zero
Aliasing \UART_LOG:BUART:tx_status_4\ to zero
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_1\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__SEVEN_A_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_red:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:trig_out\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_red:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_red:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:trig_out\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_green:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_green:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:trig_out\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__RGB_R_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__RGB_G_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__RGB_B_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \USBUART:tmpOE__Dm_net_0\ to tmpOE__SEVEN_A_net_0
Aliasing \USBUART:tmpOE__Dp_net_0\ to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__UART_TX_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__UART_RX_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__TFT_SCL_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__TFT_SDA_net_0 to tmpOE__SEVEN_A_net_0
Aliasing Net_3178 to zero
Aliasing tmpOE__TFT_CS_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__TFT_RES_net_0 to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__TFT_DC_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \TFT_BackLight:PWMUDB:hwCapture\ to zero
Aliasing \TFT_BackLight:PWMUDB:trig_out\ to tmpOE__SEVEN_A_net_0
Aliasing \TFT_BackLight:PWMUDB:runmode_enable\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:runmode_enable\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_kill\ to tmpOE__SEVEN_A_net_0
Aliasing \TFT_BackLight:PWMUDB:dith_count_1\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:dith_count_1\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:dith_count_0\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:dith_count_0\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:reset\ to zero
Aliasing \TFT_BackLight:PWMUDB:status_6\ to zero
Aliasing \TFT_BackLight:PWMUDB:status_4\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp2\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \TFT_BackLight:PWMUDB:cs_addr_0\ to zero
Aliasing \TFT_BackLight:PWMUDB:pwm1_i\ to zero
Aliasing \TFT_BackLight:PWMUDB:pwm2_i\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SEVEN_A_net_0
Aliasing tmpOE__TFT_LED_net_0 to tmpOE__SEVEN_A_net_0
Aliasing \TFT_SPI:BSPIM:so_send_reg\\D\ to zero
Aliasing \TFT_SPI:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \TFT_SPI:BSPIM:dpcounter_one_reg\\D\ to \TFT_SPI:BSPIM:load_rx_data\
Aliasing \UART_LOG:BUART:reset_reg\\D\ to zero
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_red:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_green:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \RGB_PWM_blue:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \TFT_BackLight:PWMUDB:min_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \TFT_BackLight:PWMUDB:prevCapture\\D\ to zero
Aliasing \TFT_BackLight:PWMUDB:trig_last\\D\ to zero
Aliasing \TFT_BackLight:PWMUDB:ltch_kill_reg\\D\ to tmpOE__SEVEN_A_net_0
Aliasing \TFT_BackLight:PWMUDB:prevCompare1\\D\ to \TFT_BackLight:PWMUDB:pwm_temp\
Aliasing \TFT_BackLight:PWMUDB:tc_i_reg\\D\ to \TFT_BackLight:PWMUDB:status_2\
Removing Rhs of wire Net_1227[2] = \SEVEN_reg:control_out_7\[82]
Removing Rhs of wire Net_1227[2] = \SEVEN_reg:control_7\[84]
Removing Lhs of wire one[8] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_B_net_0[11] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_1229[12] = \SEVEN_reg:control_out_6\[81]
Removing Rhs of wire Net_1229[12] = \SEVEN_reg:control_6\[85]
Removing Lhs of wire tmpOE__SEVEN_C_net_0[19] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_1231[20] = \SEVEN_reg:control_out_5\[80]
Removing Rhs of wire Net_1231[20] = \SEVEN_reg:control_5\[86]
Removing Lhs of wire tmpOE__SEVEN_D_net_0[27] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_1233[28] = \SEVEN_reg:control_out_4\[79]
Removing Rhs of wire Net_1233[28] = \SEVEN_reg:control_4\[87]
Removing Lhs of wire tmpOE__SEVEN_E_net_0[35] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_1235[36] = \SEVEN_reg:control_out_3\[78]
Removing Rhs of wire Net_1235[36] = \SEVEN_reg:control_3\[88]
Removing Lhs of wire tmpOE__SEVEN_F_net_0[43] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_1237[44] = \SEVEN_reg:control_out_2\[77]
Removing Rhs of wire Net_1237[44] = \SEVEN_reg:control_2\[89]
Removing Lhs of wire tmpOE__SEVEN_G_net_0[51] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_1239[52] = \SEVEN_reg:control_out_1\[76]
Removing Rhs of wire Net_1239[52] = \SEVEN_reg:control_1\[90]
Removing Lhs of wire tmpOE__SEVEN_DP_net_0[59] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_1241[60] = \SEVEN_reg:control_out_0\[75]
Removing Rhs of wire Net_1241[60] = \SEVEN_reg:control_0\[91]
Removing Lhs of wire tmpOE__SEVEN_SELECT_net_0[67] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \SEVEN_reg:clk\[73] = zero[7]
Removing Lhs of wire \SEVEN_reg:rst\[74] = zero[7]
Removing Lhs of wire tmpOE__BUTTON_1_net_0[93] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_2_net_0[102] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_3_net_0[109] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_4_net_0[116] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__LED_red_net_0[123] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__LED_yellow_net_0[129] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__LED_green_net_0[135] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire \TFT_SPI:Net_276\[140] = \TFT_SPI:Net_288\[141]
Removing Rhs of wire \TFT_SPI:BSPIM:load_rx_data\[145] = \TFT_SPI:BSPIM:dpcounter_one\[146]
Removing Lhs of wire \TFT_SPI:BSPIM:pol_supprt\[147] = zero[7]
Removing Lhs of wire \TFT_SPI:BSPIM:miso_to_dp\[148] = \TFT_SPI:Net_244\[149]
Removing Lhs of wire \TFT_SPI:Net_244\[149] = zero[7]
Removing Rhs of wire Net_3179[153] = \TFT_SPI:BSPIM:mosi_reg\[154]
Removing Rhs of wire \TFT_SPI:BSPIM:tx_status_1\[176] = \TFT_SPI:BSPIM:dpMOSI_fifo_empty\[177]
Removing Rhs of wire \TFT_SPI:BSPIM:tx_status_2\[178] = \TFT_SPI:BSPIM:dpMOSI_fifo_not_full\[179]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_3\[180] = \TFT_SPI:BSPIM:load_rx_data\[145]
Removing Rhs of wire \TFT_SPI:BSPIM:rx_status_4\[182] = \TFT_SPI:BSPIM:dpMISO_fifo_full\[183]
Removing Rhs of wire \TFT_SPI:BSPIM:rx_status_5\[184] = \TFT_SPI:BSPIM:dpMISO_fifo_not_empty\[185]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_6\[187] = zero[7]
Removing Lhs of wire \TFT_SPI:BSPIM:tx_status_5\[188] = zero[7]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_3\[189] = zero[7]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_2\[190] = zero[7]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_1\[191] = zero[7]
Removing Lhs of wire \TFT_SPI:BSPIM:rx_status_0\[192] = zero[7]
Removing Lhs of wire \TFT_SPI:Net_273\[202] = zero[7]
Removing Lhs of wire Net_3176[242] = zero[7]
Removing Lhs of wire \TFT_SPI:Net_289\[243] = zero[7]
Removing Lhs of wire \UART_LOG:Net_61\[246] = \UART_LOG:Net_9\[245]
Removing Lhs of wire \UART_LOG:BUART:tx_hd_send_break\[250] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[251] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[252] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[253] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[254] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[255] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[256] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[257] = zero[7]
Removing Rhs of wire Net_1323[264] = \UART_LOG:BUART:rx_interrupt_out\[265]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[269] = \UART_LOG:BUART:tx_bitclk_dp\[305]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[315] = \UART_LOG:BUART:tx_counter_dp\[306]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[316] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[317] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[318] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[320] = \UART_LOG:BUART:tx_fifo_empty\[283]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[322] = \UART_LOG:BUART:tx_fifo_notfull\[282]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[382] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[390] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[401]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[392] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[402]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[393] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[418]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[394] = \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[432]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[395] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[396]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[396] = \UART_LOG:BUART:pollcount_1\[388]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[397] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[398]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[398] = \UART_LOG:BUART:pollcount_0\[391]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[404] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[405] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[406] = \UART_LOG:BUART:pollcount_1\[388]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\[407] = \UART_LOG:BUART:pollcount_1\[388]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[408] = \UART_LOG:BUART:pollcount_0\[391]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\[409] = \UART_LOG:BUART:pollcount_0\[391]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[410] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[411] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[412] = \UART_LOG:BUART:pollcount_1\[388]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[413] = \UART_LOG:BUART:pollcount_0\[391]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[414] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[415] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[420] = \UART_LOG:BUART:pollcount_1\[388]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\[421] = \UART_LOG:BUART:pollcount_1\[388]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[422] = \UART_LOG:BUART:pollcount_0\[391]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\[423] = \UART_LOG:BUART:pollcount_0\[391]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[424] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[425] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[426] = \UART_LOG:BUART:pollcount_1\[388]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[427] = \UART_LOG:BUART:pollcount_0\[391]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[428] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[429] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[436] = zero[7]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[437] = \UART_LOG:BUART:rx_parity_error_status\[438]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[439] = \UART_LOG:BUART:rx_stop_bit_error\[440]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_4\[450] = \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\[499]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\[454] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\[521]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\[455] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\[456] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\[457] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\[458] = \UART_LOG:BUART:sRX:MODIN4_6\[459]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_6\[459] = \UART_LOG:BUART:rx_count_6\[377]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\[460] = \UART_LOG:BUART:sRX:MODIN4_5\[461]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_5\[461] = \UART_LOG:BUART:rx_count_5\[378]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\[462] = \UART_LOG:BUART:sRX:MODIN4_4\[463]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_4\[463] = \UART_LOG:BUART:rx_count_4\[379]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\[464] = \UART_LOG:BUART:sRX:MODIN4_3\[465]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_3\[465] = \UART_LOG:BUART:rx_count_3\[380]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\[466] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\[467] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\[468] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\[469] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\[470] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\[471] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\[472] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\[473] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\[474] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\[475] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\[476] = \UART_LOG:BUART:rx_count_6\[377]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\[477] = \UART_LOG:BUART:rx_count_5\[378]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\[478] = \UART_LOG:BUART:rx_count_4\[379]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\[479] = \UART_LOG:BUART:rx_count_3\[380]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\[480] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\[481] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\[482] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\[483] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\[484] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\[485] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\[486] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\[501] = \UART_LOG:BUART:rx_postpoll\[336]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\[502] = \UART_LOG:BUART:rx_parity_bit\[453]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\[503] = \UART_LOG:BUART:rx_postpoll\[336]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\[504] = \UART_LOG:BUART:rx_parity_bit\[453]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[505] = \UART_LOG:BUART:rx_postpoll\[336]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[506] = \UART_LOG:BUART:rx_parity_bit\[453]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[508] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[509] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[507]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[510] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[507]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ctrl_enable\[546] = \RGB_PWM_red:PWMUDB:control_7\[538]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwCapture\[556] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwEnable\[557] = \RGB_PWM_red:PWMUDB:control_7\[538]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_out\[561] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\R\[563] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\S\[564] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_enable\[565] = \RGB_PWM_red:PWMUDB:runmode_enable\[562]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\[569] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\[570] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\R\[571] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\S\[572] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill\[575] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_1\[579] = \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_1\[845]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_6_0\[581] = \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_0\[846]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\R\[582] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\S\[583] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\R\[584] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\S\[585] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_2\[587] = \RGB_PWM_red:PWMUDB:tc_i\[567]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_1\[588] = \RGB_PWM_red:PWMUDB:runmode_enable\[562]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_0\[589] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:compare1\[671] = \RGB_PWM_red:PWMUDB:cmp1_less\[641]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i\[676] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i\[678] = zero[7]
Removing Rhs of wire \RGB_PWM_red:Net_96\[681] = \RGB_PWM_red:PWMUDB:pwm_i_reg\[673]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:pwm_temp\[684] = \RGB_PWM_red:PWMUDB:cmp1\[685]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_23\[727] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_22\[728] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_21\[729] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_20\[730] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_19\[731] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_18\[732] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_17\[733] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_16\[734] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_15\[735] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_14\[736] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_13\[737] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_12\[738] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_11\[739] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_10\[740] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_9\[741] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_8\[742] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_7\[743] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_6\[744] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_5\[745] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_4\[746] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_3\[747] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_2\[748] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_1\[749] = \RGB_PWM_red:PWMUDB:MODIN5_1\[750]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN5_1\[750] = \RGB_PWM_red:PWMUDB:dith_count_1\[578]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:a_0\[751] = \RGB_PWM_red:PWMUDB:MODIN5_0\[752]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN5_0\[752] = \RGB_PWM_red:PWMUDB:dith_count_0\[580]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[884] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[885] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_403[886] = \RGB_PWM_red:Net_96\[681]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ctrl_enable\[907] = \RGB_PWM_green:PWMUDB:control_7\[899]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwCapture\[917] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwEnable\[918] = \RGB_PWM_green:PWMUDB:control_7\[899]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_out\[922] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\R\[924] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\S\[925] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_enable\[926] = \RGB_PWM_green:PWMUDB:runmode_enable\[923]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\[930] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\[931] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\R\[932] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\S\[933] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill\[936] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_1\[940] = \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_1\[1206]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_7_0\[942] = \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_0\[1207]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\R\[943] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\S\[944] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\R\[945] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\S\[946] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_2\[948] = \RGB_PWM_green:PWMUDB:tc_i\[928]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_1\[949] = \RGB_PWM_green:PWMUDB:runmode_enable\[923]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_0\[950] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:compare1\[1032] = \RGB_PWM_green:PWMUDB:cmp1_less\[1002]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i\[1037] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i\[1039] = zero[7]
Removing Rhs of wire \RGB_PWM_green:Net_96\[1042] = \RGB_PWM_green:PWMUDB:pwm_i_reg\[1034]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:pwm_temp\[1045] = \RGB_PWM_green:PWMUDB:cmp1\[1046]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_23\[1088] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_22\[1089] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_21\[1090] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_20\[1091] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_19\[1092] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_18\[1093] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_17\[1094] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_16\[1095] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_15\[1096] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_14\[1097] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_13\[1098] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_12\[1099] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_11\[1100] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_10\[1101] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_9\[1102] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_8\[1103] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_7\[1104] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_6\[1105] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_5\[1106] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_4\[1107] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_3\[1108] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_2\[1109] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_1\[1110] = \RGB_PWM_green:PWMUDB:MODIN6_1\[1111]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN6_1\[1111] = \RGB_PWM_green:PWMUDB:dith_count_1\[939]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:a_0\[1112] = \RGB_PWM_green:PWMUDB:MODIN6_0\[1113]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN6_0\[1113] = \RGB_PWM_green:PWMUDB:dith_count_0\[941]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1245] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1246] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_481[1247] = \RGB_PWM_green:Net_96\[1042]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ctrl_enable\[1267] = \RGB_PWM_blue:PWMUDB:control_7\[1259]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwCapture\[1277] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwEnable\[1278] = \RGB_PWM_blue:PWMUDB:control_7\[1259]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_out\[1282] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\R\[1284] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\S\[1285] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_enable\[1286] = \RGB_PWM_blue:PWMUDB:runmode_enable\[1283]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\[1290] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\[1291] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\[1292] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\[1293] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill\[1296] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_1\[1300] = \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_1\[1566]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_8_0\[1302] = \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_0\[1567]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\R\[1303] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\S\[1304] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\R\[1305] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\S\[1306] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_2\[1308] = \RGB_PWM_blue:PWMUDB:tc_i\[1288]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_1\[1309] = \RGB_PWM_blue:PWMUDB:runmode_enable\[1283]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_0\[1310] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:compare1\[1392] = \RGB_PWM_blue:PWMUDB:cmp1_less\[1362]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i\[1397] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i\[1399] = zero[7]
Removing Rhs of wire \RGB_PWM_blue:Net_96\[1402] = \RGB_PWM_blue:PWMUDB:pwm_i_reg\[1394]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:pwm_temp\[1405] = \RGB_PWM_blue:PWMUDB:cmp1\[1406]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_23\[1448] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_22\[1449] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_21\[1450] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_20\[1451] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_19\[1452] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_18\[1453] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_17\[1454] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_16\[1455] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_15\[1456] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_14\[1457] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_13\[1458] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_12\[1459] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_11\[1460] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_10\[1461] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_9\[1462] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_8\[1463] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_7\[1464] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_6\[1465] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_5\[1466] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_4\[1467] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_3\[1468] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_2\[1469] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_1\[1470] = \RGB_PWM_blue:PWMUDB:MODIN7_1\[1471]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN7_1\[1471] = \RGB_PWM_blue:PWMUDB:dith_count_1\[1299]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:a_0\[1472] = \RGB_PWM_blue:PWMUDB:MODIN7_0\[1473]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN7_0\[1473] = \RGB_PWM_blue:PWMUDB:dith_count_0\[1301]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1605] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1606] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_429[1607] = \RGB_PWM_blue:Net_96\[1402]
Removing Lhs of wire tmpOE__RGB_R_net_0[1615] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__RGB_G_net_0[1621] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__RGB_B_net_0[1627] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[1635] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[1642] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__UART_TX_net_0[1694] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__UART_RX_net_0[1700] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__TFT_SCL_net_0[1707] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__TFT_SDA_net_0[1713] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire Net_3178[1718] = zero[7]
Removing Lhs of wire tmpOE__TFT_CS_net_0[1720] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__TFT_RES_net_0[1726] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire tmpOE__TFT_DC_net_0[1732] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:ctrl_enable\[1750] = \TFT_BackLight:PWMUDB:control_7\[1742]
Removing Lhs of wire \TFT_BackLight:PWMUDB:hwCapture\[1760] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:hwEnable\[1761] = \TFT_BackLight:PWMUDB:control_7\[1742]
Removing Lhs of wire \TFT_BackLight:PWMUDB:trig_out\[1765] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:runmode_enable\\R\[1767] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:runmode_enable\\S\[1768] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_enable\[1769] = \TFT_BackLight:PWMUDB:runmode_enable\[1766]
Removing Lhs of wire \TFT_BackLight:PWMUDB:ltch_kill_reg\\R\[1773] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:ltch_kill_reg\\S\[1774] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:min_kill_reg\\R\[1775] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:min_kill_reg\\S\[1776] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_kill\[1779] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_1\[1783] = \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_1\[2071]
Removing Lhs of wire \TFT_BackLight:PWMUDB:add_vi_vv_MODGEN_9_0\[1785] = \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_0\[2072]
Removing Lhs of wire \TFT_BackLight:PWMUDB:dith_count_1\\R\[1786] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:dith_count_1\\S\[1787] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:dith_count_0\\R\[1788] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:dith_count_0\\S\[1789] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:reset\[1792] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:status_6\[1793] = zero[7]
Removing Rhs of wire \TFT_BackLight:PWMUDB:status_5\[1794] = \TFT_BackLight:PWMUDB:final_kill_reg\[1808]
Removing Lhs of wire \TFT_BackLight:PWMUDB:status_4\[1795] = zero[7]
Removing Rhs of wire \TFT_BackLight:PWMUDB:status_3\[1796] = \TFT_BackLight:PWMUDB:fifo_full\[1815]
Removing Rhs of wire \TFT_BackLight:PWMUDB:status_1\[1798] = \TFT_BackLight:PWMUDB:cmp2_status_reg\[1807]
Removing Rhs of wire \TFT_BackLight:PWMUDB:status_0\[1799] = \TFT_BackLight:PWMUDB:cmp1_status_reg\[1806]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2_status\[1804] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2\[1805] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp1_status_reg\\R\[1809] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp1_status_reg\\S\[1810] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2_status_reg\\R\[1811] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2_status_reg\\S\[1812] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_kill_reg\\R\[1813] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_kill_reg\\S\[1814] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cs_addr_2\[1816] = \TFT_BackLight:PWMUDB:tc_i\[1771]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cs_addr_1\[1817] = \TFT_BackLight:PWMUDB:runmode_enable\[1766]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cs_addr_0\[1818] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:compare1\[1899] = \TFT_BackLight:PWMUDB:cmp1_less\[1870]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm1_i\[1904] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm2_i\[1906] = zero[7]
Removing Rhs of wire \TFT_BackLight:Net_96\[1909] = \TFT_BackLight:PWMUDB:pwm_i_reg\[1901]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm_temp\[1912] = \TFT_BackLight:PWMUDB:cmp1\[1802]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_23\[1953] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_22\[1954] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_21\[1955] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_20\[1956] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_19\[1957] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_18\[1958] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_17\[1959] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_16\[1960] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_15\[1961] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_14\[1962] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_13\[1963] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_12\[1964] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_11\[1965] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_10\[1966] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_9\[1967] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_8\[1968] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_7\[1969] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_6\[1970] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_5\[1971] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_4\[1972] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_3\[1973] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_2\[1974] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_1\[1975] = \TFT_BackLight:PWMUDB:MODIN8_1\[1976]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODIN8_1\[1976] = \TFT_BackLight:PWMUDB:dith_count_1\[1782]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:a_0\[1977] = \TFT_BackLight:PWMUDB:MODIN8_0\[1978]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODIN8_0\[1978] = \TFT_BackLight:PWMUDB:dith_count_0\[1784]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[2110] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[2111] = tmpOE__SEVEN_A_net_0[1]
Removing Rhs of wire Net_3181[2112] = \TFT_BackLight:Net_96\[1909]
Removing Lhs of wire tmpOE__TFT_LED_net_0[2119] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \TFT_SPI:BSPIM:so_send_reg\\D\[2124] = zero[7]
Removing Lhs of wire \TFT_SPI:BSPIM:mosi_pre_reg\\D\[2130] = zero[7]
Removing Lhs of wire \TFT_SPI:BSPIM:dpcounter_one_reg\\D\[2132] = \TFT_SPI:BSPIM:load_rx_data\[145]
Removing Lhs of wire \TFT_SPI:BSPIM:mosi_from_dp_reg\\D\[2133] = \TFT_SPI:BSPIM:mosi_from_dp\[160]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[2137] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[2152] = \UART_LOG:BUART:rx_bitclk_pre\[371]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[2161] = \UART_LOG:BUART:rx_parity_error_pre\[448]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[2162] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\D\[2166] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCapture\\D\[2167] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_last\\D\[2168] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\[2171] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_i_reg\\D\[2174] = \RGB_PWM_red:PWMUDB:pwm_i\[674]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i_reg\\D\[2175] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i_reg\\D\[2176] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\D\[2178] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCapture\\D\[2179] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_last\\D\[2180] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\[2183] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_i_reg\\D\[2186] = \RGB_PWM_green:PWMUDB:pwm_i\[1035]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i_reg\\D\[2187] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i_reg\\D\[2188] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\[2190] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCapture\\D\[2191] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_last\\D\[2192] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\[2195] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_i_reg\\D\[2198] = \RGB_PWM_blue:PWMUDB:pwm_i\[1395]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i_reg\\D\[2199] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i_reg\\D\[2200] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:min_kill_reg\\D\[2202] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:prevCapture\\D\[2203] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:trig_last\\D\[2204] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:ltch_kill_reg\\D\[2207] = tmpOE__SEVEN_A_net_0[1]
Removing Lhs of wire \TFT_BackLight:PWMUDB:prevCompare1\\D\[2210] = \TFT_BackLight:PWMUDB:cmp1\[1802]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp1_status_reg\\D\[2211] = \TFT_BackLight:PWMUDB:cmp1_status\[1803]
Removing Lhs of wire \TFT_BackLight:PWMUDB:cmp2_status_reg\\D\[2212] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm_i_reg\\D\[2214] = \TFT_BackLight:PWMUDB:pwm_i\[1902]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm1_i_reg\\D\[2215] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:pwm2_i_reg\\D\[2216] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:tc_i_reg\\D\[2217] = \TFT_BackLight:PWMUDB:status_2\[1797]

------------------------------------------------------
Aliased 0 equations, 437 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SEVEN_A_net_0' (cost = 0):
tmpOE__SEVEN_A_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_SPI:BSPIM:load_rx_data\' (cost = 1):
\TFT_SPI:BSPIM:load_rx_data\ <= ((not \TFT_SPI:BSPIM:count_4\ and not \TFT_SPI:BSPIM:count_3\ and not \TFT_SPI:BSPIM:count_2\ and not \TFT_SPI:BSPIM:count_1\ and \TFT_SPI:BSPIM:count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:pwm_temp\' (cost = 0):
\RGB_PWM_red:PWMUDB:pwm_temp\ <= (\RGB_PWM_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:pwm_temp\' (cost = 0):
\RGB_PWM_green:PWMUDB:pwm_temp\ <= (\RGB_PWM_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:pwm_temp\' (cost = 0):
\RGB_PWM_blue:PWMUDB:pwm_temp\ <= (\RGB_PWM_blue:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:cmp1\' (cost = 0):
\TFT_BackLight:PWMUDB:cmp1\ <= (\TFT_BackLight:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\TFT_BackLight:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \TFT_BackLight:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\TFT_BackLight:PWMUDB:dith_count_1\ and \TFT_BackLight:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \RGB_PWM_red:PWMUDB:dith_count_0\ and \RGB_PWM_red:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \RGB_PWM_green:PWMUDB:dith_count_0\ and \RGB_PWM_green:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \RGB_PWM_blue:PWMUDB:dith_count_0\ and \RGB_PWM_blue:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \TFT_BackLight:PWMUDB:dith_count_0\ and \TFT_BackLight:PWMUDB:dith_count_1\)
	OR (not \TFT_BackLight:PWMUDB:dith_count_1\ and \TFT_BackLight:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (\UART_LOG:BUART:pollcount_1\
	OR (Net_1320 and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_1320 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_1320 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_1320 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_1320 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 130 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_capture\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Aliasing \TFT_BackLight:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[335] = \UART_LOG:BUART:rx_bitclk\[383]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[434] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[443] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_capture\[591] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[855] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[865] = zero[7]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[875] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_capture\[952] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1216] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1226] = zero[7]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1236] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_capture\[1312] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1576] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1586] = zero[7]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1596] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_capture\[1820] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[2081] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[2091] = zero[7]
Removing Lhs of wire \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[2101] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[2144] = \UART_LOG:BUART:tx_ctrl_mark_last\[326]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[2156] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[2157] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[2159] = zero[7]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[2160] = \UART_LOG:BUART:rx_markspace_pre\[447]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[2165] = \UART_LOG:BUART:rx_parity_bit\[453]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\D\[2169] = \RGB_PWM_red:PWMUDB:control_7\[538]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\D\[2181] = \RGB_PWM_green:PWMUDB:control_7\[899]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\D\[2193] = \RGB_PWM_blue:PWMUDB:control_7\[1259]
Removing Lhs of wire \TFT_BackLight:PWMUDB:runmode_enable\\D\[2205] = \TFT_BackLight:PWMUDB:control_7\[1742]
Removing Lhs of wire \TFT_BackLight:PWMUDB:final_kill_reg\\D\[2213] = zero[7]

------------------------------------------------------
Aliased 0 equations, 30 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_1320 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not Net_1320 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and \UART_LOG:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\w06_criticalRegion.cyprj" -dcpsoc3 w06_criticalRegion.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.636ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 28 February 2024 14:02:51
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\w06_criticalRegion.cyprj -d CY8C5888LTQ-LP097 w06_criticalRegion.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \TFT_BackLight:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \TFT_SPI:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_SPI:BSPIM:mosi_pre_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \TFT_BackLight:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'TFT_SPI_IntClock'. Fanout=1, Signal=\TFT_SPI:Net_276\
    Digital Clock 1: Automatic-assigning  clock 'PWM_Clock'. Fanout=3, Signal=Net_2605
    Digital Clock 2: Automatic-assigning  clock 'PWM_Clock_TFT'. Fanout=1, Signal=Net_3182
    Digital Clock 3: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \TFT_SPI:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: TFT_SPI_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: TFT_SPI_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_blue:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \TFT_BackLight:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock_TFT was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock_TFT, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 6 pin(s) will be assigned a location by the fitter: TFT_CS(0), TFT_DC(0), TFT_LED(0), TFT_RES(0), TFT_SCL(0), TFT_SDA(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SEVEN_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_A(0)__PA ,
            pin_input => Net_1227 ,
            pad => SEVEN_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_B(0)__PA ,
            pin_input => Net_1229 ,
            pad => SEVEN_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_C(0)__PA ,
            pin_input => Net_1231 ,
            pad => SEVEN_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_D(0)__PA ,
            pin_input => Net_1233 ,
            pad => SEVEN_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_E(0)__PA ,
            pin_input => Net_1235 ,
            pad => SEVEN_E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_F(0)__PA ,
            pin_input => Net_1237 ,
            pad => SEVEN_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_G(0)__PA ,
            pin_input => Net_1239 ,
            pad => SEVEN_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_DP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_DP(0)__PA ,
            pin_input => Net_1241 ,
            pad => SEVEN_DP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_SELECT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_SELECT(0)__PA ,
            pad => SEVEN_SELECT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_1(0)__PA ,
            fb => Net_664 ,
            pad => BUTTON_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_2(0)__PA ,
            fb => Net_665 ,
            pad => BUTTON_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_3(0)__PA ,
            fb => Net_667 ,
            pad => BUTTON_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_4(0)__PA ,
            fb => Net_668 ,
            pad => BUTTON_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_red(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_red(0)__PA ,
            pad => LED_red(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_yellow(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_yellow(0)__PA ,
            pad => LED_yellow(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_green(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_green(0)__PA ,
            pad => LED_green(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_R(0)__PA ,
            pin_input => Net_403 ,
            pad => RGB_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_G(0)__PA ,
            pin_input => Net_481 ,
            pad => RGB_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_B(0)__PA ,
            pin_input => Net_429 ,
            pad => RGB_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = UART_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_TX(0)__PA ,
            pin_input => Net_1324 ,
            pad => UART_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = UART_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => UART_RX(0)__PA ,
            fb => Net_1320 ,
            pad => UART_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TFT_SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_SCL(0)__PA ,
            pin_input => Net_3180 ,
            pad => TFT_SCL(0)_PAD );

    Pin : Name = TFT_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_SDA(0)__PA ,
            pin_input => Net_3179 ,
            pad => TFT_SDA(0)_PAD );

    Pin : Name = TFT_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_CS(0)__PA ,
            pad => TFT_CS(0)_PAD );

    Pin : Name = TFT_RES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_RES(0)__PA ,
            pad => TFT_RES(0)_PAD );

    Pin : Name = TFT_DC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_DC(0)__PA ,
            pad => TFT_DC(0)_PAD );

    Pin : Name = TFT_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TFT_LED(0)__PA ,
            pin_input => Net_3181 ,
            pad => TFT_LED(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_666, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_664 * !Net_665 * !Net_667 * !Net_668
        );
        Output = Net_666 (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\
        );
        Output = \TFT_SPI:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\TFT_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:rx_status_4\
        );
        Output = \TFT_SPI:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_1324, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_1324 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + \UART_LOG:BUART:pollcount_0\ * Net_1320_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\TFT_BackLight:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:runmode_enable\ * 
              \TFT_BackLight:PWMUDB:tc_i\
        );
        Output = \TFT_BackLight:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_3179, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_3179 * !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_from_dp\
            + !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_3179 (fanout=2)

    MacroCell: Name=\TFT_SPI:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\TFT_SPI:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\TFT_SPI:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\
            + !\TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_1333, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * !Net_1333
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !Net_1333
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * !Net_1333
        );
        Output = Net_1333 (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
        );
        Output = \TFT_SPI:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\TFT_SPI:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\TFT_SPI:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
        );
        Output = \TFT_SPI:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_3180, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * Net_3180
        );
        Output = Net_3180 (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_1320_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * \UART_LOG:BUART:rx_last\ * 
              !Net_1320_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * \UART_LOG:BUART:pollcount_0\ * 
              Net_1320_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_1320_SYNCOUT
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_0\ * Net_1320_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_0\ * !Net_1320_SYNCOUT
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_1320_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1320_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_403, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_403 (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_481, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_481 (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_429, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_429 (fanout=1)

    MacroCell: Name=\TFT_BackLight:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3182) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:control_7\
        );
        Output = \TFT_BackLight:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\TFT_BackLight:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3182) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = \TFT_BackLight:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\TFT_BackLight:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3182) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_BackLight:PWMUDB:prevCompare1\ * 
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = \TFT_BackLight:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_3181, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3182) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:runmode_enable\ * 
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = Net_3181 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\TFT_SPI:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            cs_addr_2 => \TFT_SPI:BSPIM:state_2\ ,
            cs_addr_1 => \TFT_SPI:BSPIM:state_1\ ,
            cs_addr_0 => \TFT_SPI:BSPIM:state_0\ ,
            f1_load => \TFT_SPI:BSPIM:load_rx_data\ ,
            so_comb => \TFT_SPI:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \TFT_SPI:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \TFT_SPI:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \TFT_SPI:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \TFT_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
            chain_in => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
            chain_in => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2605 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            chain_in => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_3182 ,
            cs_addr_2 => \TFT_BackLight:PWMUDB:tc_i\ ,
            cs_addr_1 => \TFT_BackLight:PWMUDB:runmode_enable\ ,
            chain_out => \TFT_BackLight:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_3182 ,
            cs_addr_2 => \TFT_BackLight:PWMUDB:tc_i\ ,
            cs_addr_1 => \TFT_BackLight:PWMUDB:runmode_enable\ ,
            cl0_comb => \TFT_BackLight:PWMUDB:cmp1_less\ ,
            z0_comb => \TFT_BackLight:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \TFT_BackLight:PWMUDB:status_3\ ,
            chain_in => \TFT_BackLight:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\TFT_SPI:BSPIM:TxStsReg\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            status_4 => \TFT_SPI:BSPIM:tx_status_4\ ,
            status_3 => \TFT_SPI:BSPIM:load_rx_data\ ,
            status_2 => \TFT_SPI:BSPIM:tx_status_2\ ,
            status_1 => \TFT_SPI:BSPIM:tx_status_1\ ,
            status_0 => \TFT_SPI:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_SPI:BSPIM:RxStsReg\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            status_6 => \TFT_SPI:BSPIM:rx_status_6\ ,
            status_5 => \TFT_SPI:BSPIM:rx_status_5\ ,
            status_4 => \TFT_SPI:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ ,
            interrupt => Net_1323 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\TFT_BackLight:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_3182 ,
            status_3 => \TFT_BackLight:PWMUDB:status_3\ ,
            status_2 => \TFT_BackLight:PWMUDB:status_2\ ,
            status_0 => \TFT_BackLight:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =UART_RX(0)_SYNC
        PORT MAP (
            in => Net_1320 ,
            out => Net_1320_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_1227 ,
            control_6 => Net_1229 ,
            control_5 => Net_1231 ,
            control_4 => Net_1233 ,
            control_3 => Net_1235 ,
            control_2 => Net_1237 ,
            control_1 => Net_1239 ,
            control_0 => Net_1241 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2605 ,
            control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2605 ,
            control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2605 ,
            control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\TFT_BackLight:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_3182 ,
            control_7 => \TFT_BackLight:PWMUDB:control_7\ ,
            control_6 => \TFT_BackLight:PWMUDB:control_6\ ,
            control_5 => \TFT_BackLight:PWMUDB:control_5\ ,
            control_4 => \TFT_BackLight:PWMUDB:control_4\ ,
            control_3 => \TFT_BackLight:PWMUDB:control_3\ ,
            control_2 => \TFT_BackLight:PWMUDB:control_2\ ,
            control_1 => \TFT_BackLight:PWMUDB:control_1\ ,
            control_0 => \TFT_BackLight:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\TFT_SPI:BSPIM:BitCounter\
        PORT MAP (
            clock => \TFT_SPI:Net_276\ ,
            enable => \TFT_SPI:BSPIM:cnt_enable\ ,
            count_6 => \TFT_SPI:BSPIM:count_6\ ,
            count_5 => \TFT_SPI:BSPIM:count_5\ ,
            count_4 => \TFT_SPI:BSPIM:count_4\ ,
            count_3 => \TFT_SPI:BSPIM:count_3\ ,
            count_2 => \TFT_SPI:BSPIM:count_2\ ,
            count_1 => \TFT_SPI:BSPIM:count_1\ ,
            count_0 => \TFT_SPI:BSPIM:count_0\ ,
            tc => \TFT_SPI:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => \UART_LOG:BUART:rx_count_6\ ,
            count_5 => \UART_LOG:BUART:rx_count_5\ ,
            count_4 => \UART_LOG:BUART:rx_count_4\ ,
            count_3 => \UART_LOG:BUART:rx_count_3\ ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_666 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =ISR_UART_RX
        PORT MAP (
            interrupt => Net_1323 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1314 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    4 :    4 :    8 : 50.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   10 :   22 :   32 : 31.25 %
IO                            :   29 :   19 :   48 : 60.42 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   49 :  143 :  192 : 25.52 %
  Unique P-terms              :   89 :  295 :  384 : 23.18 %
  Total P-terms               :  103 :      :      :        
  Datapath Cells              :   12 :   12 :   24 : 50.00 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    5 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.176ms
Tech Mapping phase: Elapsed time ==> 0s.237ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : BUTTON_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : BUTTON_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : BUTTON_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : BUTTON_4(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_green(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_red(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_yellow(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_G(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_R(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SEVEN_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SEVEN_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SEVEN_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SEVEN_D(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : SEVEN_DP(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SEVEN_E(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SEVEN_F(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SEVEN_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SEVEN_SELECT(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : UART_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : UART_TX(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.009ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.182ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   23 :   25 :   48 :  47.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.96
                   Pterms :            4.13
               Macrocells :            2.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.070ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         14 :       7.21 :       3.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_403, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_403 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
        chain_in => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\SEVEN_reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_1227 ,
        control_6 => Net_1229 ,
        control_5 => Net_1231 ,
        control_4 => Net_1233 ,
        control_3 => Net_1235 ,
        control_2 => Net_1237 ,
        control_1 => Net_1239 ,
        control_0 => Net_1241 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_429, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_429 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2605 ,
        control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_481, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_481 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
        chain_in => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2605 ,
        control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2605) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2605 ,
        control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        chain_in => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2605 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_1320_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * \UART_LOG:BUART:rx_last\ * 
              !Net_1320_SYNCOUT
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_1320_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => \UART_LOG:BUART:rx_count_6\ ,
        count_5 => \UART_LOG:BUART:rx_count_5\ ,
        count_4 => \UART_LOG:BUART:rx_count_4\ ,
        count_3 => \UART_LOG:BUART:rx_count_3\ ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1320_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\TFT_SPI:BSPIM:TxStsReg\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        status_4 => \TFT_SPI:BSPIM:tx_status_4\ ,
        status_3 => \TFT_SPI:BSPIM:load_rx_data\ ,
        status_2 => \TFT_SPI:BSPIM:tx_status_2\ ,
        status_1 => \TFT_SPI:BSPIM:tx_status_1\ ,
        status_0 => \TFT_SPI:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * \UART_LOG:BUART:pollcount_0\ * 
              Net_1320_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_1320_SYNCOUT
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_0\ * Net_1320_SYNCOUT
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_0\ * !Net_1320_SYNCOUT
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + \UART_LOG:BUART:pollcount_0\ * Net_1320_SYNCOUT
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =UART_RX(0)_SYNC
    PORT MAP (
        in => Net_1320 ,
        out => Net_1320_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\TFT_BackLight:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3182) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:control_7\
        );
        Output = \TFT_BackLight:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_BackLight:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:runmode_enable\ * 
              \TFT_BackLight:PWMUDB:tc_i\
        );
        Output = \TFT_BackLight:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3181, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3182) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:runmode_enable\ * 
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = Net_3181 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\TFT_BackLight:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3182) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = \TFT_BackLight:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\TFT_BackLight:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_3182) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_BackLight:PWMUDB:prevCompare1\ * 
              \TFT_BackLight:PWMUDB:cmp1_less\
        );
        Output = \TFT_BackLight:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TFT_BackLight:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_3182 ,
        cs_addr_2 => \TFT_BackLight:PWMUDB:tc_i\ ,
        cs_addr_1 => \TFT_BackLight:PWMUDB:runmode_enable\ ,
        cl0_comb => \TFT_BackLight:PWMUDB:cmp1_less\ ,
        z0_comb => \TFT_BackLight:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \TFT_BackLight:PWMUDB:status_3\ ,
        chain_in => \TFT_BackLight:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TFT_BackLight:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\TFT_BackLight:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_3182 ,
        status_3 => \TFT_BackLight:PWMUDB:status_3\ ,
        status_2 => \TFT_BackLight:PWMUDB:status_2\ ,
        status_0 => \TFT_BackLight:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\TFT_BackLight:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_3182 ,
        control_7 => \TFT_BackLight:PWMUDB:control_7\ ,
        control_6 => \TFT_BackLight:PWMUDB:control_6\ ,
        control_5 => \TFT_BackLight:PWMUDB:control_5\ ,
        control_4 => \TFT_BackLight:PWMUDB:control_4\ ,
        control_3 => \TFT_BackLight:PWMUDB:control_3\ ,
        control_2 => \TFT_BackLight:PWMUDB:control_2\ ,
        control_1 => \TFT_BackLight:PWMUDB:control_1\ ,
        control_0 => \TFT_BackLight:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1324, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_1324 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\TFT_SPI:BSPIM:RxStsReg\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        status_6 => \TFT_SPI:BSPIM:rx_status_6\ ,
        status_5 => \TFT_SPI:BSPIM:rx_status_5\ ,
        status_4 => \TFT_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3179, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_3179 * !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:mosi_from_dp\
            + !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:mosi_from_dp\
        );
        Output = Net_3179 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\
        );
        Output = \TFT_SPI:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFT_SPI:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\TFT_SPI:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\
        );
        Output = \TFT_SPI:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
            + \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              !\TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              \TFT_SPI:BSPIM:load_cond\
        );
        Output = \TFT_SPI:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:ld_ident\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFT_SPI:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * \TFT_SPI:BSPIM:rx_status_4\
        );
        Output = \TFT_SPI:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\TFT_SPI:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        cs_addr_2 => \TFT_SPI:BSPIM:state_2\ ,
        cs_addr_1 => \TFT_SPI:BSPIM:state_1\ ,
        cs_addr_0 => \TFT_SPI:BSPIM:state_0\ ,
        f1_load => \TFT_SPI:BSPIM:load_rx_data\ ,
        so_comb => \TFT_SPI:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \TFT_SPI:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \TFT_SPI:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \TFT_SPI:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \TFT_SPI:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\TFT_SPI:BSPIM:BitCounter\
    PORT MAP (
        clock => \TFT_SPI:Net_276\ ,
        enable => \TFT_SPI:BSPIM:cnt_enable\ ,
        count_6 => \TFT_SPI:BSPIM:count_6\ ,
        count_5 => \TFT_SPI:BSPIM:count_5\ ,
        count_4 => \TFT_SPI:BSPIM:count_4\ ,
        count_3 => \TFT_SPI:BSPIM:count_3\ ,
        count_2 => \TFT_SPI:BSPIM:count_2\ ,
        count_1 => \TFT_SPI:BSPIM:count_1\ ,
        count_0 => \TFT_SPI:BSPIM:count_0\ ,
        tc => \TFT_SPI:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              !\TFT_SPI:BSPIM:count_2\ * \TFT_SPI:BSPIM:count_1\ * 
              !\TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:ld_ident\
        );
        Output = \TFT_SPI:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\TFT_SPI:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:count_4\ * 
              !\TFT_SPI:BSPIM:count_3\ * !\TFT_SPI:BSPIM:count_2\ * 
              \TFT_SPI:BSPIM:count_1\ * !\TFT_SPI:BSPIM:count_0\ * 
              !\TFT_SPI:BSPIM:ld_ident\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:count_4\ * !\TFT_SPI:BSPIM:count_3\ * 
              \TFT_SPI:BSPIM:count_2\ * !\TFT_SPI:BSPIM:count_1\ * 
              \TFT_SPI:BSPIM:count_0\ * !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TFT_SPI:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\
            + !\TFT_SPI:BSPIM:state_1\ * !\TFT_SPI:BSPIM:state_0\ * 
              !\TFT_SPI:BSPIM:tx_status_1\
        );
        Output = \TFT_SPI:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_3180, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * Net_3180
        );
        Output = Net_3180 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1333, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * !Net_1333
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * !Net_1333
            + \TFT_SPI:BSPIM:state_1\ * \TFT_SPI:BSPIM:state_0\ * !Net_1333
        );
        Output = Net_1333 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_666, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_664 * !Net_665 * !Net_667 * !Net_668
        );
        Output = Net_666 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\TFT_SPI:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\TFT_SPI:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + !\TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * !\TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * !\TFT_SPI:BSPIM:state_1\ * 
              \TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
            + \TFT_SPI:BSPIM:state_2\ * \TFT_SPI:BSPIM:state_1\ * 
              !\TFT_SPI:BSPIM:state_0\ * \TFT_SPI:BSPIM:cnt_enable\
        );
        Output = \TFT_SPI:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TFT_BackLight:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_3182 ,
        cs_addr_2 => \TFT_BackLight:PWMUDB:tc_i\ ,
        cs_addr_1 => \TFT_BackLight:PWMUDB:runmode_enable\ ,
        chain_out => \TFT_BackLight:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \TFT_BackLight:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ ,
        interrupt => Net_1323 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_UART_RX
        PORT MAP (
            interrupt => Net_1323 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =isr_Button
        PORT MAP (
            interrupt => Net_666 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1314 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = TFT_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_LED(0)__PA ,
        pin_input => Net_3181 ,
        pad => TFT_LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = BUTTON_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_1(0)__PA ,
        fb => Net_664 ,
        pad => BUTTON_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BUTTON_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_2(0)__PA ,
        fb => Net_665 ,
        pad => BUTTON_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BUTTON_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_3(0)__PA ,
        fb => Net_667 ,
        pad => BUTTON_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_red(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_red(0)__PA ,
        pad => LED_red(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_green(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_green(0)__PA ,
        pad => LED_green(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = SEVEN_DP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_DP(0)__PA ,
        pin_input => Net_1241 ,
        pad => SEVEN_DP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SEVEN_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_G(0)__PA ,
        pin_input => Net_1239 ,
        pad => SEVEN_G(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SEVEN_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_F(0)__PA ,
        pin_input => Net_1237 ,
        pad => SEVEN_F(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SEVEN_E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_E(0)__PA ,
        pin_input => Net_1235 ,
        pad => SEVEN_E(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SEVEN_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_D(0)__PA ,
        pin_input => Net_1233 ,
        pad => SEVEN_D(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_C(0)__PA ,
        pin_input => Net_1231 ,
        pad => SEVEN_C(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SEVEN_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_B(0)__PA ,
        pin_input => Net_1229 ,
        pad => SEVEN_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SEVEN_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_A(0)__PA ,
        pin_input => Net_1227 ,
        pad => SEVEN_A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_yellow(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_yellow(0)__PA ,
        pad => LED_yellow(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TFT_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_CS(0)__PA ,
        pad => TFT_CS(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TFT_RES(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_RES(0)__PA ,
        pad => TFT_RES(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RGB_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_B(0)__PA ,
        pin_input => Net_429 ,
        pad => RGB_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_G(0)__PA ,
        pin_input => Net_481 ,
        pad => RGB_G(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_R(0)__PA ,
        pin_input => Net_403 ,
        pad => RGB_R(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = TFT_DC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_DC(0)__PA ,
        pad => TFT_DC(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = BUTTON_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_4(0)__PA ,
        fb => Net_668 ,
        pad => BUTTON_4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = TFT_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_SDA(0)__PA ,
        pin_input => Net_3179 ,
        pad => TFT_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_SELECT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_SELECT(0)__PA ,
        pad => SEVEN_SELECT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = TFT_SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TFT_SCL(0)__PA ,
        pin_input => Net_3180 ,
        pad => TFT_SCL(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = UART_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_RX(0)__PA ,
        fb => Net_1320 ,
        pad => UART_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = UART_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => UART_TX(0)__PA ,
        pin_input => Net_1324 ,
        pad => UART_TX(0)_PAD );
    Properties:
    {
    }

Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => tmpOE__SEVEN_A_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SEVEN_A_net_0 ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \TFT_SPI:Net_276\ ,
            dclk_0 => \TFT_SPI:Net_276_local\ ,
            dclk_glb_1 => Net_2605 ,
            dclk_1 => Net_2605_local ,
            dclk_glb_2 => Net_3182 ,
            dclk_2 => Net_3182_local ,
            dclk_glb_3 => \UART_LOG:Net_9\ ,
            dclk_3 => \UART_LOG:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_1314 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   0 |   2 |       |      NONE |         CMOS_OUT |      TFT_LED(0) | In(Net_3181)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_1(0) | FB(Net_664)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_2(0) | FB(Net_665)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_3(0) | FB(Net_667)
     |   6 |     * |      NONE |         CMOS_OUT |      LED_red(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |    LED_green(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   1 |   0 |     * |      NONE |         CMOS_OUT |     SEVEN_DP(0) | In(Net_1241)
     |   1 |     * |      NONE |         CMOS_OUT |      SEVEN_G(0) | In(Net_1239)
     |   2 |     * |      NONE |         CMOS_OUT |      SEVEN_F(0) | In(Net_1237)
     |   3 |     * |      NONE |         CMOS_OUT |      SEVEN_E(0) | In(Net_1235)
     |   4 |     * |      NONE |         CMOS_OUT |      SEVEN_D(0) | In(Net_1233)
     |   5 |     * |      NONE |         CMOS_OUT |      SEVEN_C(0) | In(Net_1231)
     |   6 |     * |      NONE |         CMOS_OUT |      SEVEN_B(0) | In(Net_1229)
     |   7 |     * |      NONE |         CMOS_OUT |      SEVEN_A(0) | In(Net_1227)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   LED_yellow(0) | 
     |   1 |       |      NONE |         CMOS_OUT |       TFT_CS(0) | 
     |   2 |       |      NONE |         CMOS_OUT |      TFT_RES(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |        RGB_B(0) | In(Net_429)
     |   4 |     * |      NONE |         CMOS_OUT |        RGB_G(0) | In(Net_481)
     |   5 |     * |      NONE |         CMOS_OUT |        RGB_R(0) | In(Net_403)
     |   6 |       |      NONE |         CMOS_OUT |       TFT_DC(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------
   3 |   2 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_4(0) | FB(Net_668)
     |   4 |       |      NONE |         CMOS_OUT |      TFT_SDA(0) | In(Net_3179)
     |   5 |     * |      NONE |         CMOS_OUT | SEVEN_SELECT(0) | 
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  12 |   2 |       |      NONE |         CMOS_OUT |      TFT_SCL(0) | In(Net_3180)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |      UART_RX(0) | FB(Net_1320)
     |   7 |     * |      NONE |         CMOS_OUT |      UART_TX(0) | In(Net_1324)
-----+-----+-------+-----------+------------------+-----------------+---------------------------
  15 |   6 |     * |   FALLING |      HI_Z_ANALOG | \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG | \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.071ms
Digital Placement phase: Elapsed time ==> 1s.256ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "w06_criticalRegion_r.vh2" --pcf-path "w06_criticalRegion.pco" --des-name "w06_criticalRegion" --dsf-path "w06_criticalRegion.dsf" --sdc-path "w06_criticalRegion.sdc" --lib-path "w06_criticalRegion_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.329ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.100ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.020ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: w06_criticalRegion_timing.html: Warning-1366: Setup time violation found in a path from clock ( TFT_SPI_IntClock ) to clock ( TFT_SPI_IntClock ). (File=C:\My_Files\College_Documents\AMA EOS\EOS\LAB\LAB_2_Submission\Json Parser\code\w06_criticalRegion.cydsn\w06_criticalRegion_timing.html)
Timing report is in w06_criticalRegion_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.481ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.170ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.904ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.904ms
API generation phase: Elapsed time ==> 2s.152ms
Dependency generation phase: Elapsed time ==> 0s.000ms
Cleanup phase: Elapsed time ==> 0s.010ms
