Analysis & Synthesis report for decoder
Thu Mar 20 20:53:16 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. Removed Registers Triggering Further Register Optimizations
 10. General Register Statistics
 11. Port Connectivity Checks: "mem_disp:disp_mem_1"
 12. Port Connectivity Checks: "mem_disp:disp_mem_0"
 13. Port Connectivity Checks: "tbu:tbu_1"
 14. Port Connectivity Checks: "tbu:tbu_0"
 15. Port Connectivity Checks: "ACS:ACS6"
 16. Port Connectivity Checks: "ACS:ACS5"
 17. Port Connectivity Checks: "ACS:ACS4"
 18. Port Connectivity Checks: "ACS:ACS3"
 19. Port Connectivity Checks: "ACS:ACS2"
 20. Port Connectivity Checks: "ACS:ACS1"
 21. Port Connectivity Checks: "ACS:ACS0"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages
 25. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Mar 20 20:53:16 2025          ;
; Quartus Prime Version           ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                   ; decoder                                        ;
; Top-level Entity Name           ; decoder                                        ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 0                                              ;
; Total pins                      ; 6                                              ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31I7ES   ;                    ;
; Top-level entity name                                                           ; decoder            ; decoder            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                   ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+
; tbu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv        ;         ;
; mem_8x1024.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/mem_8x1024.sv ;         ;
; mem_1x1024.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/mem_1x1024.sv ;         ;
; decoder.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv    ;         ;
; bmc0.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv       ;         ;
; ACS.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/ACS.sv        ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 6     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 6     ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                    ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
; |decoder                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 6    ; 0            ; |decoder            ; decoder     ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; mem_bank_Q1[0]                         ; Stuck at GND due to stuck port data_in ;
; mem_bank_Q2[0]                         ; Stuck at GND due to stuck port data_in ;
; mem_bank_Q3                            ; Stuck at GND due to stuck port data_in ;
; mem_bank_Q4                            ; Stuck at GND due to stuck port data_in ;
; mem_bank_Q5                            ; Stuck at GND due to stuck port data_in ;
; tbu:tbu_1|wr_en                        ; Lost fanout                            ;
; addr_disp_mem_1[0..9]                  ; Lost fanout                            ;
; tbu:tbu_0|wr_en                        ; Lost fanout                            ;
; addr_disp_mem_0[0..9]                  ; Lost fanout                            ;
; mem_disp:disp_mem_1|d_o                ; Lost fanout                            ;
; mem_disp:disp_mem_0|d_o                ; Stuck at GND due to stuck port data_in ;
; d_out~reg0                             ; Stuck at GND due to stuck port data_in ;
; wr_mem_counter_disp[1..9]              ; Lost fanout                            ;
; rd_mem_counter_disp[1..9]              ; Lost fanout                            ;
; wr_mem_counter_disp[0]                 ; Lost fanout                            ;
; rd_mem_counter_disp[0]                 ; Lost fanout                            ;
; Total Number of Removed Registers = 50 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                              ;
+----------------+---------------------------+---------------------------------------------------------------------------------------------+
; Register name  ; Reason for Removal        ; Registers Removed due to This Register                                                      ;
+----------------+---------------------------+---------------------------------------------------------------------------------------------+
; mem_bank_Q1[0] ; Stuck at GND              ; mem_bank_Q2[0], mem_bank_Q3, mem_bank_Q4, mem_bank_Q5, mem_disp:disp_mem_1|d_o, d_out~reg0, ;
;                ; due to stuck port data_in ; wr_mem_counter_disp[9], wr_mem_counter_disp[8], wr_mem_counter_disp[7],                     ;
;                ;                           ; wr_mem_counter_disp[6], wr_mem_counter_disp[5], wr_mem_counter_disp[4],                     ;
;                ;                           ; wr_mem_counter_disp[3], wr_mem_counter_disp[2], wr_mem_counter_disp[1],                     ;
;                ;                           ; rd_mem_counter_disp[9], rd_mem_counter_disp[8], rd_mem_counter_disp[7],                     ;
;                ;                           ; rd_mem_counter_disp[6], rd_mem_counter_disp[5], rd_mem_counter_disp[4],                     ;
;                ;                           ; rd_mem_counter_disp[3], rd_mem_counter_disp[2], rd_mem_counter_disp[1],                     ;
;                ;                           ; wr_mem_counter_disp[0], rd_mem_counter_disp[0]                                              ;
+----------------+---------------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------+
; Port Connectivity Checks: "mem_disp:disp_mem_1" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; d_i  ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "mem_disp:disp_mem_0" ;
+------+-------+----------+-----------------------+
; Port ; Type  ; Severity ; Details               ;
+------+-------+----------+-----------------------+
; d_i  ; Input ; Info     ; Stuck at GND          ;
+------+-------+----------+-----------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbu:tbu_1"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; d_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tbu:tbu_0"                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; d_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACS:ACS6"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; selection ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACS:ACS5"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; selection ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACS:ACS4"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; selection ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACS:ACS3"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; selection ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACS:ACS2"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; selection ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACS:ACS1"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; selection ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ACS:ACS0"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; selection ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Thu Mar 20 20:53:08 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off decoder -c decoder
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tbu.sv
    Info (12023): Found entity 1: tbu File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mem_8x1024.sv
    Info (12023): Found entity 1: mem File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/mem_8x1024.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file mem_1x1024.sv
    Info (12023): Found entity 1: mem_disp File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/mem_1x1024.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file decoder.sv
    Info (12023): Found entity 1: decoder File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 1
Info (12021): Found 8 design units, including 8 entities, in source file bmc0.sv
    Info (12023): Found entity 1: bmc0 File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 6
    Info (12023): Found entity 2: bmc1 File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 23
    Info (12023): Found entity 3: bmc2 File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 40
    Info (12023): Found entity 4: bmc3 File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 57
    Info (12023): Found entity 5: bmc4 File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 74
    Info (12023): Found entity 6: bmc5 File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 91
    Info (12023): Found entity 7: bmc6 File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 108
    Info (12023): Found entity 8: bmc7 File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 125
Info (12021): Found 1 design units, including 1 entities, in source file acs.sv
    Info (12023): Found entity 1: ACS File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/ACS.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at decoder.sv(456): created implicit net for "d_o_disp_mem_0" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 456
Warning (10236): Verilog HDL Implicit Net warning at decoder.sv(464): created implicit net for "d_o_disp_mem_1" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 464
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(14): created implicit net for "tmp00" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 14
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(15): created implicit net for "tmp01" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 15
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(16): created implicit net for "tmp10" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 16
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(17): created implicit net for "tmp11" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 17
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(31): created implicit net for "tmp00" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 31
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(32): created implicit net for "tmp01" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 32
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(33): created implicit net for "tmp10" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 33
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(34): created implicit net for "tmp11" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 34
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(48): created implicit net for "tmp00" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 48
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(49): created implicit net for "tmp01" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 49
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(50): created implicit net for "tmp10" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 50
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(51): created implicit net for "tmp11" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 51
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(65): created implicit net for "tmp00" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 65
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(66): created implicit net for "tmp01" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 66
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(67): created implicit net for "tmp10" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 67
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(68): created implicit net for "tmp11" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 68
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(82): created implicit net for "tmp00" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 82
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(83): created implicit net for "tmp01" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 83
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(84): created implicit net for "tmp10" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 84
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(85): created implicit net for "tmp11" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 85
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(99): created implicit net for "tmp00" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 99
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(100): created implicit net for "tmp01" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 100
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(101): created implicit net for "tmp10" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 101
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(102): created implicit net for "tmp11" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 102
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(116): created implicit net for "tmp00" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 116
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(117): created implicit net for "tmp01" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 117
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(118): created implicit net for "tmp10" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 118
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(119): created implicit net for "tmp11" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 119
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(133): created implicit net for "tmp00" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 133
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(134): created implicit net for "tmp01" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 134
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(135): created implicit net for "tmp10" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 135
Warning (10236): Verilog HDL Implicit Net warning at bmc0.sv(136): created implicit net for "tmp11" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/bmc0.sv Line: 136
Info (12127): Elaborating entity "decoder" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at decoder.sv(232): inferring latch(es) for variable "mem_bank", which holds its previous value in one or more paths through the always construct File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 232
Warning (10030): Net "d_in_disp_mem_0" at decoder.sv(110) has no driver or initial value, using a default initial value '0' File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 110
Warning (10030): Net "d_in_disp_mem_1" at decoder.sv(111) has no driver or initial value, using a default initial value '0' File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 111
Info (10041): Inferred latch for "mem_bank[0]" at decoder.sv(232) File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 232
Info (10041): Inferred latch for "mem_bank[1]" at decoder.sv(232) File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 232
Info (12128): Elaborating entity "bmc0" for hierarchy "bmc0:bmc0_inst" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 120
Info (12128): Elaborating entity "bmc1" for hierarchy "bmc1:bmc1_inst" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 121
Info (12128): Elaborating entity "bmc2" for hierarchy "bmc2:bmc2_inst" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 122
Info (12128): Elaborating entity "bmc3" for hierarchy "bmc3:bmc3_inst" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 123
Info (12128): Elaborating entity "bmc4" for hierarchy "bmc4:bmc4_inst" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 124
Info (12128): Elaborating entity "bmc5" for hierarchy "bmc5:bmc5_inst" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 125
Info (12128): Elaborating entity "bmc6" for hierarchy "bmc6:bmc6_inst" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 126
Info (12128): Elaborating entity "bmc7" for hierarchy "bmc7:bmc7_inst" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 127
Info (12128): Elaborating entity "ACS" for hierarchy "ACS:ACS0" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 133
Warning (10230): Verilog HDL assignment warning at ACS.sv(23): truncated value with size 32 to match size of target (8) File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/ACS.sv Line: 23
Info (12128): Elaborating entity "mem" for hierarchy "mem:trelis_mem_A" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 322
Warning (10230): Verilog HDL assignment warning at mem_8x1024.sv(21): truncated value with size 8 to match size of target (1) File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/mem_8x1024.sv Line: 21
Info (12128): Elaborating entity "tbu" for hierarchy "tbu:tbu_0" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 432
Warning (10858): Verilog HDL warning at tbu.sv(13): object d_o_reg used but never assigned File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv Line: 13
Warning (10858): Verilog HDL warning at tbu.sv(14): object wr_en_reg used but never assigned File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv Line: 14
Warning (10036): Verilog HDL or VHDL warning at tbu.sv(16): object "pstate" assigned a value but never read File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv Line: 16
Warning (10858): Verilog HDL warning at tbu.sv(17): object nstate used but never assigned File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv Line: 17
Warning (10030): Net "d_o_reg" at tbu.sv(13) has no driver or initial value, using a default initial value '0' File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv Line: 13
Warning (10030): Net "wr_en_reg" at tbu.sv(14) has no driver or initial value, using a default initial value '0' File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/tbu.sv Line: 14
Info (12128): Elaborating entity "mem_disp" for hierarchy "mem_disp:disp_mem_0" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 457
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "d_out" is stuck at GND File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 7
Info (17049): 43 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/output_files/decoder.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 3
    Warning (15610): No output dependent on input pin "rst" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 4
    Warning (15610): No output dependent on input pin "enable" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 5
    Warning (15610): No output dependent on input pin "d_in[0]" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 6
    Warning (15610): No output dependent on input pin "d_in[1]" File: C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/decoder.sv Line: 6
Info (21057): Implemented 6 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 4800 megabytes
    Info: Processing ended: Thu Mar 20 20:53:16 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:21


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/kbn73/OneDrive/Documents/ViterbiDecoder/output_files/decoder.map.smsg.


