17:27:41 **** Build of configuration Release for project lab_1 ****
make pre-build main-build 
sdsoc_make_clean Release
' '
'Building file: ../src/madd.cpp'
'Invoking: SDS++ Compiler'
sds++ -Wall -O3 -I"../src" -c -fmessage-length=0 -MT"src/madd.o" -MMD -MP -MF"src/madd.d" -MT"src/madd.o" -o "src/madd.o" "../src/madd.cpp" -sds-hw madd madd.cpp  -clkid 2 -sds-end -sds-hw mmult mmult.cpp  -clkid 2 -sds-end -sds-sys-config standalone -sds-proc standalone -sds-pf "zed"
Processing -sds-hw block for madd
Analyzing source for RTL template usage
Create data motion intermediate representation

C:\Xilinx\workspace_sdx\lab_1\Release>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -I../src -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-none-eabi -mcpu=cortex-a9 -mfpu=vfpv3 -O0 -g -I C:/Xilinx/SDx/2018.3/target/aarch32-none/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1/arm-none-eabi -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/libc/usr/include -std=c++11 -emit-llvm -S C:/Xilinx/workspace_sdx/lab_1/src/madd.cpp -o C:/Xilinx/workspace_sdx/lab_1/Release/_sds/.llvm/src/madd.s 

C:\Xilinx\workspace_sdx\lab_1\Release>exit /b 0 
Performing accelerator source linting for madd
Performing pragma generation

C:\Xilinx\workspace_sdx\lab_1\Release>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -E -IC:/Xilinx/workspace_sdx/lab_1/src -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-none/include -IC:/Xilinx/workspace_sdx/lab_1/src -D __SDSVHLS__ -target arm-none-eabi -mcpu=cortex-a9 -mfpu=vfpv3 -O0 -g -w -I C:/Xilinx/SDx/2018.3/target/aarch32-none/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1/arm-none-eabi -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/libc/usr/include -std=c++11 C:/Xilinx/workspace_sdx/lab_1/src/madd.cpp -o C:/Xilinx/workspace_sdx/lab_1/Release/_sds/vhls/madd_pp.cpp 

C:\Xilinx\workspace_sdx\lab_1\Release>exit /b 0 
INFO: [PragmaGen 83-3231] Successfully generated tcl script: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/vhls/madd.tcl
Moving function madd to Programmable Logic
sds++ log file saved as C:/Xilinx/workspace_sdx/lab_1/Release/_sds/reports/sds_madd.log

'Finished building: ../src/madd.cpp'
' '
'Building file: ../src/main.cpp'
'Invoking: SDS++ Compiler'
sds++ -Wall -O3 -I"../src" -c -fmessage-length=0 -MT"src/main.o" -MMD -MP -MF"src/main.d" -MT"src/main.o" -o "src/main.o" "../src/main.cpp" -sds-hw madd madd.cpp  -clkid 2 -sds-end -sds-hw mmult mmult.cpp  -clkid 2 -sds-end -sds-sys-config standalone -sds-proc standalone -sds-pf "zed"
Analyzing source for RTL template usage
Create data motion intermediate representation

C:\Xilinx\workspace_sdx\lab_1\Release>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -I../src -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-none-eabi -mcpu=cortex-a9 -mfpu=vfpv3 -O0 -g -I C:/Xilinx/SDx/2018.3/target/aarch32-none/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1/arm-none-eabi -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/libc/usr/include -std=c++11 -emit-llvm -S C:/Xilinx/workspace_sdx/lab_1/src/main.cpp -o C:/Xilinx/workspace_sdx/lab_1/Release/_sds/.llvm/src/main.s 

C:\Xilinx\workspace_sdx\lab_1\Release>exit /b 0 
Compiling C:/Xilinx/workspace_sdx/lab_1/src/main.cpp
sds++ log file saved as C:/Xilinx/workspace_sdx/lab_1/Release/_sds/reports/sds_main.log

'Finished building: ../src/main.cpp'
' '
'Building file: ../src/mmult.cpp'
'Invoking: SDS++ Compiler'
sds++ -Wall -O3 -I"../src" -c -fmessage-length=0 -MT"src/mmult.o" -MMD -MP -MF"src/mmult.d" -MT"src/mmult.o" -o "src/mmult.o" "../src/mmult.cpp" -sds-hw madd madd.cpp  -clkid 2 -sds-end -sds-hw mmult mmult.cpp  -clkid 2 -sds-end -sds-sys-config standalone -sds-proc standalone -sds-pf "zed"
Processing -sds-hw block for mmult
Analyzing source for RTL template usage
Create data motion intermediate representation

C:\Xilinx\workspace_sdx\lab_1\Release>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -I../src -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -target arm-none-eabi -mcpu=cortex-a9 -mfpu=vfpv3 -O0 -g -I C:/Xilinx/SDx/2018.3/target/aarch32-none/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1/arm-none-eabi -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/libc/usr/include -std=c++11 -emit-llvm -S C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp -o C:/Xilinx/workspace_sdx/lab_1/Release/_sds/.llvm/src/mmult.s 

C:\Xilinx\workspace_sdx\lab_1\Release>exit /b 0 
Performing accelerator source linting for mmult
Performing pragma generation

C:\Xilinx\workspace_sdx\lab_1\Release>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\clang.exe -E -IC:/Xilinx/workspace_sdx/lab_1/src -Wall -fmessage-length=0 -MMD -MP -D __SDSCC__ -m32 -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/SDx/2018.3/target/aarch32-none/include -IC:/Xilinx/workspace_sdx/lab_1/src -D __SDSVHLS__ -target arm-none-eabi -mcpu=cortex-a9 -mfpu=vfpv3 -O0 -g -w -I C:/Xilinx/SDx/2018.3/target/aarch32-none/include -D HLS_NO_XIL_FPO_LIB -I C:/Xilinx/Vivado/2018.3/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1 -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1/arm-none-eabi -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include/c++/7.3.1/backward -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/7.3.1/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/lib/gcc/arm-none-eabi/7.3.1/include-fixed -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/include -IC:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-none-eabi/arm-none-eabi/libc/usr/include -std=c++11 C:/Xilinx/workspace_sdx/lab_1/src/mmult.cpp -o C:/Xilinx/workspace_sdx/lab_1/Release/_sds/vhls/mmult_pp.cpp 

C:\Xilinx\workspace_sdx\lab_1\Release>exit /b 0 
INFO: [PragmaGen 83-3231] Successfully generated tcl script: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/vhls/mmult.tcl
Moving function mmult to Programmable Logic
sds++ log file saved as C:/Xilinx/workspace_sdx/lab_1/Release/_sds/reports/sds_mmult.log

'Finished building: ../src/mmult.cpp'
' '
'Building target: lab_1.elf'
'Invoking: SDS++ Linker'
sds++ --remote_ip_cache C:/Xilinx/workspace_sdx/ip_cache -o "lab_1.elf"  ./src/madd.o ./src/main.o ./src/mmult.o    -dmclkid 2  -mno-boot-files  -sds-sys-config standalone -sds-proc standalone -sds-pf "zed"
Analyzing object files
... C:/Xilinx/workspace_sdx/lab_1/Release/src/madd.o
... C:/Xilinx/workspace_sdx/lab_1/Release/src/main.o
... C:/Xilinx/workspace_sdx/lab_1/Release/src/mmult.o
Generating data motion network

C:\Xilinx\workspace_sdx\lab_1\Release>C:\Xilinx\SDx\2018.3\llvm-clang\win64\llvm\bin\llvm-link.exe -o C:/Xilinx/workspace_sdx/lab_1/Release/_sds/.llvm/sds_all.o C:/Xilinx/workspace_sdx/lab_1/Release/_sds/.llvm/./src/madd.s C:/Xilinx/workspace_sdx/lab_1/Release/_sds/.llvm/./src/main.s C:/Xilinx/workspace_sdx/lab_1/Release/_sds/.llvm/./src/mmult.s 

C:\Xilinx\workspace_sdx\lab_1\Release>exit /b 0 

C:\Xilinx\workspace_sdx\lab_1\Release\_sds\.llvm>opt -disable-output -mem2reg -basicaa -XidanePass --dmclkid 2 --repo C:/Xilinx/workspace_sdx/lab_1/Release/_sds/.cdb/xd_ip_db.xml --dmdb C:/Xilinx/SDx/2018.3/data/DM.db -os standalone -processor cortex-a9 -partition 0  0<sds_all.o 
INFO: [DMAnalysis 83-4494] Analyzing hardware accelerators...
INFO: [DMAnalysis 83-4497] Analyzing callers to hardware accelerators...
INFO: [DMAnalysis 83-4444] Scheduling data transfer graph for partition 0
INFO: [DMAnalysis 83-4446] Creating data motion network hardware for partition 0
INFO: [DMAnalysis 83-4448] Creating software stub functions for partition 0
INFO: [DMAnalysis 83-4450] Generating data motion network report for partition 0
INFO: [DMAnalysis 83-4454] Rewriting caller code
Creating block diagram (BD)
Creating top.bd.tcl
Rewrite caller functions
Compile caller rewrite file C:/Xilinx/workspace_sdx/lab_1/Release/_sds/swstubs/main.cpp
Prepare hardware access API functions
Create accelerator stub functions
Compile hardware access API functions
Compile accelerator stub functions
Create board support package library
Preliminary link application ELF
Enable generation of hardware programming files
Calling VPL

****** vpl v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
WARNING: [VPL 17-301] Failed to get a license for 'ap_opencl'. Explanation: The license feature ap_opencl could not be found.
Resolution: Check the status of your licenses in the Vivado License Manager. For debug help search Xilinx Support for "Licensing FAQ". 
Attempting to get a license: ap_sdsoc
INFO: [VPL 17-1540] The version limit for your license is '2018.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Feature available: ap_sdsoc
INFO: [VPL 60-895]   Target platform: C:/Xilinx/SDx/2018.3/platforms/zed/zed.xpfm
INFO: [VPL 60-423]   Target device: zed
INFO: [VPL 60-1032] Extracting DSA to C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vivado/.local/dsa
INFO: [VPL 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
[17:39:54] Block-level synthesis in progress, 0 of 14 jobs complete, 2 jobs running.
[17:40:55] Block-level synthesis in progress, 4 of 14 jobs complete, 1 job running.
[17:41:55] Block-level synthesis in progress, 7 of 14 jobs complete, 1 job running.
[17:42:56] Block-level synthesis in progress, 8 of 14 jobs complete, 2 jobs running.
[17:43:56] Block-level synthesis in progress, 10 of 14 jobs complete, 1 job running.
[17:44:57] Block-level synthesis in progress, 10 of 14 jobs complete, 2 jobs running.
[17:45:58] Block-level synthesis in progress, 11 of 14 jobs complete, 2 jobs running.
[17:46:59] Block-level synthesis in progress, 12 of 14 jobs complete, 1 job running.
[17:47:59] Block-level synthesis in progress, 12 of 14 jobs complete, 1 job running.
[17:49:00] Block-level synthesis in progress, 14 of 14 jobs complete, 0 jobs running.
[17:51:28] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 18m 54s 

[17:51:28] Starting logic optimization..
[17:51:33] Phase 1 Retarget
[17:51:33] Phase 2 Constant propagation
[17:51:33] Phase 3 Sweep
[17:51:39] Phase 4 BUFG optimization
[17:51:39] Phase 5 Shift Register Optimization
[17:51:46] Phase 6 Post Processing Netlist
[17:52:03] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 00m 35s 

[17:52:03] Starting logic placement..
[17:52:03] Phase 1 Placer Initialization
[17:52:03] Phase 1.1 Placer Initialization Netlist Sorting
[17:52:03] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[17:52:09] Phase 1.3 Build Placer Netlist Model
[17:52:14] Phase 1.4 Constrain Clocks/Macros
[17:52:14] Phase 2 Global Placement
[17:52:14] Phase 2.1 Floorplanning
[17:52:31] Phase 2.2 Physical Synthesis In Placer
[17:52:31] Phase 3 Detail Placement
[17:52:31] Phase 3.1 Commit Multi Column Macros
[17:52:36] Phase 3.2 Commit Most Macros & LUTRAMs
[17:52:36] Phase 3.3 Area Swap Optimization
[17:52:36] Phase 3.4 Pipeline Register Optimization
[17:52:36] Phase 3.5 Small Shape Detail Placement
[17:52:47] Phase 3.6 Re-assign LUT pins
[17:52:47] Phase 3.7 Pipeline Register Optimization
[17:52:47] Phase 4 Post Placement Optimization and Clean-Up
[17:52:47] Phase 4.1 Post Commit Optimization
[17:52:53] Phase 4.1.1 Post Placement Optimization
[17:52:53] Phase 4.1.1.1 BUFG Insertion
[17:52:53] Phase 4.2 Post Placement Cleanup
[17:52:53] Phase 4.3 Placer Reporting
[17:52:53] Phase 4.4 Final Placement Cleanup
[17:52:53] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 00m 49s 

[17:52:53] Starting logic routing..
[17:52:59] Phase 1 Build RT Design
[17:53:26] Phase 2 Router Initialization
[17:53:26] Phase 2.1 Create Timer
[17:53:26] Phase 2.2 Fix Topology Constraints
[17:53:26] Phase 2.3 Pre Route Cleanup
[17:53:26] Phase 2.4 Update Timing
[17:53:32] Phase 3 Initial Routing
[17:53:37] Phase 4 Rip-up And Reroute
[17:53:37] Phase 4.1 Global Iteration 0
[17:53:43] Phase 4.2 Global Iteration 1
[17:53:49] Phase 5 Delay and Skew Optimization
[17:53:49] Phase 5.1 Delay CleanUp
[17:53:49] Phase 5.2 Clock Skew Optimization
[17:53:49] Phase 6 Post Hold Fix
[17:53:49] Phase 6.1 Hold Fix Iter
[17:53:49] Phase 6.1.1 Update Timing
[17:53:49] Phase 7 Route finalize
[17:53:49] Phase 8 Verifying routed nets
[17:53:49] Phase 9 Depositing Routes
[17:53:49] Phase 10 Post Router Timing
[17:53:49] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 00m 55s 

[17:53:49] Starting bitstream generation..
[17:54:35] Creating bitmap...
[17:54:46] Writing bitstream ./zed_wrapper.bit...
[17:54:46] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 00m 57s 

INFO: [VPL 60-841] Created output file: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vpl/address_map.xml
INFO: [VPL 60-841] Created output file: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vpl/system.bit
INFO: [VPL 60-841] Created output file: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vpl/system.hdf
INFO: [VPL 60-841] Created output file: C:/Xilinx/workspace_sdx/lab_1/Release/_sds/p0/vpl/_new_clk_freq
Software tracing enabled
Compile hardware access API functions
Create board support package library
Link application ELF file
All user specified timing constraints are met.
sds++ log file saved as C:/Xilinx/workspace_sdx/lab_1/Release/_sds/reports/sds.log

'Finished building target: lab_1.elf'
' '

17:56:16 Build Finished (took 28m:35s.399ms)

