<stg><name>fpadd503.1_Pipeline_VITIS_LOOP_23_1</name>


<trans_list>

<trans id="56" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
newFuncRoot:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %coeff

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %store_ln20 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:1 %i_222 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_222"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:2 %icmp_ln23 = icmp_eq  i4 %i_222, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:3 %add_ln23 = add i4 %i_222, i4 1

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:4 %br_ln23 = br i1 %icmp_ln23, void %for.inc.split, void %for.inc29.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="3" op_0_bw="4">
<![CDATA[
for.inc.split:3 %trunc_ln24 = trunc i4 %i_222

]]></Node>
<StgValue><ssdm name="trunc_ln24"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="3">
<![CDATA[
for.inc.split:4 %zext_ln24 = zext i3 %trunc_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:5 %R_X_addr = getelementptr i64 %R_X, i32 0, i32 %zext_ln24

]]></Node>
<StgValue><ssdm name="R_X_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:6 %R_X_load = load i4 %R_X_addr

]]></Node>
<StgValue><ssdm name="R_X_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:9 %R_Z_addr = getelementptr i64 %R_Z, i32 0, i32 %zext_ln24

]]></Node>
<StgValue><ssdm name="R_Z_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:10 %R_Z_load = load i4 %R_Z_addr

]]></Node>
<StgValue><ssdm name="R_Z_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:28 %store_ln20 = store i4 %add_ln23, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc:0 %carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc.split

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:6 %R_X_load = load i4 %R_X_addr

]]></Node>
<StgValue><ssdm name="R_X_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="1">
<![CDATA[
for.inc.split:7 %zext_ln24_22 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln24_22"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:8 %tempReg = add i64 %R_X_load, i64 %zext_ln24_22

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
for.inc.split:10 %R_Z_load = load i4 %R_Z_addr

]]></Node>
<StgValue><ssdm name="R_Z_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0">
<![CDATA[
for.inc29.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:0 %specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln20"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:1 %speclooptripcount_ln20 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln20"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln23"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:11 %add_ln24 = add i64 %R_Z_load, i64 %tempReg

]]></Node>
<StgValue><ssdm name="add_ln24"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="3">
<![CDATA[
for.inc.split:12 %zext_ln24_23 = zext i3 %trunc_ln24

]]></Node>
<StgValue><ssdm name="zext_ln24_23"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
for.inc.split:13 %zext_ln24_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i1.i5, i1 1, i5 %zext_ln24_23

]]></Node>
<StgValue><ssdm name="zext_ln24_s"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="6">
<![CDATA[
for.inc.split:14 %zext_ln24_24 = zext i6 %zext_ln24_s

]]></Node>
<StgValue><ssdm name="zext_ln24_24"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.split:15 %coeff_addr = getelementptr i64 %coeff, i32 0, i32 %zext_ln24_24

]]></Node>
<StgValue><ssdm name="coeff_addr"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="8">
<![CDATA[
for.inc.split:16 %store_ln24 = store void @_ssdm_op_Write.bram.i64, i6 %coeff_addr, i64 %add_ln24, i8 255

]]></Node>
<StgValue><ssdm name="store_ln24"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:17 %xor_ln24 = xor i64 %add_ln24, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln24"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:18 %xor_ln24_35 = xor i64 %R_Z_load, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln24_35"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:19 %or_ln24 = or i64 %xor_ln24, i64 %xor_ln24_35

]]></Node>
<StgValue><ssdm name="or_ln24"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:20 %bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.split:21 %xor_ln24_36 = xor i1 %bit_sel, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln24_36"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="63" op_0_bw="64">
<![CDATA[
for.inc.split:22 %trunc_ln24_10 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln24_10"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc.split:23 %xor_ln24_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln24_36, i63 %trunc_ln24_10

]]></Node>
<StgValue><ssdm name="xor_ln24_s"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:24 %and_ln24 = and i64 %R_X_load, i64 %xor_ln24_s

]]></Node>
<StgValue><ssdm name="and_ln24"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:25 %xor_ln24_37 = xor i64 %or_ln24, i64 %add_ln24

]]></Node>
<StgValue><ssdm name="xor_ln24_37"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.split:26 %or_ln24_12 = or i64 %xor_ln24_37, i64 %and_ln24

]]></Node>
<StgValue><ssdm name="or_ln24_12"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.split:27 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln24_12, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:29 %br_ln23 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="60" name="R_X" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="R_X"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="61" name="R_Z" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="R_Z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="62" name="coeff" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="coeff"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="64" from="StgValue_63" to="i" fromId="63" toId="6">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="65" toId="7">
</dataflow>
<dataflow id="67" from="coeff" to="specbramwithbyteenable_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_68" to="store_ln20" fromId="68" toId="8">
</dataflow>
<dataflow id="70" from="i" to="store_ln20" fromId="6" toId="8">
</dataflow>
<dataflow id="71" from="i" to="i_222" fromId="6" toId="10">
</dataflow>
<dataflow id="72" from="i_222" to="icmp_ln23" fromId="10" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln23" fromId="73" toId="11">
</dataflow>
<dataflow id="75" from="i_222" to="add_ln23" fromId="10" toId="12">
</dataflow>
<dataflow id="77" from="StgValue_76" to="add_ln23" fromId="76" toId="12">
</dataflow>
<dataflow id="78" from="icmp_ln23" to="br_ln23" fromId="11" toId="13">
</dataflow>
<dataflow id="79" from="i_222" to="trunc_ln24" fromId="10" toId="14">
</dataflow>
<dataflow id="80" from="trunc_ln24" to="zext_ln24" fromId="14" toId="15">
</dataflow>
<dataflow id="81" from="R_X" to="R_X_addr" fromId="60" toId="16">
</dataflow>
<dataflow id="83" from="StgValue_82" to="R_X_addr" fromId="82" toId="16">
</dataflow>
<dataflow id="84" from="zext_ln24" to="R_X_addr" fromId="15" toId="16">
</dataflow>
<dataflow id="85" from="R_X_addr" to="R_X_load" fromId="16" toId="17">
</dataflow>
<dataflow id="86" from="R_Z" to="R_Z_addr" fromId="61" toId="18">
</dataflow>
<dataflow id="87" from="StgValue_82" to="R_Z_addr" fromId="82" toId="18">
</dataflow>
<dataflow id="88" from="zext_ln24" to="R_Z_addr" fromId="15" toId="18">
</dataflow>
<dataflow id="89" from="R_Z_addr" to="R_Z_load" fromId="18" toId="19">
</dataflow>
<dataflow id="90" from="add_ln23" to="store_ln20" fromId="12" toId="20">
</dataflow>
<dataflow id="91" from="i" to="store_ln20" fromId="6" toId="20">
</dataflow>
<dataflow id="93" from="StgValue_92" to="carry" fromId="92" toId="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="94" from="br_ln0" to="carry" fromId="9" toId="21">
</dataflow>
<dataflow id="95" from="tmp" to="carry" fromId="45" toId="21">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="96" from="br_ln23" to="carry" fromId="46" toId="21">
<BackEdge/>
</dataflow>
<dataflow id="97" from="R_X_addr" to="R_X_load" fromId="16" toId="22">
</dataflow>
<dataflow id="98" from="carry" to="zext_ln24_22" fromId="21" toId="23">
</dataflow>
<dataflow id="99" from="R_X_load" to="tempReg" fromId="22" toId="24">
</dataflow>
<dataflow id="100" from="zext_ln24_22" to="tempReg" fromId="23" toId="24">
</dataflow>
<dataflow id="101" from="R_Z_addr" to="R_Z_load" fromId="18" toId="25">
</dataflow>
<dataflow id="103" from="_ssdm_op_SpecPipeline" to="specpipeline_ln20" fromId="102" toId="26">
</dataflow>
<dataflow id="105" from="StgValue_104" to="specpipeline_ln20" fromId="104" toId="26">
</dataflow>
<dataflow id="106" from="StgValue_82" to="specpipeline_ln20" fromId="82" toId="26">
</dataflow>
<dataflow id="107" from="StgValue_82" to="specpipeline_ln20" fromId="82" toId="26">
</dataflow>
<dataflow id="108" from="StgValue_82" to="specpipeline_ln20" fromId="82" toId="26">
</dataflow>
<dataflow id="110" from="empty_44" to="specpipeline_ln20" fromId="109" toId="26">
</dataflow>
<dataflow id="112" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln20" fromId="111" toId="27">
</dataflow>
<dataflow id="114" from="StgValue_113" to="speclooptripcount_ln20" fromId="113" toId="27">
</dataflow>
<dataflow id="115" from="StgValue_113" to="speclooptripcount_ln20" fromId="113" toId="27">
</dataflow>
<dataflow id="116" from="StgValue_113" to="speclooptripcount_ln20" fromId="113" toId="27">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecLoopName" to="specloopname_ln23" fromId="117" toId="28">
</dataflow>
<dataflow id="120" from="empty_5" to="specloopname_ln23" fromId="119" toId="28">
</dataflow>
<dataflow id="121" from="R_Z_load" to="add_ln24" fromId="25" toId="29">
</dataflow>
<dataflow id="122" from="tempReg" to="add_ln24" fromId="24" toId="29">
</dataflow>
<dataflow id="123" from="trunc_ln24" to="zext_ln24_23" fromId="14" toId="30">
</dataflow>
<dataflow id="125" from="_ssdm_op_BitConcatenate.i6.i1.i5" to="zext_ln24_s" fromId="124" toId="31">
</dataflow>
<dataflow id="127" from="StgValue_126" to="zext_ln24_s" fromId="126" toId="31">
</dataflow>
<dataflow id="128" from="zext_ln24_23" to="zext_ln24_s" fromId="30" toId="31">
</dataflow>
<dataflow id="129" from="zext_ln24_s" to="zext_ln24_24" fromId="31" toId="32">
</dataflow>
<dataflow id="130" from="coeff" to="coeff_addr" fromId="62" toId="33">
</dataflow>
<dataflow id="131" from="StgValue_82" to="coeff_addr" fromId="82" toId="33">
</dataflow>
<dataflow id="132" from="zext_ln24_24" to="coeff_addr" fromId="32" toId="33">
</dataflow>
<dataflow id="134" from="_ssdm_op_Write.bram.i64" to="store_ln24" fromId="133" toId="34">
</dataflow>
<dataflow id="135" from="coeff_addr" to="store_ln24" fromId="33" toId="34">
</dataflow>
<dataflow id="136" from="add_ln24" to="store_ln24" fromId="29" toId="34">
</dataflow>
<dataflow id="138" from="StgValue_137" to="store_ln24" fromId="137" toId="34">
</dataflow>
<dataflow id="139" from="add_ln24" to="xor_ln24" fromId="29" toId="35">
</dataflow>
<dataflow id="140" from="tempReg" to="xor_ln24" fromId="24" toId="35">
</dataflow>
<dataflow id="141" from="R_Z_load" to="xor_ln24_35" fromId="25" toId="36">
</dataflow>
<dataflow id="142" from="tempReg" to="xor_ln24_35" fromId="24" toId="36">
</dataflow>
<dataflow id="143" from="xor_ln24" to="or_ln24" fromId="35" toId="37">
</dataflow>
<dataflow id="144" from="xor_ln24_35" to="or_ln24" fromId="36" toId="37">
</dataflow>
<dataflow id="146" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel" fromId="145" toId="38">
</dataflow>
<dataflow id="147" from="tempReg" to="bit_sel" fromId="24" toId="38">
</dataflow>
<dataflow id="149" from="StgValue_148" to="bit_sel" fromId="148" toId="38">
</dataflow>
<dataflow id="150" from="bit_sel" to="xor_ln24_36" fromId="38" toId="39">
</dataflow>
<dataflow id="151" from="StgValue_126" to="xor_ln24_36" fromId="126" toId="39">
</dataflow>
<dataflow id="152" from="tempReg" to="trunc_ln24_10" fromId="24" toId="40">
</dataflow>
<dataflow id="154" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln24_s" fromId="153" toId="41">
</dataflow>
<dataflow id="155" from="xor_ln24_36" to="xor_ln24_s" fromId="39" toId="41">
</dataflow>
<dataflow id="156" from="trunc_ln24_10" to="xor_ln24_s" fromId="40" toId="41">
</dataflow>
<dataflow id="157" from="R_X_load" to="and_ln24" fromId="22" toId="42">
</dataflow>
<dataflow id="158" from="xor_ln24_s" to="and_ln24" fromId="41" toId="42">
</dataflow>
<dataflow id="159" from="or_ln24" to="xor_ln24_37" fromId="37" toId="43">
</dataflow>
<dataflow id="160" from="add_ln24" to="xor_ln24_37" fromId="29" toId="43">
</dataflow>
<dataflow id="161" from="xor_ln24_37" to="or_ln24_12" fromId="43" toId="44">
</dataflow>
<dataflow id="162" from="and_ln24" to="or_ln24_12" fromId="42" toId="44">
</dataflow>
<dataflow id="164" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="163" toId="45">
</dataflow>
<dataflow id="165" from="or_ln24_12" to="tmp" fromId="44" toId="45">
</dataflow>
<dataflow id="167" from="StgValue_166" to="tmp" fromId="166" toId="45">
</dataflow>
<dataflow id="168" from="icmp_ln23" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="169" from="icmp_ln23" to="StgValue_3" fromId="11" toId="3">
</dataflow>
<dataflow id="170" from="icmp_ln23" to="StgValue_4" fromId="11" toId="4">
</dataflow>
</dataflows>


</stg>
