// Seed: 3153425071
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd93,
    parameter id_4 = 32'd86
) (
    input  uwire id_0,
    input  wor   _id_1,
    output tri0  id_2
);
  wire _id_4;
  ;
  wire [id_1 : id_4] id_5;
  wire id_6;
  logic [~  id_4 : 1 'h0] id_7;
  ;
  wire id_8;
  wire [id_1  ==  -1 : -1] id_9;
  module_0 modCall_1 (
      id_6,
      id_8,
      id_9
  );
  tri1 id_10 = -1'd0 == 1'b0;
endmodule
