// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// -------------------------------------------------------------------------------

`timescale 1 ps / 1 ps

(* BLOCK_STUB = "true" *)
module design_6_util_vector_logic_0_0 (
  Op1,
  Op2,
  Res
);

  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]Op1;
  (* X_INTERFACE_IGNORE = "true" *)
  input [0:0]Op2;
  (* X_INTERFACE_IGNORE = "true" *)
  output [0:0]Res;

  // stub module has no contents

endmodule
