<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/GlobalISel/Utils.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li><li class="navelem"><a class="el" href="dir_acf95d48488878a56d51b126ec99551e.html">GlobalISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Utils.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="StringRef_8h_source.html">llvm/ADT/StringRef.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Register_8h_source.html">llvm/CodeGen/Register.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LowLevelTypeImpl_8h_source.html">llvm/Support/LowLevelTypeImpl.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineValueType_8h_source.html">llvm/Support/MachineValueType.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for Utils.h:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="CodeGen_2GlobalISel_2Utils_8h__incl.svg" width="4124" height="768"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="CodeGen_2GlobalISel_2Utils_8h__dep__incl.svg" width="7267" height="514"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
</div>
</div>
<p><a href="CodeGen_2GlobalISel_2Utils_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1ValueAndVReg.html">llvm::ValueAndVReg</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Simple struct used to hold a constant integer value and a virtual register.  <a href="structllvm_1_1ValueAndVReg.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This class represents lattice values for constants. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a77fdb9b59d394b82f4481097f89f21e8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a77fdb9b59d394b82f4481097f89f21e8">llvm::constrainRegToClass</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RegClass)</td></tr>
<tr class="memdesc:a77fdb9b59d394b82f4481097f89f21e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to constrain Reg to the specified register class.  <a href="namespacellvm.html#a77fdb9b59d394b82f4481097f89f21e8">More...</a><br /></td></tr>
<tr class="separator:a77fdb9b59d394b82f4481097f89f21e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbea9e858d43077e10d126e8d6b1778b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#acbea9e858d43077e10d126e8d6b1778b">llvm::constrainOperandRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;InsertPt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RegClass, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegMO, <a class="el" href="classunsigned.html">unsigned</a> OpIdx)</td></tr>
<tr class="memdesc:acbea9e858d43077e10d126e8d6b1778b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constrain the <a class="el" href="classllvm_1_1Register.html" title="Wrapper class representing virtual and physical registers. ">Register</a> operand OpIdx, so that it is now constrained to the <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> passed as an argument (RegClass).  <a href="namespacellvm.html#acbea9e858d43077e10d126e8d6b1778b">More...</a><br /></td></tr>
<tr class="separator:acbea9e858d43077e10d126e8d6b1778b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504a331b3f1ebbfa9b2b1f607b5fd1bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a504a331b3f1ebbfa9b2b1f607b5fd1bf">llvm::constrainOperandRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;InsertPt, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;II, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegMO, <a class="el" href="classunsigned.html">unsigned</a> OpIdx)</td></tr>
<tr class="memdesc:a504a331b3f1ebbfa9b2b1f607b5fd1bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to constrain Reg so that it is usable by argument OpIdx of the provided <a class="el" href="classllvm_1_1MCInstrDesc.html" title="Describe properties that are true of each instruction in the target description file. ">MCInstrDesc</a> <code>II</code>.  <a href="namespacellvm.html#a504a331b3f1ebbfa9b2b1f607b5fd1bf">More...</a><br /></td></tr>
<tr class="separator:a504a331b3f1ebbfa9b2b1f607b5fd1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a0be879cebaa17d623212f729b1d4b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">llvm::constrainSelectedInstRegOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html">RegisterBankInfo</a> &amp;RBI)</td></tr>
<tr class="memdesc:a2a0be879cebaa17d623212f729b1d4b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mutate the newly-selected instruction <code>I</code> to constrain its (possibly generic) virtual register operands to the instruction's register class.  <a href="namespacellvm.html#a2a0be879cebaa17d623212f729b1d4b1">More...</a><br /></td></tr>
<tr class="separator:a2a0be879cebaa17d623212f729b1d4b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afedd87a64c9da5f553e2d290d8cfb110"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">llvm::isTriviallyDead</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:afedd87a64c9da5f553e2d290d8cfb110"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> whether an instruction <code>MI</code> is dead: it only defines dead virtual registers, and doesn't have other side effects.  <a href="namespacellvm.html#afedd87a64c9da5f553e2d290d8cfb110">More...</a><br /></td></tr>
<tr class="separator:afedd87a64c9da5f553e2d290d8cfb110"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b804856a2e313abeef6f32c3c6f61eb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">llvm::reportGISelFailure</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> &amp;TPC, <a class="el" href="classllvm_1_1MachineOptimizationRemarkEmitter.html">MachineOptimizationRemarkEmitter</a> &amp;<a class="el" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>, <a class="el" href="classllvm_1_1MachineOptimizationRemarkMissed.html">MachineOptimizationRemarkMissed</a> &amp;R)</td></tr>
<tr class="memdesc:a7b804856a2e313abeef6f32c3c6f61eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Report an ISel error as a missed optimization remark to the <a class="el" href="classllvm_1_1LLVMContext.html" title="This is an important class for using LLVM in a threaded context. ">LLVMContext</a>'s diagnostic stream.  <a href="namespacellvm.html#a7b804856a2e313abeef6f32c3c6f61eb">More...</a><br /></td></tr>
<tr class="separator:a7b804856a2e313abeef6f32c3c6f61eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e2b71d462b14e085a6a1d4b0a1d5e82"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0e2b71d462b14e085a6a1d4b0a1d5e82">llvm::reportGISelFailure</a> (<a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetPassConfig.html">TargetPassConfig</a> &amp;TPC, <a class="el" href="classllvm_1_1MachineOptimizationRemarkEmitter.html">MachineOptimizationRemarkEmitter</a> &amp;<a class="el" href="regcomp_8c.html#ace441594c4bd8da94fd64b1c612ca948">MORE</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *PassName, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> Msg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a0e2b71d462b14e085a6a1d4b0a1d5e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7011440259cbae2e89a2a2c9bb93b74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">llvm::getConstantVRegVal</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:ae7011440259cbae2e89a2a2c9bb93b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>VReg</code> is defined by a G_CONSTANT fits in int64_t returns it.  <a href="namespacellvm.html#ae7011440259cbae2e89a2a2c9bb93b74">More...</a><br /></td></tr>
<tr class="separator:ae7011440259cbae2e89a2a2c9bb93b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af195cca06742320f23bccff7c867036d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1ValueAndVReg.html">ValueAndVReg</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#af195cca06742320f23bccff7c867036d">llvm::getConstantVRegValWithLookThrough</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classbool.html">bool</a> LookThroughInstrs=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>, <a class="el" href="classbool.html">bool</a> HandleFConstants=<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>)</td></tr>
<tr class="memdesc:af195cca06742320f23bccff7c867036d"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>VReg</code> is defined by a statically evaluable chain of instructions rooted on a G_F/CONSTANT (<code>LookThroughInstrs</code> == true) and that constant fits in int64_t, returns its value as well as the virtual register defined by this G_F/CONSTANT.  <a href="namespacellvm.html#af195cca06742320f23bccff7c867036d">More...</a><br /></td></tr>
<tr class="separator:af195cca06742320f23bccff7c867036d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a833097a490b5f77f7596d36de7e4bec0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a833097a490b5f77f7596d36de7e4bec0">llvm::getConstantFPVRegVal</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:a833097a490b5f77f7596d36de7e4bec0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95c22c2e8039a07181844df4ae2494a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#af95c22c2e8039a07181844df4ae2494a">llvm::getOpcodeDef</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:af95c22c2e8039a07181844df4ae2494a"><td class="mdescLeft">&#160;</td><td class="mdescRight">See if Reg is defined by an single def instruction that is Opcode.  <a href="namespacellvm.html#af95c22c2e8039a07181844df4ae2494a">More...</a><br /></td></tr>
<tr class="separator:af95c22c2e8039a07181844df4ae2494a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67adf4bb7cd4f714a2b831ca4bb2610f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">llvm::getDefIgnoringCopies</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a67adf4bb7cd4f714a2b831ca4bb2610f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Find the def instruction for <code>Reg</code>, folding away any trivial copies.  <a href="namespacellvm.html#a67adf4bb7cd4f714a2b831ca4bb2610f">More...</a><br /></td></tr>
<tr class="separator:a67adf4bb7cd4f714a2b831ca4bb2610f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abee5a9adb5b8a88c8913aed9c85e5a52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1APFloat.html">APFloat</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">llvm::getAPFloatFromSize</a> (double Val, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>)</td></tr>
<tr class="memdesc:abee5a9adb5b8a88c8913aed9c85e5a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns an <a class="el" href="classllvm_1_1APFloat.html">APFloat</a> from Val converted to the appropriate size.  <a href="namespacellvm.html#abee5a9adb5b8a88c8913aed9c85e5a52">More...</a><br /></td></tr>
<tr class="separator:abee5a9adb5b8a88c8913aed9c85e5a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa353f9585311abf1b6f698049f5a29b7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">llvm::getSelectionDAGFallbackAnalysisUsage</a> (<a class="el" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)</td></tr>
<tr class="memdesc:aa353f9585311abf1b6f698049f5a29b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modify analysis usage so it preserves passes required for the <a class="el" href="classllvm_1_1SelectionDAG.html" title="This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...">SelectionDAG</a> fallback.  <a href="namespacellvm.html#aa353f9585311abf1b6f698049f5a29b7">More...</a><br /></td></tr>
<tr class="separator:aa353f9585311abf1b6f698049f5a29b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd03862ac02820da95958bc9f77b5260"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#abd03862ac02820da95958bc9f77b5260">llvm::ConstantFoldBinOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> Op1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> Op2, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:abd03862ac02820da95958bc9f77b5260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5f40dbf5800cb115d429d2a7c8e1bb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classllvm_1_1APInt.html">APInt</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ab5f40dbf5800cb115d429d2a7c8e1bb2">llvm::ConstantFoldExtOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> Op1, uint64_t Imm, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="separator:ab5f40dbf5800cb115d429d2a7c8e1bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff9fc12d1e70e76349dfad9462ee5c21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#aff9fc12d1e70e76349dfad9462ee5c21">llvm::isKnownNeverNaN</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classbool.html">bool</a> SNaN=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>)</td></tr>
<tr class="memdesc:aff9fc12d1e70e76349dfad9462ee5c21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>Val</code> can be assumed to never be a NaN.  <a href="namespacellvm.html#aff9fc12d1e70e76349dfad9462ee5c21">More...</a><br /></td></tr>
<tr class="separator:aff9fc12d1e70e76349dfad9462ee5c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbbab4f4f342da97b2f73b4b1fedc983"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">llvm::isKnownNeverSNaN</a> (<a class="el" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> MachineRegisterInfo &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:acbbab4f4f342da97b2f73b4b1fedc983"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if <code>Val</code> can be assumed to never be a signaling NaN.  <a href="namespacellvm.html#acbbab4f4f342da97b2f73b4b1fedc983">More...</a><br /></td></tr>
<tr class="separator:acbbab4f4f342da97b2f73b4b1fedc983"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:15:50 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
