#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 14 08:41:17 2023
# Process ID: 24424
# Current directory: C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/impl_1
# Command line: vivado.exe -log system_test_v3_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_test_v3_wrapper.tcl -notrace
# Log file: C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/impl_1/system_test_v3_wrapper.vdi
# Journal file: C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/impl_1\vivado.jou
# Running On: LAPTOP-SRGHD2GT, OS: Windows, CPU Frequency: 2994 MHz, CPU Physical cores: 12, Host memory: 7966 MB
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/91988/AppData/Roaming/Xilinx/Vivado/2022.1/Vivado_init.tcl'
source system_test_v3_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.cache/ip 
Command: link_design -top system_test_v3_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1314.672 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 70 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0_board.xdc] for cell 'system_test_v3_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0_board.xdc] for cell 'system_test_v3_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0.xdc] for cell 'system_test_v3_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1491.934 ; gain = 177.262
Finished Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_clk_wiz_1_0/system_test_v3_clk_wiz_1_0.xdc] for cell 'system_test_v3_i/clk_wiz_1/inst'
Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/system_test_v3_processing_system7_0_0.xdc] for cell 'system_test_v3_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_processing_system7_0_0/system_test_v3_processing_system7_0_0.xdc] for cell 'system_test_v3_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_rst_ps7_0_100M_0/system_test_v3_rst_ps7_0_100M_0_board.xdc] for cell 'system_test_v3_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_rst_ps7_0_100M_0/system_test_v3_rst_ps7_0_100M_0_board.xdc] for cell 'system_test_v3_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_rst_ps7_0_100M_0/system_test_v3_rst_ps7_0_100M_0.xdc] for cell 'system_test_v3_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_rst_ps7_0_100M_0/system_test_v3_rst_ps7_0_100M_0.xdc] for cell 'system_test_v3_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'enc_spiClk_fwd' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:15]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier ODDR_inst -filter {name =~ "*decoder_top*/inst*"}'. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:19]
WARNING: [Vivado 12-508] No pins matched 'get_pins -of [get_cells -hier ODDR_inst -filter {name =~ "*decoder_top*/inst*"}] -filter {ref_pin_name == C}'. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'dec_spi_clk_fb'. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:19]
CRITICAL WARNING: [Vivado 12-4739] create_generated_clock:No valid object(s) found for '-source [get_pins -of [get_cells -hier ODDR_inst -filter {name =~ "*decoder_top*/inst*"}] -filter {ref_pin_name == C}]'. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:19]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:21]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [all_registers -clock spiClk]'. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:118]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc]
Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/pin.xdc]
Finished Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/pin.xdc]
Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc]
Finished Parsing XDC File [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/ila.xdc]
Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc] for cell 'system_test_v3_i/decoder_top_v3_0/inst'
Finished Parsing XDC File [c:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.gen/sources_1/bd/system_test_v3/ip/system_test_v3_decoder_top_v3_0_0/src/timing.xdc] for cell 'system_test_v3_i/decoder_top_v3_0/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1493.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1493.934 ; gain = 179.262
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1493.934 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'enc_spiClk_fwd' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:15]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c4ea3689

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.125 . Memory (MB): peak = 1493.934 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 86e3c3efb7dca25d.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 2c4eb2991f2ed37a.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1879.777 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 17d6a84a7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:41 . Memory (MB): peak = 1879.777 ; gain = 102.801

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0_i_1 into driver instance system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_full_INST_0, which resulted in an inversion of 1 pins
INFO: [Opt 31-1287] Pulled Inverter system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/r_rlast_INST_0 into driver instance system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/next_pending_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/m_rready_INST_0 into driver instance system_test_v3_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/a_full_INST_0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_5, which resulted in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 205eb42c2

Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 1879.777 ; gain = 102.801
INFO: [Opt 31-389] Phase Retarget created 11 cells and removed 50 cells
INFO: [Opt 31-1021] In phase Retarget, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 10fad8512

Time (s): cpu = 00:00:09 ; elapsed = 00:00:42 . Memory (MB): peak = 1879.777 ; gain = 102.801
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 81 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 10e464c9a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:43 . Memory (MB): peak = 1879.777 ; gain = 102.801
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 46 cells
INFO: [Opt 31-1021] In phase Sweep, 1106 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 10e464c9a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 1879.777 ; gain = 102.801
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 10e464c9a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 1879.777 ; gain = 102.801
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 17886a5dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 1879.777 ; gain = 102.801
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 89 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              11  |              50  |                                            102  |
|  Constant propagation         |               0  |              16  |                                             81  |
|  Sweep                        |               5  |              46  |                                           1106  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             89  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1879.777 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f37c4eb4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:43 . Memory (MB): peak = 1879.777 ; gain = 102.801

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'enc_spiClk_fwd' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:15]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1f716010c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 2104.527 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1f716010c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2104.527 ; gain = 224.750

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1f716010c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2104.527 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2104.527 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22380a268

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2104.527 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:51 . Memory (MB): peak = 2104.527 ; gain = 610.594
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'enc_spiClk_fwd' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:15]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2104.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/impl_1/system_test_v3_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_test_v3_wrapper_drc_opted.rpt -pb system_test_v3_wrapper_drc_opted.pb -rpx system_test_v3_wrapper_drc_opted.rpx
Command: report_drc -file system_test_v3_wrapper_drc_opted.rpt -pb system_test_v3_wrapper_drc_opted.pb -rpx system_test_v3_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/impl_1/system_test_v3_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2104.527 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 176e3a2d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2104.527 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a2327386

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c5e9fb4f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c5e9fb4f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.527 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c5e9fb4f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b017e022

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1df4b1752

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2407e58d1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 478 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 222 nets or LUTs. Breaked 0 LUT, combined 222 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2104.527 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            222  |                   222  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            222  |                   222  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 26f7386fa

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2104.527 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1d6d46b32

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2104.527 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1d6d46b32

Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f56b61b9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22f542c17

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2a6cf097c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27ceabf1c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 2140cd309

Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1ae8f8837

Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 10139afa5

Time (s): cpu = 00:00:13 ; elapsed = 00:00:27 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 185d8e46e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2104.527 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 185d8e46e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:28 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'enc_spiClk_fwd' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:15]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16f3e1f8a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.077 | TNS=-0.088 |
Phase 1 Physical Synthesis Initialization | Checksum: 21a782305

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.804 . Memory (MB): peak = 2104.527 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 13a15817c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.941 . Memory (MB): peak = 2104.527 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 16f3e1f8a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:32 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.268. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 189bbe092

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2104.527 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2104.527 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 189bbe092

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 189bbe092

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 189bbe092

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2104.527 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 189bbe092

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2104.527 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2104.527 ; gain = 0.000

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2104.527 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 173afd30f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2104.527 ; gain = 0.000
Ending Placer Task | Checksum: 9d829cdf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 2104.527 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:37 . Memory (MB): peak = 2104.527 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2104.527 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/impl_1/system_test_v3_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_test_v3_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2104.527 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file system_test_v3_wrapper_utilization_placed.rpt -pb system_test_v3_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_test_v3_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2104.527 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
114 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2111.637 ; gain = 7.109
INFO: [Common 17-1381] The checkpoint 'C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/impl_1/system_test_v3_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 27792495 ConstDB: 0 ShapeSum: 7609784a RouteDB: 0
Post Restoration Checksum: NetGraph: 6edec07 NumContArr: 327cb7d3 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 396aa3da

Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2204.957 ; gain = 93.156

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 396aa3da

Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2210.234 ; gain = 98.434

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 396aa3da

Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2210.234 ; gain = 98.434
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 16a8f84e1

Time (s): cpu = 00:00:27 ; elapsed = 00:00:35 . Memory (MB): peak = 2242.570 ; gain = 130.770
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.112  | TNS=0.000  | WHS=-0.193 | THS=-352.081|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 16b43d954

Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2257.781 ; gain = 145.980
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.112  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1afcf0601

Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 2270.180 ; gain = 158.379

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.17759e-05 %
  Global Horizontal Routing Utilization  = 0.000169033 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 13921
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 13919
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1b2f12eca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 2270.180 ; gain = 158.379

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1b2f12eca

Time (s): cpu = 00:00:29 ; elapsed = 00:00:39 . Memory (MB): peak = 2270.180 ; gain = 158.379
Phase 3 Initial Routing | Checksum: 29bc1d462

Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 2270.180 ; gain = 158.379

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1057
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.112  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 254fa0a71

Time (s): cpu = 00:00:37 ; elapsed = 00:00:51 . Memory (MB): peak = 2270.180 ; gain = 158.379

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.112  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: dd9b3934

Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2270.180 ; gain = 158.379

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.112  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1f296da5f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2270.180 ; gain = 158.379
Phase 4 Rip-up And Reroute | Checksum: 1f296da5f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2270.180 ; gain = 158.379

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1f296da5f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2270.180 ; gain = 158.379

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1f296da5f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2270.180 ; gain = 158.379
Phase 5 Delay and Skew Optimization | Checksum: 1f296da5f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 2270.180 ; gain = 158.379

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bfd9feca

Time (s): cpu = 00:00:38 ; elapsed = 00:00:54 . Memory (MB): peak = 2270.180 ; gain = 158.379
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.112  | TNS=0.000  | WHS=0.018  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d573ada9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 2270.180 ; gain = 158.379
Phase 6 Post Hold Fix | Checksum: 1d573ada9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 2270.180 ; gain = 158.379

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.74651 %
  Global Horizontal Routing Utilization  = 3.44709 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1d573ada9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 2270.180 ; gain = 158.379

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d573ada9

Time (s): cpu = 00:00:39 ; elapsed = 00:00:54 . Memory (MB): peak = 2270.180 ; gain = 158.379

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 244d1945d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:55 . Memory (MB): peak = 2270.180 ; gain = 158.379

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.112  | TNS=0.000  | WHS=0.018  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 244d1945d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 2270.180 ; gain = 158.379
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:40 ; elapsed = 00:00:56 . Memory (MB): peak = 2270.180 ; gain = 158.379

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 14 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:00 . Memory (MB): peak = 2270.180 ; gain = 158.543
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2275.359 ; gain = 5.180
INFO: [Common 17-1381] The checkpoint 'C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/impl_1/system_test_v3_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_test_v3_wrapper_drc_routed.rpt -pb system_test_v3_wrapper_drc_routed.pb -rpx system_test_v3_wrapper_drc_routed.rpx
Command: report_drc -file system_test_v3_wrapper_drc_routed.rpt -pb system_test_v3_wrapper_drc_routed.pb -rpx system_test_v3_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/impl_1/system_test_v3_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2297.172 ; gain = 21.812
INFO: [runtcl-4] Executing : report_methodology -file system_test_v3_wrapper_methodology_drc_routed.rpt -pb system_test_v3_wrapper_methodology_drc_routed.pb -rpx system_test_v3_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_test_v3_wrapper_methodology_drc_routed.rpt -pb system_test_v3_wrapper_methodology_drc_routed.pb -rpx system_test_v3_wrapper_methodology_drc_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'enc_spiClk_fwd' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:15]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.runs/impl_1/system_test_v3_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_test_v3_wrapper_power_routed.rpt -pb system_test_v3_wrapper_power_summary_routed.pb -rpx system_test_v3_wrapper_power_routed.rpx
Command: report_power -file system_test_v3_wrapper_power_routed.rpt -pb system_test_v3_wrapper_power_summary_routed.pb -rpx system_test_v3_wrapper_power_routed.rpx
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'enc_spiClk_fwd' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [C:/Users/91988/Documents/Amruth/Files/EAS/hls_accel/encoder_decoder_test_v3/encoder_decoder_test_v3.srcs/constrs_2_ila/imports/new/timing.xdc:15]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
145 Infos, 15 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_test_v3_wrapper_route_status.rpt -pb system_test_v3_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file system_test_v3_wrapper_timing_summary_routed.rpt -pb system_test_v3_wrapper_timing_summary_routed.pb -rpx system_test_v3_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_test_v3_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_test_v3_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_test_v3_wrapper_bus_skew_routed.rpt -pb system_test_v3_wrapper_bus_skew_routed.pb -rpx system_test_v3_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jul 14 08:44:53 2023...
