<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HERMESS Signal Pocessing Software: D:/HERMESS_SPSoftware/MicroController/Cube/Inc/FreeRTOSConfig.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HERMESS Signal Pocessing Software
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('_free_r_t_o_s_config_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">FreeRTOSConfig.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* USER CODE BEGIN Header */</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * FreeRTOS Kernel V10.2.1</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Portion Copyright (C) 2017 Amazon.com, Inc. or its affiliates.  All Rights Reserved.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Portion Copyright (C) 2019 StMicroelectronics, Inc.  All Rights Reserved.</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy of</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * this software and associated documentation files (the &quot;Software&quot;), to deal in</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * the Software without restriction, including without limitation the rights to</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * the Software, and to permit persons to whom the Software is furnished to do so,</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * subject to the following conditions:</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included in all</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * copies or substantial portions of the Software.</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * http://www.FreeRTOS.org</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * http://aws.amazon.com/freertos</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * 1 tab == 4 spaces!</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* USER CODE END Header */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#ifndef FREERTOS_CONFIG_H</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#define FREERTOS_CONFIG_H</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/*-----------------------------------------------------------</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * Application specific definitions.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * These definitions should be adjusted for your particular hardware and</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * application requirements.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * THESE PARAMETERS ARE DESCRIBED WITHIN THE &#39;CONFIGURATION&#39; SECTION OF THE</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> * FreeRTOS API DOCUMENTATION AVAILABLE ON THE FreeRTOS.org WEB SITE.</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> * See http://www.freertos.org/a00110.html.</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* USER CODE BEGIN Includes */</span>            </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">/* Section where include file can be added */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">/* USER CODE END Includes */</span> </div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160; </div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">/* Ensure definitions are only used by the compiler, and not by the assembler. */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#if defined(__ICCARM__) || defined(__CC_ARM) || defined(__GNUC__)</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">  #include &lt;stdint.h&gt;</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keyword">extern</span> uint32_t <a class="code" href="group___s_t_m32_f7xx___system___exported___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define configENABLE_FPU                         0</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define configENABLE_MPU                         0</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define configUSE_PREEMPTION                     1</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define configSUPPORT_STATIC_ALLOCATION          1</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define configSUPPORT_DYNAMIC_ALLOCATION         1</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define configUSE_IDLE_HOOK                      0</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define configUSE_TICK_HOOK                      0</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define configCPU_CLOCK_HZ                       ( SystemCoreClock )</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define configTICK_RATE_HZ                       ((TickType_t)1000)</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define configMAX_PRIORITIES                     ( 7 )</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define configMINIMAL_STACK_SIZE                 ((uint16_t)128)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define configTOTAL_HEAP_SIZE                    ((size_t)15360)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define configMAX_TASK_NAME_LEN                  ( 16 )</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define configUSE_16_BIT_TICKS                   0</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define configUSE_MUTEXES                        1</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define configQUEUE_REGISTRY_SIZE                8</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define configUSE_PORT_OPTIMISED_TASK_SELECTION  1</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">/* USER CODE BEGIN MESSAGE_BUFFER_LENGTH_TYPE */</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* Defaults to size_t for backward compatibility, but can be changed</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">   if lengths will always be less than the number of bytes in a size_t. */</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#define configMESSAGE_BUFFER_LENGTH_TYPE         size_t</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* USER CODE END MESSAGE_BUFFER_LENGTH_TYPE */</span> </div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160; </div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">/* Co-routine definitions. */</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define configUSE_CO_ROUTINES                    0</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define configMAX_CO_ROUTINE_PRIORITIES          ( 2 )</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">/* Set the following definitions to 1 to include the API function, or zero</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">to exclude the API function. */</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define INCLUDE_vTaskPrioritySet             1</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define INCLUDE_uxTaskPriorityGet            1</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define INCLUDE_vTaskDelete                  1</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define INCLUDE_vTaskCleanUpResources        0</span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define INCLUDE_vTaskSuspend                 1</span></div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define INCLUDE_vTaskDelayUntil              0</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define INCLUDE_vTaskDelay                   1</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define INCLUDE_xTaskGetSchedulerState       1</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/* Cortex-M specific definitions. */</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#ifdef __NVIC_PRIO_BITS</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; <span class="comment">/* __BVIC_PRIO_BITS will be specified when CMSIS is being used. */</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor"> #define configPRIO_BITS         __NVIC_PRIO_BITS</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor"> #define configPRIO_BITS         4</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160; </div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">/* The lowest interrupt priority that can be used in a call to a &quot;set priority&quot;</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">function. */</span></div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define configLIBRARY_LOWEST_INTERRUPT_PRIORITY   15</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160; </div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">/* The highest interrupt priority that can be used by any interrupt service</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">routine that makes calls to interrupt safe FreeRTOS API functions.  DO NOT CALL</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">INTERRUPT SAFE FREERTOS API FUNCTIONS FROM ANY INTERRUPT THAT HAS A HIGHER</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">PRIORITY THAN THIS! (higher priorities are lower numeric values. */</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 5</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160; </div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">/* Interrupt priorities used by the kernel port layer itself.  These are generic</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">to all Cortex-M ports, and do not rely on any particular library functions. */</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define configKERNEL_INTERRUPT_PRIORITY         ( configLIBRARY_LOWEST_INTERRUPT_PRIORITY &lt;&lt; (8 - configPRIO_BITS) )</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* !!!! configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to zero !!!!</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html. */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define configMAX_SYSCALL_INTERRUPT_PRIORITY    ( configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY &lt;&lt; (8 - configPRIO_BITS) )</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/* Normal assert() semantics without relying on the provision of an assert.h</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">header file. */</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/* USER CODE BEGIN 1 */</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define configASSERT( x ) if ((x) == 0) {taskDISABLE_INTERRUPTS(); for( ;; );} </span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/* USER CODE END 1 */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">/* Definitions that map the FreeRTOS port interrupt handlers to their CMSIS</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">standard names. */</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#define vPortSVCHandler    SVC_Handler</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="preprocessor">#define xPortPendSVHandler PendSV_Handler</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/* IMPORTANT: This define is commented when used with STM32Cube firmware, when the timebase source is SysTick,</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">              to prevent overwriting SysTick_Handler defined within STM32Cube HAL */</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define xPortSysTickHandler SysTick_Handler</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/* USER CODE BEGIN Defines */</span>             </div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">/* Section where parameter definitions can be added (for instance, to override default ones in FreeRTOS.h) */</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* USER CODE END Defines */</span> </div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* FREERTOS_CONFIG_H */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<div class="ttc" id="astruct_r_c_c___p_l_l_i2_s_init_type_def_html_a158ad7609d011d8f976556479cccb646"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a158ad7609d011d8f976556479cccb646">RCC_PLLI2SInitTypeDef::PLLI2SQ</a></div><div class="ttdeci">uint32_t PLLI2SQ</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:86</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_gae7fb9ee7198d393aba27ade3a9f50a70"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#gae7fb9ee7198d393aba27ade3a9f50a70">HAL_FLASH_ERROR_NONE</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:90</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga66b51c31aab6f353303cffb10593a027"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga66b51c31aab6f353303cffb10593a027">TIM_CCR5_GC5C2</a></div><div class="ttdeci">#define TIM_CCR5_GC5C2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15291</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_a2f962d68e84dd709079aadcadd9d11cc"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#a2f962d68e84dd709079aadcadd9d11cc">UART_AdvFeatureInitTypeDef::AutoBaudRateMode</a></div><div class="ttdeci">uint32_t AutoBaudRateMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:120</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046">HAL_DMA_XFER_HALFCPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_HALFCPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:127</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___type_html_gac7d843e666e15c79688a1914e8ffe7a5"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___type.html#gac7d843e666e15c79688a1914e8ffe7a5">OPTIONBYTE_USER</a></div><div class="ttdeci">#define OPTIONBYTE_USER</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:151</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a5d3ace2bbb83f44d4fe3df47fa42bb90"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a5d3ace2bbb83f44d4fe3df47fa42bb90">__I2C_HandleTypeDef::XferOptions</a></div><div class="ttdeci">__IO uint32_t XferOptions</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:198</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_a8165caf61b7b52f903edd7517ddaa06b"><div class="ttname"><a href="struct_i2_c___init_type_def.html#a8165caf61b7b52f903edd7517ddaa06b">I2C_InitTypeDef::OwnAddress2</a></div><div class="ttdeci">uint32_t OwnAddress2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:63</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ga94c58ae1f4dbcf6032224edfc93a6e19"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ga94c58ae1f4dbcf6032224edfc93a6e19">HAL_UART_StateTypeDef</a></div><div class="ttdeci">uint32_t HAL_UART_StateTypeDef</div><div class="ttdoc">HAL UART State definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:167</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a10a4a549953efa20c235dcbb381b6f0b"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a10a4a549953efa20c235dcbb381b6f0b">DMA_InitTypeDef::PeriphDataAlignment</a></div><div class="ttdeci">uint32_t PeriphDataAlignment</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:64</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga15b46dfa0d80a4583864a31da73e3c99"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga15b46dfa0d80a4583864a31da73e3c99">IS_UART_ADVFEATURE_DMAONRXERROR</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_DMAONRXERROR(__DMA__)</div><div class="ttdoc">Ensure that UART DMA enabling or disabling on error setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1343</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a3ada2bc091757d7b92ab8ca70211ccae"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a3ada2bc091757d7b92ab8ca70211ccae">__DMA_HandleTypeDef::StreamIndex</a></div><div class="ttdeci">uint32_t StreamIndex</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:166</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html">FLASH_OBProgramInitTypeDef</a></div><div class="ttdoc">FLASH Option Bytes Program structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:71</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_ga0b8ca289091d942032c89484b6211d0d"><div class="ttname"><a href="group___i2_c___error___code__definition.html#ga0b8ca289091d942032c89484b6211d0d">HAL_I2C_ERROR_NONE</a></div><div class="ttdeci">#define HAL_I2C_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:165</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf7d25c42363f797cf4c2c308006de784"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf7d25c42363f797cf4c2c308006de784">USB_OTG_HCCHAR_MPSIZ</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_MPSIZ</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18009</div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_gad2b071aa3a3bfc936017f12fb956c56f"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#gad2b071aa3a3bfc936017f12fb956c56f">DMA_FIFO_THRESHOLD_HALFFULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_HALFFULL</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:289</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html">TIM_IC_InitTypeDef</a></div><div class="ttdoc">TIM Input Capture Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:146</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4a3ad409f6b147cdcbafbfe29102f3fd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd">TIM_CR1_ARPE</a></div><div class="ttdeci">#define TIM_CR1_ARPE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14633</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gadf25043b17de4bef38a95a75fd03e5c4"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gadf25043b17de4bef38a95a75fd03e5c4">HAL_DBGMCU_EnableDBGStopMode</a></div><div class="ttdeci">void HAL_DBGMCU_EnableDBGStopMode(void)</div><div class="ttdoc">Enable the Debug Module during STOP mode.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:491</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_ga39900e5227e4d813a726a1df5d86671c"><div class="ttname"><a href="group___d_m_a___handle__index.html#ga39900e5227e4d813a726a1df5d86671c">TIM_DMA_ID_TRIGGER</a></div><div class="ttdeci">#define TIM_DMA_ID_TRIGGER</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1062</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ec01fd29e6a1474505ed0289671eef6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ec01fd29e6a1474505ed0289671eef6">USB_OTG_GOTGCTL_BVALOEN</a></div><div class="ttdeci">#define USB_OTG_GOTGCTL_BVALOEN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17014</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga04890dcef3ed061854721a3672585607"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga04890dcef3ed061854721a3672585607">__HAL_TIM_MOE_ENABLE</a></div><div class="ttdeci">#define __HAL_TIM_MOE_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the TIM main Output.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1137</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_e___configuration_html_gaa3d98648399f15d02645ef84f6ca8e4b"><div class="ttname"><a href="group___r_c_c___h_s_e___configuration.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_HSE_CONFIG(__STATE__)</div><div class="ttdoc">Macro to configure the External High Speed oscillator (HSE).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:733</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga148c9f1be1abbca2c8568a079894c9d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga148c9f1be1abbca2c8568a079894c9d0">USB_OTG_DCTL_SDIS</a></div><div class="ttdeci">#define USB_OTG_DCTL_SDIS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17132</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_gad240d7bf8f15191b068497b9aead1f1f"><div class="ttname"><a href="group___p_w_r___exported___macro.html#gad240d7bf8f15191b068497b9aead1f1f">__HAL_PWR_PVD_EXTI_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_DISABLE_IT()</div><div class="ttdoc">Disable the PVD EXTI Line 16.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:210</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad51653fd06a591294d432385e794a19e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e">TIM_CCMR2_IC4F</a></div><div class="ttdeci">#define TIM_CCMR2_IC4F</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15027</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_i2_s_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html">RCC_PLLI2SInitTypeDef</a></div><div class="ttdoc">PLLI2S Clock structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:76</div></div>
<div class="ttc" id="agroup___g_p_i_o__mode__define_html_ga526c72c5264316fc05c775b6cad4aa6a"><div class="ttname"><a href="group___g_p_i_o__mode__define.html#ga526c72c5264316fc05c775b6cad4aa6a">GPIO_MODE_AF_PP</a></div><div class="ttdeci">#define GPIO_MODE_AF_PP</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:122</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_ga1860c00b370435ff40d9e65f14a61706"><div class="ttname"><a href="group___d_m_a___handle__index.html#ga1860c00b370435ff40d9e65f14a61706">TIM_DMA_ID_CC4</a></div><div class="ttdeci">#define TIM_DMA_ID_CC4</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1060</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a3e27323d593e4f3b95ebaa3772e79618"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a3e27323d593e4f3b95ebaa3772e79618">TIM_Encoder_InitTypeDef::IC1Polarity</a></div><div class="ttdeci">uint32_t IC1Polarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:169</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5edd56eaa7593073d586caef6f90ef09"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5edd56eaa7593073d586caef6f90ef09">I2C_OAR1_OA1MODE</a></div><div class="ttdeci">#define I2C_OAR1_OA1MODE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10206</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_gad1163823ec5fa89e4670366565d4ab93"><div class="ttname"><a href="group___s_p_i___error___code.html#gad1163823ec5fa89e4670366565d4ab93">HAL_SPI_ERROR_CRC</a></div><div class="ttdeci">#define HAL_SPI_ERROR_CRC</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:204</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gaee3245eea8fa938edeb35a6c9596fd86"><div class="ttname"><a href="group___d_m_a___exported___types.html#gaee3245eea8fa938edeb35a6c9596fd86">HAL_DMA_LevelCompleteTypeDef</a></div><div class="ttdeci">HAL_DMA_LevelCompleteTypeDef</div><div class="ttdoc">HAL DMA Error Code structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:115</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga97c29fe3af36d92cc0c96ea9fce0f71a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga97c29fe3af36d92cc0c96ea9fce0f71a">RCC_DCKCFGR1_SAI2SEL_1</a></div><div class="ttdeci">#define RCC_DCKCFGR1_SAI2SEL_1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:12372</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga41403a6becee1f75d12757fb922559cb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41403a6becee1f75d12757fb922559cb">TIM_CCMR3_OC6M</a></div><div class="ttdeci">#define TIM_CCMR3_OC6M</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15272</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_aeee4c65d539a25d8bfc7f83c7dc29012"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#aeee4c65d539a25d8bfc7f83c7dc29012">FLASH_OBProgramInitTypeDef::USERConfig</a></div><div class="ttdeci">uint32_t USERConfig</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:88</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_acc2f1ab5bca1f524c6dc9f7b8dce747d"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#acc2f1ab5bca1f524c6dc9f7b8dce747d">RCC_PeriphCLKInitTypeDef::PLLI2S</a></div><div class="ttdeci">RCC_PLLI2SInitTypeDef PLLI2S</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:131</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html">TIM_HallSensor_InitTypeDef</a></div><div class="ttdoc">TIM Hall sensor Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim_ex.h:48</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a44d3a8825526e6f362da26bbdfb9c71d"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a44d3a8825526e6f362da26bbdfb9c71d">USB_OTG_GlobalTypeDef::GOTGCTL</a></div><div class="ttdeci">__IO uint32_t GOTGCTL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1123</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gab16acb6456176f1e87a4f2724c2b6028"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gab16acb6456176f1e87a4f2724c2b6028">__ROR</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)</div><div class="ttdoc">Rotate Right in unsigned value (32 bit)</div><div class="ttdef"><b>Definition:</b> cmsis_armclang.h:876</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa41e8667b30453a6b966aded9f5e8cbb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa41e8667b30453a6b966aded9f5e8cbb">USART_ISR_TC</a></div><div class="ttdeci">#define USART_ISR_TC</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15778</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_ac80972d0e157508ff075815da58070cb"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#ac80972d0e157508ff075815da58070cb">TIM_Encoder_InitTypeDef::IC2Prescaler</a></div><div class="ttdeci">uint32_t IC2Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:187</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a186b770dda2e53c4e9a204cd50e17e74"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a186b770dda2e53c4e9a204cd50e17e74">__SPI_HandleTypeDef::TxXferCount</a></div><div class="ttdeci">__IO uint16_t TxXferCount</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:126</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga98190493ea5b039322c77341e3cf61f8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga98190493ea5b039322c77341e3cf61f8">USB_OTG_HCFG_FSLSS</a></div><div class="ttdeci">#define USB_OTG_HCFG_FSLSS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17057</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a46811eb656170cb5c542054d1a41db3a"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a46811eb656170cb5c542054d1a41db3a">DMA_InitTypeDef::PeriphInc</a></div><div class="ttdeci">uint32_t PeriphInc</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:58</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga5aaaad3b88a77147d1e3daa3a3ad9e60"><div class="ttname"><a href="group___d_m_a___error___code.html#ga5aaaad3b88a77147d1e3daa3a3ad9e60">HAL_DMA_ERROR_PARAM</a></div><div class="ttdeci">#define HAL_DMA_ERROR_PARAM</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:191</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafd1bbe9e90d56d2aa225ff5532e15c6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafd1bbe9e90d56d2aa225ff5532e15c6e">USB_OTG_GAHBCFG_GINT</a></div><div class="ttdeci">#define USB_OTG_GAHBCFG_GINT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17195</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a6d7dcd3972a162627bc3470cbf992ec4"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a6d7dcd3972a162627bc3470cbf992ec4">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1009</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga8bd379e960497722450c7cea474a7e7a"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga8bd379e960497722450c7cea474a7e7a">__HAL_PWR_PVD_EXTI_DISABLE_EVENT</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_DISABLE_EVENT()</div><div class="ttdoc">Disable event on PVD Exti Line 16.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:222</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gad6688c07a2a8c314df547de8caf378bb"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gad6688c07a2a8c314df547de8caf378bb">__HAL_RCC_GET_LPTIM1_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_LPTIM1_SOURCE()</div><div class="ttdoc">macro to get the LPTIM1 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3078</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_ab274a4c2de5e95145d45fe80a289f535"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#ab274a4c2de5e95145d45fe80a289f535">__SPI_HandleTypeDef::RxXferSize</a></div><div class="ttdeci">uint16_t RxXferSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:130</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_s_a_i_init_type_def_html_addd252bc81b5eb646803cf3e0941499c"><div class="ttname"><a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#addd252bc81b5eb646803cf3e0941499c">RCC_PLLSAIInitTypeDef::PLLSAIQ</a></div><div class="ttdeci">uint32_t PLLSAIQ</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:107</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac0de060b7b7fbbb12926c28cf5252c61"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac0de060b7b7fbbb12926c28cf5252c61">PWR_CR1_VOS</a></div><div class="ttdeci">#define PWR_CR1_VOS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10763</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_acda0396cf55baab166f51b1ea1deed0d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#acda0396cf55baab166f51b1ea1deed0d">DMA_InitTypeDef::FIFOMode</a></div><div class="ttdeci">uint32_t FIFOMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:78</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga428da482bfd499096cff02a3d8aa6738"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga428da482bfd499096cff02a3d8aa6738">USB_OTG_DIEPTSIZ_MULCNT</a></div><div class="ttdeci">#define USB_OTG_DIEPTSIZ_MULCNT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18214</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae6a36ab915b60400a91c98ee58954b58"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae6a36ab915b60400a91c98ee58954b58">TIM1_AF1_BKINP</a></div><div class="ttdeci">#define TIM1_AF1_BKINP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15308</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_a8962430194b43ac28a14c96dd9cc44e6"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#a8962430194b43ac28a14c96dd9cc44e6">TIM_BreakDeadTimeConfigTypeDef::BreakState</a></div><div class="ttdeci">uint32_t BreakState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:279</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_a8fab2bc184bb756763ff59c729b5be55"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#a8fab2bc184bb756763ff59c729b5be55">TIM_Base_InitTypeDef::Period</a></div><div class="ttdeci">uint32_t Period</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:55</div></div>
<div class="ttc" id="agroup___s_t_m32_f7xx___system___private___includes_html_gaaa8c76e274d0f6dd2cefb5d0b17fbc37"><div class="ttname"><a href="group___s_t_m32_f7xx___system___private___includes.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">HSI_VALUE</a></div><div class="ttdeci">#define HSI_VALUE</div><div class="ttdef"><b>Definition:</b> system_stm32f7xx.c:55</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab542e8a04e110cf664c3f944bc90ef68"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab542e8a04e110cf664c3f944bc90ef68">PWR_CSR1_BRE</a></div><div class="ttdeci">#define PWR_CSR1_BRE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10796</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad7271cc1eec9ef16e4ee5401626c0b3b"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad7271cc1eec9ef16e4ee5401626c0b3b">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint32_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:966</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group1_html_ga07e099a69ab23e79be8b7a80505de519"><div class="ttname"><a href="group___h_a_l___exported___functions___group1.html#ga07e099a69ab23e79be8b7a80505de519">HAL_MspInit</a></div><div class="ttdeci">void HAL_MspInit(void)</div><div class="ttdoc">Initialize the MSP.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:197</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabbd83cf86e077c35fdc47e2a2666b391"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabbd83cf86e077c35fdc47e2a2666b391">USB_OTG_GINTMSK_SOFM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_SOFM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17500</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html_aec98fec1676cd618e3743158c855a76a"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html#aec98fec1676cd618e3743158c855a76a">FLASH_EraseInitTypeDef::NbSectors</a></div><div class="ttdeci">uint32_t NbSectors</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:60</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1ff8e84db67f2f7c46998c2236f9c6cc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1ff8e84db67f2f7c46998c2236f9c6cc">USB_OTG_GINTMSK_HCIM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_HCIM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17557</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95ad10f10631095aeb7a27e0475242f0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95ad10f10631095aeb7a27e0475242f0">USB_OTG_HPRT_PENA</a></div><div class="ttdeci">#define USB_OTG_HPRT_PENA</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17871</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_gacacf94fcf8b5ee4287f2d5a56dce91b7"><div class="ttname"><a href="group___t_i_m___flag__definition.html#gacacf94fcf8b5ee4287f2d5a56dce91b7">TIM_FLAG_TRIGGER</a></div><div class="ttdeci">#define TIM_FLAG_TRIGGER</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:728</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_ga0d3dd161fecc0e47c9e109c7c28672c1"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#ga0d3dd161fecc0e47c9e109c7c28672c1">__HAL_FLASH_GET_FLAG</a></div><div class="ttdeci">#define __HAL_FLASH_GET_FLAG(__FLAG__)</div><div class="ttdoc">Get the specified FLASH flag status.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:284</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a50f3051c1b568b9dcde146199f97f3fb"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a50f3051c1b568b9dcde146199f97f3fb">TIM_Encoder_InitTypeDef::IC1Filter</a></div><div class="ttdeci">uint32_t IC1Filter</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:178</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ebb9e631876435e276211d88e797386"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386">TIM_SMCR_ETPS</a></div><div class="ttdeci">#define TIM_SMCR_ETPS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14732</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gadb92679719950635fba8b1b954072695"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gadb92679719950635fba8b1b954072695">__REV</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __REV(uint32_t value)</div><div class="ttdoc">Reverse byte order (32 bit)</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:900</div></div>
<div class="ttc" id="agroup___u_a_r_t___hardware___flow___control_html_gae0569001c06b7760cd38c481f84116cf"><div class="ttname"><a href="group___u_a_r_t___hardware___flow___control.html#gae0569001c06b7760cd38c481f84116cf">UART_HWCONTROL_NONE</a></div><div class="ttdeci">#define UART_HWCONTROL_NONE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:346</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe1cdbe63bf7a5b2212e602f88a16796"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe1cdbe63bf7a5b2212e602f88a16796">USB_OTG_GUSBCFG_TSDPS</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_TSDPS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17257</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_ga7ca691eb5e29b0206d3390cc6e90079a"><div class="ttname"><a href="group___d_m_a___handle__index.html#ga7ca691eb5e29b0206d3390cc6e90079a">TIM_DMA_ID_CC1</a></div><div class="ttdeci">#define TIM_DMA_ID_CC1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1057</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gafb139b375512ad2a234e4619b129b966"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gafb139b375512ad2a234e4619b129b966">HAL_GetHalVersion</a></div><div class="ttdeci">uint32_t HAL_GetHalVersion(void)</div><div class="ttdoc">Returns the HAL revision.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:419</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a1a290839542d3836d0cfe98142b5f219"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1a290839542d3836d0cfe98142b5f219">RCC_PeriphCLKInitTypeDef::Lptim1ClockSelection</a></div><div class="ttdeci">uint32_t Lptim1ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:199</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a67e721440b3449d544a27cfd7726c920"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a67e721440b3449d544a27cfd7726c920">__SPI_HandleTypeDef::RxXferCount</a></div><div class="ttdeci">__IO uint16_t RxXferCount</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:132</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20af5f07ceef21b957db9391fd8bd898"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20af5f07ceef21b957db9391fd8bd898">RCC_PLLCFGR_PLLM_4</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLM_4</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:11191</div></div>
<div class="ttc" id="agroup___d_m_a_ex___exported___types_html_gga9cec283a461e47eda968838c35fd6eeda2dec05a318eee29371114f1a8f6fe3f4"><div class="ttname"><a href="group___d_m_a_ex___exported___types.html#gga9cec283a461e47eda968838c35fd6eeda2dec05a318eee29371114f1a8f6fe3f4">MEMORY0</a></div><div class="ttdeci">@ MEMORY0</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma_ex.h:50</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga940b041ab5975311f42f26d314a4b621"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621">TIM_CCER_CC4E</a></div><div class="ttdeci">#define TIM_CCER_CC4E</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15072</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2ee714428013b4a48aba608f6922bd6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2ee714428013b4a48aba608f6922bd6">I2C_CR1_DNF</a></div><div class="ttdeci">#define I2C_CR1_DNF</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10132</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga61467648a433bd887683b9a4760021fa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa">TIM_CR2_OIS2</a></div><div class="ttdeci">#define TIM_CR2_OIS2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14688</div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___n___polarity_html_gad5dbeb61519e4fd55db3a4d136e96316"><div class="ttname"><a href="group___t_i_m___output___compare___n___polarity.html#gad5dbeb61519e4fd55db3a4d136e96316">TIM_OCNPOLARITY_HIGH</a></div><div class="ttdeci">#define TIM_OCNPOLARITY_HIGH</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:594</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6fd7591e2de10272f7fafb08cdd1b7b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0">TIM_CCMR2_IC4PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC4PSC</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15021</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a2f994cc2979b82cd215e9f38edbbc6ed"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a2f994cc2979b82cd215e9f38edbbc6ed">DMA_InitTypeDef::FIFOThreshold</a></div><div class="ttdeci">uint32_t FIFOThreshold</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:83</div></div>
<div class="ttc" id="agroup__stm32f779xx_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group__stm32f779xx.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:182</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga21a796045451013c964ef8b12ca6c9bb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga21a796045451013c964ef8b12ca6c9bb">I2C_CR2_RELOAD</a></div><div class="ttdeci">#define I2C_CR2_RELOAD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10192</div></div>
<div class="ttc" id="agroup___p_w_r_ex___exported___macro_html_gafbaac4011a44566b0ba2a563736cca09"><div class="ttname"><a href="group___p_w_r_ex___exported___macro.html#gafbaac4011a44566b0ba2a563736cca09">__HAL_PWR_UNDERDRIVE_ENABLE</a></div><div class="ttdeci">#define __HAL_PWR_UNDERDRIVE_ENABLE()</div><div class="ttdoc">Macros to enable or disable the Under drive mode.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr_ex.h:130</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_ga048b36222884bfe80ce2d37fa868690b"><div class="ttname"><a href="group___i2_c___error___code__definition.html#ga048b36222884bfe80ce2d37fa868690b">HAL_I2C_ERROR_ARLO</a></div><div class="ttdeci">#define HAL_I2C_ERROR_ARLO</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:167</div></div>
<div class="ttc" id="astruct_p_w_r___p_v_d_type_def_html"><div class="ttname"><a href="struct_p_w_r___p_v_d_type_def.html">PWR_PVDTypeDef</a></div><div class="ttdoc">PWR PVD configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:48</div></div>
<div class="ttc" id="agroup___u_a_r_t___state___definition_html_ga7e0aa32633802a0b89a96df4909ededf"><div class="ttname"><a href="group___u_a_r_t___state___definition.html#ga7e0aa32633802a0b89a96df4909ededf">HAL_UART_STATE_BUSY_RX</a></div><div class="ttdeci">#define HAL_UART_STATE_BUSY_RX</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:291</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a910885e4d881c3a459dd11640237107f"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a910885e4d881c3a459dd11640237107f">GPIO_TypeDef::OTYPER</a></div><div class="ttdeci">__IO uint32_t OTYPER</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:629</div></div>
<div class="ttc" id="agroup___g_p_i_o__mode__define_html_ga1013838a64cec2f8c88f079c449d1982"><div class="ttname"><a href="group___g_p_i_o__mode__define.html#ga1013838a64cec2f8c88f079c449d1982">GPIO_MODE_OUTPUT_PP</a></div><div class="ttdeci">#define GPIO_MODE_OUTPUT_PP</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:120</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_gae0994cf5970e56ca4903e9151f40010c"><div class="ttname"><a href="group___t_i_m___exported___types.html#gae0994cf5970e56ca4903e9151f40010c">HAL_TIM_StateTypeDef</a></div><div class="ttdeci">HAL_TIM_StateTypeDef</div><div class="ttdoc">HAL State structures definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:298</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga352b3c389bde13dd6049de0afdd874f1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1">TIM_CR1_CMS</a></div><div class="ttdeci">#define TIM_CR1_CMS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14627</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_ga4c79d30899d81069a5a7d36c9a008114"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#ga4c79d30899d81069a5a7d36c9a008114">HAL_FLASH_ERROR_PGP</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_PGP</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:92</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacb338853d60dffd23d45fc67b6649705"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacb338853d60dffd23d45fc67b6649705">TIM_BDTR_BK2F</a></div><div class="ttdeci">#define TIM_BDTR_BK2F</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15178</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_ga8b255e715e5d03fa00356a16f0980d91"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#ga8b255e715e5d03fa00356a16f0980d91">FLASH_FLAG_ERSERR</a></div><div class="ttdeci">#define FLASH_FLAG_ERSERR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:121</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a27f4f768395d68659c29ba55727182a2"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a27f4f768395d68659c29ba55727182a2">__I2C_HandleTypeDef::XferISR</a></div><div class="ttdeci">HAL_StatusTypeDef(* XferISR)(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:203</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2dcc4677244eb50d430a62870b90c30c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2dcc4677244eb50d430a62870b90c30c">USB_OTG_HCTSIZ_DOPING</a></div><div class="ttdeci">#define USB_OTG_HCTSIZ_DOPING</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18224</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gac1a897c77611227b305f8dde521c0d9e"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gac1a897c77611227b305f8dde521c0d9e">__HAL_RCC_GET_I2C3_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_I2C3_SOURCE()</div><div class="ttdoc">macro to get the I2C3 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2870</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga69a682cfa9545f071364f21be0b58f87"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga69a682cfa9545f071364f21be0b58f87">RCC_PLLI2SCFGR_PLLI2SQ_2</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SQ_2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:12288</div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_ga9d8ab157f58045b8daf8136bee54f139"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a></div><div class="ttdeci">#define __HAL_RCC_CLEAR_IT(__INTERRUPT__)</div><div class="ttdoc">Clear the RCC's interrupt pending bits (Perform Byte access to RCC_CIR[23:16] bits to clear the selec...</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:1075</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3136c6e776c6066509d298b6a9b34912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912">TIM_CCER_CC2P</a></div><div class="ttdeci">#define TIM_CCER_CC2P</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15051</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga268ec714bbe4a75ea098c0e230a87697"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga268ec714bbe4a75ea098c0e230a87697">I2C_CR2_RD_WRN</a></div><div class="ttdeci">#define I2C_CR2_RD_WRN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10171</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5322b79193b042004614b21c391d4880"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5322b79193b042004614b21c391d4880">USB_OTG_HCINTMSK_TXERRM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_TXERRM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18193</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf7952751e4de392eaca0228f78913bc8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf7952751e4de392eaca0228f78913bc8">TIM1_AF1_BKDF1BKE</a></div><div class="ttdeci">#define TIM1_AF1_BKDF1BKE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15305</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab8b1d4a903966e3ad62a8c299875a082"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab8b1d4a903966e3ad62a8c299875a082">USB_OTG_GINTMSK_PRTIM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_PRTIM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17554</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a8027d5b1a53306f5440506ae4915dd52"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a8027d5b1a53306f5440506ae4915dd52">USB_OTG_GlobalTypeDef::DIEPTXF</a></div><div class="ttdeci">__IO uint32_t DIEPTXF[0x0F]</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1146</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8d10ab688d3bf47aaf8180daf0624e9d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8d10ab688d3bf47aaf8180daf0624e9d">USB_OTG_DIEPMSK_TXFURM</a></div><div class="ttdeci">#define USB_OTG_DIEPMSK_TXFURM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17329</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gae5b637b9191dea1f8fd3846b886dd38b"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gae5b637b9191dea1f8fd3846b886dd38b">IS_UART_MODE</a></div><div class="ttdeci">#define IS_UART_MODE(__MODE__)</div><div class="ttdoc">Ensure that UART communication mode is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1165</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a29eb47db03d5ad7e9b399f8895f1768c"><div class="ttname"><a href="struct_i2_c___type_def.html#a29eb47db03d5ad7e9b399f8895f1768c">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:660</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga05a3e120b2c56a13ff622b0a507f48ee"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga05a3e120b2c56a13ff622b0a507f48ee">USB_OTG_DOEPCTL_SNAK</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_SNAK</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18286</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga019411712b9aee1d34b57d029a461fa4"><div class="ttname"><a href="group___d_m_a___error___code.html#ga019411712b9aee1d34b57d029a461fa4">HAL_DMA_ERROR_FE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_FE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:188</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad8ea420fd72b3f22e3ae5c22242c6b72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad8ea420fd72b3f22e3ae5c22242c6b72">USART_ISR_WUF</a></div><div class="ttdeci">#define USART_ISR_WUF</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15817</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_ade50afc41de620913eaf1bc66d93cd3a"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#ade50afc41de620913eaf1bc66d93cd3a">USB_OTG_GlobalTypeDef::GRXFSIZ</a></div><div class="ttdeci">__IO uint32_t GRXFSIZ</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1132</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_ga052c380f922219659810e4fceb574a7c"><div class="ttname"><a href="group___t_i_m___flag__definition.html#ga052c380f922219659810e4fceb574a7c">TIM_FLAG_CC3</a></div><div class="ttdeci">#define TIM_FLAG_CC3</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:723</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_ga8c89554efc693e679c94b5a749af123c"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#ga8c89554efc693e679c94b5a749af123c">TIM_TS_TI1F_ED</a></div><div class="ttdeci">#define TIM_TS_TI1F_ED</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:987</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gab7526e686427f26bf3b6af062d5a690b"><div class="ttname"><a href="group___d_m_a___error___code.html#gab7526e686427f26bf3b6af062d5a690b">HAL_DMA_ERROR_NO_XFER</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NO_XFER</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:192</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae94612b95395eff626f5f3d7d28352dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a></div><div class="ttdeci">#define SPI_CR2_SSOE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14095</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_af893adc5e821b15d813237b2bfe4378b"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#af893adc5e821b15d813237b2bfe4378b">DMA_Stream_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:422</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gaa413643f4a106ca54111e8ff510290ca"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gaa413643f4a106ca54111e8ff510290ca">__HAL_RCC_USART2_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the USART2 clock (USART2CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2921</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52604d4a0d7b24ad619a2860003e8fe3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52604d4a0d7b24ad619a2860003e8fe3">USB_OTG_DIEPCTL_USBAEP</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_USBAEP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17963</div></div>
<div class="ttc" id="agroup___t_i_m___exported___functions___group9_html_ga8a3b0ad512a6e6c6157440b68d395eac"><div class="ttname"><a href="group___t_i_m___exported___functions___group9.html#ga8a3b0ad512a6e6c6157440b68d395eac">HAL_TIM_PeriodElapsedCallback</a></div><div class="ttdeci">void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)</div><div class="ttdoc">Period elapsed callback in non blocking mode.</div><div class="ttdef"><b>Definition:</b> main.c:741</div></div>
<div class="ttc" id="agroup___i2_c___exported___macros_html_gacff412c47b0c1d63ef3b2a07f65988b7"><div class="ttname"><a href="group___i2_c___exported___macros.html#gacff412c47b0c1d63ef3b2a07f65988b7">__HAL_I2C_ENABLE</a></div><div class="ttdeci">#define __HAL_I2C_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the specified I2C peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:550</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3a57c032717ceeeef110b7fd33cddd79"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3a57c032717ceeeef110b7fd33cddd79">USB_OTG_GUSBCFG_ULPIEVBUSI</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_ULPIEVBUSI</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17254</div></div>
<div class="ttc" id="agroup___channel___c_c___state_html_ga5068d16e01778cd3bd09555013b2f4d3"><div class="ttname"><a href="group___channel___c_c___state.html#ga5068d16e01778cd3bd09555013b2f4d3">TIM_CCx_DISABLE</a></div><div class="ttdeci">#define TIM_CCx_DISABLE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1071</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_ga8891cb64e76198a860172d94c638c9b4"><div class="ttname"><a href="group___s_p_i___exported___types.html#ga8891cb64e76198a860172d94c638c9b4">HAL_SPI_StateTypeDef</a></div><div class="ttdeci">HAL_SPI_StateTypeDef</div><div class="ttdoc">HAL SPI State structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:101</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0f54751dc8abdbd65c786d2736cc2038"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0f54751dc8abdbd65c786d2736cc2038">USB_OTG_HCINT_NYET</a></div><div class="ttdeci">#define USB_OTG_HCINT_NYET</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18114</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a4ecedf3ef401fa564aa636824fc3ded0"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a4ecedf3ef401fa564aa636824fc3ded0">RCC_PLLInitTypeDef::PLLP</a></div><div class="ttdeci">uint32_t PLLP</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:61</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a30cdb580735007aa9735b2f5cc133049"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a30cdb580735007aa9735b2f5cc133049">TIM_Encoder_InitTypeDef::IC2Filter</a></div><div class="ttdeci">uint32_t IC2Filter</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:190</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gaba5b726bfedd013bf7bb5a51d5c4f188"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gaba5b726bfedd013bf7bb5a51d5c4f188">HAL_IncTick</a></div><div class="ttdeci">void HAL_IncTick(void)</div><div class="ttdoc">This function is called to increment a global variable &quot;uwTick&quot; used as application time base.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:290</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gae9c6be610681f2142fb012de95e6e59d"><div class="ttname"><a href="group___s_p_i___private___macros.html#gae9c6be610681f2142fb012de95e6e59d">SPI_CHECK_FLAG</a></div><div class="ttdeci">#define SPI_CHECK_FLAG(__SR__, __FLAG__)</div><div class="ttdoc">Check whether the specified SPI flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:597</div></div>
<div class="ttc" id="agroup___t_i_m___output___fast___state_html_ga71429b63f2a6604171ccfd3a91ccf43a"><div class="ttname"><a href="group___t_i_m___output___fast___state.html#ga71429b63f2a6604171ccfd3a91ccf43a">TIM_OCFAST_DISABLE</a></div><div class="ttdeci">#define TIM_OCFAST_DISABLE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:567</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gad15d5bdc7ac1698d1956a25b200e1f25"><div class="ttname"><a href="group___s_p_i___private___macros.html#gad15d5bdc7ac1698d1956a25b200e1f25">IS_SPI_BAUDRATE_PRESCALER</a></div><div class="ttdeci">#define IS_SPI_BAUDRATE_PRESCALER(__PRESCALER__)</div><div class="ttdoc">Checks if SPI Baudrate prescaler parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:697</div></div>
<div class="ttc" id="agroup___u_a_r_t___error___definition_html_gaedc030add6c499cf41be7f12dd95930c"><div class="ttname"><a href="group___u_a_r_t___error___definition.html#gaedc030add6c499cf41be7f12dd95930c">HAL_UART_ERROR_ORE</a></div><div class="ttdeci">#define HAL_UART_ERROR_ORE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:311</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_i2_s_init_type_def_html_a1edb776fccb621edb1405b3502ebc8eb"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#a1edb776fccb621edb1405b3502ebc8eb">RCC_PLLI2SInitTypeDef::PLLI2SN</a></div><div class="ttdeci">uint32_t PLLI2SN</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:78</div></div>
<div class="ttc" id="agroup___s_t_m32_f7xx___system___private___includes_html_gaeafcff4f57440c60e64812dddd13e7cb"><div class="ttname"><a href="group___s_t_m32_f7xx___system___private___includes.html#gaeafcff4f57440c60e64812dddd13e7cb">HSE_VALUE</a></div><div class="ttdeci">#define HSE_VALUE</div><div class="ttdef"><b>Definition:</b> system_stm32f7xx.c:51</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a203cf57913d43137feeb4fe24fe38af2"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a203cf57913d43137feeb4fe24fe38af2">__UART_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:215</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a314305a14bb912531cfc3c5f87291777"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a314305a14bb912531cfc3c5f87291777">__I2C_HandleTypeDef::XferCount</a></div><div class="ttdeci">__IO uint16_t XferCount</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:196</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga19a8dd4ea04d262ec4e97b5c7a8677a5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5">TIM_CCMR1_OC2CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2CE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14918</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a3fbfe4dd664e24845dc75f5c8f43b5a3"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a3fbfe4dd664e24845dc75f5c8f43b5a3">DMA_InitTypeDef::PeriphBurst</a></div><div class="ttdeci">uint32_t PeriphBurst</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:92</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga7bef3f30c9fe267c99d5240fbf3f878c"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga7bef3f30c9fe267c99d5240fbf3f878c">__HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE()</div><div class="ttdoc">Enable the PVD Extended Interrupt Rising Trigger.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:228</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_ga0cce2af04ad903ba683515c3772abb27"><div class="ttname"><a href="group___t_i_m___clock___source.html#ga0cce2af04ad903ba683515c3772abb27">TIM_CLOCKSOURCE_ITR3</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_ITR3</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:762</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gabac48184446aea8f467483382fc6689b"><div class="ttname"><a href="group___d_m_a___error___code.html#gabac48184446aea8f467483382fc6689b">HAL_DMA_ERROR_DME</a></div><div class="ttdeci">#define HAL_DMA_ERROR_DME</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:189</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52101db4ca2c7b3003f1b16a49b2032c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c">TIM_SMCR_MSM</a></div><div class="ttdeci">#define TIM_SMCR_MSM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14720</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5b3b6ae107fc37bf18e14506298d7a55"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a></div><div class="ttdeci">#define SPI_CR1_MSTR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14048</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></div><div class="ttdoc">RCC System, AHB and APB busses clock configuration structure definition</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:79</div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_ga6abf8f9fc695b79d8781ca082dfb48bc"><div class="ttname"><a href="group___t_i_m___channel.html#ga6abf8f9fc695b79d8781ca082dfb48bc">TIM_CHANNEL_ALL</a></div><div class="ttdeci">#define TIM_CHANNEL_ALL</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:749</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:956</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga7a636a5c50887bba7270924c3eb6ef2f"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga7a636a5c50887bba7270924c3eb6ef2f">__HAL_RCC_GET_CEC_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_CEC_SOURCE()</div><div class="ttdoc">macro to get the CEC clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3095</div></div>
<div class="ttc" id="agroup___channel___c_c___state_html_ga241183326d83407f7cc7dbd292533240"><div class="ttname"><a href="group___channel___c_c___state.html#ga241183326d83407f7cc7dbd292533240">TIM_CCxN_DISABLE</a></div><div class="ttdeci">#define TIM_CCxN_DISABLE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1073</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gaf5ed92fbe83dada8ebcce64c04ef0f72"><div class="ttname"><a href="group___s_p_i___private___macros.html#gaf5ed92fbe83dada8ebcce64c04ef0f72">IS_SPI_CPHA</a></div><div class="ttdeci">#define IS_SPI_CPHA(__CPHA__)</div><div class="ttdoc">Checks if SPI Clock Phase parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:672</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga96d98c66ad9d85f00c148de99888ef19"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga96d98c66ad9d85f00c148de99888ef19">__HAL_TIM_GET_FLAG</a></div><div class="ttdeci">#define __HAL_TIM_GET_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Check whether the specified TIM interrupt flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1264</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafff10115e1adb07c00f42627cedf01e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafff10115e1adb07c00f42627cedf01e5">USART_CR2_RXINV</a></div><div class="ttdeci">#define USART_CR2_RXINV</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15623</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga8d918253e015c4a8aa07316a89f8265e"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga8d918253e015c4a8aa07316a89f8265e">IS_UART_OVERSAMPLING</a></div><div class="ttdeci">#define IS_UART_OVERSAMPLING(__SAMPLING__)</div><div class="ttdoc">Ensure that UART oversampling is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1180</div></div>
<div class="ttc" id="agroup___u_a_r_t___request___parameters_html_gaf2ee2d4b1bdcbc7772ddc0da89566936"><div class="ttname"><a href="group___u_a_r_t___request___parameters.html#gaf2ee2d4b1bdcbc7772ddc0da89566936">UART_RXDATA_FLUSH_REQUEST</a></div><div class="ttdeci">#define UART_RXDATA_FLUSH_REQUEST</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:471</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga27cc4dfb6d5e817a69c80471b87deb4b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27cc4dfb6d5e817a69c80471b87deb4b">USART_ISR_FE</a></div><div class="ttdeci">#define USART_ISR_FE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15763</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_ac4b645b1c2beb1107dbec7dae98747e1"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#ac4b645b1c2beb1107dbec7dae98747e1">__DMA_HandleTypeDef::Instance</a></div><div class="ttdeci">DMA_Stream_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:140</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga664b39d163f9f2e400aa9fe2577ffc06"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga664b39d163f9f2e400aa9fe2577ffc06">USB_OTG_DIEPTSIZ_PKTCNT</a></div><div class="ttdeci">#define USB_OTG_DIEPTSIZ_PKTCNT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18211</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a599045b20d284f94e5a367a85cad9f39"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a599045b20d284f94e5a367a85cad9f39">__SPI_HandleTypeDef::RxISR</a></div><div class="ttdeci">void(* RxISR)(struct __SPI_HandleTypeDef *hspi)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:136</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a0447bf9458caff1ad44ee7e947b1413f"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a0447bf9458caff1ad44ee7e947b1413f">__UART_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:224</div></div>
<div class="ttc" id="agroup___s_p_i___exported___functions___group1_html_ga17f583be14b22caffa6c4e56dcd035ef"><div class="ttname"><a href="group___s_p_i___exported___functions___group1.html#ga17f583be14b22caffa6c4e56dcd035ef">HAL_SPI_MspInit</a></div><div class="ttdeci">void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)</div><div class="ttdoc">SPI MSP Initialization This function configures the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_msp.c:214</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa3b7e21abc4b3e5ea1eff06eb0850441"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3b7e21abc4b3e5ea1eff06eb0850441">USB_OTG_HCINT_BBERR</a></div><div class="ttdeci">#define USB_OTG_HCINT_BBERR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18120</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a97e276bfd322a6028cbac7408cf8e610"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a97e276bfd322a6028cbac7408cf8e610">__SPI_HandleTypeDef::Instance</a></div><div class="ttdeci">SPI_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:118</div></div>
<div class="ttc" id="agroup___s_t_m32_f7xx___system___exported___variables_html_gaa3cd3e43291e81e795d642b79b6088e6"><div class="ttname"><a href="group___s_t_m32_f7xx___system___exported___variables.html#gaa3cd3e43291e81e795d642b79b6088e6">SystemCoreClock</a></div><div class="ttdeci">uint32_t SystemCoreClock</div><div class="ttdef"><b>Definition:</b> system_stm32f7xx.c:107</div></div>
<div class="ttc" id="agroup___g_p_i_o___exported___macros_html_ga27f0e1f6c38745169d74620f6a178a94"><div class="ttname"><a href="group___g_p_i_o___exported___macros.html#ga27f0e1f6c38745169d74620f6a178a94">__HAL_GPIO_EXTI_GET_IT</a></div><div class="ttdeci">#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__)</div><div class="ttdoc">Checks whether the specified EXTI line is asserted or not.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:192</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga7f53ad0eca57b7ffabcae9007b7bbfa6"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga7f53ad0eca57b7ffabcae9007b7bbfa6">IS_UART_ADVFEATURE_RXINV</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_RXINV(__RXINV__)</div><div class="ttdoc">Ensure that UART frame RX inversion setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1303</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_ac9c9b7344813ff7cc64c5f3d201afb7a"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#ac9c9b7344813ff7cc64c5f3d201afb7a">__DMA_HandleTypeDef::XferM1HalfCpltCallback</a></div><div class="ttdeci">void(* XferM1HalfCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:156</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ebce086e91feb566f223ae07d01ff57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ebce086e91feb566f223ae07d01ff57">USB_OTG_DOEPCTL_MPSIZ</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_MPSIZ</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18257</div></div>
<div class="ttc" id="agroup___u_a_r_t___error___definition_html_gaf23cb510d4dc2c8e05a45abfbf5f3457"><div class="ttname"><a href="group___u_a_r_t___error___definition.html#gaf23cb510d4dc2c8e05a45abfbf5f3457">HAL_UART_ERROR_FE</a></div><div class="ttdeci">#define HAL_UART_ERROR_FE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:310</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a99c998f37e7a88a26f22defb10a1e83a"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a99c998f37e7a88a26f22defb10a1e83a">USB_OTG_GlobalTypeDef::HNPTXSTS</a></div><div class="ttdeci">__IO uint32_t HNPTXSTS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1134</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_a142ca5a1145ba9cf4cfa557655af1c13"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a142ca5a1145ba9cf4cfa557655af1c13">DMA_Stream_TypeDef::M1AR</a></div><div class="ttdeci">__IO uint32_t M1AR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:426</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gae26c2b3961e702aeabc24d4984ebd369"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gae26c2b3961e702aeabc24d4984ebd369">__ISB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __ISB(void)</div><div class="ttdoc">Instruction Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:866</div></div>
<div class="ttc" id="agroup___u_a_r_t___state___definition_html_gabfe9c686182148f2ecd8527d31576163"><div class="ttname"><a href="group___u_a_r_t___state___definition.html#gabfe9c686182148f2ecd8527d31576163">HAL_UART_STATE_BUSY_TX</a></div><div class="ttdeci">#define HAL_UART_STATE_BUSY_TX</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:289</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_a3731d84343e65a98fdf51056a8d30321"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#a3731d84343e65a98fdf51056a8d30321">GPIO_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:52</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a4ceff1fdbf423e347c63052ca2c1d7e1"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a4ceff1fdbf423e347c63052ca2c1d7e1">RCC_ClkInitTypeDef::SYSCLKSource</a></div><div class="ttdeci">uint32_t SYSCLKSource</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:84</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html">__SPI_HandleTypeDef</a></div><div class="ttdoc">SPI handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:116</div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_ga4debbd5733190b61b2115613d4b3658b"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#ga4debbd5733190b61b2115613d4b3658b">DMA_FIFO_THRESHOLD_1QUARTERFULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_1QUARTERFULL</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:288</div></div>
<div class="ttc" id="agroup___e_x_t_i___private___constants_html_ga755405defae45017e19a17fd0279869c"><div class="ttname"><a href="group___e_x_t_i___private___constants.html#ga755405defae45017e19a17fd0279869c">EXTI_PIN_MASK</a></div><div class="ttdeci">#define EXTI_PIN_MASK</div><div class="ttdoc">EXTI bit usage.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_exti.h:191</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_gac45ce66cf33b4f324323fc3036917712"><div class="ttname"><a href="group___t_i_m___flag__definition.html#gac45ce66cf33b4f324323fc3036917712">TIM_FLAG_UPDATE</a></div><div class="ttdeci">#define TIM_FLAG_UPDATE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:720</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf993e483318ebcecffd18649de766dc6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a></div><div class="ttdeci">#define USART_CR2_STOP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15612</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gace745b2a77de9c74e19d6d029869fe5b"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gace745b2a77de9c74e19d6d029869fe5b">__HAL_RCC_GET_UART8_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_UART8_SOURCE()</div><div class="ttdoc">macro to get the UART8 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3057</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a080380e6051dd88c3a88c24aad4b10c0"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a080380e6051dd88c3a88c24aad4b10c0">__I2C_HandleTypeDef::Instance</a></div><div class="ttdeci">I2C_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:188</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html">TIM_BreakDeadTimeConfigTypeDef</a></div><div class="ttdoc">TIM Break input(s) and Dead time configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:269</div></div>
<div class="ttc" id="agroup___p_w_r_ex___exported___macro_html_ga474f22f28c87cc54df405d83852fcac1"><div class="ttname"><a href="group___p_w_r_ex___exported___macro.html#ga474f22f28c87cc54df405d83852fcac1">__HAL_PWR_CLEAR_ODRUDR_FLAG</a></div><div class="ttdeci">#define __HAL_PWR_CLEAR_ODRUDR_FLAG()</div><div class="ttdoc">Clear the Under-Drive Ready flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr_ex.h:148</div></div>
<div class="ttc" id="agroup___c_o_r_t_e_x___preemption___priority___group_html_gae6eab9140204bc938255aa148e597c45"><div class="ttname"><a href="group___c_o_r_t_e_x___preemption___priority___group.html#gae6eab9140204bc938255aa148e597c45">NVIC_PRIORITYGROUP_4</a></div><div class="ttdeci">#define NVIC_PRIORITYGROUP_4</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_cortex.h:98</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gaccf73dcde838afb32d15e578e2097607"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gaccf73dcde838afb32d15e578e2097607">__HAL_RCC_UART7_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_UART7_CONFIG(__UART7_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the UART7 clock (UART7CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3026</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a">HAL_DMA_STATE_READY</a></div><div class="ttdeci">@ HAL_DMA_STATE_READY</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:105</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group1_html_ga44d1542f9985b2243b14a41070cc41cc"><div class="ttname"><a href="group___h_a_l___exported___functions___group1.html#ga44d1542f9985b2243b14a41070cc41cc">HAL_InitTick</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)</div><div class="ttdoc">This function configures the source of the time base. The time source is configured to have 1ms time ...</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:231</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_a15338c71de82fa178c685be868e694bd"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#a15338c71de82fa178c685be868e694bd">TIM_HandleTypeDef::hdma</a></div><div class="ttdeci">DMA_HandleTypeDef * hdma[7]</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:333</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf4ecd695c1cc06335445a49780888bb1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf4ecd695c1cc06335445a49780888bb1">USB_OTG_HCINT_CHH</a></div><div class="ttdeci">#define USB_OTG_HCINT_CHH</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18099</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a7c1294e9407e69e80fe034caf35fe7ea"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7c1294e9407e69e80fe034caf35fe7ea">RCC_OscInitTypeDef::LSEState</a></div><div class="ttdeci">uint32_t LSEState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:60</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_ab21a458209f2588f49a2353c56f62625"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#ab21a458209f2588f49a2353c56f62625">SPI_InitTypeDef::CLKPhase</a></div><div class="ttdeci">uint32_t CLKPhase</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:61</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ad243ba45c86b31cb271ccfc09c920628"><div class="ttname"><a href="struct_i2_c___type_def.html#ad243ba45c86b31cb271ccfc09c920628">I2C_TypeDef::TXDR</a></div><div class="ttdeci">__IO uint32_t TXDR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:669</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html">TIM_OnePulse_InitTypeDef</a></div><div class="ttdoc">TIM One Pulse Mode Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:110</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga60f6b6c424b62ca58d3fafd8f5955e4f"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga60f6b6c424b62ca58d3fafd8f5955e4f">TIM_IT_CC2</a></div><div class="ttdeci">#define TIM_IT_CC2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:684</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html">TIM_Base_InitTypeDef</a></div><div class="ttdoc">TIM Time base Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:47</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a01d4b91dd297c4f0582a4d9179abf32f"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a01d4b91dd297c4f0582a4d9179abf32f">TIM_ClearInputConfigTypeDef::ClearInputState</a></div><div class="ttdeci">uint32_t ClearInputState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:214</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga07c7e0a09cbe9b8effd90818a2ee5241"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga07c7e0a09cbe9b8effd90818a2ee5241">PWR_CR1_FPDS</a></div><div class="ttdeci">#define PWR_CR1_FPDS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10751</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_ace3e2b76ca2fca0f4961585ed9ebecf5"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#ace3e2b76ca2fca0f4961585ed9ebecf5">TIM_OC_InitTypeDef::OCIdleState</a></div><div class="ttdeci">uint32_t OCIdleState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:98</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_adb2e52ab20ae5ae6b89532155fec99af"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#adb2e52ab20ae5ae6b89532155fec99af">__SPI_HandleTypeDef::pTxBuffPtr</a></div><div class="ttdeci">uint8_t * pTxBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:122</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a4a1547c0ed26f31108910c35d2876b83"><div class="ttname"><a href="struct_s_p_i___type_def.html#a4a1547c0ed26f31108910c35d2876b83">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint32_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:927</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6">HAL_DMA_XFER_ERROR_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_ERROR_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:130</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___bytes___w_watchdog_html_ga1e5f3b6d137856b1acc34e7dbc81ffd9"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___bytes___w_watchdog.html#ga1e5f3b6d137856b1acc34e7dbc81ffd9">OB_WWDG_SW</a></div><div class="ttdeci">#define OB_WWDG_SW</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:177</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga41b88bff3f38cec0617ce66fa5aef260"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260">TIM_CCER_CC4NP</a></div><div class="ttdeci">#define TIM_CCER_CC4NP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15078</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_a63254643e43080158d23d3bbe9d53430"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#a63254643e43080158d23d3bbe9d53430">UART_AdvFeatureInitTypeDef::DMADisableonRxError</a></div><div class="ttdeci">uint32_t DMADisableonRxError</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:114</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___type_html_ga8f0bdb21ef13bae39d5d8b6619e2df06"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06">OPTIONBYTE_RDP</a></div><div class="ttdeci">#define OPTIONBYTE_RDP</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:150</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadce130a8f74c02de0f6e2f8cb0f16b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadce130a8f74c02de0f6e2f8cb0f16b6e">TIM_CCR5_GC5C1</a></div><div class="ttdeci">#define TIM_CCR5_GC5C1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15288</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_ade59c3a547a5409da845592f30596d17"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#ade59c3a547a5409da845592f30596d17">TIM_Base_InitTypeDef::ClockDivision</a></div><div class="ttdeci">uint32_t ClockDivision</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:59</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_gaf043ba4d8f837350bfc7754a99fae5a9"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#gaf043ba4d8f837350bfc7754a99fae5a9">FLASH_FLAG_EOP</a></div><div class="ttdeci">#define FLASH_FLAG_EOP</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:116</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_gab696b28f33174d038e0bfd300c1b2a77"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#gab696b28f33174d038e0bfd300c1b2a77">UART_ADVFEATURE_NO_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_NO_INIT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:480</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7342ab16574cebf157aa885a79986812"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7342ab16574cebf157aa885a79986812">USART_CR2_MSBFIRST</a></div><div class="ttdeci">#define USART_CR2_MSBFIRST</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15632</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_ab226e7c9c672d98516c16f96ca7473f6"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ab226e7c9c672d98516c16f96ca7473f6">RCC_PeriphCLKInitTypeDef::Usart1ClockSelection</a></div><div class="ttdeci">uint32_t Usart1ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:163</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga45ab5c1d1a26d34915a53de7013f6cf6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga45ab5c1d1a26d34915a53de7013f6cf6">RCC_PLLCFGR_PLLQ_2</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ_2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:11222</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga6c66285d42fc3baf5ecaceadb54ee42a"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga6c66285d42fc3baf5ecaceadb54ee42a">IS_SPI_DIRECTION</a></div><div class="ttdeci">#define IS_SPI_DIRECTION(__MODE__)</div><div class="ttdoc">Checks if SPI Direction Mode parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:623</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_a2efa2648f7de9fbc82392ff117c390cf"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#a2efa2648f7de9fbc82392ff117c390cf">FLASH_OBProgramInitTypeDef::BootAddr1</a></div><div class="ttdeci">uint32_t BootAddr1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:95</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_gaea68155ce77e591e0c2582def061d6f0"><div class="ttname"><a href="group___t_i_m___exported___macros.html#gaea68155ce77e591e0c2582def061d6f0">__HAL_TIM_CLEAR_IT</a></div><div class="ttdeci">#define __HAL_TIM_CLEAR_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Clear the TIM interrupt pending bits.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1322</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1dcca7cc02f8f9f2adf14fdd36b36055"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1dcca7cc02f8f9f2adf14fdd36b36055">USB_OTG_HCCHAR_EPTYP</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_EPTYP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18027</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___w_r_p___state_html_ga9fc463145ab57616baa36d95523186a1"><div class="ttname"><a href="group___f_l_a_s_h_ex___w_r_p___state.html#ga9fc463145ab57616baa36d95523186a1">OB_WRPSTATE_ENABLE</a></div><div class="ttdeci">#define OB_WRPSTATE_ENABLE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:141</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga82289de330949918b037acf94fb12aef"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga82289de330949918b037acf94fb12aef">IS_UART_ADVFEATURE_MSBFIRST</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_MSBFIRST(__MSBFIRST__)</div><div class="ttdoc">Ensure that UART frame MSB first setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1351</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2faa0ef57b6622fc9f0171b13a51bfc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2faa0ef57b6622fc9f0171b13a51bfc">RCC_PLLSAICFGR_PLLSAIQ_2</a></div><div class="ttdeci">#define RCC_PLLSAICFGR_PLLSAIQ_2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:12320</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaed1a39c551b1641128f81893ff558d0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a></div><div class="ttdeci">#define USART_CR3_EIE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15651</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab240bcea196fe42725639b82a3ceac75"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab240bcea196fe42725639b82a3ceac75">USB_OTG_HFNUM_FRNUM</a></div><div class="ttdeci">#define USB_OTG_HFNUM_FRNUM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17170</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga069dfb657cf84125520ec5e4f20b8da0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga069dfb657cf84125520ec5e4f20b8da0">USB_OTG_HCINT_NAK</a></div><div class="ttdeci">#define USB_OTG_HCINT_NAK</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18108</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga0fa4dec621a59f8c07f42548cdbb7f18"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga0fa4dec621a59f8c07f42548cdbb7f18">IS_UART_STOPBITS</a></div><div class="ttdeci">#define IS_UART_STOPBITS(__STOPBITS__)</div><div class="ttdoc">Ensure that UART frame number of stop bits is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1134</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_gaaf91992131301e3fc7f2ce62fb011f6c"><div class="ttname"><a href="group___s_p_i___error___code.html#gaaf91992131301e3fc7f2ce62fb011f6c">HAL_SPI_ERROR_DMA</a></div><div class="ttdeci">#define HAL_SPI_ERROR_DMA</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:207</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga374d6807df83720c548fdea1d86d3852"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga374d6807df83720c548fdea1d86d3852">__HAL_RCC_GET_I2C2_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_I2C2_SOURCE()</div><div class="ttdoc">Macro to get the I2C2 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2851</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga2ca9240d0a7d79ca5f72b298255e73ee"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga2ca9240d0a7d79ca5f72b298255e73ee">__HAL_RCC_I2C3_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_I2C3_CONFIG(__I2C3_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the I2C3 clock (I2C3CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2861</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a21922d8e2fee659d081c4be4c500d1d4"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a21922d8e2fee659d081c4be4c500d1d4">TIM_OC_InitTypeDef::OCNPolarity</a></div><div class="ttdeci">uint32_t OCNPolarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:89</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_acb0e8a4efa46dac4a2fb1aa3d45924fd"><div class="ttname"><a href="struct_t_i_m___type_def.html#acb0e8a4efa46dac4a2fb1aa3d45924fd">TIM_TypeDef::OR</a></div><div class="ttdeci">__IO uint32_t OR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:978</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ga9c012af359987a240826f29073bbe463"><div class="ttname"><a href="group___d_m_a___exported___types.html#ga9c012af359987a240826f29073bbe463">HAL_DMA_StateTypeDef</a></div><div class="ttdeci">HAL_DMA_StateTypeDef</div><div class="ttdoc">HAL DMA State structures definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:102</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada09feb1bab1c32b35afd27b9316958051">HAL_DMA_XFER_M1CPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_M1CPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:128</div></div>
<div class="ttc" id="agroup___u_a_r_t___flags_html_ga69afec3b174a6b5969e71ea25d973958"><div class="ttname"><a href="group___u_a_r_t___flags.html#ga69afec3b174a6b5969e71ea25d973958">UART_FLAG_RTOF</a></div><div class="ttdeci">#define UART_FLAG_RTOF</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:664</div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_gae1e4ba12bae8440421e6672795d71223"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#gae1e4ba12bae8440421e6672795d71223">DMA_FIFO_THRESHOLD_3QUARTERSFULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_3QUARTERSFULL</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:290</div></div>
<div class="ttc" id="agroup___h_a_l__mode__structure__definition_html_ggabcbb7b844f2ffd63c4e530c117882062a1eea98660a170dd7b191c9dfe46da6d2"><div class="ttname"><a href="group___h_a_l__mode__structure__definition.html#ggabcbb7b844f2ffd63c4e530c117882062a1eea98660a170dd7b191c9dfe46da6d2">HAL_I2C_MODE_MASTER</a></div><div class="ttdeci">@ HAL_I2C_MODE_MASTER</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:151</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac2e68a660d9830fa1e965482b9befbb9">HAL_DMA_XFER_M1HALFCPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_M1HALFCPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:129</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga568a15495a9e2a9d230474b9e8bcc8e4"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga568a15495a9e2a9d230474b9e8bcc8e4">__HAL_UART_SEND_REQ</a></div><div class="ttdeci">#define __HAL_UART_SEND_REQ(__HANDLE__, __REQ__)</div><div class="ttdoc">Set a specific UART request flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:987</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gafbe8b2bd9ce2128de6cdc08ccde7e8ad"><div class="ttname"><a href="group___d_m_a___exported___types.html#gafbe8b2bd9ce2128de6cdc08ccde7e8ad">HAL_DMA_CallbackIDTypeDef</a></div><div class="ttdeci">HAL_DMA_CallbackIDTypeDef</div><div class="ttdoc">HAL DMA Error Code structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:124</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga8acf6b6648717b7192439f1b426321a4"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga8acf6b6648717b7192439f1b426321a4">IS_UART_ASSERTIONTIME</a></div><div class="ttdeci">#define IS_UART_ASSERTIONTIME(__TIME__)</div><div class="ttdoc">Check UART assertion time.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1121</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe1d65156f846dcecac479a451b5109e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe1d65156f846dcecac479a451b5109e">USB_OTG_HCINT_STALL</a></div><div class="ttdeci">#define USB_OTG_HCINT_STALL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18105</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_ga53543cb5bd961dbc612e919d0558eea4"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#ga53543cb5bd961dbc612e919d0558eea4">HAL_FLASH_ERROR_ERS</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_ERS</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:91</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga351a8f27975e0af87f4bb37a4feaa636"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga351a8f27975e0af87f4bb37a4feaa636">TIM_IT_BREAK</a></div><div class="ttdeci">#define TIM_IT_BREAK</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:689</div></div>
<div class="ttc" id="agroup___u_a_r_t_ex___private___macros_html_gaa4cf2a15ad7ae46e2905debeef35a908"><div class="ttname"><a href="group___u_a_r_t_ex___private___macros.html#gaa4cf2a15ad7ae46e2905debeef35a908">IS_UART_ADDRESSLENGTH_DETECT</a></div><div class="ttdeci">#define IS_UART_ADDRESSLENGTH_DETECT(__ADDRESS__)</div><div class="ttdoc">Ensure that UART wake-up address length is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart_ex.h:402</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8dc32ee35e426332598db98b5e0b230b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8dc32ee35e426332598db98b5e0b230b">RCC_PLLI2SCFGR_PLLI2SN_7</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SN_7</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:12276</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a9e8853f17e85393a869aa2ecb315f030"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a9e8853f17e85393a869aa2ecb315f030">TIM_OnePulse_InitTypeDef::ICSelection</a></div><div class="ttdeci">uint32_t ICSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:136</div></div>
<div class="ttc" id="agroup___s_t_m32_f7xx___h_a_l___driver_html_gacf6d2ea84df5f2b705676584ae00707a"><div class="ttname"><a href="group___s_t_m32_f7xx___h_a_l___driver.html#gacf6d2ea84df5f2b705676584ae00707a">EXTI_ConfigTypeDef::Trigger</a></div><div class="ttdeci">uint32_t Trigger</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_exti.h:68</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gab0f67736ba0c44c47e38b83ceedd3c17"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gab0f67736ba0c44c47e38b83ceedd3c17">__HAL_RCC_SDMMC1_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_SDMMC1_CONFIG(__SDMMC1_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the SDMMC1 clock (SDMMC1CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3121</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga50a243e317b9a70781b02758d45b05ee"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga50a243e317b9a70781b02758d45b05ee">SCB_SCR_SLEEPONEXIT_Msk</a></div><div class="ttdeci">#define SCB_SCR_SLEEPONEXIT_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:496</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5a28ddd62304e263536ff9b5cd855ff5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a28ddd62304e263536ff9b5cd855ff5">USB_OTG_HPRT_PSPD</a></div><div class="ttdeci">#define USB_OTG_HPRT_PSPD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17910</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1f9ab2e93a0b9b70d33812bcc5e920c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1f9ab2e93a0b9b70d33812bcc5e920c1">RCC_CR_HSITRIM_4</a></div><div class="ttdeci">#define RCC_CR_HSITRIM_4</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:11140</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga39da7549976e5a5c91deff40e6044f03"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39da7549976e5a5c91deff40e6044f03">USART_ISR_RXNE</a></div><div class="ttdeci">#define USART_ISR_RXNE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15775</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga6632a1fbc809f6f6dedde0d36cbaa3c9"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga6632a1fbc809f6f6dedde0d36cbaa3c9">__HAL_RCC_GET_I2C4_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_I2C4_SOURCE()</div><div class="ttdoc">macro to get the I2C4 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2889</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a0876a1b344524bbdbd984be1c3b07a10"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a0876a1b344524bbdbd984be1c3b07a10">__SPI_HandleTypeDef::hdmarx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmarx</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:142</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_afdedbb0ffa1d4bc145a01434d4794c92"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#afdedbb0ffa1d4bc145a01434d4794c92">__UART_HandleTypeDef::hdmatx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmatx</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:211</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___functions___group1_html_ga0e553b32211877322f949b14801bbfa7"><div class="ttname"><a href="group___u_a_r_t___exported___functions___group1.html#ga0e553b32211877322f949b14801bbfa7">HAL_UART_MspInit</a></div><div class="ttdeci">void HAL_UART_MspInit(UART_HandleTypeDef *huart)</div><div class="ttdoc">UART MSP Initialization This function configures the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_msp.c:541</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga276fd2250d2b085b73ef51cb4c099d24"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24">TIM_CCMR2_OC3PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3PE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14962</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a556b7137d041aceed3e45c87cbfb39cd"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a556b7137d041aceed3e45c87cbfb39cd">TIM_OC_InitTypeDef::OCPolarity</a></div><div class="ttdeci">uint32_t OCPolarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:86</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae1f1b53b09336e82958755747853a753"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae1f1b53b09336e82958755747853a753">USART_CR3_DDRE</a></div><div class="ttdeci">#define USART_CR3_DDRE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15690</div></div>
<div class="ttc" id="astruct_t_i_m___master_config_type_def_html"><div class="ttname"><a href="struct_t_i_m___master_config_type_def.html">TIM_MasterConfigTypeDef</a></div><div class="ttdoc">TIM Master configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:231</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_ga33008f2ad5085cd4158dd260fb2d124d"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#ga33008f2ad5085cd4158dd260fb2d124d">HAL_FLASH_ERROR_RD</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_RD</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:96</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga4295a61b0afe152975609cedb9034fdc"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga4295a61b0afe152975609cedb9034fdc">IS_UART_ADVFEATURE_TXINV</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_TXINV(__TXINV__)</div><div class="ttdoc">Ensure that UART frame TX inversion setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1295</div></div>
<div class="ttc" id="agroup___u_a_r_t___parity_html_ga270dea6e1a92dd83fe58802450bdd60c"><div class="ttname"><a href="group___u_a_r_t___parity.html#ga270dea6e1a92dd83fe58802450bdd60c">UART_PARITY_NONE</a></div><div class="ttdeci">#define UART_PARITY_NONE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:336</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae99763414b3c2f11fcfecb1f93eb6701"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">SPI_I2SCFGR_I2SMOD</a></div><div class="ttdeci">#define SPI_I2SCFGR_I2SMOD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14217</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_aa1bf7132c974a10589d6574d50465256"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#aa1bf7132c974a10589d6574d50465256">GPIO_InitTypeDef::Alternate</a></div><div class="ttdeci">uint32_t Alternate</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:61</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gadc2ad93cdc6d8f138f455a2fb671a211"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gadc2ad93cdc6d8f138f455a2fb671a211">USART_CR2_TXINV</a></div><div class="ttdeci">#define USART_CR2_TXINV</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15626</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga09c7d19477a091689f50bd0ef5b6a3d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09c7d19477a091689f50bd0ef5b6a3d8">USART_ISR_NE</a></div><div class="ttdeci">#define USART_ISR_NE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15766</div></div>
<div class="ttc" id="agroup___h_a_l__mode__structure__definition_html_ggabcbb7b844f2ffd63c4e530c117882062a817358d19d278261f2047a5ec8ec6b53"><div class="ttname"><a href="group___h_a_l__mode__structure__definition.html#ggabcbb7b844f2ffd63c4e530c117882062a817358d19d278261f2047a5ec8ec6b53">HAL_I2C_MODE_SLAVE</a></div><div class="ttdeci">@ HAL_I2C_MODE_SLAVE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:152</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga261292a3a7ca1f767915b2e2ec3a7806"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga261292a3a7ca1f767915b2e2ec3a7806">SYSCFG_CMPCR_CMP_PD</a></div><div class="ttdeci">#define SYSCFG_CMPCR_CMP_PD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14594</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga2977135bbea35b786805eea640d1c884"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga2977135bbea35b786805eea640d1c884">__HAL_PWR_GET_FLAG</a></div><div class="ttdeci">#define __HAL_PWR_GET_FLAG(__FLAG__)</div><div class="ttdoc">Check PWR flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:191</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_gaef355af8eab251ae2a19ee164ad81c37"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#gaef355af8eab251ae2a19ee164ad81c37">HAL_I2C_StateTypeDef</a></div><div class="ttdeci">HAL_I2C_StateTypeDef</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:108</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a6d2e06a970e30aaf4f8a6091e443eecf"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a6d2e06a970e30aaf4f8a6091e443eecf">TIM_ClearInputConfigTypeDef::ClearInputFilter</a></div><div class="ttdeci">uint32_t ClearInputFilter</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:222</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a3421cd62d9e34c4a5ff1706916c8ae7a"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a3421cd62d9e34c4a5ff1706916c8ae7a">__I2C_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_I2C_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:211</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gacd96c53beeaff8f603fcda425eb295de"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gacd96c53beeaff8f603fcda425eb295de">SysTick</a></div><div class="ttdeci">#define SysTick</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1123</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a08da65a7dcf29461768f246f37531cf5"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08da65a7dcf29461768f246f37531cf5">RCC_PeriphCLKInitTypeDef::PLLSAIDivQ</a></div><div class="ttdeci">uint32_t PLLSAIDivQ</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:141</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a96922c7ff9e589ebd9611fc4ab730454"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a96922c7ff9e589ebd9611fc4ab730454">SPI_InitTypeDef::CLKPolarity</a></div><div class="ttdeci">uint32_t CLKPolarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:58</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1aa54ddf87a4b339881a8d5368ec80eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb">TIM_CCMR1_OC1PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1PE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14881</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_ga6c88becbe528c542156bc201622efba2"><div class="ttname"><a href="group___s_p_i___exported___macros.html#ga6c88becbe528c542156bc201622efba2">__HAL_SPI_CLEAR_MODFFLAG</a></div><div class="ttdeci">#define __HAL_SPI_CLEAR_MODFFLAG(__HANDLE__)</div><div class="ttdoc">Clear the SPI MODF pending flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:504</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga8c0fc64b4ab3fbb914788d1f5731f28e"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga8c0fc64b4ab3fbb914788d1f5731f28e">__HAL_RCC_GET_UART5_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_UART5_SOURCE()</div><div class="ttdoc">macro to get the UART5 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2994</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac5ea132b2710076fcc0ef9ebaffe7e1e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac5ea132b2710076fcc0ef9ebaffe7e1e">USB_OTG_DIEPCTL_SD0PID_SEVNFRM</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_SD0PID_SEVNFRM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17995</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf8de82702acc1034f6061ed9d70ec67f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf8de82702acc1034f6061ed9d70ec67f">PWR_CR1_PLS</a></div><div class="ttdeci">#define PWR_CR1_PLS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10718</div></div>
<div class="ttc" id="agroup___g_p_i_o__mode__define_html_ga2f91757829f6e9505ec386b840941929"><div class="ttname"><a href="group___g_p_i_o__mode__define.html#ga2f91757829f6e9505ec386b840941929">GPIO_MODE_OUTPUT_OD</a></div><div class="ttdeci">#define GPIO_MODE_OUTPUT_OD</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:121</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga769146db660b832f3ef26f892b567bd4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4">TIM_CR2_OIS2N</a></div><div class="ttdeci">#define TIM_CR2_OIS2N</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14691</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae8b909ca659271857d9f3fcc817d8a4a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae8b909ca659271857d9f3fcc817d8a4a">USB_OTG_HCINT_AHBERR</a></div><div class="ttdeci">#define USB_OTG_HCINT_AHBERR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18102</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6bdc2e80e4545996ecb5901915d13e28"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6bdc2e80e4545996ecb5901915d13e28">USART_CR1_DEAT</a></div><div class="ttdeci">#define USART_CR1_DEAT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15570</div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___idle___state_html_ga56505fe4142096454f1da97683ce8bc2"><div class="ttname"><a href="group___t_i_m___output___compare___idle___state.html#ga56505fe4142096454f1da97683ce8bc2">TIM_OCIDLESTATE_RESET</a></div><div class="ttdeci">#define TIM_OCIDLESTATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:604</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad974d7c91edf6f1bd47e892b3b6f7565"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565">TIM_CR2_OIS3</a></div><div class="ttdeci">#define TIM_CR2_OIS3</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14694</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gaec0b9b20a99feaf35a2b072485b82b83"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gaec0b9b20a99feaf35a2b072485b82b83">__HAL_RCC_GET_SDMMC1_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SDMMC1_SOURCE()</div><div class="ttdoc">macro to get the SDMMC1 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3129</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga4d69943bc4716743c78e3194e259097e"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga4d69943bc4716743c78e3194e259097e">__HAL_TIM_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_TIM_ENABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Enable the specified TIM interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1194</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_gafa1433e0ca2366478928c04244310d44"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#gafa1433e0ca2366478928c04244310d44">HAL_FLASH_ERROR_OPERATION</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_OPERATION</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:95</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a9dafc8b03e8497203a8bb395db865328"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9dafc8b03e8497203a8bb395db865328">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:958</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9317192d013659f6d1708faeeda26922"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9317192d013659f6d1708faeeda26922">TIM_CCMR3_OC5CE</a></div><div class="ttdeci">#define TIM_CCMR3_OC5CE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15261</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gac12f70a6d677938196f8d8a64d0c743e"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gac12f70a6d677938196f8d8a64d0c743e">__HAL_RCC_GET_SAI2_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SAI2_SOURCE()</div><div class="ttdoc">Macro to get the SAI2 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2783</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gad91bec43fbbaa25cec138ef8fcfbdad5"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gad91bec43fbbaa25cec138ef8fcfbdad5">IS_UART_ADVFEATURE_INIT</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_INIT(__INIT__)</div><div class="ttdoc">Ensure that UART advanced features initialization is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1280</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a4c4203c5ed779ac86fb793bb9d628e55"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a4c4203c5ed779ac86fb793bb9d628e55">TIM_OC_InitTypeDef::OCFastMode</a></div><div class="ttdeci">uint32_t OCFastMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:93</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga15bf2269500dc97e137315f44aa015c9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a></div><div class="ttdeci">#define RCC_CFGR_SWS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:11246</div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___source___status_html_ga4f05019ec09da478d084f44dbaad7d6d"><div class="ttname"><a href="group___r_c_c___system___clock___source___status.html#ga4f05019ec09da478d084f44dbaad7d6d">RCC_SYSCLKSOURCE_STATUS_PLLCLK</a></div><div class="ttdeci">#define RCC_SYSCLKSOURCE_STATUS_PLLCLK</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:216</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group1_html_gaa2d4540edcb9dacec34edb77f3455bf0"><div class="ttname"><a href="group___h_a_l___exported___functions___group1.html#gaa2d4540edcb9dacec34edb77f3455bf0">HAL_MspDeInit</a></div><div class="ttdeci">void HAL_MspDeInit(void)</div><div class="ttdoc">DeInitializes the MSP.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:208</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga6cf6a5b8881ff36ed4316a29bbfb5b79"><div class="ttname"><a href="group___d_m_a___error___code.html#ga6cf6a5b8881ff36ed4316a29bbfb5b79">HAL_DMA_ERROR_TIMEOUT</a></div><div class="ttdeci">#define HAL_DMA_ERROR_TIMEOUT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:190</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_gafd2fb1991911b82d75556eafe228ef90"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#gafd2fb1991911b82d75556eafe228ef90">UART_ADVFEATURE_DMADISABLEONERROR_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_DMADISABLEONERROR_INIT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:486</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gaf084424fa1f69bea36a1c44899d83d17"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gaf084424fa1f69bea36a1c44899d83d17">SCB_SHCSR_MEMFAULTENA_Msk</a></div><div class="ttdeci">#define SCB_SHCSR_MEMFAULTENA_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mml.h:694</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_aa2d3a6b0c4e10ac20882b4a37799ced1"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#aa2d3a6b0c4e10ac20882b4a37799ced1">GPIO_InitTypeDef::Pull</a></div><div class="ttdeci">uint32_t Pull</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:55</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_gad9f62b6567543610f667bce580550662"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#gad9f62b6567543610f667bce580550662">HAL_FLASH_ERROR_PGA</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_PGA</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:93</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html">TIM_ClearInputConfigTypeDef</a></div><div class="ttdoc">TIM Clear Input Configuration Handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:212</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_ae8269169fcbdc2ecb580208d99c2f89f"><div class="ttname"><a href="struct_i2_c___type_def.html#ae8269169fcbdc2ecb580208d99c2f89f">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint32_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:661</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___sys_tick_html_ga95bb984266ca764024836a870238a027"><div class="ttname"><a href="group___c_m_s_i_s___sys_tick.html#ga95bb984266ca764024836a870238a027">SysTick_CTRL_TICKINT_Msk</a></div><div class="ttdeci">#define SysTick_CTRL_TICKINT_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:574</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_ga792f73196a8e7424655592097d7a3fd5"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#ga792f73196a8e7424655592097d7a3fd5">TIM_DMA_CC2</a></div><div class="ttdeci">#define TIM_DMA_CC2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:708</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a9759b676141bec799cdab94c3e08e6e4"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a9759b676141bec799cdab94c3e08e6e4">__DMA_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_DMA_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:146</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_gad36059641057f824516303ea92734e6f"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#gad36059641057f824516303ea92734e6f">__HAL_FLASH_PREFETCH_BUFFER_ENABLE</a></div><div class="ttdeci">#define __HAL_FLASH_PREFETCH_BUFFER_ENABLE()</div><div class="ttdoc">Enable the FLASH prefetch buffer.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:222</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0df4b12cec2263d6acec32015035fe54"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0df4b12cec2263d6acec32015035fe54">RCC_PLLCFGR_PLLN_7</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_7</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:11203</div></div>
<div class="ttc" id="agroup___d_m_a_html_gae3feef5ea50ff13a6a5b98cb353c87b0"><div class="ttname"><a href="group___d_m_a.html#gae3feef5ea50ff13a6a5b98cb353c87b0">__HAL_DMA_GET_TC_FLAG_INDEX</a></div><div class="ttdeci">#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__)</div><div class="ttdoc">Return the current DMA Stream transfer complete flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:408</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html_a13bac8f9a1ba504a265b44345ecf4d2b"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html#a13bac8f9a1ba504a265b44345ecf4d2b">FLASH_EraseInitTypeDef::Sector</a></div><div class="ttdeci">uint32_t Sector</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:57</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga32d9931c3638779af7042d901a01aabf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga32d9931c3638779af7042d901a01aabf">RCC_PLLI2SCFGR_PLLI2SN_6</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SN_6</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:12275</div></div>
<div class="ttc" id="agroup___u_a_r_t___request___parameters_html_gadd5f511803928fd042f7fc6ef99f9cfb"><div class="ttname"><a href="group___u_a_r_t___request___parameters.html#gadd5f511803928fd042f7fc6ef99f9cfb">UART_MUTE_MODE_REQUEST</a></div><div class="ttdeci">#define UART_MUTE_MODE_REQUEST</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:470</div></div>
<div class="ttc" id="agroup___r_c_c_ex___force___release___peripheral___reset_html_gae82cd541f933be46ec8d6c3ea50d402c"><div class="ttname"><a href="group___r_c_c_ex___force___release___peripheral___reset.html#gae82cd541f933be46ec8d6c3ea50d402c">__HAL_RCC_AHB2_FORCE_RESET</a></div><div class="ttdeci">#define __HAL_RCC_AHB2_FORCE_RESET()</div><div class="ttdoc">Force or release AHB2 peripheral reset.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:1776</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___error___code_html_ga27e871d85f9311272098315bc3723075"><div class="ttname"><a href="group___f_l_a_s_h___error___code.html#ga27e871d85f9311272098315bc3723075">HAL_FLASH_ERROR_WRP</a></div><div class="ttdeci">#define HAL_FLASH_ERROR_WRP</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:94</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a4378cb66c15ac382d50a6886d7e04241"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a4378cb66c15ac382d50a6886d7e04241">__UART_HandleTypeDef::Mask</a></div><div class="ttdeci">uint16_t Mask</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:205</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1941f1f21a820b12a72299a33d60328d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1941f1f21a820b12a72299a33d60328d">PWR_CR1_PVDE</a></div><div class="ttdeci">#define PWR_CR1_PVDE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10715</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8bcbbaf564cb68e3afed79c3cd34aa1f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8bcbbaf564cb68e3afed79c3cd34aa1f">I2C_CR2_NACK</a></div><div class="ttdeci">#define I2C_CR2_NACK</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10186</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa3647bba98a8f2c2234aadb2f9441874"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa3647bba98a8f2c2234aadb2f9441874">USB_OTG_HCINTMSK_XFRCM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_XFRCM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18172</div></div>
<div class="ttc" id="agroup___p_w_r_ex___exported___macro_html_gaa6904ae4fd3b27e546a1a9ca86fd0325"><div class="ttname"><a href="group___p_w_r_ex___exported___macro.html#gaa6904ae4fd3b27e546a1a9ca86fd0325">__HAL_PWR_OVERDRIVE_ENABLE</a></div><div class="ttdeci">#define __HAL_PWR_OVERDRIVE_ENABLE()</div><div class="ttdoc">Macros to enable or disable the Over drive mode.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr_ex.h:112</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_ga13fa137a911f02a2f94fb9fb0762a340"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#ga13fa137a911f02a2f94fb9fb0762a340">__HAL_FLASH_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_FLASH_ENABLE_IT(__INTERRUPT__)</div><div class="ttdoc">Enable the specified FLASH interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:259</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2000c42015289291da1c58fe27800d64"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2000c42015289291da1c58fe27800d64">USART_CR3_DEP</a></div><div class="ttdeci">#define USART_CR3_DEP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15696</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggae0994cf5970e56ca4903e9151f40010ca28011b79e60b74a6c55947c505c51cbc">HAL_TIM_STATE_RESET</a></div><div class="ttdeci">@ HAL_TIM_STATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:300</div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__direct__mode_html_ga18709570bed6b9112520701c482fbe4b"><div class="ttname"><a href="group___d_m_a___f_i_f_o__direct__mode.html#ga18709570bed6b9112520701c482fbe4b">DMA_FIFOMODE_ENABLE</a></div><div class="ttdeci">#define DMA_FIFOMODE_ENABLE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:279</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a3b693f9fad7d2feed3103b296e8960a8"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a3b693f9fad7d2feed3103b296e8960a8">__UART_HandleTypeDef::pRxBuffPtr</a></div><div class="ttdeci">uint8_t * pRxBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:199</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a640bb2017f3d6c58937c9cc8f0c866c2"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a640bb2017f3d6c58937c9cc8f0c866c2">__UART_HandleTypeDef::TxXferCount</a></div><div class="ttdeci">__IO uint16_t TxXferCount</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:197</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7bddf80c972ba78461b0650b6ee34cc5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7bddf80c972ba78461b0650b6ee34cc5">RCC_DCKCFGR1_SAI1SEL_1</a></div><div class="ttdeci">#define RCC_DCKCFGR1_SAI1SEL_1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:12362</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga84ae4b045c45d49d96b2b02e2dc516b6"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga84ae4b045c45d49d96b2b02e2dc516b6">HAL_SuspendTick</a></div><div class="ttdeci">void HAL_SuspendTick(void)</div><div class="ttdoc">Suspend Tick increment.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:393</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a6ecd5cb63b85c381bd67dc90dd4f573a"><div class="ttname"><a href="struct_s_p_i___type_def.html#a6ecd5cb63b85c381bd67dc90dd4f573a">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:920</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggad957348fe227e5cb75b70be026c5ae81ab9335bad77171144c2994f1554ce3901"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81ab9335bad77171144c2994f1554ce3901">UART_CLOCKSOURCE_LSE</a></div><div class="ttdeci">@ UART_CLOCKSOURCE_LSE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:178</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab641d285c79ab1b54c1d0c615afe87f5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab641d285c79ab1b54c1d0c615afe87f5">USB_OTG_GINTMSK_WUIM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_WUIM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17575</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_af42684decd26b1c5d49a529fcf99be30"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#af42684decd26b1c5d49a529fcf99be30">__DMA_HandleTypeDef::Parent</a></div><div class="ttdeci">void * Parent</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:148</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga2c93dcee35e5983d74f1000de7c042d5"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga2c93dcee35e5983d74f1000de7c042d5">HAL_DBGMCU_DisableDBGStopMode</a></div><div class="ttdeci">void HAL_DBGMCU_DisableDBGStopMode(void)</div><div class="ttdoc">Disable the Debug Module during STOP mode.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:500</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga6a5e653e0e06a04151b74eb1a5f96eb6"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga6a5e653e0e06a04151b74eb1a5f96eb6">__HAL_TIM_DISABLE</a></div><div class="ttdeci">#define __HAL_TIM_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the TIM peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1144</div></div>
<div class="ttc" id="agroup___g_p_i_o__mode__define_html_ga282b9fd37c8ef31daba314ffae6bf023"><div class="ttname"><a href="group___g_p_i_o__mode__define.html#ga282b9fd37c8ef31daba314ffae6bf023">GPIO_MODE_AF_OD</a></div><div class="ttdeci">#define GPIO_MODE_AF_OD</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:123</div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___configuration_html_gaaf196a2df41b0bcbc32745c2b218e696"><div class="ttname"><a href="group___r_c_c___p_l_l___configuration.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLL_ENABLE()</div><div class="ttdoc">Macros to enable or disable the main PLL.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:885</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a2031adb7b4c32fe58dc9b73cfa69b908"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a2031adb7b4c32fe58dc9b73cfa69b908">RCC_PeriphCLKInitTypeDef::Usart6ClockSelection</a></div><div class="ttdeci">uint32_t Usart6ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:178</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga31d67e905bc62e3142179dc4bbf8ba64"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga31d67e905bc62e3142179dc4bbf8ba64">__HAL_TIM_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_TIM_DISABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Disable the specified TIM interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1210</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_ga9cae242f1c51b31839ffc5bc007c82a7"><div class="ttname"><a href="group___t_i_m___flag__definition.html#ga9cae242f1c51b31839ffc5bc007c82a7">TIM_FLAG_CC2</a></div><div class="ttdeci">#define TIM_FLAG_CC2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:722</div></div>
<div class="ttc" id="agroup___g_p_i_o___exported___macros_html_ga2a086506eec826f49b200fba64beb9f1"><div class="ttname"><a href="group___g_p_i_o___exported___macros.html#ga2a086506eec826f49b200fba64beb9f1">__HAL_GPIO_EXTI_CLEAR_IT</a></div><div class="ttdeci">#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__)</div><div class="ttdoc">Clears the EXTI's line pending bits.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:200</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga93900b3ef3f87ef924eb887279a434b4"><div class="ttname"><a href="group___d_m_a.html#ga93900b3ef3f87ef924eb887279a434b4">__HAL_DMA_ENABLE</a></div><div class="ttdeci">#define __HAL_DMA_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the specified DMA Stream.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:392</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a37bc0a680d53458bf4c42ebb277b0c2c"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a37bc0a680d53458bf4c42ebb277b0c2c">TIM_OnePulse_InitTypeDef::OCNIdleState</a></div><div class="ttdeci">uint32_t OCNIdleState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:129</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_abdaf3ccbfa4ef68cc81fd32f29baa678"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#abdaf3ccbfa4ef68cc81fd32f29baa678">SPI_InitTypeDef::CRCPolynomial</a></div><div class="ttdeci">uint32_t CRCPolynomial</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:83</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2148059ec3e6a804d102ed9964c9a005"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2148059ec3e6a804d102ed9964c9a005">USB_OTG_GUSBCFG_PHYSEL</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_PHYSEL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17223</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4e347921b96b8435ec2ef6cc9b3470d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4e347921b96b8435ec2ef6cc9b3470d8">USB_OTG_DOEPCTL_EPTYP</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_EPTYP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18272</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a2b69dfec4b8ab52d649a71d141892691"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2b69dfec4b8ab52d649a71d141892691">RCC_PLLInitTypeDef::PLLQ</a></div><div class="ttdeci">uint32_t PLLQ</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:64</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8e87febbcda52c3b0b4679ce4fc10aae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8e87febbcda52c3b0b4679ce4fc10aae">USB_OTG_DCTL_RWUSIG</a></div><div class="ttdeci">#define USB_OTG_DCTL_RWUSIG</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17129</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae874b1d1b15b4ada193bab411634a37a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae874b1d1b15b4ada193bab411634a37a">USB_OTG_DIEPCTL_SODDFRM</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_SODDFRM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17998</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_a16d0c02a8f35426360a64c0706656e35"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#a16d0c02a8f35426360a64c0706656e35">TIM_Base_InitTypeDef::CounterMode</a></div><div class="ttdeci">uint32_t CounterMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:52</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaea3470d78914a470f9aba4367f7609d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaea3470d78914a470f9aba4367f7609d">USB_OTG_GINTSTS_HPRTINT</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_HPRTINT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17468</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a3792cb34cedb0e2ab204e41b53ef75ad"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a3792cb34cedb0e2ab204e41b53ef75ad">__DMA_HandleTypeDef::Init</a></div><div class="ttdeci">DMA_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:142</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga8e3c348af57cf973277018958fccfed9"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga8e3c348af57cf973277018958fccfed9">IS_SPI_TIMODE</a></div><div class="ttdeci">#define IS_SPI_TIMODE(__MODE__)</div><div class="ttdoc">Checks if SPI TI mode parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:719</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5454de5709c0e68a0068f9f5d39e5674"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5454de5709c0e68a0068f9f5d39e5674">I2C_CR2_ADD10</a></div><div class="ttdeci">#define I2C_CR2_ADD10</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10174</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_gaa537e44d74ce35ff5bfef80edf03f895"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#gaa537e44d74ce35ff5bfef80edf03f895">__HAL_FLASH_GET_LATENCY</a></div><div class="ttdeci">#define __HAL_FLASH_GET_LATENCY()</div><div class="ttdoc">Get the FLASH Latency.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:216</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_ab1e4b0752d88c04081e3ff2fea6aa52e"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#ab1e4b0752d88c04081e3ff2fea6aa52e">TIM_Encoder_InitTypeDef::EncoderMode</a></div><div class="ttdeci">uint32_t EncoderMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:166</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a4f1fbf6d60812c3194e9ee8a05f5cfa6"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a4f1fbf6d60812c3194e9ee8a05f5cfa6">TIM_OnePulse_InitTypeDef::Pulse</a></div><div class="ttdeci">uint32_t Pulse</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:115</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gaee43ee42a5b1ba061322ab0763c6ef4f"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gaee43ee42a5b1ba061322ab0763c6ef4f">IS_UART_RECEIVER_TIMEOUT_VALUE</a></div><div class="ttdeci">#define IS_UART_RECEIVER_TIMEOUT_VALUE(__TIMEOUTVALUE__)</div><div class="ttdoc">Check the receiver timeout value.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1214</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_s_a_i_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html">RCC_PLLSAIInitTypeDef</a></div><div class="ttdoc">PLLSAI Clock structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:101</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga2a59d733248c7e8f36c2c6abd1dd2bb4"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga2a59d733248c7e8f36c2c6abd1dd2bb4">__HAL_RCC_LPTIM1_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the LPTIM1 clock (LPTIM1CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3068</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga91d2925bf5e1d3dad19e77d620591ae0"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga91d2925bf5e1d3dad19e77d620591ae0">__HAL_RCC_GET_UART4_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_UART4_SOURCE()</div><div class="ttdoc">macro to get the UART4 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2973</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga46b9ace9572bb6ec977594c8b4b0825f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga46b9ace9572bb6ec977594c8b4b0825f">USB_OTG_GAHBCFG_DMAEN</a></div><div class="ttdeci">#define USB_OTG_GAHBCFG_DMAEN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17206</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga303898c1943aede8d1ed6b9f259b9d0c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga303898c1943aede8d1ed6b9f259b9d0c">USB_OTG_HCCHAR_EPDIR</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_EPDIR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18020</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad2a4ce33e0e644c9439c9cce59b2edfa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad2a4ce33e0e644c9439c9cce59b2edfa">USB_OTG_DIEPCTL_TXFNUM</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_TXFNUM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17982</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3e951cd3f6593e321cf79b662a1deaaa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa">TIM_CCMR2_OC4PE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4PE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14989</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12">HAL_DMA_XFER_CPLT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_CPLT_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:126</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a883e69dec14d8bde9914906be1b04ad7"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a883e69dec14d8bde9914906be1b04ad7">TIM_OnePulse_InitTypeDef::ICFilter</a></div><div class="ttdeci">uint32_t ICFilter</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:139</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a0145b5d0e074fa8e2e185ecf2c4a15ca"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a0145b5d0e074fa8e2e185ecf2c4a15ca">DMA_InitTypeDef::Direction</a></div><div class="ttdeci">uint32_t Direction</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:54</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a6fb78f4a978a36032cdeac93ac3c9c8b"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a6fb78f4a978a36032cdeac93ac3c9c8b">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:633</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaddfba8f0f4b9b772986a0d214dcced39"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaddfba8f0f4b9b772986a0d214dcced39">RCC_PLLCFGR_PLLN_6</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN_6</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:11202</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf281bb6b61c559e8b068ab32114572af"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf281bb6b61c559e8b068ab32114572af">USB_OTG_HCINTMSK_AHBERR</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_AHBERR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18178</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a4d1171e9a61538424b8ef1f2571986d0"><div class="ttname"><a href="struct_t_i_m___type_def.html#a4d1171e9a61538424b8ef1f2571986d0">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint32_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:972</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_ga16d2d73c2b16004499ae8d492e71fd4e"><div class="ttname"><a href="group___s_p_i___exported___macros.html#ga16d2d73c2b16004499ae8d492e71fd4e">__HAL_SPI_ENABLE</a></div><div class="ttdeci">#define __HAL_SPI_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the SPI peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:542</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_af110cc02c840207930e3c0e5de5d7dc4"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#af110cc02c840207930e3c0e5de5d7dc4">DMA_InitTypeDef::Priority</a></div><div class="ttdeci">uint32_t Priority</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:75</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html_a08e8f098cb51159344135bab57d82d85"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html#a08e8f098cb51159344135bab57d82d85">TIM_HallSensor_InitTypeDef::IC1Polarity</a></div><div class="ttdeci">uint32_t IC1Polarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim_ex.h:50</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga90e36ab9a2478f1c6066432e230845a2"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga90e36ab9a2478f1c6066432e230845a2">__HAL_RCC_I2C1_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the I2C1 clock (I2C1CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2823</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_aa329d2b83700bfe0de99708eb3f7a465"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#aa329d2b83700bfe0de99708eb3f7a465">UART_AdvFeatureInitTypeDef::AutoBaudRateEnable</a></div><div class="ttdeci">uint32_t AutoBaudRateEnable</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:117</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_aabd6a82d7fb65c1223519d96b03aa747"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabd6a82d7fb65c1223519d96b03aa747">RCC_PeriphCLKInitTypeDef::Uart4ClockSelection</a></div><div class="ttdeci">uint32_t Uart4ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:172</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga653f1166b0e37afd40372550d806e667"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga653f1166b0e37afd40372550d806e667">HAL_DisableCompensationCell</a></div><div class="ttdeci">void HAL_DisableCompensationCell(void)</div><div class="ttdoc">Power-down the I/O Compensation Cell.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:540</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a1b8a62241b4c22d97af542186cef0c39"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a1b8a62241b4c22d97af542186cef0c39">__I2C_HandleTypeDef::XferSize</a></div><div class="ttdeci">uint16_t XferSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:194</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga49280a374f55802d8063a083350572ab"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga49280a374f55802d8063a083350572ab">__HAL_RCC_I2C2_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_I2C2_CONFIG(__I2C2_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the I2C2 clock (I2C2CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2842</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a72806832a179af8756b9330de7f7c6a8"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a72806832a179af8756b9330de7f7c6a8">RCC_PLLInitTypeDef::PLLSource</a></div><div class="ttdeci">uint32_t PLLSource</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:52</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_a1662b82dc43d9137c3a4485794c94388"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#a1662b82dc43d9137c3a4485794c94388">UART_InitTypeDef::OneBitSampling</a></div><div class="ttdeci">uint32_t OneBitSampling</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:82</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga52720dd92ed2bd4314a2a129855d766c"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga52720dd92ed2bd4314a2a129855d766c">HAL_GetUIDw1</a></div><div class="ttdeci">uint32_t HAL_GetUIDw1(void)</div><div class="ttdoc">Returns second word of the unique device identifier (UID based on 96 bits)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:455</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad03c852f58077a11e75f8af42fa6d921"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad03c852f58077a11e75f8af42fa6d921">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint32_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:968</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacacc4ff7e5b75fd2e4e6b672ccd33a72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72">TIM_CR1_CKD</a></div><div class="ttdeci">#define TIM_CR1_CKD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14637</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa17130690a1ca95b972429eb64d4254e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a></div><div class="ttdeci">#define USART_CR1_TCIE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15531</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html_a2d349ca17282be59dd09dc9b10948d24"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html#a2d349ca17282be59dd09dc9b10948d24">TIM_HallSensor_InitTypeDef::IC1Filter</a></div><div class="ttdeci">uint32_t IC1Filter</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim_ex.h:56</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_i___configuration_html_gaab944f562b53fc74bcc0e4958388fd42"><div class="ttname"><a href="group___r_c_c___h_s_i___configuration.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_HSI_ENABLE()</div><div class="ttdoc">Macros to enable or disable the Internal High Speed oscillator (HSI).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:675</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_af30dc563e6c1b7b7e01e393feb484080"><div class="ttname"><a href="struct_t_i_m___type_def.html#af30dc563e6c1b7b7e01e393feb484080">TIM_TypeDef::CCR5</a></div><div class="ttdeci">__IO uint32_t CCR5</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:980</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gacdcc8b5d33b9f97fe1b0abd6a86a3d4b"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gacdcc8b5d33b9f97fe1b0abd6a86a3d4b">HAL_GetTickPrio</a></div><div class="ttdeci">uint32_t HAL_GetTickPrio(void)</div><div class="ttdoc">This function returns a tick priority.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:310</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___voltage___range_html_ga50950407a789684eec9216f49e0831a0"><div class="ttname"><a href="group___f_l_a_s_h_ex___voltage___range.html#ga50950407a789684eec9216f49e0831a0">FLASH_VOLTAGE_RANGE_3</a></div><div class="ttdeci">#define FLASH_VOLTAGE_RANGE_3</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:131</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html">TIM_OC_InitTypeDef</a></div><div class="ttdoc">TIM Output Compare Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:78</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4c298cedbc73302fae613084ad098b22"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4c298cedbc73302fae613084ad098b22">USB_OTG_GCCFG_PWRDWN</a></div><div class="ttdeci">#define USB_OTG_GCCFG_PWRDWN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17768</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabfe55005a97f8ea7ca8e630e6c08912d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabfe55005a97f8ea7ca8e630e6c08912d">USART_CR1_RTOIE</a></div><div class="ttdeci">#define USART_CR1_RTOIE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15578</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga27405d413b6d355ccdb076d52fef6875"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a></div><div class="ttdeci">#define USART_CR1_PEIE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15537</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a4d3306134cfab7bde2b4912ae652b24b"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a4d3306134cfab7bde2b4912ae652b24b">__DMA_HandleTypeDef::XferCpltCallback</a></div><div class="ttdeci">void(* XferCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:150</div></div>
<div class="ttc" id="agroup___u_a_r_t___i_t___c_l_e_a_r___flags_html_ga3bc97b70293f9a7bf8cc21a74094afad"><div class="ttname"><a href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga3bc97b70293f9a7bf8cc21a74094afad">UART_CLEAR_OREF</a></div><div class="ttdeci">#define UART_CLEAR_OREF</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:726</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga780c503aa8adae30dea1f034ac500d7f"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga780c503aa8adae30dea1f034ac500d7f">IS_SPI_FIRST_BIT</a></div><div class="ttdeci">#define IS_SPI_FIRST_BIT(__BIT__)</div><div class="ttdoc">Checks if SPI MSB LSB transmission parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:711</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_a2607ba046f7a3af46e7209b8f1e9e20d"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#a2607ba046f7a3af46e7209b8f1e9e20d">FLASH_OBProgramInitTypeDef::WRPState</a></div><div class="ttdeci">uint32_t WRPState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:76</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga896592b90dc012f3c4d004cd2280fb8f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga896592b90dc012f3c4d004cd2280fb8f">USB_OTG_GINTMSK_SRQIM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_SRQIM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17572</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacdb0986b78bea5b53ea61e4ddd667cbf"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf">TIM_CCMR1_CC2S</a></div><div class="ttdeci">#define TIM_CCMR1_CC2S</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14897</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_s_a_i_init_type_def_html_a7ec92e831b8ca06243fce02f46b76807"><div class="ttname"><a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a7ec92e831b8ca06243fce02f46b76807">RCC_PLLSAIInitTypeDef::PLLSAIN</a></div><div class="ttdeci">uint32_t PLLSAIN</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:103</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3eee671793983a3bd669c9173b2ce210"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">SPI_CR2_TXDMAEN</a></div><div class="ttdeci">#define SPI_CR2_TXDMAEN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14092</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_af9e7bc89cab81c1705d94c74c7a81088"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#af9e7bc89cab81c1705d94c74c7a81088">RCC_OscInitTypeDef::OscillatorType</a></div><div class="ttdeci">uint32_t OscillatorType</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:54</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a4446bdc11698f861edf37b72cf437aeb"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a4446bdc11698f861edf37b72cf437aeb">__SPI_HandleTypeDef::TxISR</a></div><div class="ttdeci">void(* TxISR)(struct __SPI_HandleTypeDef *hspi)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:138</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4a9dae2883ae3e43ca28afc9453a14c938"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a9dae2883ae3e43ca28afc9453a14c938">HAL_SPI_STATE_BUSY_TX_RX</a></div><div class="ttdeci">@ HAL_SPI_STATE_BUSY_TX_RX</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:108</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_af8ae37696b35fd358c1ec1f6391158a4"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#af8ae37696b35fd358c1ec1f6391158a4">RCC_PLLInitTypeDef::PLLM</a></div><div class="ttdeci">uint32_t PLLM</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:55</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf170f97217b0a2e3f66a33a67257674e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf170f97217b0a2e3f66a33a67257674e">USB_OTG_DOEPCTL_EPDIS</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_EPDIS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18289</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_ga6e8145f305b54744bf2ef379a4315a40"><div class="ttname"><a href="group___d_m_a___handle__index.html#ga6e8145f305b54744bf2ef379a4315a40">TIM_DMA_ID_CC3</a></div><div class="ttdeci">#define TIM_DMA_ID_CC3</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1059</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacca853066f092884b6c6af005eee77ed"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacca853066f092884b6c6af005eee77ed">USB_OTG_GINTMSK_RXFLVLM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_RXFLVLM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17503</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_ga7fe277f5385d23b9c44b2cbda1577ce9"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#ga7fe277f5385d23b9c44b2cbda1577ce9">__DSB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __DSB(void)</div><div class="ttdoc">Data Synchronization Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:877</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___interrupt__definition_html_ga4e2c23ab8c1b9a5ee49bf6d695d9ae8c"><div class="ttname"><a href="group___f_l_a_s_h___interrupt__definition.html#ga4e2c23ab8c1b9a5ee49bf6d695d9ae8c">FLASH_IT_ERR</a></div><div class="ttdeci">#define FLASH_IT_ERR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:141</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gab1ea24daaaaee9c828f90cbca330cb5e"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gab1ea24daaaaee9c828f90cbca330cb5e">__DMB</a></div><div class="ttdeci">__STATIC_FORCEINLINE void __DMB(void)</div><div class="ttdoc">Data Memory Barrier.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:888</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga590d7ef0d41e8499b968429da4bbe289"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga590d7ef0d41e8499b968429da4bbe289">USB_OTG_GINTSTS_PXFR_INCOMPISOOUT</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17459</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_gadb94ac5d892b376e4f3555ae0418ebac"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#gadb94ac5d892b376e4f3555ae0418ebac">NVIC_EncodePriority</a></div><div class="ttdeci">__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)</div><div class="ttdoc">Encode Priority.</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1496</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a7e05d6eec98ed8cdaba00ca3d167ff72"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a7e05d6eec98ed8cdaba00ca3d167ff72">RCC_OscInitTypeDef::HSEState</a></div><div class="ttdeci">uint32_t HSEState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:57</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_ae591f2368d0be5b77d8a746e73eabe71"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#ae591f2368d0be5b77d8a746e73eabe71">TIM_BreakDeadTimeConfigTypeDef::AutomaticOutput</a></div><div class="ttdeci">uint32_t AutomaticOutput</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:291</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4afd7e00128aca1feaa099c2595ffb9277"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4afd7e00128aca1feaa099c2595ffb9277">HAL_SPI_STATE_BUSY_RX</a></div><div class="ttdeci">@ HAL_SPI_STATE_BUSY_RX</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:107</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a3028787ad41698072cbf70ddf1b6c984"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a3028787ad41698072cbf70ddf1b6c984">TIM_OnePulse_InitTypeDef::OCPolarity</a></div><div class="ttdeci">uint32_t OCPolarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:118</div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_ga4ea100c1789b178f3cb46721b7257e2d"><div class="ttname"><a href="group___t_i_m___channel.html#ga4ea100c1789b178f3cb46721b7257e2d">TIM_CHANNEL_3</a></div><div class="ttdeci">#define TIM_CHANNEL_3</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:745</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p_html_ga7344fe0ec25c5eb2d11db7c855325436"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_o_p.html#ga7344fe0ec25c5eb2d11db7c855325436">OB_STOP_NO_RST</a></div><div class="ttdeci">#define OB_STOP_NO_RST</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:196</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga74250b040dd9fd9c09dcc54cdd6d86d8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8">TIM_BDTR_BKE</a></div><div class="ttdeci">#define TIM_BDTR_BKE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15163</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_gacb922e1386469dce306f548cfd5c1277"><div class="ttname"><a href="group___i2_c___error___code__definition.html#gacb922e1386469dce306f548cfd5c1277">HAL_I2C_ERROR_DMA_PARAM</a></div><div class="ttdeci">#define HAL_I2C_ERROR_DMA_PARAM</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:173</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html">USB_OTG_GlobalTypeDef</a></div><div class="ttdoc">USB_OTG_Core_Registers.</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1121</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___type___program_html_gac975d7139325057ed0069c6b55e4faed"><div class="ttname"><a href="group___f_l_a_s_h___type___program.html#gac975d7139325057ed0069c6b55e4faed">FLASH_TYPEPROGRAM_BYTE</a></div><div class="ttdeci">#define FLASH_TYPEPROGRAM_BYTE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:104</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8a881de3c707878018490b8b3db282f7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8a881de3c707878018490b8b3db282f7">USB_OTG_HCFG_FSLSPCS</a></div><div class="ttdeci">#define USB_OTG_HCFG_FSLSPCS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17052</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_a85fecac9f89ae9916dbfde4689a3bc9b"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#a85fecac9f89ae9916dbfde4689a3bc9b">UART_AdvFeatureInitTypeDef::RxPinLevelInvert</a></div><div class="ttdeci">uint32_t RxPinLevelInvert</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:101</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga92977d9daf0c39d875df200ae0ae6acd"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga92977d9daf0c39d875df200ae0ae6acd">IS_UART_HARDWARE_FLOW_CONTROL</a></div><div class="ttdeci">#define IS_UART_HARDWARE_FLOW_CONTROL(__CONTROL__)</div><div class="ttdoc">Ensure that UART hardware flow control is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1154</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga2d9185e53c66b1b79d117988487093a2"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga2d9185e53c66b1b79d117988487093a2">__HAL_RCC_UART8_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_UART8_CONFIG(__UART8_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the UART8 clock (UART8CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3047</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2744ae4d8e4c018a9a541af8ce68d01d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2744ae4d8e4c018a9a541af8ce68d01d">USB_OTG_GINTMSK_PTXFEM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_PTXFEM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17560</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga46e5cb0fc1122e12425c26b5ed91bcfd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga46e5cb0fc1122e12425c26b5ed91bcfd">RCC_PLLCFGR_PLLP_0</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP_0</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:11208</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf68e749d3365b8b6aba2002718a16e94"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf68e749d3365b8b6aba2002718a16e94">USB_OTG_DSTS_ENUMSPD</a></div><div class="ttdeci">#define USB_OTG_DSTS_ENUMSPD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17182</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_aab963198dfbbcf98902222de810fcc31"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#aab963198dfbbcf98902222de810fcc31">__UART_HandleTypeDef::pTxBuffPtr</a></div><div class="ttdeci">uint8_t * pTxBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:193</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga59317f70e75953c1c2f7d1d67d173db1"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga59317f70e75953c1c2f7d1d67d173db1">IS_SPI_NSSP</a></div><div class="ttdeci">#define IS_SPI_NSSP(__NSSP__)</div><div class="ttdoc">Checks if SPI NSS Pulse parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:689</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a1b5639a73b305432afeb6aa18506d0fb"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a1b5639a73b305432afeb6aa18506d0fb">__UART_HandleTypeDef::RxState</a></div><div class="ttdeci">__IO HAL_UART_StateTypeDef RxState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:221</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_gaf03238e57dd0c4d277fef2aa7a083133"><div class="ttname"><a href="group___s_p_i___error___code.html#gaf03238e57dd0c4d277fef2aa7a083133">HAL_SPI_ERROR_FRE</a></div><div class="ttdeci">#define HAL_SPI_ERROR_FRE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:206</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8c885772c50b24cbef001463b4d6d618"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8c885772c50b24cbef001463b4d6d618">TIM_CR2_OIS5</a></div><div class="ttdeci">#define TIM_CR2_OIS5</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14657</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_a57be6d41d77a968f1daeac7b65b1ab4c"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#a57be6d41d77a968f1daeac7b65b1ab4c">TIM_SlaveConfigTypeDef::TriggerPrescaler</a></div><div class="ttdeci">uint32_t TriggerPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:257</div></div>
<div class="ttc" id="agroup___s_t_m32_f7xx___h_a_l___driver_html_ga6393a89a8cd198b19e10876e6f12cf5b"><div class="ttname"><a href="group___s_t_m32_f7xx___h_a_l___driver.html#ga6393a89a8cd198b19e10876e6f12cf5b">EXTI_ConfigTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_exti.h:66</div></div>
<div class="ttc" id="agroup___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s_html_gaed41cd9ed039e3a075d0f4c433bea021"><div class="ttname"><a href="group___u_a_r_t___c_r1___d_e_d_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html#gaed41cd9ed039e3a075d0f4c433bea021">UART_CR1_DEDT_ADDRESS_LSB_POS</a></div><div class="ttdeci">#define UART_CR1_DEDT_ADDRESS_LSB_POS</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:625</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6ddb3dc889733e71d812baa3873cb13b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b">TIM_CCMR1_OC1M</a></div><div class="ttdeci">#define TIM_CCMR1_OC1M</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14885</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_gad454d70205ce5bbf3b3c0e7e43d6df62"><div class="ttname"><a href="group___t_i_m___flag__definition.html#gad454d70205ce5bbf3b3c0e7e43d6df62">TIM_FLAG_COM</a></div><div class="ttdeci">#define TIM_FLAG_COM</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:727</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_gac1c9f459b798cc3700b90a6245df5a1a"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#gac1c9f459b798cc3700b90a6245df5a1a">__HAL_FLASH_SET_LATENCY</a></div><div class="ttdeci">#define __HAL_FLASH_SET_LATENCY(__LATENCY__)</div><div class="ttdoc">Set the FLASH Latency.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:208</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga60df84101c523802832c4d1a2895d665"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga60df84101c523802832c4d1a2895d665">SPI_SR_FRLVL</a></div><div class="ttdeci">#define SPI_SR_FRLVL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14158</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_gaece08e02e056613a882aa7ff0a6ccc2d"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#gaece08e02e056613a882aa7ff0a6ccc2d">TIM_TS_ETRF</a></div><div class="ttdeci">#define TIM_TS_ETRF</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:990</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9eaacec55a1e6d5ea06babfacf6a77c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9eaacec55a1e6d5ea06babfacf6a77c">USB_OTG_DAINTMSK_IEPM</a></div><div class="ttdeci">#define USB_OTG_DAINTMSK_IEPM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17607</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_a3182d0787600d70cb3c2a9d68a86e645"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#a3182d0787600d70cb3c2a9d68a86e645">UART_AdvFeatureInitTypeDef::AdvFeatureInit</a></div><div class="ttdeci">uint32_t AdvFeatureInit</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:94</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a96ba2c1a4eee1bbbe791b29e81c4c013"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a96ba2c1a4eee1bbbe791b29e81c4c013">__I2C_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:209</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga50e3e434918cccde0b2a78df2c25ffed"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga50e3e434918cccde0b2a78df2c25ffed">__HAL_RCC_GET_UART7_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_UART7_SOURCE()</div><div class="ttdoc">macro to get the UART7 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3036</div></div>
<div class="ttc" id="agroup___d_m_a___memory__data__size_html_ga2c7355971c0da34a7ffe50ec87403071"><div class="ttname"><a href="group___d_m_a___memory__data__size.html#ga2c7355971c0da34a7ffe50ec87403071">DMA_MDATAALIGN_HALFWORD</a></div><div class="ttdeci">#define DMA_MDATAALIGN_HALFWORD</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:245</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3c513409a6f2017167955cb73c42654c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3c513409a6f2017167955cb73c42654c">PWR_CR1_LPUDS</a></div><div class="ttdeci">#define PWR_CR1_LPUDS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10754</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga56d9ad48b28e7aa4ad3aadca5b4fd431"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga56d9ad48b28e7aa4ad3aadca5b4fd431">__HAL_RCC_PLL_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__, __PLLM__, __PLLN__, __PLLP__, __PLLQ__)</div><div class="ttdoc">Macro to configure the main PLL clock source, multiplication and division factors.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2577</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4029686d3307111d3f9f4400e29e4521"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521">TIM_CCER_CC3NP</a></div><div class="ttdeci">#define TIM_CCER_CC3NP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15069</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_a2792de155698128ade1e505618c1bc43"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#a2792de155698128ade1e505618c1bc43">TIM_SlaveConfigTypeDef::SlaveMode</a></div><div class="ttdeci">uint32_t SlaveMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:251</div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___source___status_html_ga3847769265bf19becf7b976a7e908a64"><div class="ttname"><a href="group___r_c_c___system___clock___source___status.html#ga3847769265bf19becf7b976a7e908a64">RCC_SYSCLKSOURCE_STATUS_HSE</a></div><div class="ttdeci">#define RCC_SYSCLKSOURCE_STATUS_HSE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:215</div></div>
<div class="ttc" id="astruct_p_w_r___p_v_d_type_def_html_a540471bc6ac947fd8bc2c87f61d9faab"><div class="ttname"><a href="struct_p_w_r___p_v_d_type_def.html#a540471bc6ac947fd8bc2c87f61d9faab">PWR_PVDTypeDef::PVDLevel</a></div><div class="ttdeci">uint32_t PVDLevel</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:50</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___type_html_gaca9eaa745fec9591ebe3b2b06feffa18"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___type.html#gaca9eaa745fec9591ebe3b2b06feffa18">OPTIONBYTE_BOOTADDR_1</a></div><div class="ttdeci">#define OPTIONBYTE_BOOTADDR_1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:154</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga292ca7c84f192778314125ed6d7c8333"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga292ca7c84f192778314125ed6d7c8333">__HAL_RCC_TIMCLKPRESCALER</a></div><div class="ttdeci">#define __HAL_RCC_TIMCLKPRESCALER(__PRESC__)</div><div class="ttdoc">Macro to configure the Timers clocks prescalers.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2597</div></div>
<div class="ttc" id="agroup___u_a_r_t_ex___private___macros_html_gad9330184a8bd9399a36bcc93215a50d1"><div class="ttname"><a href="group___u_a_r_t_ex___private___macros.html#gad9330184a8bd9399a36bcc93215a50d1">UART_MASK_COMPUTATION</a></div><div class="ttdeci">#define UART_MASK_COMPUTATION(__HANDLE__)</div><div class="ttdoc">Report the UART mask to apply to retrieve the received data according to the word length and to the p...</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart_ex.h:347</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_aa770b67ee3966c0aa7409f64b3b99bd8"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#aa770b67ee3966c0aa7409f64b3b99bd8">__SPI_HandleTypeDef::pRxBuffPtr</a></div><div class="ttdeci">uint8_t * pRxBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:128</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_ga7e6732b18da40e812f8752a01bb90ba8"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#ga7e6732b18da40e812f8752a01bb90ba8">__HAL_FLASH_ART_ENABLE</a></div><div class="ttdeci">#define __HAL_FLASH_ART_ENABLE()</div><div class="ttdoc">Enable the FLASH Adaptive Real-Time memory accelerator.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:235</div></div>
<div class="ttc" id="agroup___g_p_i_o___exported___types_html_ga5b3ef0486b179415581eb342e0ea6b43"><div class="ttname"><a href="group___g_p_i_o___exported___types.html#ga5b3ef0486b179415581eb342e0ea6b43">GPIO_PinState</a></div><div class="ttdeci">GPIO_PinState</div><div class="ttdoc">GPIO Bit SET and Bit RESET enumeration.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:68</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gac9b3a85a73735ac840d0dcb59bc0fdd6"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gac9b3a85a73735ac840d0dcb59bc0fdd6">HAL_GetTick</a></div><div class="ttdeci">uint32_t HAL_GetTick(void)</div><div class="ttdoc">Provides a tick value in millisecond.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:301</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a67d30593bcb68b98186ebe5bc8dc34b1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a67d30593bcb68b98186ebe5bc8dc34b1">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint32_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:960</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5bb515d3814d448f84e2c98bf44f3993"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a></div><div class="ttdeci">#define USART_CR3_DMAT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15672</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb">HAL_DMA_STATE_TIMEOUT</a></div><div class="ttdeci">@ HAL_DMA_STATE_TIMEOUT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:107</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_ab00ae9fa5c6daa6319883863dee6e40a"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#ab00ae9fa5c6daa6319883863dee6e40a">TIM_BreakDeadTimeConfigTypeDef::LockLevel</a></div><div class="ttdeci">uint32_t LockLevel</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:275</div></div>
<div class="ttc" id="agroup___s_p_i___exported___functions___group1_html_gabadc4d4974af1afd943e8d13589068e1"><div class="ttname"><a href="group___s_p_i___exported___functions___group1.html#gabadc4d4974af1afd943e8d13589068e1">HAL_SPI_MspDeInit</a></div><div class="ttdeci">void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi)</div><div class="ttdoc">SPI MSP De-Initialization This function freeze the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_msp.c:408</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_ac46ddd083fcc3901fa63c96387243c25"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#ac46ddd083fcc3901fa63c96387243c25">__I2C_HandleTypeDef::AddrEventCount</a></div><div class="ttdeci">__IO uint32_t AddrEventCount</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:217</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gae54950bcff11d9165b99957cf8746ae4"><div class="ttname"><a href="group___s_p_i___private___macros.html#gae54950bcff11d9165b99957cf8746ae4">IS_SPI_DMA_HANDLE</a></div><div class="ttdeci">#define IS_SPI_DMA_HANDLE(__HANDLE__)</div><div class="ttdoc">Checks if DMA handle is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:750</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0edb08af3da878d46153477508fbbbf8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0edb08af3da878d46153477508fbbbf8">TIM_CCMR3_OC6FE</a></div><div class="ttdeci">#define TIM_CCMR3_OC6FE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15265</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9e5b4a08e3655bed8ec3022947cfc542"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9e5b4a08e3655bed8ec3022947cfc542">USART_ISR_ORE</a></div><div class="ttdeci">#define USART_ISR_ORE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15769</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a344e2489c3faf2150fafbafc86b86812"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a344e2489c3faf2150fafbafc86b86812">RCC_PeriphCLKInitTypeDef::CecClockSelection</a></div><div class="ttdeci">uint32_t CecClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:202</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_af492d4b9f5e974abb51abe58d413cd17"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#af492d4b9f5e974abb51abe58d413cd17">TIM_BreakDeadTimeConfigTypeDef::Break2Polarity</a></div><div class="ttdeci">uint32_t Break2Polarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:287</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a374f851b5f1097a3ebd3f494ded6512a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a374f851b5f1097a3ebd3f494ded6512a">TIM_TypeDef::CCR6</a></div><div class="ttdeci">__IO uint32_t CCR6</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:981</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html">DMA_Stream_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:420</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a1fe6e3d75864d85b911eef15dfc35925"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a1fe6e3d75864d85b911eef15dfc35925">RCC_PeriphCLKInitTypeDef::PeriphClockSelection</a></div><div class="ttdeci">uint32_t PeriphClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:128</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gaf982aa0a575eef3758c0840a24077506"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gaf982aa0a575eef3758c0840a24077506">HAL_GetUIDw0</a></div><div class="ttdeci">uint32_t HAL_GetUIDw0(void)</div><div class="ttdoc">Returns first word of the unique device identifier (UID based on 96 bits)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:446</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___type_html_ga48712a166ea192ddcda0f2653679f9ec"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___type.html#ga48712a166ea192ddcda0f2653679f9ec">OPTIONBYTE_WRP</a></div><div class="ttdeci">#define OPTIONBYTE_WRP</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:149</div></div>
<div class="ttc" id="agroup___p_w_r_ex___exported___macro_html_ga1f5fd3a41a03c729b283bf05af030716"><div class="ttname"><a href="group___p_w_r_ex___exported___macro.html#ga1f5fd3a41a03c729b283bf05af030716">__HAL_PWR_OVERDRIVESWITCHING_ENABLE</a></div><div class="ttdeci">#define __HAL_PWR_OVERDRIVESWITCHING_ENABLE()</div><div class="ttdoc">Macros to enable or disable the Over drive switching.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr_ex.h:117</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a940b278bd8b7f975770b547e28b5c87f"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a940b278bd8b7f975770b547e28b5c87f">__DMA_HandleTypeDef::XferErrorCallback</a></div><div class="ttdeci">void(* XferErrorCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:158</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad6951a1febc2510628114a0297170bce"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad6951a1febc2510628114a0297170bce">USB_OTG_DIEPCTL_EPENA</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_EPENA</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18004</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_a49f39e31ac019b9b7a20751bfd01c6c4"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#a49f39e31ac019b9b7a20751bfd01c6c4">TIM_BreakDeadTimeConfigTypeDef::OffStateIDLEMode</a></div><div class="ttdeci">uint32_t OffStateIDLEMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:273</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6a784649120eddec31998f34323d4156"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156">TIM_CCER_CC2NE</a></div><div class="ttdeci">#define TIM_CCER_CC2NE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15054</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2d8588feb26d8b36054a060d6b691823"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2d8588feb26d8b36054a060d6b691823">USART_CR2_ADDM7</a></div><div class="ttdeci">#define USART_CR2_ADDM7</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15591</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1bd9f8a9da09f9d52f19b8e68551c285"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1bd9f8a9da09f9d52f19b8e68551c285">USB_OTG_HPRT_PCDET</a></div><div class="ttdeci">#define USB_OTG_HPRT_PCDET</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17868</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html">RCC_PeriphCLKInitTypeDef</a></div><div class="ttdoc">RCC extended clocks structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:126</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad1ef60bbb223f7605a2b58d99b0c1734"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad1ef60bbb223f7605a2b58d99b0c1734">USB_OTG_HCCHAR_DAD</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_DAD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18039</div></div>
<div class="ttc" id="agroup___u_a_r_t___state___definition_html_gabe7a46b4b59e60aa480bdf2aa4c2fd8e"><div class="ttname"><a href="group___u_a_r_t___state___definition.html#gabe7a46b4b59e60aa480bdf2aa4c2fd8e">HAL_UART_STATE_BUSY</a></div><div class="ttdeci">#define HAL_UART_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:287</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a33f3dd6a505d06fe6c466b63be451891"><div class="ttname"><a href="struct_s_p_i___type_def.html#a33f3dd6a505d06fe6c466b63be451891">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:922</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4abb3992c67a15c14bd1808ef6b63fa926"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4abb3992c67a15c14bd1808ef6b63fa926">HAL_SPI_STATE_READY</a></div><div class="ttdeci">@ HAL_SPI_STATE_READY</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:104</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a44ada3bfbe891e2efc1e06bda4c8014e"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a44ada3bfbe891e2efc1e06bda4c8014e">GPIO_TypeDef::PUPDR</a></div><div class="ttdeci">__IO uint32_t PUPDR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:631</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga49eb5ea4996a957afeb8be2793ba3fe9"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga49eb5ea4996a957afeb8be2793ba3fe9">__HAL_UART_ENABLE</a></div><div class="ttdeci">#define __HAL_UART_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable UART.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1005</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7bdbdb2fe8526b144ca06b537c5acdd0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7bdbdb2fe8526b144ca06b537c5acdd0">USB_OTG_HCINT_ACK</a></div><div class="ttdeci">#define USB_OTG_HCINT_ACK</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18111</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga3115ed733d8be4b363e3324a024479b5"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga3115ed733d8be4b363e3324a024479b5">__HAL_RCC_UART5_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_UART5_CONFIG(__UART5_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the UART5 clock (UART5CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2984</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6220a5cd34c7a7a39e10c854aa00d2e5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5">TIM_CCER_CC3P</a></div><div class="ttdeci">#define TIM_CCER_CC3P</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15063</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae7bc1fb16d2d5b7a8d92fce5a61a038f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae7bc1fb16d2d5b7a8d92fce5a61a038f">USB_OTG_DOEPTSIZ_PKTCNT</a></div><div class="ttdeci">#define USB_OTG_DOEPTSIZ_PKTCNT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18335</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga94911ade52aef76f5ad41613f9fc9590"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga94911ade52aef76f5ad41613f9fc9590">TIM_BDTR_BK2P</a></div><div class="ttdeci">#define TIM_BDTR_BK2P</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15184</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab313ac4b4a0d85f45af3733d574cb9a9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab313ac4b4a0d85f45af3733d574cb9a9">USB_OTG_DIEPCTL_STALL</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_STALL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17978</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad218af6bd1de72891e1b85d582b766cd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd">TIM_CCMR2_IC3F</a></div><div class="ttdeci">#define TIM_CCMR2_IC3F</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15013</div></div>
<div class="ttc" id="agroup___u_a_r_t___request___parameters_html_ga52ced88a9f4ce90f3725901cf91f38b3"><div class="ttname"><a href="group___u_a_r_t___request___parameters.html#ga52ced88a9f4ce90f3725901cf91f38b3">UART_SENDBREAK_REQUEST</a></div><div class="ttdeci">#define UART_SENDBREAK_REQUEST</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:469</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga2a577f2eee61f101cf551d86c4d73333"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga2a577f2eee61f101cf551d86c4d73333">TIM_IT_TRIGGER</a></div><div class="ttdeci">#define TIM_IT_TRIGGER</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:688</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group1_html_gaecac54d350c3730e6831eb404e557dc4"><div class="ttname"><a href="group___h_a_l___exported___functions___group1.html#gaecac54d350c3730e6831eb404e557dc4">HAL_Init</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_Init(void)</div><div class="ttdoc">This function is used to initialize the HAL Library; it must be the first instruction to be executed ...</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:138</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ac83441bfb8d0287080dcbd945a272a74"><div class="ttname"><a href="struct_t_i_m___type_def.html#ac83441bfb8d0287080dcbd945a272a74">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint32_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:973</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1da363db8ccde4108cf707cf86170650"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1da363db8ccde4108cf707cf86170650">I2C_CR1_TXDMAEN</a></div><div class="ttdeci">#define I2C_CR1_TXDMAEN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10138</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga5785ae5ec8d4c5a7dadb1359f0778700"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga5785ae5ec8d4c5a7dadb1359f0778700">HAL_GetUIDw2</a></div><div class="ttdeci">uint32_t HAL_GetUIDw2(void)</div><div class="ttdoc">Returns third word of the unique device identifier (UID based on 96 bits)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:464</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga80cc5355d63f2bcf28a31921e2a165e7"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga80cc5355d63f2bcf28a31921e2a165e7">TIM_CCER_CC6P</a></div><div class="ttdeci">#define TIM_CCER_CC6P</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15090</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a43d30d8efd8e4606663c7cb8d2565e12"><div class="ttname"><a href="struct_i2_c___type_def.html#a43d30d8efd8e4606663c7cb8d2565e12">I2C_TypeDef::RXDR</a></div><div class="ttdeci">__IO uint32_t RXDR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:668</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8faf1dcd3fb686cc4acf23ca6f4b71ec"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8faf1dcd3fb686cc4acf23ca6f4b71ec">USB_OTG_DSTS_SUSPSTS</a></div><div class="ttdeci">#define USB_OTG_DSTS_SUSPSTS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17178</div></div>
<div class="ttc" id="agroup___u_a_r_t___error___definition_html_ga4a4e32a346dd01f4c41c4fc27afbc72c"><div class="ttname"><a href="group___u_a_r_t___error___definition.html#ga4a4e32a346dd01f4c41c4fc27afbc72c">HAL_UART_ERROR_NE</a></div><div class="ttdeci">#define HAL_UART_ERROR_NE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:309</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga3dd95189a3729f12ca354b757519ca01"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga3dd95189a3729f12ca354b757519ca01">IS_SPI_MODE</a></div><div class="ttdeci">#define IS_SPI_MODE(__MODE__)</div><div class="ttdoc">Checks if SPI Mode parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:615</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a38cb89a872e456e6ecd29b6c71d85600"><div class="ttname"><a href="struct_s_p_i___type_def.html#a38cb89a872e456e6ecd29b6c71d85600">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:921</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga200f87e323c35612737fbaeb7b1c52f2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga200f87e323c35612737fbaeb7b1c52f2">USB_OTG_DCTL_CGINAK</a></div><div class="ttdeci">#define USB_OTG_DCTL_CGINAK</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17151</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_ga777b36b52caf926a384976baf34530a3"><div class="ttname"><a href="group___s_p_i___error___code.html#ga777b36b52caf926a384976baf34530a3">HAL_SPI_ERROR_FLAG</a></div><div class="ttdeci">#define HAL_SPI_ERROR_FLAG</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:208</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga261fe8a2afe84ec048113654266c5bf6"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga261fe8a2afe84ec048113654266c5bf6">__HAL_UART_GET_FLAG</a></div><div class="ttdeci">#define __HAL_UART_GET_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Check whether the specified UART flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:860</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad46cce61d3bd83b64257ba75e54ee1aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa">TIM_CCER_CC3NE</a></div><div class="ttdeci">#define TIM_CCER_CC3NE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15066</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:626</div></div>
<div class="ttc" id="agroup___s_t_m32_f7xx___system___exported___variables_html_ga5b4f8b768465842cf854a8f993b375e9"><div class="ttname"><a href="group___s_t_m32_f7xx___system___exported___variables.html#ga5b4f8b768465842cf854a8f993b375e9">APBPrescTable</a></div><div class="ttdeci">const uint8_t APBPrescTable[8]</div><div class="ttdef"><b>Definition:</b> system_stm32f7xx.c:109</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_ad8f3153daebc780294797b448decb190"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#ad8f3153daebc780294797b448decb190">__I2C_HandleTypeDef::hdmatx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmatx</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:205</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_a1f613ba2b87cf9caa84dc1d493e96dae"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#a1f613ba2b87cf9caa84dc1d493e96dae">FLASH_OBProgramInitTypeDef::RDPLevel</a></div><div class="ttdeci">uint32_t RDPLevel</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:82</div></div>
<div class="ttc" id="agroup___u_a_r_t___i_t___c_l_e_a_r___flags_html_ga2040edf7a1daa2e9f352364e285ef5c3"><div class="ttname"><a href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga2040edf7a1daa2e9f352364e285ef5c3">UART_CLEAR_FEF</a></div><div class="ttdeci">#define UART_CLEAR_FEF</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:724</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf024b4f1ed6426306267073eec40d178"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf024b4f1ed6426306267073eec40d178">USB_OTG_GOTGCTL_BVALOVAL</a></div><div class="ttdeci">#define USB_OTG_GOTGCTL_BVALOVAL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17017</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a776d2f14021a82e022468fd46594b8a0"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a776d2f14021a82e022468fd46594b8a0">TIM_ClearInputConfigTypeDef::ClearInputSource</a></div><div class="ttdeci">uint32_t ClearInputSource</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:216</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0935f9f5fb77fee0755ceaaa787bb7f6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0935f9f5fb77fee0755ceaaa787bb7f6">USB_OTG_GINTMSK_USBRST</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_USBRST</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17521</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad644f2f4b26e46587abedc8d3164e56e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e">TIM_CR2_OIS4</a></div><div class="ttdeci">#define TIM_CR2_OIS4</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14700</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4a5d82b644c7ca656ab5fe8a8e3cbc29ab"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a5d82b644c7ca656ab5fe8a8e3cbc29ab">HAL_SPI_STATE_BUSY_TX</a></div><div class="ttdeci">@ HAL_SPI_STATE_BUSY_TX</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:106</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7ab7105e77ce288988037b1df3406ab3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7ab7105e77ce288988037b1df3406ab3">USB_OTG_HCINTMSK_DTERRM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_DTERRM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18202</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga7e060b24713e3fb49f4f0f4fa71dd85f"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga7e060b24713e3fb49f4f0f4fa71dd85f">IS_UART_DEASSERTIONTIME</a></div><div class="ttdeci">#define IS_UART_DEASSERTIONTIME(__TIME__)</div><div class="ttdoc">Check UART deassertion time.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1127</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5f6cdc5aefbbb5959a978588c1a6047e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5f6cdc5aefbbb5959a978588c1a6047e">USART_RTOR_RTO</a></div><div class="ttdeci">#define USART_RTOR_RTO</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15735</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga813056b3f90a13c4432aeba55f28957e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e">TIM_CCER_CC1NE</a></div><div class="ttdeci">#define TIM_CCER_CC1NE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15042</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4ae32b0c22f90fa8295d2ed96c2fd54d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4ae32b0c22f90fa8295d2ed96c2fd54d">USART_CR1_MME</a></div><div class="ttdeci">#define USART_CR1_MME</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15553</div></div>
<div class="ttc" id="agroup___t_i_m___input___capture___selection_html_ga9e0191bbf1a82dd9150b9283c39276e7"><div class="ttname"><a href="group___t_i_m___input___capture___selection.html#ga9e0191bbf1a82dd9150b9283c39276e7">TIM_ICSELECTION_TRC</a></div><div class="ttdeci">#define TIM_ICSELECTION_TRC</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:644</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga7e90530e595a47ab465e3e222014f5e3"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga7e90530e595a47ab465e3e222014f5e3">IS_SPI_NSS</a></div><div class="ttdeci">#define IS_SPI_NSS(__NSS__)</div><div class="ttdoc">Checks if SPI Slave Select parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:680</div></div>
<div class="ttc" id="agroup___s_t_m32_f7xx___h_a_l___driver_html_ga6a2875051ad4276be5322ffa99e12566"><div class="ttname"><a href="group___s_t_m32_f7xx___h_a_l___driver.html#ga6a2875051ad4276be5322ffa99e12566">EXTI_HandleTypeDef::Line</a></div><div class="ttdeci">uint32_t Line</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_exti.h:55</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7b0a61926b32b1bbe136944c4133d2be"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7b0a61926b32b1bbe136944c4133d2be">USART_CR2_ABRMODE</a></div><div class="ttdeci">#define USART_CR2_ABRMODE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15638</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacd65f9fd10ee8e99db1118828deb0441"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacd65f9fd10ee8e99db1118828deb0441">USART_CR3_DEM</a></div><div class="ttdeci">#define USART_CR3_DEM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15693</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_a5c39c41a5ee892c1bce69a579cc017ca"><div class="ttname"><a href="struct_i2_c___init_type_def.html#a5c39c41a5ee892c1bce69a579cc017ca">I2C_InitTypeDef::AddressingMode</a></div><div class="ttdeci">uint32_t AddressingMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:57</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_af127f01162853e39ae616b43cc52b674"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#af127f01162853e39ae616b43cc52b674">TIM_OnePulse_InitTypeDef::OCMode</a></div><div class="ttdeci">uint32_t OCMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:112</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga525d9decc1251ec9037bd3c66c0e3a8c"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga525d9decc1251ec9037bd3c66c0e3a8c">IS_SPI_DIRECTION_2LINES_OR_1LINE</a></div><div class="ttdeci">#define IS_SPI_DIRECTION_2LINES_OR_1LINE(__MODE__)</div><div class="ttdoc">Checks if SPI Direction Mode parameter is 1 or 2 lines.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:637</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac5a646d978d3b98eb7c6a5d95d75c3f9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a></div><div class="ttdeci">#define SPI_CR1_SPE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14057</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html_a452a4a459b6f7b7c478db032de9b0d72"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html#a452a4a459b6f7b7c478db032de9b0d72">TIM_IC_InitTypeDef::ICPrescaler</a></div><div class="ttdeci">uint32_t ICPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:154</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_gad3bc368f954ad7744deda3315da2fff7"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#gad3bc368f954ad7744deda3315da2fff7">FLASH_FLAG_BSY</a></div><div class="ttdeci">#define FLASH_FLAG_BSY</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:122</div></div>
<div class="ttc" id="agroup___t_i_m___clear_input___source_html_gaa28a8cf1db85cf6c845c6c1f02ba5c8e"><div class="ttname"><a href="group___t_i_m___clear_input___source.html#gaa28a8cf1db85cf6c845c6c1f02ba5c8e">TIM_CLEARINPUTSOURCE_ETR</a></div><div class="ttdeci">#define TIM_CLEARINPUTSOURCE_ETR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:428</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a2094f12e3e4d4e6cc45047dedbfd0acd"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a2094f12e3e4d4e6cc45047dedbfd0acd">USB_OTG_GlobalTypeDef::GUSBCFG</a></div><div class="ttdeci">__IO uint32_t GUSBCFG</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1126</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga732383844537c59f16d5882a8fa1670d"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga732383844537c59f16d5882a8fa1670d">__HAL_RCC_USART3_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_USART3_CONFIG(__USART3_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the USART3 clock (USART3CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2942</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a1e2d623b6e3ef17672550a56cb01354f"><div class="ttname"><a href="struct_t_i_m___type_def.html#a1e2d623b6e3ef17672550a56cb01354f">TIM_TypeDef::AF2</a></div><div class="ttdeci">__IO uint32_t AF2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:983</div></div>
<div class="ttc" id="agroup___u_a_r_t___error___definition_html_gad447a37701acd199dcb653ce32917970"><div class="ttname"><a href="group___u_a_r_t___error___definition.html#gad447a37701acd199dcb653ce32917970">HAL_UART_ERROR_PE</a></div><div class="ttdeci">#define HAL_UART_ERROR_PE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:308</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga33d63c7953788124179cd18a8890a91a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga33d63c7953788124179cd18a8890a91a">USART_CR3_OVRDIS</a></div><div class="ttdeci">#define USART_CR3_OVRDIS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15687</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_gad1cc236ad6ba5cafe66aecb0dbedc65a"><div class="ttname"><a href="group___i2_c___error___code__definition.html#gad1cc236ad6ba5cafe66aecb0dbedc65a">HAL_I2C_ERROR_AF</a></div><div class="ttdeci">#define HAL_I2C_ERROR_AF</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:168</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a49dbc65edc5316822fcabd61cc8409de"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a49dbc65edc5316822fcabd61cc8409de">TIM_ClearInputConfigTypeDef::ClearInputPolarity</a></div><div class="ttdeci">uint32_t ClearInputPolarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:218</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga803cdbcc0883bcf5f5c98c50024c97e6"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga803cdbcc0883bcf5f5c98c50024c97e6">HAL_GetTickFreq</a></div><div class="ttdeci">HAL_TickFreqTypeDef HAL_GetTickFreq(void)</div><div class="ttdoc">Return tick frequency.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:351</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50aff10d1577a94de8c4aa46cd2cbdb5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50aff10d1577a94de8c4aa46cd2cbdb5">TIM_BDTR_BK2E</a></div><div class="ttdeci">#define TIM_BDTR_BK2E</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15181</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf23c590d98279634af05550702a806da"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">SPI_CR2_RXDMAEN</a></div><div class="ttdeci">#define SPI_CR2_RXDMAEN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14089</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef">HAL_DMA_STATE_BUSY</a></div><div class="ttdeci">@ HAL_DMA_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:106</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html_ac6c54e891cbe5afec92676219978209e"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html#ac6c54e891cbe5afec92676219978209e">TIM_HallSensor_InitTypeDef::IC1Prescaler</a></div><div class="ttdeci">uint32_t IC1Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim_ex.h:53</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2">HAL_DMA_STATE_RESET</a></div><div class="ttdeci">@ HAL_DMA_STATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:104</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_aa949328175500fd1d112f64a4db5ae79"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#aa949328175500fd1d112f64a4db5ae79">TIM_Base_InitTypeDef::RepetitionCounter</a></div><div class="ttdeci">uint32_t RepetitionCounter</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:62</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a85fbdebacff594ff1ad0d16eddfdc179"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a85fbdebacff594ff1ad0d16eddfdc179">TIM_Encoder_InitTypeDef::IC1Selection</a></div><div class="ttdeci">uint32_t IC1Selection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:172</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37af859ce60c5e462b0bfde3a5010bc72d1"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37af859ce60c5e462b0bfde3a5010bc72d1">HAL_I2C_STATE_READY</a></div><div class="ttdeci">@ HAL_I2C_STATE_READY</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:111</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a9e1687f431eaba605b2ae49c1e3ff641"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a9e1687f431eaba605b2ae49c1e3ff641">__I2C_HandleTypeDef::Mode</a></div><div class="ttdeci">__IO HAL_I2C_ModeTypeDef Mode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:213</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga1ca8fd7f3286a176f6be540c75a004c6"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga1ca8fd7f3286a176f6be540c75a004c6">__HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE()</div><div class="ttdoc">Disable the PVD Extended Interrupt Rising Trigger.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:234</div></div>
<div class="ttc" id="agroup___r_c_c___get___clock__source_html_ga32f72b8c5b7e97b415867c57f9fafed6"><div class="ttname"><a href="group___r_c_c___get___clock__source.html#ga32f72b8c5b7e97b415867c57f9fafed6">__HAL_RCC_SYSCLK_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__)</div><div class="ttdoc">Macro to configure the system clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:948</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_ga45816ad15a4f533027eb202ac0b9aaf5"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#ga45816ad15a4f533027eb202ac0b9aaf5">TIM_DMA_UPDATE</a></div><div class="ttdeci">#define TIM_DMA_UPDATE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:706</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_a4bdc5aec84be4b728b55028491f261d4"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#a4bdc5aec84be4b728b55028491f261d4">TIM_BreakDeadTimeConfigTypeDef::DeadTime</a></div><div class="ttdeci">uint32_t DeadTime</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:277</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga6a48ecf88cae0402ff084202bfdd4f8e"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga6a48ecf88cae0402ff084202bfdd4f8e">TIM_IT_UPDATE</a></div><div class="ttdeci">#define TIM_IT_UPDATE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:682</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga23d1f282af3b9aa7aa396dcad94865d8"><div class="ttname"><a href="group___d_m_a.html#ga23d1f282af3b9aa7aa396dcad94865d8">__HAL_DMA_GET_DME_FLAG_INDEX</a></div><div class="ttdeci">#define __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__)</div><div class="ttdoc">Return the current DMA Stream direct mode error flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:488</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a0c0a00511f6c07b8609b54adb14319da"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a0c0a00511f6c07b8609b54adb14319da">USB_OTG_GlobalTypeDef::GINTSTS</a></div><div class="ttdeci">__IO uint32_t GINTSTS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1128</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a49b187ba5ab8ba4354e02837e8b99414"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a49b187ba5ab8ba4354e02837e8b99414">DMA_InitTypeDef::MemInc</a></div><div class="ttdeci">uint32_t MemInc</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:61</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6b5e107420b55cb461ac7010909c4c8b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6b5e107420b55cb461ac7010909c4c8b">RCC_PLLSAICFGR_PLLSAIN_6</a></div><div class="ttdeci">#define RCC_PLLSAICFGR_PLLSAIN_6</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:12307</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755"><div class="ttname"><a href="group___d_m_a___exported___types.html#gga9c012af359987a240826f29073bbe463af199cdb868cfd96fa97decb285643755">HAL_DMA_STATE_ABORT</a></div><div class="ttdeci">@ HAL_DMA_STATE_ABORT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:109</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a39b62cae65fe7a251000354e5bba8cb6"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a39b62cae65fe7a251000354e5bba8cb6">RCC_OscInitTypeDef::HSIState</a></div><div class="ttdeci">uint32_t HSIState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:63</div></div>
<div class="ttc" id="astruct_e_x_t_i___config_type_def_html"><div class="ttname"><a href="struct_e_x_t_i___config_type_def.html">EXTI_ConfigTypeDef</a></div><div class="ttdoc">EXTI Configuration structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_exti.h:62</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gad60cb1a9c1e1f89e8e9740a0ca734443"><div class="ttname"><a href="group___s_p_i___private___macros.html#gad60cb1a9c1e1f89e8e9740a0ca734443">IS_SPI_CPOL</a></div><div class="ttdeci">#define IS_SPI_CPOL(__CPOL__)</div><div class="ttdoc">Checks if SPI Serial clock steady state parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:664</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga0095f5f3166a82bedc67744ac94acfba"><div class="ttname"><a href="group___d_m_a.html#ga0095f5f3166a82bedc67744ac94acfba">__HAL_DMA_GET_HT_FLAG_INDEX</a></div><div class="ttdeci">#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__)</div><div class="ttdoc">Return the current DMA Stream half transfer complete flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:428</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_gad957348fe227e5cb75b70be026c5ae81"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#gad957348fe227e5cb75b70be026c5ae81">UART_ClockSourceTypeDef</a></div><div class="ttdeci">UART_ClockSourceTypeDef</div><div class="ttdoc">UART clock sources definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:172</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_gaeb7eff6c39922814e7ee47c0820c3d9f"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#gaeb7eff6c39922814e7ee47c0820c3d9f">TIM_IT_COM</a></div><div class="ttdeci">#define TIM_IT_COM</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:687</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7b0d0879e3d57e3a21610ab590da6ae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7b0d0879e3d57e3a21610ab590da6ae">USB_OTG_GINTMSK_IEPINT</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_IEPINT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17536</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___voltage___range_html_ga5cadf49a63c968cde3b980e5139d398e"><div class="ttname"><a href="group___f_l_a_s_h_ex___voltage___range.html#ga5cadf49a63c968cde3b980e5139d398e">FLASH_VOLTAGE_RANGE_1</a></div><div class="ttdeci">#define FLASH_VOLTAGE_RANGE_1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:129</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_gab7fa15838d5ef9316ed8a0ec1c782fb7"><div class="ttname"><a href="group___s_p_i___error___code.html#gab7fa15838d5ef9316ed8a0ec1c782fb7">HAL_SPI_ERROR_ABORT</a></div><div class="ttdeci">#define HAL_SPI_ERROR_ABORT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:209</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_ga9b398a201d8b6a4f200ebde86b1d8f3a"><div class="ttname"><a href="group___t_i_m___clock___source.html#ga9b398a201d8b6a4f200ebde86b1d8f3a">TIM_CLOCKSOURCE_INTERNAL</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_INTERNAL</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:758</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_ga911654f44cd040f41871ec5af5ec1343"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#ga911654f44cd040f41871ec5af5ec1343">UART_ADVFEATURE_MSBFIRST_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_MSBFIRST_INIT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:488</div></div>
<div class="ttc" id="agroup___h_a_l__mode__structure__definition_html_gabcbb7b844f2ffd63c4e530c117882062"><div class="ttname"><a href="group___h_a_l__mode__structure__definition.html#gabcbb7b844f2ffd63c4e530c117882062">HAL_I2C_ModeTypeDef</a></div><div class="ttdeci">HAL_I2C_ModeTypeDef</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:148</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_a85cf419fd97f82464a6e7396ac0ac1c4"><div class="ttname"><a href="struct_i2_c___init_type_def.html#a85cf419fd97f82464a6e7396ac0ac1c4">I2C_InitTypeDef::Timing</a></div><div class="ttdeci">uint32_t Timing</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:50</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_ga3eb2dadbd3109bced45935fb53deeee1"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#ga3eb2dadbd3109bced45935fb53deeee1">TIM_DMA_CC3</a></div><div class="ttdeci">#define TIM_DMA_CC3</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:709</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_adc2a83ae9e108a3f7afb01c58f3a4f1a"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#adc2a83ae9e108a3f7afb01c58f3a4f1a">RCC_PeriphCLKInitTypeDef::Sai1ClockSelection</a></div><div class="ttdeci">uint32_t Sai1ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:157</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html_ae8432aa11b5495b252ac7ae299eabb32"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html#ae8432aa11b5495b252ac7ae299eabb32">TIM_IC_InitTypeDef::ICFilter</a></div><div class="ttdeci">uint32_t ICFilter</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:157</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gaff785f069ed650de77ff82ac407f7c84"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gaff785f069ed650de77ff82ac407f7c84">HAL_GetDEVID</a></div><div class="ttdeci">uint32_t HAL_GetDEVID(void)</div><div class="ttdoc">Returns the device identifier.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:437</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2326bafe64ba2ebdde908d66219eaa6f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f">TIM_CCMR1_OC2M</a></div><div class="ttdeci">#define TIM_CCMR1_OC2M</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14910</div></div>
<div class="ttc" id="agroup___r_c_c___l_s_i___configuration_html_ga560de8b8991db4a296de878a7a8aa58b"><div class="ttname"><a href="group___r_c_c___l_s_i___configuration.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_LSI_ENABLE()</div><div class="ttdoc">Macros to enable or disable the Internal Low Speed oscillator (LSI).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:702</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a609d2a279b1927846a991deb9d0dc0b0"><div class="ttname"><a href="struct_s_p_i___type_def.html#a609d2a279b1927846a991deb9d0dc0b0">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint32_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:924</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0a06b55e9caa25873e734fb15cafbc51"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0a06b55e9caa25873e734fb15cafbc51">USB_OTG_DOEPCTL_SD0PID_SEVNFRM</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_SD0PID_SEVNFRM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18266</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae61f8d54923999fffb6db381e81f2b69"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69">TIM_CR2_OIS1N</a></div><div class="ttdeci">#define TIM_CR2_OIS1N</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14685</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group1_html_ga95911129a26afb05232caaaefa31956f"><div class="ttname"><a href="group___h_a_l___exported___functions___group1.html#ga95911129a26afb05232caaaefa31956f">HAL_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_DeInit(void)</div><div class="ttdoc">This function de-Initializes common part of the HAL and stops the systick. This function is optional.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:168</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga166ced33a990038256b643c0054b118b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga166ced33a990038256b643c0054b118b">RCC_PLLSAICFGR_PLLSAIN_7</a></div><div class="ttdeci">#define RCC_PLLSAICFGR_PLLSAIN_7</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:12308</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9ad0a14d1e0b69f72209ac0de8290862"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9ad0a14d1e0b69f72209ac0de8290862">USB_OTG_GUSBCFG_ULPIFSLS</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_ULPIFSLS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17242</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_af76de5ee86798f0c3a4c83c84dfa58be"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#af76de5ee86798f0c3a4c83c84dfa58be">RCC_OscInitTypeDef::PLL</a></div><div class="ttdeci">RCC_PLLInitTypeDef PLL</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:72</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e4215d17f0548dfcf0b15fe4d0f4651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651">TIM_BDTR_LOCK</a></div><div class="ttdeci">#define TIM_BDTR_LOCK</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15151</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_gad5a4923f3e771d276c6a5332e3945e2a"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#gad5a4923f3e771d276c6a5332e3945e2a">UART_ADVFEATURE_RXINVERT_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_RXINVERT_INIT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:482</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga47f2dd240b2aed823a76b11496f37690"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga47f2dd240b2aed823a76b11496f37690">HAL_SetTickFreq</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_SetTickFreq(HAL_TickFreqTypeDef Freq)</div><div class="ttdoc">Set new tick Freq.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:319</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706a2024e95c48b58ec9b2115faa276e3fad">HAL_TIM_ACTIVE_CHANNEL_1</a></div><div class="ttdeci">@ HAL_TIM_ACTIVE_CHANNEL_1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:312</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gad23bf2b78a9a4524157c9de0d30b7448"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gad23bf2b78a9a4524157c9de0d30b7448">__WFI</a></div><div class="ttdeci">#define __WFI</div><div class="ttdoc">Wait For Interrupt.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:394</div></div>
<div class="ttc" id="astruct_s_p_i___type_def_html_a02ef206dd5bb270e1f17fedd71284422"><div class="ttname"><a href="struct_s_p_i___type_def.html#a02ef206dd5bb270e1f17fedd71284422">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:923</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5e6aea29335780171f8ce42aba031699"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e6aea29335780171f8ce42aba031699">USB_OTG_DOEPCTL_STALL</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_STALL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18280</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_abcb1d9026f5ad149b6e0d1194f82b852"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#abcb1d9026f5ad149b6e0d1194f82b852">RCC_PeriphCLKInitTypeDef::Clk48ClockSelection</a></div><div class="ttdeci">uint32_t Clk48ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:205</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga7faa58d8508ea3123b9f247a70379779"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga7faa58d8508ea3123b9f247a70379779">HAL_DBGMCU_DisableDBGStandbyMode</a></div><div class="ttdeci">void HAL_DBGMCU_DisableDBGStandbyMode(void)</div><div class="ttdoc">Disable the Debug Module during STANDBY mode.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:518</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga69d63e147faeca8909e9679f684c0325"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga69d63e147faeca8909e9679f684c0325">__HAL_TIM_MOE_DISABLE</a></div><div class="ttdeci">#define __HAL_TIM_MOE_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the TIM main Output.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1161</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_ga0ed58a269bccd3f22d19cc9a2ba3123f"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#ga0ed58a269bccd3f22d19cc9a2ba3123f">TIM_TS_TI2FP2</a></div><div class="ttdeci">#define TIM_TS_TI2FP2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:989</div></div>
<div class="ttc" id="agroup___peripheral__memory__map_html_ga664eda42b83c919b153b07b23348be67"><div class="ttname"><a href="group___peripheral__memory__map.html#ga664eda42b83c919b153b07b23348be67">UID_BASE</a></div><div class="ttdeci">#define UID_BASE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1558</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga059e35d45f848183cf19399ac1e21ff5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga059e35d45f848183cf19399ac1e21ff5">USB_OTG_HCINTMSK_NYET</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_NYET</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18190</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae92349731a6107e0f3a251b44a67c7ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea">TIM_SMCR_SMS</a></div><div class="ttdeci">#define TIM_SMCR_SMS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14705</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga21eb5c0fa8aafa12a725ab52f85023d1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga21eb5c0fa8aafa12a725ab52f85023d1">USB_OTG_HCINTMSK_ACKM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_ACKM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18187</div></div>
<div class="ttc" id="agroup___u_a_r_t___state___definition_html_ga5f9ebc1c0e62dbad395ecf020e88bce9"><div class="ttname"><a href="group___u_a_r_t___state___definition.html#ga5f9ebc1c0e62dbad395ecf020e88bce9">HAL_UART_STATE_READY</a></div><div class="ttdeci">#define HAL_UART_STATE_READY</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:285</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0">HAL_DMA_XFER_ALL_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_ALL_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:132</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html_ae4c0cb6f58da0ec7b99f1c6411d2fee1"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html#ae4c0cb6f58da0ec7b99f1c6411d2fee1">TIM_ClockConfigTypeDef::ClockPrescaler</a></div><div class="ttdeci">uint32_t ClockPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:203</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggad957348fe227e5cb75b70be026c5ae81a96ac2df7b663207f2e8be97e0e18a3bb"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81a96ac2df7b663207f2e8be97e0e18a3bb">UART_CLOCKSOURCE_PCLK1</a></div><div class="ttdeci">@ UART_CLOCKSOURCE_PCLK1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:174</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_ab2ee6ea5a5d4ca5ee6b759be197bcfcb"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#ab2ee6ea5a5d4ca5ee6b759be197bcfcb">UART_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:72</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafc3d11f2e968752bc9ec7131c986c3a6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6">TIM_CCMR2_IC3PSC</a></div><div class="ttdeci">#define TIM_CCMR2_IC3PSC</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15007</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_aa13d993a0b9b0ea6a07e5a77eeaf394e"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#aa13d993a0b9b0ea6a07e5a77eeaf394e">__SPI_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:144</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_ac5531272c0509cb646c4ddac15392dbf"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ac5531272c0509cb646c4ddac15392dbf">RCC_PeriphCLKInitTypeDef::I2c1ClockSelection</a></div><div class="ttdeci">uint32_t I2c1ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:187</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_gaa10d88f87d16de53bd81dfb33bd56959"><div class="ttname"><a href="group___s_p_i___exported___macros.html#gaa10d88f87d16de53bd81dfb33bd56959">__HAL_SPI_DISABLE</a></div><div class="ttdeci">#define __HAL_SPI_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the SPI peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:549</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6a42766a6ca3c7fe10a810ebd6b9d627"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6a42766a6ca3c7fe10a810ebd6b9d627">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint32_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:969</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a5732c379e1ce532552e80392db4eabf8"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a5732c379e1ce532552e80392db4eabf8">USART_TypeDef::RTOR</a></div><div class="ttdeci">__IO uint32_t RTOR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1014</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_af699cc26b19f28b9215d3d4a167f068e"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#af699cc26b19f28b9215d3d4a167f068e">__I2C_HandleTypeDef::pBuffPtr</a></div><div class="ttdeci">uint8_t * pBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:192</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_ae460c2e4d7ddc67bca9f5756f45b1d83"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#ae460c2e4d7ddc67bca9f5756f45b1d83">UART_InitTypeDef::BaudRate</a></div><div class="ttdeci">uint32_t BaudRate</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:49</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_ga2c3f4dbea065f8ea2987eada4dab30bd"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#ga2c3f4dbea065f8ea2987eada4dab30bd">FLASH_FLAG_PGAERR</a></div><div class="ttdeci">#define FLASH_FLAG_PGAERR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:119</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga0863e6c3b386823ab0f5af6dd5121c32"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga0863e6c3b386823ab0f5af6dd5121c32">HAL_DisableFMCMemorySwapping</a></div><div class="ttdeci">void HAL_DisableFMCMemorySwapping(void)</div><div class="ttdoc">Disables the FMC Memory Mapping Swapping.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:566</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a60db7e87bb66775df6213e4006dfd876"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a60db7e87bb66775df6213e4006dfd876">SPI_InitTypeDef::TIMode</a></div><div class="ttdeci">uint32_t TIMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:77</div></div>
<div class="ttc" id="agroup___u_a_r_t___i_t___c_l_e_a_r___flags_html_ga9c2aef8048dd09ea5e72d69c63026f02"><div class="ttname"><a href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga9c2aef8048dd09ea5e72d69c63026f02">UART_CLEAR_PEF</a></div><div class="ttdeci">#define UART_CLEAR_PEF</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:723</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_adcd45d8ba72e0883dc85a6f217437809"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#adcd45d8ba72e0883dc85a6f217437809">__UART_HandleTypeDef::RxXferSize</a></div><div class="ttdeci">uint16_t RxXferSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:201</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a0c4242c009d8754417dfd87a5ab6cb10"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a0c4242c009d8754417dfd87a5ab6cb10">__UART_HandleTypeDef::gState</a></div><div class="ttdeci">__IO HAL_UART_StateTypeDef gState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:217</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga09f8a368294fb6a5c47de1193484f3b8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09f8a368294fb6a5c47de1193484f3b8">USART_ISR_RTOF</a></div><div class="ttdeci">#define USART_ISR_RTOF</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15793</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf9fd5819883e2d18cad4c19af8146e1d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf9fd5819883e2d18cad4c19af8146e1d">USB_OTG_DCFG_DAD</a></div><div class="ttdeci">#define USB_OTG_DCFG_DAD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17071</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_ga59495cf79894dfe5e5b2029863aed956"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#ga59495cf79894dfe5e5b2029863aed956">TIM_DMA_CC4</a></div><div class="ttdeci">#define TIM_DMA_CC4</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:710</div></div>
<div class="ttc" id="agroup___t_i_m___clear_input___source_html_ga48c5312aecd377fab00d62e9b4169e9e"><div class="ttname"><a href="group___t_i_m___clear_input___source.html#ga48c5312aecd377fab00d62e9b4169e9e">TIM_CLEARINPUTSOURCE_NONE</a></div><div class="ttdeci">#define TIM_CLEARINPUTSOURCE_NONE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:427</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4a0635e168bc0430253fe8e74cfe9768fd"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a0635e168bc0430253fe8e74cfe9768fd">HAL_SPI_STATE_BUSY</a></div><div class="ttdeci">@ HAL_SPI_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:105</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9ef05c9c30c2040e0e9a74526f12641e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9ef05c9c30c2040e0e9a74526f12641e">USART_CR3_UCESM</a></div><div class="ttdeci">#define USART_CR3_UCESM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15713</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a73988a218be320999c74a641b3d6e3c1"><div class="ttname"><a href="struct_i2_c___type_def.html#a73988a218be320999c74a641b3d6e3c1">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint32_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:662</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_ga75f5edd4e2a7a95bc9a994244df52460"><div class="ttname"><a href="group___s_p_i___error___code.html#ga75f5edd4e2a7a95bc9a994244df52460">HAL_SPI_ERROR_MODF</a></div><div class="ttdeci">#define HAL_SPI_ERROR_MODF</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:203</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html_ab122383ebc0926c49a814546471da9b3"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html#ab122383ebc0926c49a814546471da9b3">TIM_IC_InitTypeDef::ICPolarity</a></div><div class="ttdeci">uint32_t ICPolarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:148</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_ga47fa7321c5755bfbff1a7229fbe5b21c"><div class="ttname"><a href="group___s_p_i___exported___macros.html#ga47fa7321c5755bfbff1a7229fbe5b21c">__HAL_SPI_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_SPI_DISABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Disable the specified SPI interrupts.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:460</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___type___program_html_gadd25c6821539030ba6711e7c0d586c3e"><div class="ttname"><a href="group___f_l_a_s_h___type___program.html#gadd25c6821539030ba6711e7c0d586c3e">FLASH_TYPEPROGRAM_WORD</a></div><div class="ttdeci">#define FLASH_TYPEPROGRAM_WORD</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:106</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31c66373bfbae7724c836ac63b8411dd"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a></div><div class="ttdeci">#define USART_CR3_IREN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15654</div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_gae7a7e7ef775b2cce4dc5da3821c0703f"><div class="ttname"><a href="group___t_i_m___channel.html#gae7a7e7ef775b2cce4dc5da3821c0703f">TIM_CHANNEL_5</a></div><div class="ttdeci">#define TIM_CHANNEL_5</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:747</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_gaa707c98bb11277665635ca7aef1e4193"><div class="ttname"><a href="group___d_m_a___handle__index.html#gaa707c98bb11277665635ca7aef1e4193">TIM_DMA_ID_COMMUTATION</a></div><div class="ttdeci">#define TIM_DMA_ID_COMMUTATION</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1061</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9ae263bd38eec1c423b0a70904b5099a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9ae263bd38eec1c423b0a70904b5099a">USB_OTG_HCINTMSK_BBERRM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_BBERRM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18196</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_a17ce92b135a4b5c045a5387c91677803"><div class="ttname"><a href="struct_i2_c___init_type_def.html#a17ce92b135a4b5c045a5387c91677803">I2C_InitTypeDef::GeneralCallMode</a></div><div class="ttdeci">uint32_t GeneralCallMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:69</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga294e216b50edd1c2f891143e1f971048"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048">TIM_CCMR2_CC4S</a></div><div class="ttdeci">#define TIM_CCMR2_CC4S</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14980</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gac7820d0561f19999a68d714655b901b5"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gac7820d0561f19999a68d714655b901b5">HAL_DBGMCU_DisableDBGSleepMode</a></div><div class="ttdeci">void HAL_DBGMCU_DisableDBGSleepMode(void)</div><div class="ttdoc">Disable the Debug Module during SLEEP mode.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:482</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5e8e704f9ce5742f45e15e3b3126aa9d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d">TIM_CCMR1_IC2PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC2PSC</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14938</div></div>
<div class="ttc" id="agroup___u_a_r_t___i_t___c_l_e_a_r___flags_html_gadfbfe4df408d1d09ff2adc1ddad3de09"><div class="ttname"><a href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#gadfbfe4df408d1d09ff2adc1ddad3de09">UART_CLEAR_TCF</a></div><div class="ttdeci">#define UART_CLEAR_TCF</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:728</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1447dfe94bdd234382bb1f43307ea5c3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3">TIM_CCMR2_OC4CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4CE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15001</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_ga56b48c24063e0f04b09f592c3ce7d2ac"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#ga56b48c24063e0f04b09f592c3ce7d2ac">UART_ADVFEATURE_SWAP_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_SWAP_INIT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:484</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a67a2a8b907bc9b5c0af87f9de2bffc29"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a67a2a8b907bc9b5c0af87f9de2bffc29">__DMA_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:162</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a8d538b7390289142b70428c5b0af0a18"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a8d538b7390289142b70428c5b0af0a18">USART_TypeDef::RDR</a></div><div class="ttdeci">__IO uint32_t RDR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1018</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad831dfc169fcf14b7284984dbecf322d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a></div><div class="ttdeci">#define USART_CR1_WAKE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15546</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga37007be453dd8a637be2d793d3b5f2a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga37007be453dd8a637be2d793d3b5f2a2">I2C_CR2_STOP</a></div><div class="ttdeci">#define I2C_CR2_STOP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10183</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabcf985e9c78f15e1e44b2bc4d2bafc67"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67">TIM_BDTR_DTG</a></div><div class="ttdeci">#define TIM_BDTR_DTG</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15139</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae199132077792fb8efa01b87edd1c033"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae199132077792fb8efa01b87edd1c033">TIM_CR2_MMS2</a></div><div class="ttdeci">#define TIM_CR2_MMS2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14671</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3ee77fac25142271ad56d49685e518b3"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a></div><div class="ttdeci">#define USART_CR2_ADD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15646</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga09b6ae9c0db0348ae11d171912651bf2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09b6ae9c0db0348ae11d171912651bf2">USB_OTG_GRXSTSP_EPNUM</a></div><div class="ttdeci">#define USB_OTG_GRXSTSP_EPNUM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17593</div></div>
<div class="ttc" id="agroup___i2_c___exported___macros_html_gac9d8b249b06b2d30f987acc9ceebd1d9"><div class="ttname"><a href="group___i2_c___exported___macros.html#gac9d8b249b06b2d30f987acc9ceebd1d9">__HAL_I2C_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_I2C_ENABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Enable the specified I2C interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:466</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab2177151366a5539b446104cb87d3059"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab2177151366a5539b446104cb87d3059">USB_OTG_HCTSIZ_PKTCNT</a></div><div class="ttdeci">#define USB_OTG_HCTSIZ_PKTCNT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18221</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4b33b8e33fa18fd49d6d1d8a69777289"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b33b8e33fa18fd49d6d1d8a69777289">I2C_CR1_ANFOFF</a></div><div class="ttdeci">#define I2C_CR1_ANFOFF</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10135</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gab9ffca069f4dfc371811e084170998c5"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gab9ffca069f4dfc371811e084170998c5">__HAL_RCC_UART4_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_UART4_CONFIG(__UART4_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the UART4 clock (UART4CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2963</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gada0d5d407a22264de847bc1b40a17aeb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a></div><div class="ttdeci">#define USART_CR1_RE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15519</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga04939f2cc7cab01a34b516197883c542"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga04939f2cc7cab01a34b516197883c542">USB_OTG_DIEPCTL_SNAK</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_SNAK</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17992</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2efaf0e7c00e772ba4662978f4793666"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2efaf0e7c00e772ba4662978f4793666">TIM_CCMR3_OC5PE</a></div><div class="ttdeci">#define TIM_CCMR3_OC5PE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15249</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_a51a6af507ed8f57590f19b6ba6c9c33d"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#a51a6af507ed8f57590f19b6ba6c9c33d">FLASH_OBProgramInitTypeDef::BORLevel</a></div><div class="ttdeci">uint32_t BORLevel</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:85</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa513c61dd111de0945d8dd0778e70ad5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa513c61dd111de0945d8dd0778e70ad5">USART_ISR_REACK</a></div><div class="ttdeci">#define USART_ISR_REACK</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15823</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a></div><div class="ttdoc">DMA handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:138</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a1ba050351021762bf0414f9af78080c7"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a1ba050351021762bf0414f9af78080c7">__UART_HandleTypeDef::TxXferSize</a></div><div class="ttdeci">uint16_t TxXferSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:195</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga5b971478563a00e1ee1a9d8ca8054e08"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga5b971478563a00e1ee1a9d8ca8054e08">__HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE()</div><div class="ttdoc">Enable the PVD Extended Interrupt Falling Trigger.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:240</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a2c6f6d1fef0847f9da51153b5c295249"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a2c6f6d1fef0847f9da51153b5c295249">HAL_I2C_STATE_ABORT</a></div><div class="ttdeci">@ HAL_I2C_STATE_ABORT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:120</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga95291df1eaf532c5c996d176648938eb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb">TIM_CCMR1_CC1S</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14872</div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_ga33e02d43345a7ac5886f01b39e4f7ccd"><div class="ttname"><a href="group___t_i_m___channel.html#ga33e02d43345a7ac5886f01b39e4f7ccd">TIM_CHANNEL_2</a></div><div class="ttdeci">#define TIM_CHANNEL_2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:744</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab46b7186665f5308cd2ca52acfb63e72"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72">TIM_CCMR1_IC1PSC</a></div><div class="ttdeci">#define TIM_CCMR1_IC1PSC</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14924</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab2d95af966e08146e1172c4b828bda38"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab2d95af966e08146e1172c4b828bda38">USART_CR1_DEDT</a></div><div class="ttdeci">#define USART_CR1_DEDT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15562</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga082d691311bac96641dc35a17cfe8e63"><div class="ttname"><a href="group___d_m_a.html#ga082d691311bac96641dc35a17cfe8e63">__HAL_DMA_GET_COUNTER</a></div><div class="ttdeci">#define __HAL_DMA_GET_COUNTER(__HANDLE__)</div><div class="ttdoc">Returns the number of remaining data units in the current DMAy Streamx transfer.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:610</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab954bdd4334a2643622e3d33fee16ad5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab954bdd4334a2643622e3d33fee16ad5">USB_OTG_DOEPTSIZ_XFRSIZ</a></div><div class="ttdeci">#define USB_OTG_DOEPTSIZ_XFRSIZ</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18332</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a52cf8098ab8dc8d9b5e56ed6c3702b89"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a52cf8098ab8dc8d9b5e56ed6c3702b89">RCC_PeriphCLKInitTypeDef::I2sClockSelection</a></div><div class="ttdeci">uint32_t I2sClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:151</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga573e020db1ec841ff9c9d36da2b82a6b"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga573e020db1ec841ff9c9d36da2b82a6b">__HAL_RCC_PLLSAI_GET_FLAG</a></div><div class="ttdeci">#define __HAL_RCC_PLLSAI_GET_FLAG()</div><div class="ttdoc">Check PLLSAI RDY flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2806</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y_html_gad776ed7b3b9a98013aac9976eedb7e94"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___bytes__n_r_s_t___s_t_d_b_y.html#gad776ed7b3b9a98013aac9976eedb7e94">OB_STDBY_NO_RST</a></div><div class="ttdeci">#define OB_STDBY_NO_RST</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:205</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a52dcaac577eef13388d209f3f5a6a4b9"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a52dcaac577eef13388d209f3f5a6a4b9">__I2C_HandleTypeDef::hdmarx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmarx</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:207</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a91ba08634e08d7287940f1bc5a37eeff"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a91ba08634e08d7287940f1bc5a37eeff">HAL_I2C_STATE_RESET</a></div><div class="ttdeci">@ HAL_I2C_STATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:110</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga76d102b464f15cbe18b0d83b61150293"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76d102b464f15cbe18b0d83b61150293">USART_CR3_WUS</a></div><div class="ttdeci">#define USART_CR3_WUS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15705</div></div>
<div class="ttc" id="agroup___d_m_a__mode_html_ga4c4f425cba13edffb3c831c036c91e01"><div class="ttname"><a href="group___d_m_a__mode.html#ga4c4f425cba13edffb3c831c036c91e01">DMA_CIRCULAR</a></div><div class="ttdeci">#define DMA_CIRCULAR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:256</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html_a5d08471046a663db76d2252848a7d66c"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html#a5d08471046a663db76d2252848a7d66c">FLASH_EraseInitTypeDef::TypeErase</a></div><div class="ttdeci">uint32_t TypeErase</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:49</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_ga9c52f32d4bd21dd2d232900219f0a111"><div class="ttname"><a href="group___d_m_a___handle__index.html#ga9c52f32d4bd21dd2d232900219f0a111">TIM_DMA_ID_CC2</a></div><div class="ttdeci">#define TIM_DMA_ID_CC2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1058</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae0ac25b2f10b80c3f529c97f225be728"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae0ac25b2f10b80c3f529c97f225be728">USB_OTG_HCCHAR_EPNUM</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_EPNUM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18013</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_a82efdad1e2ed9edbd4c895987ebfe0f7"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#a82efdad1e2ed9edbd4c895987ebfe0f7">TIM_SlaveConfigTypeDef::InputTrigger</a></div><div class="ttdeci">uint32_t InputTrigger</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:253</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabfc525ece665c5448d652166bf962b7a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabfc525ece665c5448d652166bf962b7a">USB_OTG_GRSTCTL_AHBIDL</a></div><div class="ttdeci">#define USB_OTG_GRSTCTL_AHBIDL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17306</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_ga053355b64de3105a19f3e5560f3557e4"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#ga053355b64de3105a19f3e5560f3557e4">UART_ADVFEATURE_RXOVERRUNDISABLE_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_RXOVERRUNDISABLE_INIT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:485</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_gabb91ccd46cd7204c87170a1ea5b38135"><div class="ttname"><a href="group___t_i_m___exported___macros.html#gabb91ccd46cd7204c87170a1ea5b38135">__HAL_TIM_ENABLE_DMA</a></div><div class="ttdeci">#define __HAL_TIM_ENABLE_DMA(__HANDLE__, __DMA__)</div><div class="ttdoc">Enable the specified DMA request.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1225</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad2e85306ee6705e7120877dee47d50b0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad2e85306ee6705e7120877dee47d50b0">USB_OTG_GRSTCTL_CSRST</a></div><div class="ttdeci">#define USB_OTG_GRSTCTL_CSRST</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17280</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a91782f7b81475b0e3c3779273abd26aa"><div class="ttname"><a href="struct_i2_c___type_def.html#a91782f7b81475b0e3c3779273abd26aa">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:659</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_ga3310aa84f2f322eb77538997c070e56a"><div class="ttname"><a href="group___t_i_m___clock___source.html#ga3310aa84f2f322eb77538997c070e56a">TIM_CLOCKSOURCE_ITR0</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_ITR0</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:759</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_s_a_i_init_type_def_html_a8cfa7d387fc9b118e9066a63d2b845bf"><div class="ttname"><a href="struct_r_c_c___p_l_l_s_a_i_init_type_def.html#a8cfa7d387fc9b118e9066a63d2b845bf">RCC_PLLSAIInitTypeDef::PLLSAIP</a></div><div class="ttdeci">uint32_t PLLSAIP</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:118</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a028d3e824c01ccc6c9a23bb5802e3313"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a028d3e824c01ccc6c9a23bb5802e3313">__I2C_HandleTypeDef::PreviousState</a></div><div class="ttdeci">__IO uint32_t PreviousState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:201</div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_gad59ef74820ee8bf77fa1f8d589fde2ac"><div class="ttname"><a href="group___t_i_m___channel.html#gad59ef74820ee8bf77fa1f8d589fde2ac">TIM_CHANNEL_4</a></div><div class="ttdeci">#define TIM_CHANNEL_4</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:746</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_ab2497f2e3cfae59376db75da3bda7ffe"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#ab2497f2e3cfae59376db75da3bda7ffe">__SPI_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:148</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a6b1ae85138ed91686bf63699c61ef835"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6b1ae85138ed91686bf63699c61ef835">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:959</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_gae2da814f8d86491e7c344bb8d0f62b96"><div class="ttname"><a href="group___t_i_m___clock___source.html#gae2da814f8d86491e7c344bb8d0f62b96">TIM_CLOCKSOURCE_ITR1</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_ITR1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:760</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_af62608eb25864208cae5d59acef282a6"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#af62608eb25864208cae5d59acef282a6">DMA_InitTypeDef::Channel</a></div><div class="ttdeci">uint32_t Channel</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:51</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gae3b2eb5e818e58b66474d42dedac5523"><div class="ttname"><a href="group___s_p_i___private___macros.html#gae3b2eb5e818e58b66474d42dedac5523">SPI_1LINE_TX</a></div><div class="ttdeci">#define SPI_1LINE_TX(__HANDLE__)</div><div class="ttdoc">Set the SPI transmit-only mode.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:565</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_a1bc32023897ca98005319c4de7b84a1f"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#a1bc32023897ca98005319c4de7b84a1f">UART_AdvFeatureInitTypeDef::Swap</a></div><div class="ttdeci">uint32_t Swap</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:108</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_aa7ede2de6204c3fc4bd9fb328801c99a"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#aa7ede2de6204c3fc4bd9fb328801c99a">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1010</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gab9372aa811e622a602d2b3657790c8e7"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gab9372aa811e622a602d2b3657790c8e7">__HAL_RCC_GET_I2C1_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_I2C1_SOURCE()</div><div class="ttdoc">Macro to get the I2C1 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2832</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_aef11bcea1dbf3e3ddf2a4bbc2846bb1e"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#aef11bcea1dbf3e3ddf2a4bbc2846bb1e">TIM_OnePulse_InitTypeDef::OCIdleState</a></div><div class="ttdeci">uint32_t OCIdleState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:125</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga5878c3a1dbcf01e6840fffcf1f244088"><div class="ttname"><a href="group___d_m_a.html#ga5878c3a1dbcf01e6840fffcf1f244088">__HAL_DMA_GET_FE_FLAG_INDEX</a></div><div class="ttdeci">#define __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__)</div><div class="ttdoc">Return the current DMA Stream FIFO error flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:468</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga644babf93470a6eee6bce8906c4da5c5"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga644babf93470a6eee6bce8906c4da5c5">__HAL_TIM_GET_IT_SOURCE</a></div><div class="ttdeci">#define __HAL_TIM_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Check whether the specified TIM interrupt source is enabled or not.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1305</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a105ffb9ec6b544d1faae281484d9a98a"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a105ffb9ec6b544d1faae281484d9a98a">RCC_PeriphCLKInitTypeDef::Usart2ClockSelection</a></div><div class="ttdeci">uint32_t Usart2ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:166</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a6cbaf84f6566af15e6e4f97a339d5759"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a6cbaf84f6566af15e6e4f97a339d5759">RCC_PLLInitTypeDef::PLLState</a></div><div class="ttdeci">uint32_t PLLState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:49</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gac04b1218a162772dca3854aa3a441856"><div class="ttname"><a href="group___s_p_i___private___macros.html#gac04b1218a162772dca3854aa3a441856">IS_SPI_DATASIZE</a></div><div class="ttdeci">#define IS_SPI_DATASIZE(__DATASIZE__)</div><div class="ttdoc">Checks if SPI Data Size parameter is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:645</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga18ab74d31998863f042a39d50f27c163"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga18ab74d31998863f042a39d50f27c163">__HAL_RCC_SAI2_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_SAI2_CONFIG(__SOURCE__)</div><div class="ttdoc">Macro to configure SAI2 clock source selection.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2767</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a21ceb024102adc3c4dc7eb270cf02ebd"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a21ceb024102adc3c4dc7eb270cf02ebd">RCC_ClkInitTypeDef::APB1CLKDivider</a></div><div class="ttdeci">uint32_t APB1CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:90</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gab120a0085b72939e7d19c4f6b3381a99"><div class="ttname"><a href="group___s_p_i___private___macros.html#gab120a0085b72939e7d19c4f6b3381a99">SPI_RESET_CRC</a></div><div class="ttdeci">#define SPI_RESET_CRC(__HANDLE__)</div><div class="ttdoc">Reset the CRC calculation of the SPI.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:579</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga14b16d9352a86d5d488323a9de3a9134"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga14b16d9352a86d5d488323a9de3a9134">USB_OTG_GCCFG_VBDEN</a></div><div class="ttdeci">#define USB_OTG_GCCFG_VBDEN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17771</div></div>
<div class="ttc" id="agroup___h_a_l__mode__structure__definition_html_ggabcbb7b844f2ffd63c4e530c117882062a3f592bd942f973242aac6b7df79f3f1e"><div class="ttname"><a href="group___h_a_l__mode__structure__definition.html#ggabcbb7b844f2ffd63c4e530c117882062a3f592bd942f973242aac6b7df79f3f1e">HAL_I2C_MODE_MEM</a></div><div class="ttdeci">@ HAL_I2C_MODE_MEM</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:153</div></div>
<div class="ttc" id="agroup___r_c_c_ex___force___release___peripheral___reset_html_ga230a57ed6c129076b4fd17bdb07d79f6"><div class="ttname"><a href="group___r_c_c_ex___force___release___peripheral___reset.html#ga230a57ed6c129076b4fd17bdb07d79f6">__HAL_RCC_AHB3_FORCE_RESET</a></div><div class="ttdeci">#define __HAL_RCC_AHB3_FORCE_RESET()</div><div class="ttdoc">Force or release AHB3 peripheral reset.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:1810</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gaf095ad39d3035f722c6976921a84dbea"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gaf095ad39d3035f722c6976921a84dbea">IS_UART_ADVFEATURE_SWAP</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_SWAP(__SWAP__)</div><div class="ttdoc">Ensure that UART frame RX/TX pins swap setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1319</div></div>
<div class="ttc" id="agroup___t_i_m___master___mode___selection_html_gaaedc4b3f4c5c3c8b45a2cf1b73e33c0a"><div class="ttname"><a href="group___t_i_m___master___mode___selection.html#gaaedc4b3f4c5c3c8b45a2cf1b73e33c0a">TIM_TRGO_OC2REF</a></div><div class="ttdeci">#define TIM_TRGO_OC2REF</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:907</div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___n___idle___state_html_ga7586655652e3c3f1cb4af1ed59d25901"><div class="ttname"><a href="group___t_i_m___output___compare___n___idle___state.html#ga7586655652e3c3f1cb4af1ed59d25901">TIM_OCNIDLESTATE_RESET</a></div><div class="ttdeci">#define TIM_OCNIDLESTATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:613</div></div>
<div class="ttc" id="agroup___g_p_i_o__pull__define_html_ga5c2862579882c1cc64e36d38fbd07a4c"><div class="ttname"><a href="group___g_p_i_o__pull__define.html#ga5c2862579882c1cc64e36d38fbd07a4c">GPIO_NOPULL</a></div><div class="ttdeci">#define GPIO_NOPULL</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:154</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_af2991da9a4e1539530cd6b7b327199cc"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af2991da9a4e1539530cd6b7b327199cc">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint32_t CR3</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1011</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaaf1e1eb07347f77426b72990438c934"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaaf1e1eb07347f77426b72990438c934">TIM_CR2_OIS6</a></div><div class="ttdeci">#define TIM_CR2_OIS6</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14660</div></div>
<div class="ttc" id="agroup___s_t_m32_f7xx___h_a_l___driver_html_gacb9a59bb7943a21c105481f85007a79c"><div class="ttname"><a href="group___s_t_m32_f7xx___h_a_l___driver.html#gacb9a59bb7943a21c105481f85007a79c">EXTI_ConfigTypeDef::GPIOSel</a></div><div class="ttdeci">uint32_t GPIOSel</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_exti.h:70</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gab52c0cea73126e6f71f7ea7cb9d37378"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gab52c0cea73126e6f71f7ea7cb9d37378">__HAL_RCC_GET_USART3_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_USART3_SOURCE()</div><div class="ttdoc">macro to get the USART3 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2952</div></div>
<div class="ttc" id="agroup___d_m_a___data__transfer__direction_html_ga0695035d725855ccf64d2d8452a33810"><div class="ttname"><a href="group___d_m_a___data__transfer__direction.html#ga0695035d725855ccf64d2d8452a33810">DMA_MEMORY_TO_MEMORY</a></div><div class="ttdeci">#define DMA_MEMORY_TO_MEMORY</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:204</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2eabcc7e322b02c9c406b3ff70308260"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260">TIM_CCMR2_CC3S</a></div><div class="ttdeci">#define TIM_CCMR2_CC3S</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14953</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga5416429a2e9024b142c972eacb1fd021"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga5416429a2e9024b142c972eacb1fd021">IS_SPI_CRC_CALCULATION</a></div><div class="ttdeci">#define IS_SPI_CRC_CALCULATION(__CALCULATION__)</div><div class="ttdoc">Checks if SPI CRC calculation enabled state is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:727</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a04c4b8902fadb460835b8856123453e1"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a04c4b8902fadb460835b8856123453e1">__UART_HandleTypeDef::RxXferCount</a></div><div class="ttdeci">__IO uint16_t RxXferCount</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:203</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a88c54ae212a356b0cfef3192374ebb09"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a88c54ae212a356b0cfef3192374ebb09">__UART_HandleTypeDef::AdvancedInit</a></div><div class="ttdeci">UART_AdvFeatureInitTypeDef AdvancedInit</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:191</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a79ce09e9fbedb2d169b3a584ed003b02"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a79ce09e9fbedb2d169b3a584ed003b02">USART_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1016</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacea10770904af189f3aaeb97b45722aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa">TIM_CR1_DIR</a></div><div class="ttdeci">#define TIM_CR1_DIR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14623</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_gaa0bbe5fb55f93fd277ddb6acf58cec53"><div class="ttname"><a href="group___s_p_i___exported___macros.html#gaa0bbe5fb55f93fd277ddb6acf58cec53">__HAL_SPI_GET_FLAG</a></div><div class="ttdeci">#define __HAL_SPI_GET_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Check whether the specified SPI flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:490</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2e7d9d05424a68e6b02b82280541dbd2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2e7d9d05424a68e6b02b82280541dbd2">SPI_CR2_NSSP</a></div><div class="ttdeci">#define SPI_CR2_NSSP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14098</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___bytes___i_watchdog_html_ga5a357e232c955444c3f2ccb9a937ffce"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___bytes___i_watchdog.html#ga5a357e232c955444c3f2ccb9a937ffce">OB_IWDG_SW</a></div><div class="ttdeci">#define OB_IWDG_SW</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:187</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html_a3a2a0c2c4ed573bb84c768c6dbb92cc9"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html#a3a2a0c2c4ed573bb84c768c6dbb92cc9">FLASH_EraseInitTypeDef::VoltageRange</a></div><div class="ttdeci">uint32_t VoltageRange</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:63</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1bf035f3a6674183945975fdda9e5d3a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1bf035f3a6674183945975fdda9e5d3a">USART_CR1_UESM</a></div><div class="ttdeci">#define USART_CR1_UESM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15516</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga2fe74db6b8cb4badd04ed48e0f5ac7b4"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga2fe74db6b8cb4badd04ed48e0f5ac7b4">__HAL_TIM_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_TIM_CLEAR_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Clear the specified TIM interrupt flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1288</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_ad0c5f736a15f6d8d14724854c8133bcc"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#ad0c5f736a15f6d8d14724854c8133bcc">TIM_HandleTypeDef::Instance</a></div><div class="ttdeci">TIM_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:330</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a6ef06ba9d8dc2dc2a0855766369fa7c9"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a6ef06ba9d8dc2dc2a0855766369fa7c9">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1012</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf28eac7212392083bbf1b3d475022b74"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf28eac7212392083bbf1b3d475022b74">DMA_SxCR_MBURST_1</a></div><div class="ttdeci">#define DMA_SxCR_MBURST_1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:6822</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_ga76064652f6f56d8868720b5541e854f5"><div class="ttname"><a href="group___s_p_i___exported___macros.html#ga76064652f6f56d8868720b5541e854f5">__HAL_SPI_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_SPI_ENABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Enable the specified SPI interrupts.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:448</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga70422871d15f974b464365e7fe1877e9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a></div><div class="ttdeci">#define USART_CR1_TXEIE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15534</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggad957348fe227e5cb75b70be026c5ae81ab9abf4484d0f83bf9b3ccc8ef72a592e"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81ab9abf4484d0f83bf9b3ccc8ef72a592e">UART_CLOCKSOURCE_SYSCLK</a></div><div class="ttdeci">@ UART_CLOCKSOURCE_SYSCLK</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:177</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_aad7929af8d6acf108c85fe9c7b83c128"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#aad7929af8d6acf108c85fe9c7b83c128">__UART_HandleTypeDef::hdmarx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmarx</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:213</div></div>
<div class="ttc" id="agroup___u_a_r_t___flags_html_gad39c017d415a7774c82eb07413a9dbe4"><div class="ttname"><a href="group___u_a_r_t___flags.html#gad39c017d415a7774c82eb07413a9dbe4">UART_FLAG_TXE</a></div><div class="ttdeci">#define UART_FLAG_TXE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:668</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0e236047e05106cf1ba7929766311382"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a></div><div class="ttdeci">#define SPI_CR1_SSM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14066</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaedf4c990f79714f2747232ccb7470d4c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaedf4c990f79714f2747232ccb7470d4c">USB_OTG_GUSBCFG_TRDT</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_TRDT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17232</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_ga9bd035161d41cde4f2568c7af06493bf"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#ga9bd035161d41cde4f2568c7af06493bf">__HAL_UART_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_UART_CLEAR_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Clear the specified UART pending flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:797</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaaf84ef0edc60a2bb1d724fd28ae522e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaaf84ef0edc60a2bb1d724fd28ae522e">TIM_CCR5_GC5C3</a></div><div class="ttdeci">#define TIM_CCR5_GC5C3</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15294</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3828b6114d16fada0dea07b902377a5c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3828b6114d16fada0dea07b902377a5c">SPI_CR1_CRCL</a></div><div class="ttdeci">#define SPI_CR1_CRCL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14072</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_adbbca090b53d32ac93cc7359b7994db2"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#adbbca090b53d32ac93cc7359b7994db2">DMA_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:70</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_a2a24b963b57150ed2fb0f051cd87b65a"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#a2a24b963b57150ed2fb0f051cd87b65a">TIM_HandleTypeDef::Lock</a></div><div class="ttdeci">HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:335</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1697f41eb3f753004626e3deddc06f4e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1697f41eb3f753004626e3deddc06f4e">RCC_DCKCFGR1_SAI2SEL_0</a></div><div class="ttdeci">#define RCC_DCKCFGR1_SAI2SEL_0</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:12371</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a84a39a8667f296b4b3fbe1a0add58396"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a84a39a8667f296b4b3fbe1a0add58396">TIM_Encoder_InitTypeDef::IC2Selection</a></div><div class="ttdeci">uint32_t IC2Selection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:184</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_abfb610317ea08e85c8feece82ccc9e16"><div class="ttname"><a href="struct_i2_c___init_type_def.html#abfb610317ea08e85c8feece82ccc9e16">I2C_InitTypeDef::OwnAddress1</a></div><div class="ttdeci">uint32_t OwnAddress1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:54</div></div>
<div class="ttc" id="agroup___u_a_r_t_ex___word___length_html_gaf394e9abaf17932ee89591f990fe6407"><div class="ttname"><a href="group___u_a_r_t_ex___word___length.html#gaf394e9abaf17932ee89591f990fe6407">UART_WORDLENGTH_8B</a></div><div class="ttdeci">#define UART_WORDLENGTH_8B</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart_ex.h:75</div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_ga6b1541e4a49d62610899e24bf23f4879"><div class="ttname"><a href="group___t_i_m___channel.html#ga6b1541e4a49d62610899e24bf23f4879">TIM_CHANNEL_1</a></div><div class="ttdeci">#define TIM_CHANNEL_1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:743</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706acc3fcf4ee6d91744c4bc6a5eccde2601">HAL_TIM_ACTIVE_CHANNEL_3</a></div><div class="ttdeci">@ HAL_TIM_ACTIVE_CHANNEL_3</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:314</div></div>
<div class="ttc" id="agroup___t_i_m___clear_input___prescaler_html_gaf88d719dd5535b6b58275549c4512ec7"><div class="ttname"><a href="group___t_i_m___clear_input___prescaler.html#gaf88d719dd5535b6b58275549c4512ec7">TIM_CLEARINPUTPRESCALER_DIV1</a></div><div class="ttdeci">#define TIM_CLEARINPUTPRESCALER_DIV1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:806</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_ga63183e611b91c5847040172c0069514d"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#ga63183e611b91c5847040172c0069514d">TIM_TS_ITR3</a></div><div class="ttdeci">#define TIM_TS_ITR3</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:986</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabddbf508732039730125ab3e87e9d370"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370">TIM_CCMR1_OC2PE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2PE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14906</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga1ca57168205f8cd8d1014e6eb9465f2d"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga1ca57168205f8cd8d1014e6eb9465f2d">__HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE()</div><div class="ttdoc">Disable the PVD Extended Interrupt Falling Trigger.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:247</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_ad50445f076f99e6b3d0cfb2643f40fac"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#ad50445f076f99e6b3d0cfb2643f40fac">USB_OTG_GlobalTypeDef::HPTXFSIZ</a></div><div class="ttdeci">__IO uint32_t HPTXFSIZ</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1145</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html">__UART_HandleTypeDef</a></div><div class="ttdoc">UART handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:185</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ac0dcd8f9118b07b16cd79d03cb1a0904"><div class="ttname"><a href="struct_t_i_m___type_def.html#ac0dcd8f9118b07b16cd79d03cb1a0904">TIM_TypeDef::CCMR3</a></div><div class="ttdeci">__IO uint32_t CCMR3</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:979</div></div>
<div class="ttc" id="agroup___r_c_c___internal___r_t_c___clock___configuration_html_ga3bf7da608ff985873ca8e248fb1dc4f0"><div class="ttname"><a href="group___r_c_c___internal___r_t_c___clock___configuration.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a></div><div class="ttdeci">#define __HAL_RCC_BACKUPRESET_FORCE()</div><div class="ttdoc">Macros to force or release the Backup domain reset.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:868</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga5e765bb3b1c5fc9f1b1abbbb764250bc"><div class="ttname"><a href="group___d_m_a.html#ga5e765bb3b1c5fc9f1b1abbbb764250bc">__HAL_DMA_GET_TE_FLAG_INDEX</a></div><div class="ttdeci">#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__)</div><div class="ttdoc">Return the current DMA Stream transfer error flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:448</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_aa3e13040cc9ea19050d21818bccd49c9"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#aa3e13040cc9ea19050d21818bccd49c9">__SPI_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_SPI_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:146</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_ga68e49c4675761e2ec35153e747de7622"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#ga68e49c4675761e2ec35153e747de7622">__HAL_FLASH_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_FLASH_CLEAR_FLAG(__FLAG__)</div><div class="ttdoc">Clear the specified FLASH flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:298</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab3bb2ec380e9f35b474eaf148cefc552"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab3bb2ec380e9f35b474eaf148cefc552">I2C_OAR1_OA1EN</a></div><div class="ttdeci">#define I2C_OAR1_OA1EN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10209</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_ga88a93907641f5eeb4091a26b84c94897"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#ga88a93907641f5eeb4091a26b84c94897">FLASH_FLAG_PGPERR</a></div><div class="ttdeci">#define FLASH_FLAG_PGPERR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:120</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_a3c90aabc31a34864525dad4bd3547c86"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#a3c90aabc31a34864525dad4bd3547c86">TIM_BreakDeadTimeConfigTypeDef::Break2Filter</a></div><div class="ttdeci">uint32_t Break2Filter</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:289</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8cfe53a9c0e07852a83ec2dd09cbb016"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8cfe53a9c0e07852a83ec2dd09cbb016">TIM_CCER_CC5P</a></div><div class="ttdeci">#define TIM_CCER_CC5P</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15084</div></div>
<div class="ttc" id="agroup___u_a_r_t___error___definition_html_gac1d608ae3499a449cd6cd102e7f86605"><div class="ttname"><a href="group___u_a_r_t___error___definition.html#gac1d608ae3499a449cd6cd102e7f86605">HAL_UART_ERROR_DMA</a></div><div class="ttdeci">#define HAL_UART_ERROR_DMA</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:312</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0dd9c06729a5eb6179c6d0d60faca7ed"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0dd9c06729a5eb6179c6d0d60faca7ed">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint32_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:971</div></div>
<div class="ttc" id="agroup___d_m_a___handle__index_html_ga15f38cee11f8b2b5a85cbf4552ba140d"><div class="ttname"><a href="group___d_m_a___handle__index.html#ga15f38cee11f8b2b5a85cbf4552ba140d">TIM_DMA_ID_UPDATE</a></div><div class="ttdeci">#define TIM_DMA_ID_UPDATE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1056</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e4968b5500d58d1aebce888da31eb5d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d">TIM_CCMR1_CC1S_0</a></div><div class="ttdeci">#define TIM_CCMR1_CC1S_0</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14873</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga40b7860f3dc90a9f46e46e2dc133f2e4"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga40b7860f3dc90a9f46e46e2dc133f2e4">USB_OTG_GINTMSK_NPTXFEM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_NPTXFEM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17506</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gaff84471ab30ddd79cefd0c43dfe628c8"><div class="ttname"><a href="group___s_p_i___private___macros.html#gaff84471ab30ddd79cefd0c43dfe628c8">IS_SPI_DIRECTION_2LINES</a></div><div class="ttdeci">#define IS_SPI_DIRECTION_2LINES(__MODE__)</div><div class="ttdoc">Checks if SPI Direction Mode parameter is 2 lines.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:631</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga51b9246da6c3a45ab697edc1cac74651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga51b9246da6c3a45ab697edc1cac74651">USB_OTG_HCINTMSK_NAKM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_NAKM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18184</div></div>
<div class="ttc" id="agroup___r_c_c___flags___interrupts___management_html_ga134af980b892f362c05ae21922cd828d"><div class="ttname"><a href="group___r_c_c___flags___interrupts___management.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a></div><div class="ttdeci">#define __HAL_RCC_GET_IT(__INTERRUPT__)</div><div class="ttdoc">Check the RCC's interrupt has occurred or not.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:1089</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_gac0fb2218bc050f5d8fdb1a3f28590352"><div class="ttname"><a href="group___p_w_r___exported___macro.html#gac0fb2218bc050f5d8fdb1a3f28590352">__HAL_PWR_PVD_EXTI_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_CLEAR_FLAG()</div><div class="ttdoc">Clear the PVD Exti flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:272</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a92514ade6721d7c8e35d95c5b5810852"><div class="ttname"><a href="struct_i2_c___type_def.html#a92514ade6721d7c8e35d95c5b5810852">I2C_TypeDef::TIMINGR</a></div><div class="ttdeci">__IO uint32_t TIMINGR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:663</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabda35dcaaa3faa8443bec36b9edc438e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabda35dcaaa3faa8443bec36b9edc438e">USB_OTG_DIEPCTL_MPSIZ</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_MPSIZ</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17960</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1e7dc29241b644b8bcce53440658c93f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1e7dc29241b644b8bcce53440658c93f">USB_OTG_HCCHAR_CHENA</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_CHENA</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18055</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacbed61ff3ba57c7fe6d3386ce3b7af2b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b">TIM_CCMR2_OC4M</a></div><div class="ttdeci">#define TIM_CCMR2_OC4M</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14993</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga91118f867adfdb2e805beea86666de04"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a></div><div class="ttdeci">#define USART_CR1_RXNEIE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15528</div></div>
<div class="ttc" id="agroup___u_a_r_t___flags_html_ga9d1b2860d84a87abb05c3b2fed3c108c"><div class="ttname"><a href="group___u_a_r_t___flags.html#ga9d1b2860d84a87abb05c3b2fed3c108c">UART_FLAG_RXNE</a></div><div class="ttdeci">#define UART_FLAG_RXNE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:670</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_gaa7743af6f4b8869cad0375526c6145ce"><div class="ttname"><a href="group___t_i_m___clock___source.html#gaa7743af6f4b8869cad0375526c6145ce">TIM_CLOCKSOURCE_ETRMODE1</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_ETRMODE1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:766</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a0d233d720f18ae2050f9131fa6faf7c6"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a0d233d720f18ae2050f9131fa6faf7c6">GPIO_TypeDef::OSPEEDR</a></div><div class="ttdeci">__IO uint32_t OSPEEDR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:630</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_aec98c08519e2f0c713b2c2a0213e0772"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#aec98c08519e2f0c713b2c2a0213e0772">UART_AdvFeatureInitTypeDef::DataInvert</a></div><div class="ttdeci">uint32_t DataInvert</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:104</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga829deb86fa0bf2b9303599f25143bb83"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga829deb86fa0bf2b9303599f25143bb83">__HAL_RCC_PLLSAI_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLLSAI_ENABLE()</div><div class="ttdoc">Macros to Enable or Disable the PLLISAI.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2604</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga9aafdab89de4a330a682731e28e535eb"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga9aafdab89de4a330a682731e28e535eb">__HAL_RCC_PLLI2S_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__, __PLLI2SP__, __PLLI2SQ__, __PLLI2SR__)</div><div class="ttdoc">Macro to configure the PLLI2S clock multiplication and division factors.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2684</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html_a66453fa8dc8a300267ff5aba08eff5c4"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html#a66453fa8dc8a300267ff5aba08eff5c4">TIM_ClockConfigTypeDef::ClockPolarity</a></div><div class="ttdeci">uint32_t ClockPolarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:201</div></div>
<div class="ttc" id="agroup___d_m_a___memory__data__size_html_ga9ed07bddf736298eba11508382ea4d51"><div class="ttname"><a href="group___d_m_a___memory__data__size.html#ga9ed07bddf736298eba11508382ea4d51">DMA_MDATAALIGN_BYTE</a></div><div class="ttdeci">#define DMA_MDATAALIGN_BYTE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:244</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae6d8d2847058747ce23a648668ce4dba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba">TIM_CCMR2_OC3FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3FE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14959</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga57c7909a2eb8ee312705c224607d00c6"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga57c7909a2eb8ee312705c224607d00c6">__HAL_RCC_SAI1_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_SAI1_CONFIG(__SOURCE__)</div><div class="ttdoc">Macro to configure SAI1 clock source selection.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2735</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab9c5878e85ce02c22d8a374deebd1b6e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e">TIM_CCMR1_OC1FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1FE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14878</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad866d817dedea4edb9514815ab3f5ae6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad866d817dedea4edb9514815ab3f5ae6">USB_OTG_HCCHAR_ODDFRM</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_ODDFRM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18049</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_aadd8a626e4d5dd937ee1b6461365831a"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#aadd8a626e4d5dd937ee1b6461365831a">__UART_HandleTypeDef::Instance</a></div><div class="ttdeci">USART_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:187</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga7f2fecdd9f75bb71677602f9b2c22dd7"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga7f2fecdd9f75bb71677602f9b2c22dd7">__HAL_RCC_GET_USART2_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_USART2_SOURCE()</div><div class="ttdoc">macro to get the USART2 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2931</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaedc1e52a9576a68e762d473c74225d2a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaedc1e52a9576a68e762d473c74225d2a">USB_OTG_GINTSTS_HCINT</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_HCINT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17471</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a75148d8257eaeec482aa99f8b4a8b0fb"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a75148d8257eaeec482aa99f8b4a8b0fb">USB_OTG_GlobalTypeDef::GRSTCTL</a></div><div class="ttdeci">__IO uint32_t GRSTCTL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1127</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad2178eb0791f9ea69122edfbd567ba48"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad2178eb0791f9ea69122edfbd567ba48">USB_OTG_HCINTMSK_FRMORM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_FRMORM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18199</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_ga8599ba58a5f911d648503c7ac55d4320"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#ga8599ba58a5f911d648503c7ac55d4320">TIM_TS_ITR2</a></div><div class="ttdeci">#define TIM_TS_ITR2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:985</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_gaeb3bedf36d78ddf3284a68494ab9d089"><div class="ttname"><a href="group___i2_c___error___code__definition.html#gaeb3bedf36d78ddf3284a68494ab9d089">HAL_I2C_ERROR_TIMEOUT</a></div><div class="ttdeci">#define HAL_I2C_ERROR_TIMEOUT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:171</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gac99ad862d5888a2672fdf7da1b8b25cd"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gac99ad862d5888a2672fdf7da1b8b25cd">HAL_EnableFMCMemorySwapping</a></div><div class="ttdeci">void HAL_EnableFMCMemorySwapping(void)</div><div class="ttdoc">Enables the FMC Memory Mapping Swapping.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:553</div></div>
<div class="ttc" id="agroup___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s_html_ga90d12dcdf8fd18f3be92d9699abe02cd"><div class="ttname"><a href="group___u_a_r_t___c_r1___d_e_a_t___a_d_d_r_e_s_s___l_s_b___p_o_s.html#ga90d12dcdf8fd18f3be92d9699abe02cd">UART_CR1_DEAT_ADDRESS_LSB_POS</a></div><div class="ttdeci">#define UART_CR1_DEAT_ADDRESS_LSB_POS</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:617</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaff1341cabf6155e197f657b12237dbb8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaff1341cabf6155e197f657b12237dbb8">USB_OTG_GINTMSK_OEPINT</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_OEPINT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17539</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706ae80e6a1dd1c479f504219c0fec2f3322">HAL_TIM_ACTIVE_CHANNEL_2</a></div><div class="ttdeci">@ HAL_TIM_ACTIVE_CHANNEL_2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:313</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac8931efa62c29d92f5c0ec5a05f907ef"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a></div><div class="ttdeci">#define USART_CR2_LINEN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15617</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga70dc197250c2699d470aea1a7a42ad57"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57">TIM_CCMR2_OC4FE</a></div><div class="ttdeci">#define TIM_CCMR2_OC4FE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14986</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___macros_html_gad2f9fbdb4adf3a09939e201eaeea072f"><div class="ttname"><a href="group___u_a_r_t___exported___macros.html#gad2f9fbdb4adf3a09939e201eaeea072f">__HAL_UART_DISABLE</a></div><div class="ttdeci">#define __HAL_UART_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable UART.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1011</div></div>
<div class="ttc" id="agroup___s_t_m32_f7xx___system___exported___variables_html_ga6e1d9cd666f0eacbfde31e9932a93466"><div class="ttname"><a href="group___s_t_m32_f7xx___system___exported___variables.html#ga6e1d9cd666f0eacbfde31e9932a93466">AHBPrescTable</a></div><div class="ttdeci">const uint8_t AHBPrescTable[16]</div><div class="ttdef"><b>Definition:</b> system_stm32f7xx.c:108</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a14d22553a60819b276582e08459f30b0"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a14d22553a60819b276582e08459f30b0">HAL_I2C_STATE_BUSY_TX_LISTEN</a></div><div class="ttdeci">@ HAL_I2C_STATE_BUSY_TX_LISTEN</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:116</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga1a6e8b19efd23fd0295802d904c4702f"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga1a6e8b19efd23fd0295802d904c4702f">__HAL_TIM_DISABLE_DMA</a></div><div class="ttdeci">#define __HAL_TIM_DISABLE_DMA(__HANDLE__, __DMA__)</div><div class="ttdoc">Disable the specified DMA request.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1240</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga983ec8ca0ffac66eea9219acb008fe9c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga983ec8ca0ffac66eea9219acb008fe9c">USB_OTG_HCTSIZ_XFRSIZ</a></div><div class="ttdeci">#define USB_OTG_HCTSIZ_XFRSIZ</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18218</div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__direct__mode_html_gaec22b199f9da9214bf908d7edbcd83e8"><div class="ttname"><a href="group___d_m_a___f_i_f_o__direct__mode.html#gaec22b199f9da9214bf908d7edbcd83e8">DMA_FIFOMODE_DISABLE</a></div><div class="ttdeci">#define DMA_FIFOMODE_DISABLE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:278</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga57b0798bfa43d210f492eb3c5e218a86"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga57b0798bfa43d210f492eb3c5e218a86">IS_UART_PARITY</a></div><div class="ttdeci">#define IS_UART_PARITY(__PARITY__)</div><div class="ttdoc">Ensure that UART frame parity is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1145</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4209d414df704ce96c54abb2ea2df66a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a">TIM_CCMR2_OC3CE</a></div><div class="ttdeci">#define TIM_CCMR2_OC3CE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14976</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga23a58895a897ccc34a8cbbe36b412b69"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga23a58895a897ccc34a8cbbe36b412b69">I2C_CR2_NBYTES</a></div><div class="ttdeci">#define I2C_CR2_NBYTES</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10189</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5a99a82646ef5a7a7785bec2d07334b5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5a99a82646ef5a7a7785bec2d07334b5">USB_OTG_DOEPTSIZ_STUPCNT</a></div><div class="ttdeci">#define USB_OTG_DOEPTSIZ_STUPCNT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18339</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_ab18b84e2f0ff70605946b5d37688427e"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#ab18b84e2f0ff70605946b5d37688427e">__DMA_HandleTypeDef::XferHalfCpltCallback</a></div><div class="ttdeci">void(* XferHalfCpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:152</div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___i2_s___configuration_html_ga3927ddd738bac3fe4d99a277e1d5830f"><div class="ttname"><a href="group___r_c_c___p_l_l___i2_s___configuration.html#ga3927ddd738bac3fe4d99a277e1d5830f">__HAL_RCC_I2S_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_I2S_CONFIG(__SOURCE__)</div><div class="ttdoc">Macro to configure the I2S clock source (I2SCLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:924</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a00deac6c3347b0482955d936351c6388"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a00deac6c3347b0482955d936351c6388">TIM_OnePulse_InitTypeDef::OCNPolarity</a></div><div class="ttdeci">uint32_t OCNPolarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:121</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7d84be9a2f9c7f8750ee448c99164821"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7d84be9a2f9c7f8750ee448c99164821">USB_OTG_HPRT_PENCHNG</a></div><div class="ttdeci">#define USB_OTG_HPRT_PENCHNG</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17874</div></div>
<div class="ttc" id="agroup___d_m_a_ex___exported___types_html_ga9cec283a461e47eda968838c35fd6eed"><div class="ttname"><a href="group___d_m_a_ex___exported___types.html#ga9cec283a461e47eda968838c35fd6eed">HAL_DMA_MemoryTypeDef</a></div><div class="ttdeci">HAL_DMA_MemoryTypeDef</div><div class="ttdoc">HAL DMA Memory definition</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma_ex.h:48</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3faf23dc47e1b0877352d7f5a00f72e1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1">TIM_CCER_CC4P</a></div><div class="ttdeci">#define TIM_CCER_CC4P</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15075</div></div>
<div class="ttc" id="agroup___d_m_a_html_gafeef4c5e8c3f015cdecc0f37bbe063dc"><div class="ttname"><a href="group___d_m_a.html#gafeef4c5e8c3f015cdecc0f37bbe063dc">__HAL_DMA_DISABLE</a></div><div class="ttdeci">#define __HAL_DMA_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the specified DMA Stream.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:399</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaf57bc819e4bbae6a1a797ee450ca47b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaf57bc819e4bbae6a1a797ee450ca47b">TIM1_AF1_BKINE</a></div><div class="ttdeci">#define TIM1_AF1_BKINE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15302</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a824099e364465827123cda831284f643"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a824099e364465827123cda831284f643">__I2C_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:215</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_ga17c49d1895d43bfd6e0cf993103731ae"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#ga17c49d1895d43bfd6e0cf993103731ae">UART_ADVFEATURE_TXINVERT_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_TXINVERT_INIT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:481</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gaceef24f97e3781b61c14681fb7cc7346"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gaceef24f97e3781b61c14681fb7cc7346">__HAL_RCC_PLLSAI_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__, __PLLSAIP__, __PLLSAIQ__, __PLLSAIR__)</div><div class="ttdoc">Macro to configure the PLLSAI clock multiplication and division factors.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2661</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_ga01aedbe0676064a4d47dee474ddb863d"><div class="ttname"><a href="group___t_i_m___flag__definition.html#ga01aedbe0676064a4d47dee474ddb863d">TIM_FLAG_BREAK</a></div><div class="ttdeci">#define TIM_FLAG_BREAK</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:729</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_afc886119e6709bb576d25b5cf8d12d92"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#afc886119e6709bb576d25b5cf8d12d92">TIM_Base_InitTypeDef::Prescaler</a></div><div class="ttdeci">uint32_t Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:49</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabed242624f140356cc793039988d89df"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabed242624f140356cc793039988d89df">USB_OTG_DOEPCTL_USBAEP</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_USBAEP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18260</div></div>
<div class="ttc" id="astruct_t_i_m___one_pulse___init_type_def_html_a8589cf95218ea62604b845054b36b772"><div class="ttname"><a href="struct_t_i_m___one_pulse___init_type_def.html#a8589cf95218ea62604b845054b36b772">TIM_OnePulse_InitTypeDef::ICPolarity</a></div><div class="ttdeci">uint32_t ICPolarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:133</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_gaac0006cdf5670741f8702e55d4bf4601"><div class="ttname"><a href="group___s_p_i___error___code.html#gaac0006cdf5670741f8702e55d4bf4601">HAL_SPI_ERROR_NONE</a></div><div class="ttdeci">#define HAL_SPI_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:202</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9288ac5e548cd27131a8178dbb439148"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9288ac5e548cd27131a8178dbb439148">TIM_CCMR3_OC5M</a></div><div class="ttdeci">#define TIM_CCMR3_OC5M</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15253</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a8c541d8863cb62a3212b9381b5cba447"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a8c541d8863cb62a3212b9381b5cba447">SPI_InitTypeDef::FirstBit</a></div><div class="ttdeci">uint32_t FirstBit</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:74</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gaac6cc7dd4325d9cb40d3290fa5244b3d"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaac6cc7dd4325d9cb40d3290fa5244b3d">__WFE</a></div><div class="ttdeci">#define __WFE</div><div class="ttdoc">Wait For Event.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:402</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga3b4ab2ec164132268de4719de4625a82"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga3b4ab2ec164132268de4719de4625a82">UART_DIV_SAMPLING8</a></div><div class="ttdeci">#define UART_DIV_SAMPLING8(__PCLK__, __BAUD__)</div><div class="ttdoc">BRR division operation to set BRR register in 8-bit oversampling mode.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1099</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa6987d980e5c4c71c7d0faa1eb97a45"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45">TIM_CR2_MMS</a></div><div class="ttdeci">#define TIM_CR2_MMS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14664</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga968cdd119ee75647a2ab2a6beecd54fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga968cdd119ee75647a2ab2a6beecd54fc">USB_OTG_GRXSTSP_PKTSTS</a></div><div class="ttdeci">#define USB_OTG_GRXSTSP_PKTSTS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17602</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a42668fa352b82eb13164a99664956271"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a42668fa352b82eb13164a99664956271">USB_OTG_GlobalTypeDef::GINTMSK</a></div><div class="ttdeci">__IO uint32_t GINTMSK</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1129</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gad4fc19bc8f6c50dca02f9d0b14fc41fd"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gad4fc19bc8f6c50dca02f9d0b14fc41fd">__HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(__PLLSAIDivQ__)</div><div class="ttdoc">Macro to configure the SAI clock Divider coming from PLLSAI.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2705</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___bytes___i_w_d_g___f_r_e_e_z_e___s_a_n_d_b_y_html_gac371d40c19dd808bdcf77c77a07e2944"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___bytes___i_w_d_g___f_r_e_e_z_e___s_a_n_d_b_y.html#gac371d40c19dd808bdcf77c77a07e2944">OB_IWDG_STDBY_ACTIVE</a></div><div class="ttdeci">#define OB_IWDG_STDBY_ACTIVE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:224</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa9d127b9a82de6ac3bbd50943f4691cc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa9d127b9a82de6ac3bbd50943f4691cc">SPI_CR2_LDMARX</a></div><div class="ttdeci">#define SPI_CR2_LDMARX</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14123</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga6aef020aebafd9e585283fbbaf8b841f"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga6aef020aebafd9e585283fbbaf8b841f">TIM_IT_CC3</a></div><div class="ttdeci">#define TIM_IT_CC3</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:685</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_gad8a96ceda91fcf0d1299da933b5816f1"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#gad8a96ceda91fcf0d1299da933b5816f1">FLASH_FLAG_OPERR</a></div><div class="ttdeci">#define FLASH_FLAG_OPERR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:117</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_ga3066937ab29631f78820865605e83628"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#ga3066937ab29631f78820865605e83628">UART_ADVFEATURE_DATAINVERT_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_DATAINVERT_INIT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:483</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_acb2709b2b2bede8c2399a4f2030fe86a"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#acb2709b2b2bede8c2399a4f2030fe86a">RCC_PeriphCLKInitTypeDef::Usart3ClockSelection</a></div><div class="ttdeci">uint32_t Usart3ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:169</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a61fb5b9ef4154de67620ac81085a0e39"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a61fb5b9ef4154de67620ac81085a0e39">TIM_OC_InitTypeDef::Pulse</a></div><div class="ttdeci">uint32_t Pulse</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:83</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_ga21912fd910242e0f63bf9b0953e41c63"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#ga21912fd910242e0f63bf9b0953e41c63">TIM_DMA_TRIGGER</a></div><div class="ttdeci">#define TIM_DMA_TRIGGER</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:712</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a5bfc6178ab362422276fcc36be9ba7a9"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a5bfc6178ab362422276fcc36be9ba7a9">RCC_PeriphCLKInitTypeDef::PLLSAI</a></div><div class="ttdeci">RCC_PLLSAIInitTypeDef PLLSAI</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:134</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a24b7835dd877e1c4e55236303fa3387f"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a24b7835dd877e1c4e55236303fa3387f">SPI_InitTypeDef::DataSize</a></div><div class="ttdeci">uint32_t DataSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:55</div></div>
<div class="ttc" id="astruct_p_w_r___p_v_d_type_def_html_af692d691f0cb5871b319fd371fab34d8"><div class="ttname"><a href="struct_p_w_r___p_v_d_type_def.html#af692d691f0cb5871b319fd371fab34d8">PWR_PVDTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:53</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf1433ae77d20ec6da645117cde536f81"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf1433ae77d20ec6da645117cde536f81">USART_ISR_TEACK</a></div><div class="ttdeci">#define USART_ISR_TEACK</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15820</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga4a383ccb3cc3caaea1f4226e3e61f3e0"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga4a383ccb3cc3caaea1f4226e3e61f3e0">__HAL_RCC_USART1_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the USART1 clock (USART1CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2900</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gaa8f50c3cc4c04875ea490fb81a08731d"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gaa8f50c3cc4c04875ea490fb81a08731d">IS_UART_BAUDRATE</a></div><div class="ttdeci">#define IS_UART_BAUDRATE(__BAUDRATE__)</div><div class="ttdoc">Check UART Baud rate.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1115</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga8f6cd85ae5ce7f8dd0ed9227ef5154f6"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga8f6cd85ae5ce7f8dd0ed9227ef5154f6">IS_UART_ADVFEATURE_DATAINV</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_DATAINV(__DATAINV__)</div><div class="ttdoc">Ensure that UART frame data inversion setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1311</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a9b2e48e452d0c334f2b9473216064560"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a9b2e48e452d0c334f2b9473216064560">RCC_OscInitTypeDef::HSICalibrationValue</a></div><div class="ttdeci">uint32_t HSICalibrationValue</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:66</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_gaa8d58cef91c1874d5a4dde4014cf6269"><div class="ttname"><a href="group___s_p_i___private___macros.html#gaa8d58cef91c1874d5a4dde4014cf6269">SPI_1LINE_RX</a></div><div class="ttdeci">#define SPI_1LINE_RX(__HANDLE__)</div><div class="ttdoc">Set the SPI receive-only mode.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:572</div></div>
<div class="ttc" id="acore__armv8mbl_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__armv8mbl_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:196</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_abd9bcaa8dcf4b816462ee2930ab3e993"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#abd9bcaa8dcf4b816462ee2930ab3e993">RCC_ClkInitTypeDef::AHBCLKDivider</a></div><div class="ttdeci">uint32_t AHBCLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:87</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_a0d70cc51990d7433fd76cc6ed1d06237"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#a0d70cc51990d7433fd76cc6ed1d06237">TIM_OC_InitTypeDef::OCNIdleState</a></div><div class="ttdeci">uint32_t OCNIdleState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:102</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac2bafa204b663017c8c08dcd42c1c031"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac2bafa204b663017c8c08dcd42c1c031">USB_OTG_GUSBCFG_FHMOD</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_FHMOD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17269</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_a2bd9fe30ccc5365f0d8b6341a1f59559"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#a2bd9fe30ccc5365f0d8b6341a1f59559">__DMA_HandleTypeDef::XferAbortCallback</a></div><div class="ttdeci">void(* XferAbortCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:160</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a4b43d4d72f571b7d2162a2d171bb1312"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a4b43d4d72f571b7d2162a2d171bb1312">__SPI_HandleTypeDef::Init</a></div><div class="ttdeci">SPI_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:120</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_adbf4734130666b94201c6658464c1622"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#adbf4734130666b94201c6658464c1622">UART_InitTypeDef::HwFlowCtl</a></div><div class="ttdeci">uint32_t HwFlowCtl</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:75</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_aad8158e694a62f6c071975ee4c2e5b6a"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#aad8158e694a62f6c071975ee4c2e5b6a">TIM_BreakDeadTimeConfigTypeDef::BreakFilter</a></div><div class="ttdeci">uint32_t BreakFilter</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:283</div></div>
<div class="ttc" id="astruct_t_i_m___clear_input_config_type_def_html_a509cecb64fec71391ddc8b4703e09cfe"><div class="ttname"><a href="struct_t_i_m___clear_input_config_type_def.html#a509cecb64fec71391ddc8b4703e09cfe">TIM_ClearInputConfigTypeDef::ClearInputPrescaler</a></div><div class="ttdeci">uint32_t ClearInputPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:220</div></div>
<div class="ttc" id="astruct_t_i_m___o_c___init_type_def_html_ae5faa1cba0b3f1ab6179cc54e1015ee8"><div class="ttname"><a href="struct_t_i_m___o_c___init_type_def.html#ae5faa1cba0b3f1ab6179cc54e1015ee8">TIM_OC_InitTypeDef::OCMode</a></div><div class="ttdeci">uint32_t OCMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:80</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___type___program_html_gabdc2b0b4d2e66c2be90fafbfbf1e225f"><div class="ttname"><a href="group___f_l_a_s_h___type___program.html#gabdc2b0b4d2e66c2be90fafbfbf1e225f">FLASH_TYPEPROGRAM_DOUBLEWORD</a></div><div class="ttdeci">#define FLASH_TYPEPROGRAM_DOUBLEWORD</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:107</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_gafb779719a41769b14303da4977f6a5f1"><div class="ttname"><a href="group___t_i_m___clock___source.html#gafb779719a41769b14303da4977f6a5f1">TIM_CLOCKSOURCE_ITR2</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_ITR2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:761</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_gaad4009390bfbe05a1bb7115d03c25a97"><div class="ttname"><a href="group___d_m_a___error___code.html#gaad4009390bfbe05a1bb7115d03c25a97">HAL_DMA_ERROR_NONE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:186</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3a2d9c42baced6964f88a2f5b82efb0a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3a2d9c42baced6964f88a2f5b82efb0a">PWR_CR1_MRUDS</a></div><div class="ttdeci">#define PWR_CR1_MRUDS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10757</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a0f2291e7efdf3222689ef13e9be2ea4a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0f2291e7efdf3222689ef13e9be2ea4a">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint32_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:964</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a04248d87f48303fd2267810104a7878d"><div class="ttname"><a href="struct_t_i_m___type_def.html#a04248d87f48303fd2267810104a7878d">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint32_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:963</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706a574f72ac3bb41fe660318aa42dfdc98d">HAL_TIM_ACTIVE_CHANNEL_CLEARED</a></div><div class="ttdeci">@ HAL_TIM_ACTIVE_CHANNEL_CLEARED</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:318</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf9435f36d53c6be1107e57ab6a82c16e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e">TIM_BDTR_OSSR</a></div><div class="ttdeci">#define TIM_BDTR_OSSR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15160</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga39de05e23016253698aa5348fffdf8a2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga39de05e23016253698aa5348fffdf8a2">USB_OTG_HCCHAR_CHDIS</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_CHDIS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18052</div></div>
<div class="ttc" id="agroup___i2_c___exported___macros_html_ga3d6a35da02ca72537a15570912c80412"><div class="ttname"><a href="group___i2_c___exported___macros.html#ga3d6a35da02ca72537a15570912c80412">__HAL_I2C_DISABLE</a></div><div class="ttdeci">#define __HAL_I2C_DISABLE(__HANDLE__)</div><div class="ttdoc">Disable the specified I2C peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:556</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_ga77c06a69c63f4b3f6ec1032e911e18e7"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#ga77c06a69c63f4b3f6ec1032e911e18e7">SCB_SCR_SLEEPDEEP_Msk</a></div><div class="ttdeci">#define SCB_SCR_SLEEPDEEP_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:493</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab7aa93621e2379266fd2901742f9d652"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab7aa93621e2379266fd2901742f9d652">USB_OTG_DIEPCTL_CNAK</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_CNAK</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17989</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a8dfbd2d00e84d810fc683fe64b4e8374"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8dfbd2d00e84d810fc683fe64b4e8374">RCC_PeriphCLKInitTypeDef::Uart8ClockSelection</a></div><div class="ttdeci">uint32_t Uart8ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:184</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga16f52a8e9aad153223405b965566ae91"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91">TIM_EGR_UG</a></div><div class="ttdeci">#define TIM_EGR_UG</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14843</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html">TIM_Encoder_InitTypeDef</a></div><div class="ttdoc">TIM Encoder Configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:164</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_a6717dfe595617c7b2d57139d9cd306ef"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#a6717dfe595617c7b2d57139d9cd306ef">UART_InitTypeDef::StopBits</a></div><div class="ttdeci">uint32_t StopBits</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:62</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7e34974081aceef1865b83e47d48d158"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7e34974081aceef1865b83e47d48d158">USB_OTG_HCINT_TXERR</a></div><div class="ttdeci">#define USB_OTG_HCINT_TXERR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18117</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0ca0aedba14241caff739afb3c3ee291"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291">TIM_CCER_CC1P</a></div><div class="ttdeci">#define TIM_CCER_CC1P</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15039</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9180b9249a26988f71d4bb2b0c3eec27"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a></div><div class="ttdeci">#define USART_CR3_SCEN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15666</div></div>
<div class="ttc" id="agroup___t_i_m___slave___mode_html_ga90dcf32a66dcb250b18da2ff56471328"><div class="ttname"><a href="group___t_i_m___slave___mode.html#ga90dcf32a66dcb250b18da2ff56471328">TIM_SLAVEMODE_EXTERNAL1</a></div><div class="ttdeci">#define TIM_SLAVEMODE_EXTERNAL1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:953</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_ad127398802b667228c2ccb5dd5272bb5"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#ad127398802b667228c2ccb5dd5272bb5">UART_AdvFeatureInitTypeDef::TxPinLevelInvert</a></div><div class="ttdeci">uint32_t TxPinLevelInvert</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:98</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabd05c0aa7833e7467e0ff66cfa1f20cb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabd05c0aa7833e7467e0ff66cfa1f20cb">USB_OTG_DOEPCTL_CNAK</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_CNAK</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18283</div></div>
<div class="ttc" id="agroup___u_a_r_t___i_t___c_l_e_a_r___flags_html_gad5b9aafb495296d917a5d85e63383396"><div class="ttname"><a href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#gad5b9aafb495296d917a5d85e63383396">UART_CLEAR_NEF</a></div><div class="ttdeci">#define UART_CLEAR_NEF</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:725</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga5ef626e39760793f37dd107f633c1404"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga5ef626e39760793f37dd107f633c1404">__HAL_RCC_I2C4_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_I2C4_CONFIG(__I2C4_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the I2C4 clock (I2C4CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2880</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4aecba5721df1c1adb6d0264625accad"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4aecba5721df1c1adb6d0264625accad">USART_CR2_SWAP</a></div><div class="ttdeci">#define USART_CR2_SWAP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15620</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggae0994cf5970e56ca4903e9151f40010ca1ddbfef19ad0562eb8143919b710cc12">HAL_TIM_STATE_BUSY</a></div><div class="ttdeci">@ HAL_TIM_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:302</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad1e90f8633158170a810a7b739d280aa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad1e90f8633158170a810a7b739d280aa">USB_OTG_DAINTMSK_OEPM</a></div><div class="ttdeci">#define USB_OTG_DAINTMSK_OEPM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17610</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3b9994176dc5115431b0a537ad26900c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3b9994176dc5115431b0a537ad26900c">USB_OTG_GAHBCFG_HBSTLEN_2</a></div><div class="ttdeci">#define USB_OTG_GAHBCFG_HBSTLEN_2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17201</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___exported___macros_html_ga1f40f507b5d4b3a4da68e4244a1097ee"><div class="ttname"><a href="group___f_l_a_s_h___exported___macros.html#ga1f40f507b5d4b3a4da68e4244a1097ee">__HAL_FLASH_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_FLASH_DISABLE_IT(__INTERRUPT__)</div><div class="ttdoc">Disable the specified FLASH interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:269</div></div>
<div class="ttc" id="astruct_t_i_m___base___init_type_def_html_a29e7b91a384f12e6be0f3ffb62ea1ea7"><div class="ttname"><a href="struct_t_i_m___base___init_type_def.html#a29e7b91a384f12e6be0f3ffb62ea1ea7">TIM_Base_InitTypeDef::AutoReloadPreload</a></div><div class="ttdeci">uint32_t AutoReloadPreload</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:71</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabb49236fe3c41edb56f8ffb8ab505d86"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabb49236fe3c41edb56f8ffb8ab505d86">RCC_PLLI2SCFGR_PLLI2SR_1</a></div><div class="ttdeci">#define RCC_PLLI2SCFGR_PLLI2SR_1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:12294</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_gaa7eb8be054b9bd217a9abb1c8687cc55"><div class="ttname"><a href="group___t_i_m___flag__definition.html#gaa7eb8be054b9bd217a9abb1c8687cc55">TIM_FLAG_CC1</a></div><div class="ttdeci">#define TIM_FLAG_CC1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:721</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga3180f039cf14ef78a64089f387f8f9c2"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga3180f039cf14ef78a64089f387f8f9c2">__HAL_PWR_PVD_EXTI_ENABLE_IT</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_ENABLE_IT()</div><div class="ttdoc">Enable the PVD Exti Line 16.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:204</div></div>
<div class="ttc" id="agroup___channel___c_c___state_html_ga69ecb0bf5dcd5ecf30af36d6fc00ea0d"><div class="ttname"><a href="group___channel___c_c___state.html#ga69ecb0bf5dcd5ecf30af36d6fc00ea0d">TIM_CCxN_ENABLE</a></div><div class="ttdeci">#define TIM_CCxN_ENABLE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1072</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html">TIM_SlaveConfigTypeDef</a></div><div class="ttdoc">TIM Slave configuration Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:249</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a7eb9527674b4a4315c0ad317bc2f4cd4"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a7eb9527674b4a4315c0ad317bc2f4cd4">__UART_HandleTypeDef::RxISR</a></div><div class="ttdeci">void(* RxISR)(struct __UART_HandleTypeDef *huart)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:207</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5fc9935984aa2d506eb568944cf4a45f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5fc9935984aa2d506eb568944cf4a45f">SYSCFG_MEMRMP_SWP_FMC</a></div><div class="ttdeci">#define SYSCFG_MEMRMP_SWP_FMC</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14250</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6066078d17a4216093855cc210ab6764"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6066078d17a4216093855cc210ab6764">USB_OTG_GINTMSK_ENUMDNEM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_ENUMDNEM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17524</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___type_html_gaf4063216c8386467d187663190936c07"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___type.html#gaf4063216c8386467d187663190936c07">OPTIONBYTE_BOR</a></div><div class="ttdeci">#define OPTIONBYTE_BOR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:152</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggad957348fe227e5cb75b70be026c5ae81a9935c585901e1c6de3056f38e6be8748"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81a9935c585901e1c6de3056f38e6be8748">UART_CLOCKSOURCE_PCLK2</a></div><div class="ttdeci">@ UART_CLOCKSOURCE_PCLK2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:175</div></div>
<div class="ttc" id="agroup___channel___c_c___state_html_ga7b214df0d5c67138de7bc84e937909f0"><div class="ttname"><a href="group___channel___c_c___state.html#ga7b214df0d5c67138de7bc84e937909f0">TIM_CCx_ENABLE</a></div><div class="ttdeci">#define TIM_CCx_ENABLE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1070</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga20b6ca07582e10aec5e15ad2fda7dfc1"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga20b6ca07582e10aec5e15ad2fda7dfc1">HAL_EnableCompensationCell</a></div><div class="ttdeci">void HAL_EnableCompensationCell(void)</div><div class="ttdoc">Enables the I/O Compensation Cell.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:529</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga8ab087388d8930531498165ac8f066a2"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga8ab087388d8930531498165ac8f066a2">SPI_CHECK_IT_SOURCE</a></div><div class="ttdeci">#define SPI_CHECK_IT_SOURCE(__CR2__, __INTERRUPT__)</div><div class="ttdoc">Check whether the specified SPI Interrupt is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:608</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_a5617a3a7983aedb0d214f318062ebc48"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#a5617a3a7983aedb0d214f318062ebc48">__SPI_HandleTypeDef::TxXferSize</a></div><div class="ttdeci">uint16_t TxXferSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:124</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_ac2505d096b6b650f1647b8e0ff8b196b"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ac2505d096b6b650f1647b8e0ff8b196b">GPIO_TypeDef::MODER</a></div><div class="ttdeci">__IO uint32_t MODER</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:628</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_adbeac1d47cb85ab52dac71d520273947"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#adbeac1d47cb85ab52dac71d520273947">DMA_Stream_TypeDef::PAR</a></div><div class="ttdeci">__IO uint32_t PAR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:424</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_aa7309f9ed0c0a9139cfb8a12cdccf40e"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#aa7309f9ed0c0a9139cfb8a12cdccf40e">RCC_PeriphCLKInitTypeDef::Uart7ClockSelection</a></div><div class="ttdeci">uint32_t Uart7ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:181</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2b942752d686c23323880ff576e7dffb"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb">TIM_CCMR1_IC2F</a></div><div class="ttdeci">#define TIM_CCMR1_IC2F</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14944</div></div>
<div class="ttc" id="agroup___u_a_r_t___time_out___value_html_gaddb45b57fd556fb7cd763daa479f8ced"><div class="ttname"><a href="group___u_a_r_t___time_out___value.html#gaddb45b57fd556fb7cd763daa479f8ced">HAL_UART_TIMEOUT_VALUE</a></div><div class="ttdeci">#define HAL_UART_TIMEOUT_VALUE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:641</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaff130f15493c765353ec2fd605667c5a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a></div><div class="ttdeci">#define USART_CR3_DMAR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15669</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_aad3d78ab35e7af48951be5be53392f9f"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#aad3d78ab35e7af48951be5be53392f9f">DMA_Stream_TypeDef::FCR</a></div><div class="ttdeci">__IO uint32_t FCR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:427</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_gab133f0839cf6a4e858457d48f057eea8"><div class="ttname"><a href="group___t_i_m___clock___source.html#gab133f0839cf6a4e858457d48f057eea8">TIM_CLOCKSOURCE_ETRMODE2</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_ETRMODE2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:757</div></div>
<div class="ttc" id="agroup___i2_c___exported___macros_html_ga33d0c7202ae298fa3ae128c5da49d455"><div class="ttname"><a href="group___i2_c___exported___macros.html#ga33d0c7202ae298fa3ae128c5da49d455">__HAL_I2C_DISABLE_IT</a></div><div class="ttdeci">#define __HAL_I2C_DISABLE_IT(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Disable the specified I2C interrupt.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:482</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacbe28fdd671e34e48f5d96119fd91cab"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacbe28fdd671e34e48f5d96119fd91cab">USB_OTG_GRSTCTL_RXFFLSH</a></div><div class="ttdeci">#define USB_OTG_GRSTCTL_RXFFLSH</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17289</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a212059dc4a38136fee7fb358fc74c0d0"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a212059dc4a38136fee7fb358fc74c0d0">USB_OTG_GlobalTypeDef::GAHBCFG</a></div><div class="ttdeci">__IO uint32_t GAHBCFG</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1125</div></div>
<div class="ttc" id="agroup___u_a_r_t___advanced___features___initialization___type_html_ga09fdbb71292c899d6dc89a41e5752564"><div class="ttname"><a href="group___u_a_r_t___advanced___features___initialization___type.html#ga09fdbb71292c899d6dc89a41e5752564">UART_ADVFEATURE_AUTOBAUDRATE_INIT</a></div><div class="ttdeci">#define UART_ADVFEATURE_AUTOBAUDRATE_INIT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:487</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a18502c3bdf821d335ea8687affb4c275"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a18502c3bdf821d335ea8687affb4c275">RCC_PeriphCLKInitTypeDef::TIMPresSelection</a></div><div class="ttdeci">uint32_t TIMPresSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:154</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_ae9c5a11c1f5b27c808c0aca453e63870"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#ae9c5a11c1f5b27c808c0aca453e63870">TIM_HandleTypeDef::Channel</a></div><div class="ttdeci">HAL_TIM_ActiveChannel Channel</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:332</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_ga7ff182f5cf6c731318c882351d6d7ac2"><div class="ttname"><a href="group___s_p_i___exported___macros.html#ga7ff182f5cf6c731318c882351d6d7ac2">__HAL_SPI_CLEAR_FREFLAG</a></div><div class="ttdeci">#define __HAL_SPI_CLEAR_FREFLAG(__HANDLE__)</div><div class="ttdoc">Clear the SPI FRE pending flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:530</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4adbc218df2c9841b561282b40b3ded69d">HAL_SPI_STATE_RESET</a></div><div class="ttdeci">@ HAL_SPI_STATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:103</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga6452a4420dac4abd4f0ea0e1677f37a9"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga6452a4420dac4abd4f0ea0e1677f37a9">IS_UART_ONE_BIT_SAMPLE</a></div><div class="ttdeci">#define IS_UART_ONE_BIT_SAMPLE(__ONEBIT__)</div><div class="ttdoc">Ensure that UART frame sampling is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1188</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a8aec2547eedf1c9924f8efed33e3b5c5"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a8aec2547eedf1c9924f8efed33e3b5c5">HAL_I2C_STATE_BUSY_RX_LISTEN</a></div><div class="ttdeci">@ HAL_I2C_STATE_BUSY_RX_LISTEN</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:118</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_gab7cf2b7db3956d4fd1e5a5d84f4891e7"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#gab7cf2b7db3956d4fd1e5a5d84f4891e7">TIM_TS_ITR0</a></div><div class="ttdeci">#define TIM_TS_ITR0</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:983</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gac2423ff86559eb91198bcc438caec865"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gac2423ff86559eb91198bcc438caec865">UART_DIV_SAMPLING16</a></div><div class="ttdeci">#define UART_DIV_SAMPLING16(__PCLK__, __BAUD__)</div><div class="ttdoc">BRR division operation to set BRR register in 16-bit oversampling mode.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1106</div></div>
<div class="ttc" id="agroup___t_i_m___output___compare___polarity_html_ga5887380660b742f0045e9695914231b8"><div class="ttname"><a href="group___t_i_m___output___compare___polarity.html#ga5887380660b742f0045e9695914231b8">TIM_OCPOLARITY_HIGH</a></div><div class="ttdeci">#define TIM_OCPOLARITY_HIGH</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:585</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_ab9a983671c730c9b33852c9aa60846fb"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#ab9a983671c730c9b33852c9aa60846fb">TIM_BreakDeadTimeConfigTypeDef::Break2State</a></div><div class="ttdeci">uint32_t Break2State</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:285</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga77ddb336230fa5a497dbb2393a180ae6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga77ddb336230fa5a497dbb2393a180ae6">USB_OTG_DOEPCTL_SODDFRM</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_SODDFRM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18269</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_ga33b93e8bb82fe8e167b9e9c962c54f83"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#ga33b93e8bb82fe8e167b9e9c962c54f83">TIM_DMA_CC1</a></div><div class="ttdeci">#define TIM_DMA_CC1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:707</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___process_type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___process_type_def.html">FLASH_ProcessTypeDef</a></div><div class="ttdoc">FLASH handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:59</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20fb9b62a7e8d114fbd180abd9f8ceae"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae">TIM_CR2_OIS3N</a></div><div class="ttdeci">#define TIM_CR2_OIS3N</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14697</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a56ed519d3ec77350c528fb8536bd9f5a"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a56ed519d3ec77350c528fb8536bd9f5a">__UART_HandleTypeDef::Init</a></div><div class="ttdeci">UART_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:189</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_adc92243425cb18cb8b5f03692841db48"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#adc92243425cb18cb8b5f03692841db48">UART_InitTypeDef::Parity</a></div><div class="ttdeci">uint32_t Parity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:65</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga5e66fa75359b51066e0731ac1e5ae438"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga5e66fa75359b51066e0731ac1e5ae438">__HAL_PWR_PVD_EXTI_GET_FLAG</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_GET_FLAG()</div><div class="ttdoc">checks whether the specified PVD Exti interrupt flag is set or not.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:266</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2fc1b4e978ef3a22450da75f2608dff2"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2fc1b4e978ef3a22450da75f2608dff2">USB_OTG_DIEPCTL_EPTYP</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_EPTYP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17973</div></div>
<div class="ttc" id="agroup___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s_html_ga28e21d5a49aa9e9812b870697c554d97"><div class="ttname"><a href="group___u_a_r_t___c_r2___a_d_d_r_e_s_s___l_s_b___p_o_s.html#ga28e21d5a49aa9e9812b870697c554d97">UART_CR2_ADDRESS_LSB_POS</a></div><div class="ttdeci">#define UART_CR2_ADDRESS_LSB_POS</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:588</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html_a955de90db8882fde02c4fb59c7c000f0"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html#a955de90db8882fde02c4fb59c7c000f0">RCC_OscInitTypeDef::LSIState</a></div><div class="ttdeci">uint32_t LSIState</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:69</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga50b2423a5fea74a47b9eb8ab51869412"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a></div><div class="ttdeci">#define RCC_CFGR_PPRE1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:11275</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20e48f56546fe73be76efe518c239114"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20e48f56546fe73be76efe518c239114">USB_OTG_HCCHAR_LSDEV</a></div><div class="ttdeci">#define USB_OTG_HCCHAR_LSDEV</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18023</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_a07d28f704576a41e37bbb7412e0fba60"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#a07d28f704576a41e37bbb7412e0fba60">TIM_SlaveConfigTypeDef::TriggerFilter</a></div><div class="ttdeci">uint32_t TriggerFilter</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:259</div></div>
<div class="ttc" id="astruct_____u_a_r_t___handle_type_def_html_a2ae0e5e556f6a1eb46aabf8d010b5722"><div class="ttname"><a href="struct_____u_a_r_t___handle_type_def.html#a2ae0e5e556f6a1eb46aabf8d010b5722">__UART_HandleTypeDef::TxISR</a></div><div class="ttdeci">void(* TxISR)(struct __UART_HandleTypeDef *huart)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:209</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_a0f1cd85e62aa4fd4b36ee9e610e7789f"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#a0f1cd85e62aa4fd4b36ee9e610e7789f">UART_InitTypeDef::WordLength</a></div><div class="ttdeci">uint32_t WordLength</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:59</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_aa68d26991ddeec06897297c110c11503"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#aa68d26991ddeec06897297c110c11503">USB_OTG_GlobalTypeDef::DIEPTXF0_HNPTXFSIZ</a></div><div class="ttdeci">__IO uint32_t DIEPTXF0_HNPTXFSIZ</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1133</div></div>
<div class="ttc" id="agroup___d_m_a_html_gabc041fb1c85ea7a3af94e42470ef7f2a"><div class="ttname"><a href="group___d_m_a.html#gabc041fb1c85ea7a3af94e42470ef7f2a">__HAL_DMA_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_DMA_CLEAR_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Clear the DMA Stream pending flags.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:534</div></div>
<div class="ttc" id="agroup___t_i_m___exported___macros_html_ga1a90544705059e9f19f991651623b0c0"><div class="ttname"><a href="group___t_i_m___exported___macros.html#ga1a90544705059e9f19f991651623b0c0">__HAL_TIM_ENABLE</a></div><div class="ttdeci">#define __HAL_TIM_ENABLE(__HANDLE__)</div><div class="ttdoc">Enable the TIM peripheral.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:1130</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a95a59d4b1d52be521f3246028be32f3e"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a95a59d4b1d52be521f3246028be32f3e">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:635</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_aa807fb62b2b2cf937092abba81370b87"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#aa807fb62b2b2cf937092abba81370b87">GPIO_InitTypeDef::Pin</a></div><div class="ttdeci">uint32_t Pin</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:49</div></div>
<div class="ttc" id="astruct_t_i_m___master_config_type_def_html_a908a6c1b46cb203c0b8b59b490e1114e"><div class="ttname"><a href="struct_t_i_m___master_config_type_def.html#a908a6c1b46cb203c0b8b59b490e1114e">TIM_MasterConfigTypeDef::MasterOutputTrigger</a></div><div class="ttdeci">uint32_t MasterOutputTrigger</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:233</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___functions___group1_html_ga718f39804e3b910d738a0e1e46151188"><div class="ttname"><a href="group___u_a_r_t___exported___functions___group1.html#ga718f39804e3b910d738a0e1e46151188">HAL_UART_MspDeInit</a></div><div class="ttdeci">void HAL_UART_MspDeInit(UART_HandleTypeDef *huart)</div><div class="ttdoc">UART MSP De-Initialization This function freeze the hardware resources used in this example.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_msp.c:585</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_a93a53676a1cfc5b55b8b990e7ff4dac5"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#a93a53676a1cfc5b55b8b990e7ff4dac5">RCC_ClkInitTypeDef::ClockType</a></div><div class="ttdeci">uint32_t ClockType</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:81</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga42a396cde02ffa0c4d3fd9817b6af853"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a></div><div class="ttdeci">#define USART_CR2_CLKEN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15609</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html_aae3b8ba407fb4f974cbce9cc03fc189d"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html#aae3b8ba407fb4f974cbce9cc03fc189d">GPIO_InitTypeDef::Speed</a></div><div class="ttdeci">uint32_t Speed</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:58</div></div>
<div class="ttc" id="agroup___u_a_r_t___error___definition_html_ga54c152e7fd4eb25b6e7a3d5dedabfdc2"><div class="ttname"><a href="group___u_a_r_t___error___definition.html#ga54c152e7fd4eb25b6e7a3d5dedabfdc2">HAL_UART_ERROR_RTO</a></div><div class="ttdeci">#define HAL_UART_ERROR_RTO</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:313</div></div>
<div class="ttc" id="astruct_e_x_t_i___handle_type_def_html"><div class="ttname"><a href="struct_e_x_t_i___handle_type_def.html">EXTI_HandleTypeDef</a></div><div class="ttdoc">EXTI Handle structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_exti.h:53</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga57072f13c2e54c12186ae8c5fdecb250"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a></div><div class="ttdeci">#define SPI_CR1_CRCNEXT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14075</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0eea5e5f7743a7e8995b8beeb18355c1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a></div><div class="ttdeci">#define RCC_CFGR_SW</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:11236</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabcf789c74e217ec8967bcabc156a6c54"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabcf789c74e217ec8967bcabc156a6c54">I2C_CR2_AUTOEND</a></div><div class="ttdeci">#define I2C_CR2_AUTOEND</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10195</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_aa8129ca70a2232c91c8cfcaf375249f6"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa8129ca70a2232c91c8cfcaf375249f6">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint32_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:965</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_a02ba9f1219abea2a6be8522095dc7f09"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#a02ba9f1219abea2a6be8522095dc7f09">FLASH_OBProgramInitTypeDef::BootAddr0</a></div><div class="ttdeci">uint32_t BootAddr0</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:92</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gae051ef9e932404b21f5877c7186406b8"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gae051ef9e932404b21f5877c7186406b8">HAL_GetREVID</a></div><div class="ttdeci">uint32_t HAL_GetREVID(void)</div><div class="ttdoc">Returns the device revision identifier.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:428</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab8bf6fefe34d7c942240a31e404dd764"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab8bf6fefe34d7c942240a31e404dd764">PWR_CR1_PDDS</a></div><div class="ttdeci">#define PWR_CR1_PDDS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10709</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_ad5e266a0b90f58365e21c349654bc68d"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#ad5e266a0b90f58365e21c349654bc68d">DMA_InitTypeDef::MemBurst</a></div><div class="ttdeci">uint32_t MemBurst</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:86</div></div>
<div class="ttc" id="agroup___u_a_r_t___error___definition_html_ga275de35cb518c19c284764f3ecb1aac5"><div class="ttname"><a href="group___u_a_r_t___error___definition.html#ga275de35cb518c19c284764f3ecb1aac5">HAL_UART_ERROR_NONE</a></div><div class="ttdeci">#define HAL_UART_ERROR_NONE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:307</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8680e719bca2b672d850504220ae51fc"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc">TIM_SMCR_TS</a></div><div class="ttdeci">#define TIM_SMCR_TS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14713</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga012379ec9a2c86e7d28f5dc882fed0c5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga012379ec9a2c86e7d28f5dc882fed0c5">USB_OTG_GUSBCFG_FDMOD</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_FDMOD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17272</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html">TIM_HandleTypeDef</a></div><div class="ttdoc">TIM Time Base Handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:327</div></div>
<div class="ttc" id="agroup___d_m_a___f_i_f_o__threshold__level_html_ga5de463bb24dc12fe7bbb300e1e4493f7"><div class="ttname"><a href="group___d_m_a___f_i_f_o__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7">DMA_FIFO_THRESHOLD_FULL</a></div><div class="ttdeci">#define DMA_FIFO_THRESHOLD_FULL</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:291</div></div>
<div class="ttc" id="agroup___u_a_r_t___state___definition_html_gacd81aeb745b71fc1c121cc686369600d"><div class="ttname"><a href="group___u_a_r_t___state___definition.html#gacd81aeb745b71fc1c121cc686369600d">HAL_UART_STATE_RESET</a></div><div class="ttdeci">#define HAL_UART_STATE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:283</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_gad1cb4100b67726531ad426d300f4cd26"><div class="ttname"><a href="group___s_p_i___exported___macros.html#gad1cb4100b67726531ad426d300f4cd26">__HAL_SPI_CLEAR_CRCERRFLAG</a></div><div class="ttdeci">#define __HAL_SPI_CLEAR_CRCERRFLAG(__HANDLE__)</div><div class="ttdoc">Clear the SPI CRCERR pending flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:497</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a5ba381c3f312fdf5e0b4119641b3b0aa"><div class="ttname"><a href="struct_t_i_m___type_def.html#a5ba381c3f312fdf5e0b4119641b3b0aa">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint32_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:974</div></div>
<div class="ttc" id="agroup___s_p_i___error___code_html_ga9587f998fed196a4f30c38f2da731c0f"><div class="ttname"><a href="group___s_p_i___error___code.html#ga9587f998fed196a4f30c38f2da731c0f">HAL_SPI_ERROR_OVR</a></div><div class="ttdeci">#define HAL_SPI_ERROR_OVR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:205</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_aab94c82883ea08f33ef383efe30347eb"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#aab94c82883ea08f33ef383efe30347eb">SPI_InitTypeDef::NSSPMode</a></div><div class="ttdeci">uint32_t NSSPMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:90</div></div>
<div class="ttc" id="agroup___r_c_c___h_s_i___configuration_html_ga74c3b20fdb9a7672c50aa97bb46537b1"><div class="ttname"><a href="group___r_c_c___h_s_i___configuration.html#ga74c3b20fdb9a7672c50aa97bb46537b1">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a></div><div class="ttdeci">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__)</div><div class="ttdoc">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:684</div></div>
<div class="ttc" id="agroup___r_c_c___system___clock___source___status_html_ga0d6c2b0b2d59e6591295649853bb2abd"><div class="ttname"><a href="group___r_c_c___system___clock___source___status.html#ga0d6c2b0b2d59e6591295649853bb2abd">RCC_SYSCLKSOURCE_STATUS_HSI</a></div><div class="ttdeci">#define RCC_SYSCLKSOURCE_STATUS_HSI</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:214</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga331a1d5f39d5f47b5409054e693fc651"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651">TIM_SMCR_ECE</a></div><div class="ttdeci">#define TIM_SMCR_ECE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14738</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a1d553f90738cb633a9298d2b4d306fde"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a1d553f90738cb633a9298d2b4d306fde">SPI_InitTypeDef::BaudRatePrescaler</a></div><div class="ttdeci">uint32_t BaudRatePrescaler</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:68</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab89524eda63950f55bc47208a66b7dca"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab89524eda63950f55bc47208a66b7dca">USART_CR2_RTOEN</a></div><div class="ttdeci">#define USART_CR2_RTOEN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15643</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa42909f04dfa46977d5d95ba84a81f7a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa42909f04dfa46977d5d95ba84a81f7a">USB_OTG_NPTXFD</a></div><div class="ttdeci">#define USB_OTG_NPTXFD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17671</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga59f15008050f91fa3ecc9eaaa971a509"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509">TIM_BDTR_AOE</a></div><div class="ttdeci">#define TIM_BDTR_AOE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15169</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_abb7968a8ba34e13da1fb8f5916a754ce"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#abb7968a8ba34e13da1fb8f5916a754ce">TIM_Encoder_InitTypeDef::IC2Polarity</a></div><div class="ttdeci">uint32_t IC2Polarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:181</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7fb0cdc2b7f0d8de8bbd8beaf3d69ae1">USB_OTG_GINTMSK_PXFRM_IISOOXFRM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_PXFRM_IISOOXFRM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17545</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga001d17d4511b40850fd7c338be250f08"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga001d17d4511b40850fd7c338be250f08">USB_OTG_HCINTMSK_STALLM</a></div><div class="ttdeci">#define USB_OTG_HCINTMSK_STALLM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18181</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga4a027bee91b86bd6c280265c43624fc6"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga4a027bee91b86bd6c280265c43624fc6">__HAL_RCC_GET_I2SCLKSOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_I2SCLKSOURCE()</div><div class="ttdoc">Macro to Get I2S clock source selection.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2813</div></div>
<div class="ttc" id="agroup___s_p_i___exported___macros_html_gaf6af33b1c5d334b9fe7bb778c5b6442e"><div class="ttname"><a href="group___s_p_i___exported___macros.html#gaf6af33b1c5d334b9fe7bb778c5b6442e">__HAL_SPI_CLEAR_OVRFLAG</a></div><div class="ttdeci">#define __HAL_SPI_CLEAR_OVRFLAG(__HANDLE__)</div><div class="ttdoc">Clear the SPI OVR pending flag.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:517</div></div>
<div class="ttc" id="agroup___h_a_l__mode__structure__definition_html_ggabcbb7b844f2ffd63c4e530c117882062a98c8fd642b7ac45a23479bd597fc7a71"><div class="ttname"><a href="group___h_a_l__mode__structure__definition.html#ggabcbb7b844f2ffd63c4e530c117882062a98c8fd642b7ac45a23479bd597fc7a71">HAL_I2C_MODE_NONE</a></div><div class="ttdeci">@ HAL_I2C_MODE_NONE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:150</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae0ee3a244dfa78f27f9e248f142defd0"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae0ee3a244dfa78f27f9e248f142defd0">TIM_CCER_CC5E</a></div><div class="ttdeci">#define TIM_CCER_CC5E</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15081</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga48ece36510e9b2a797b0e62f35f3fe1b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga48ece36510e9b2a797b0e62f35f3fe1b">RCC_DCKCFGR1_SAI1SEL_0</a></div><div class="ttdeci">#define RCC_DCKCFGR1_SAI1SEL_0</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:12361</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___voltage___range_html_gad047be2bc7aa9be946b5b0c6b3062ef3"><div class="ttname"><a href="group___f_l_a_s_h_ex___voltage___range.html#gad047be2bc7aa9be946b5b0c6b3062ef3">FLASH_VOLTAGE_RANGE_2</a></div><div class="ttdeci">#define FLASH_VOLTAGE_RANGE_2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:130</div></div>
<div class="ttc" id="agroup___u_a_r_t___exported___types_html_ggad957348fe227e5cb75b70be026c5ae81af4da147f3b62642e1ce6d2cb22aff32e"><div class="ttname"><a href="group___u_a_r_t___exported___types.html#ggad957348fe227e5cb75b70be026c5ae81af4da147f3b62642e1ce6d2cb22aff32e">UART_CLOCKSOURCE_HSI</a></div><div class="ttdeci">@ UART_CLOCKSOURCE_HSI</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:176</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabd7c264becfe7a116ae20933173b1e5b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabd7c264becfe7a116ae20933173b1e5b">USB_OTG_GINTSTS_RXFLVL</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_RXFLVL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17420</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37acb3a9e3d4d1076e0f4e65f91ca0161bc"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37acb3a9e3d4d1076e0f4e65f91ca0161bc">HAL_I2C_STATE_BUSY_TX</a></div><div class="ttdeci">@ HAL_I2C_STATE_BUSY_TX</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:113</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab0ee123675d8b8f98b5a6eeeccf37912"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912">TIM_CCMR1_IC1F</a></div><div class="ttdeci">#define TIM_CCMR1_IC1F</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14930</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga43e1d7400af3a191b3fc89d461799f3d"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga43e1d7400af3a191b3fc89d461799f3d">__HAL_RCC_USART6_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_USART6_CONFIG(__USART6_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the USART6 clock (USART6CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3005</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7cc28354cac4479286e02df84b82eaa"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7cc28354cac4479286e02df84b82eaa">USB_OTG_GRXSTSP_BCNT</a></div><div class="ttdeci">#define USB_OTG_GRXSTSP_BCNT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17596</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e">HAL_DMA_XFER_ABORT_CB_ID</a></div><div class="ttdeci">@ HAL_DMA_XFER_ABORT_CB_ID</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:131</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_add6a6b87ee067d33c94c554288736d40"><div class="ttname"><a href="struct_i2_c___init_type_def.html#add6a6b87ee067d33c94c554288736d40">I2C_InitTypeDef::DualAddressMode</a></div><div class="ttdeci">uint32_t DualAddressMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:60</div></div>
<div class="ttc" id="astruct_u_s_a_r_t___type_def_html_a315ab2fb3869668e7c5c12e8204efe10"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a315ab2fb3869668e7c5c12e8204efe10">USART_TypeDef::TDR</a></div><div class="ttdeci">__IO uint32_t TDR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1019</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggaa3fa7bcbb4707f1151ccfc90a8cf9706a7d98ec7e385cacb3aaa6cec601fa6ab6">HAL_TIM_ACTIVE_CHANNEL_4</a></div><div class="ttdeci">@ HAL_TIM_ACTIVE_CHANNEL_4</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:315</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html">TIM_ClockConfigTypeDef</a></div><div class="ttdoc">Clock Configuration Handle Structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:197</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2ce397157106fc508c7f067d8efb7396"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2ce397157106fc508c7f067d8efb7396">USB_OTG_GINTSTS_PTXFE</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_PTXFE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17474</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaaa290a89959d43fecf43f89d66123a0a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaaa290a89959d43fecf43f89d66123a0a">USART_CR2_ABREN</a></div><div class="ttdeci">#define USART_CR2_ABREN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15635</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga332b761dd88ddfacac9ebff6fced8846"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga332b761dd88ddfacac9ebff6fced8846">USB_OTG_HCINT_XFRC</a></div><div class="ttdeci">#define USB_OTG_HCINT_XFRC</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18096</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaae22c9c1197107d6fa629f419a29541e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e">TIM_CR2_CCPC</a></div><div class="ttdeci">#define TIM_CR2_CCPC</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14647</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga64d9ad7356460a81cfb01e4a39d9fe14"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga64d9ad7356460a81cfb01e4a39d9fe14">USB_OTG_GINTSTS_IISOIXFR</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_IISOIXFR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17456</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1da114e666b61f09cf25f50cdaa7f81f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f">TIM_CCER_CC3E</a></div><div class="ttdeci">#define TIM_CCER_CC3E</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15060</div></div>
<div class="ttc" id="agroup___u_a_r_t___auto_baud_rate___enable_html_gad4eee70c6d23721dd95c6a2465e10ca4"><div class="ttname"><a href="group___u_a_r_t___auto_baud_rate___enable.html#gad4eee70c6d23721dd95c6a2465e10ca4">UART_ADVFEATURE_AUTOBAUDRATE_ENABLE</a></div><div class="ttdeci">#define UART_ADVFEATURE_AUTOBAUDRATE_ENABLE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:542</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a3472de9bd9247c1d97312aff7e58e385"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a3472de9bd9247c1d97312aff7e58e385">SPI_InitTypeDef::CRCCalculation</a></div><div class="ttdeci">uint32_t CRCCalculation</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:80</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga772f85d2cf9be95f50c9b9526462a85e"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga772f85d2cf9be95f50c9b9526462a85e">IS_SPI_CRC_LENGTH</a></div><div class="ttdeci">#define IS_SPI_CRC_LENGTH(__LENGTH__)</div><div class="ttdoc">Checks if SPI CRC length is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:735</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_ga70cd9741ad1ec0358c8d4388a5082e1a"><div class="ttname"><a href="group___t_i_m___flag__definition.html#ga70cd9741ad1ec0358c8d4388a5082e1a">TIM_FLAG_BREAK2</a></div><div class="ttdeci">#define TIM_FLAG_BREAK2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:730</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_a8b2e61c3c4128e62cb7be7d35048152e"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#a8b2e61c3c4128e62cb7be7d35048152e">TIM_HandleTypeDef::Init</a></div><div class="ttdeci">TIM_Base_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:331</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_ae15ddbf3087f9a2129a52a1317339ea7"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#ae15ddbf3087f9a2129a52a1317339ea7">TIM_BreakDeadTimeConfigTypeDef::BreakPolarity</a></div><div class="ttdeci">uint32_t BreakPolarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:281</div></div>
<div class="ttc" id="agroup___u_a_r_t___flags_html_ga82e68a0ee4a8b987a47c66fc6f744894"><div class="ttname"><a href="group___u_a_r_t___flags.html#ga82e68a0ee4a8b987a47c66fc6f744894">UART_FLAG_TC</a></div><div class="ttdeci">#define UART_FLAG_TC</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:669</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_ae5c132f597c806d7a1fe316023b36867"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#ae5c132f597c806d7a1fe316023b36867">SPI_InitTypeDef::Direction</a></div><div class="ttdeci">uint32_t Direction</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:52</div></div>
<div class="ttc" id="agroup___d_m_a_html_ga206f24e6bee4600515b9b6b1ec79365b"><div class="ttname"><a href="group___d_m_a.html#ga206f24e6bee4600515b9b6b1ec79365b">__HAL_DMA_GET_IT_SOURCE</a></div><div class="ttdeci">#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__)</div><div class="ttdoc">Check whether the specified DMA Stream interrupt is enabled or not.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:581</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gaecf169f01673ae67b12b3155e074bf12"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gaecf169f01673ae67b12b3155e074bf12">IS_UART_DE_POLARITY</a></div><div class="ttdeci">#define IS_UART_DE_POLARITY(__POLARITY__)</div><div class="ttdoc">Ensure that UART driver enable polarity is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1388</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac92d0ccd406f33733199edbee13eeb7b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac92d0ccd406f33733199edbee13eeb7b">USB_OTG_GRSTCTL_TXFFLSH</a></div><div class="ttdeci">#define USB_OTG_GRSTCTL_TXFFLSH</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17292</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___mass_erase__bit_html_gae8edecf268bc993ff286fa1fabb486dd"><div class="ttname"><a href="group___f_l_a_s_h_ex___mass_erase__bit.html#gae8edecf268bc993ff286fa1fabb486dd">FLASH_MER_BIT</a></div><div class="ttdeci">#define FLASH_MER_BIT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:322</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7f9bc41700717fd93548e0e95b6072ed"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a></div><div class="ttdeci">#define USART_CR2_LBDL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15594</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_a2ac60d8926224856693f49c068533ae1"><div class="ttname"><a href="struct_i2_c___init_type_def.html#a2ac60d8926224856693f49c068533ae1">I2C_InitTypeDef::OwnAddress2Masks</a></div><div class="ttdeci">uint32_t OwnAddress2Masks</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:66</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8875f7311dfde66125b78dd715fd2d7c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8875f7311dfde66125b78dd715fd2d7c">USB_OTG_DOEPCTL_EPENA</a></div><div class="ttdeci">#define USB_OTG_DOEPCTL_EPENA</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18292</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga9e0aa37c13e7e0751abf5c271ff0affb"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga9e0aa37c13e7e0751abf5c271ff0affb">__HAL_RCC_CEC_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_CEC_CONFIG(__CEC_CLKSOURCE__)</div><div class="ttdoc">Macro to configure the CEC clock (CECCLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3087</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga20965e6de30c19d8b0f355f62680c180"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga20965e6de30c19d8b0f355f62680c180">USB_OTG_HPRT_PPWR</a></div><div class="ttdeci">#define USB_OTG_HPRT_PPWR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17898</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___interrupt__definition_html_gaea20e80e1806d58a7544cfe8659e7f11"><div class="ttname"><a href="group___f_l_a_s_h___interrupt__definition.html#gaea20e80e1806d58a7544cfe8659e7f11">FLASH_IT_EOP</a></div><div class="ttdeci">#define FLASH_IT_EOP</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:140</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gab1dc1e6b438daacfe38a312a90221330"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gab1dc1e6b438daacfe38a312a90221330">HAL_Delay</a></div><div class="ttdeci">void HAL_Delay(uint32_t Delay)</div><div class="ttdoc">This function provides minimum delay (in milliseconds) based on variable incremented.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:367</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_ade3815f539adcdeba866ab26a5f59c99"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#ade3815f539adcdeba866ab26a5f59c99">SPI_InitTypeDef::CRCLength</a></div><div class="ttdeci">uint32_t CRCLength</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:86</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a7efe9ea8067044cac449ada756ebc2d1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a7efe9ea8067044cac449ada756ebc2d1">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:976</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a0c503d6c0388f0d872b368557e278b5a"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a0c503d6c0388f0d872b368557e278b5a">HAL_I2C_STATE_BUSY</a></div><div class="ttdeci">@ HAL_I2C_STATE_BUSY</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:112</div></div>
<div class="ttc" id="agroup___s_p_i___exported___types_html_gga8891cb64e76198a860172d94c638c9b4a34f9231d040d752a034db85e3eb7f782"><div class="ttname"><a href="group___s_p_i___exported___types.html#gga8891cb64e76198a860172d94c638c9b4a34f9231d040d752a034db85e3eb7f782">HAL_SPI_STATE_ABORT</a></div><div class="ttdeci">@ HAL_SPI_STATE_ABORT</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:110</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5741bb0728c8ccf320ef609699c3425a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5741bb0728c8ccf320ef609699c3425a">USB_OTG_HPRT_PRST</a></div><div class="ttdeci">#define USB_OTG_HPRT_PRST</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17889</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gaf944a7b7d8fd70164cca27669316bcf7"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaf944a7b7d8fd70164cca27669316bcf7">__RBIT</a></div><div class="ttdeci">__STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)</div><div class="ttdoc">Reverse bit order of value.</div><div class="ttdef"><b>Definition:</b> cmsis_gcc.h:981</div></div>
<div class="ttc" id="astruct_t_i_m___i_c___init_type_def_html_aad80556490de79727ba1269c851e9724"><div class="ttname"><a href="struct_t_i_m___i_c___init_type_def.html#aad80556490de79727ba1269c851e9724">TIM_IC_InitTypeDef::ICSelection</a></div><div class="ttdeci">uint32_t ICSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:151</div></div>
<div class="ttc" id="astruct_r_c_c___clk_init_type_def_html_aa75c110cd93855d49249f38da8cf94f7"><div class="ttname"><a href="struct_r_c_c___clk_init_type_def.html#aa75c110cd93855d49249f38da8cf94f7">RCC_ClkInitTypeDef::APB2CLKDivider</a></div><div class="ttdeci">uint32_t APB2CLKDivider</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:93</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafe10e66938644ee8054a2426ff23efea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a></div><div class="ttdeci">#define RCC_CFGR_HPRE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:11256</div></div>
<div class="ttc" id="agroup___t_i_m___flag__definition_html_gafd0dc57b56941f8b8250d66e289542db"><div class="ttname"><a href="group___t_i_m___flag__definition.html#gafd0dc57b56941f8b8250d66e289542db">TIM_FLAG_CC4</a></div><div class="ttdeci">#define TIM_FLAG_CC4</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:724</div></div>
<div class="ttc" id="astruct_r_c_c___osc_init_type_def_html"><div class="ttname"><a href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></div><div class="ttdoc">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:52</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_a64f5cd00608df17cc6be37e98744f9ab"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#a64f5cd00608df17cc6be37e98744f9ab">UART_AdvFeatureInitTypeDef::MSBFirst</a></div><div class="ttdeci">uint32_t MSBFirst</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:124</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gaf6ff545446befd6af48cd5108e8fbc2e"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gaf6ff545446befd6af48cd5108e8fbc2e">__HAL_RCC_GET_USART1_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_USART1_SOURCE()</div><div class="ttdoc">macro to get the USART1 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2910</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___bytes___i_w_d_g___f_r_e_e_z_e___s_t_o_p_html_gacbec0b12f9a0cebadcba12ed53891a2c"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___bytes___i_w_d_g___f_r_e_e_z_e___s_t_o_p.html#gacbec0b12f9a0cebadcba12ed53891a2c">OB_IWDG_STOP_ACTIVE</a></div><div class="ttdeci">#define OB_IWDG_STOP_ACTIVE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:215</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_a965da718db7d0303bff185d367d96fd6"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a965da718db7d0303bff185d367d96fd6">DMA_Stream_TypeDef::M0AR</a></div><div class="ttdeci">__IO uint32_t M0AR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:425</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a08536f08136780e6566a68f1e33be4fb"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a08536f08136780e6566a68f1e33be4fb">RCC_PeriphCLKInitTypeDef::I2c2ClockSelection</a></div><div class="ttdeci">uint32_t I2c2ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:190</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_gab9f6e39431ee764ada50fd63f0ad2fbf"><div class="ttname"><a href="group___i2_c___error___code__definition.html#gab9f6e39431ee764ada50fd63f0ad2fbf">HAL_I2C_ERROR_BERR</a></div><div class="ttdeci">#define HAL_I2C_ERROR_BERR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:166</div></div>
<div class="ttc" id="astruct_t_i_m___encoder___init_type_def_html_a56307eb4766e3f0e1cd1cd3c4fc2157e"><div class="ttname"><a href="struct_t_i_m___encoder___init_type_def.html#a56307eb4766e3f0e1cd1cd3c4fc2157e">TIM_Encoder_InitTypeDef::IC1Prescaler</a></div><div class="ttdeci">uint32_t IC1Prescaler</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:175</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_gae1091e9e82dcfcfef247b214a11c9db3"><div class="ttname"><a href="group___i2_c___error___code__definition.html#gae1091e9e82dcfcfef247b214a11c9db3">HAL_I2C_ERROR_DMA</a></div><div class="ttdeci">#define HAL_I2C_ERROR_DMA</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:170</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2be17c432a12ce3ec4a79aa380a01b6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2be17c432a12ce3ec4a79aa380a01b6">TIM_BDTR_BKF</a></div><div class="ttdeci">#define TIM_BDTR_BKF</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15175</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a7a81e7aac9bef80b126097f8e9f36d07"><div class="ttname"><a href="struct_t_i_m___type_def.html#a7a81e7aac9bef80b126097f8e9f36d07">TIM_TypeDef::AF1</a></div><div class="ttdeci">__IO uint32_t AF1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:982</div></div>
<div class="ttc" id="agroup___d_m_a___exported___types_html_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468"><div class="ttname"><a href="group___d_m_a___exported___types.html#ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468">HAL_DMA_FULL_TRANSFER</a></div><div class="ttdeci">@ HAL_DMA_FULL_TRANSFER</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:117</div></div>
<div class="ttc" id="agroup___t_i_m___slave___mode_html_ga12f8f7b4a16b438f54cf811f0bb0a8a4"><div class="ttname"><a href="group___t_i_m___slave___mode.html#ga12f8f7b4a16b438f54cf811f0bb0a8a4">TIM_SLAVEMODE_TRIGGER</a></div><div class="ttdeci">#define TIM_SLAVEMODE_TRIGGER</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:952</div></div>
<div class="ttc" id="astm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_def.h:39</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga23f683a1252ccaf625cae1a978989b2c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a></div><div class="ttdeci">#define SPI_CR2_TXEIE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14110</div></div>
<div class="ttc" id="agroup___u_a_r_t___over___sampling_html_gaeb13896e8bdc1bb041e01a86a868ee0b"><div class="ttname"><a href="group___u_a_r_t___over___sampling.html#gaeb13896e8bdc1bb041e01a86a868ee0b">UART_OVERSAMPLING_8</a></div><div class="ttdeci">#define UART_OVERSAMPLING_8</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:377</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f743bbd3df209bd1d434b17e08a78fe"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f743bbd3df209bd1d434b17e08a78fe">USART_CR2_DATAINV</a></div><div class="ttdeci">#define USART_CR2_DATAINV</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15629</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_aa311e9419f520aee2d2fa30668ce485c"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#aa311e9419f520aee2d2fa30668ce485c">__SPI_HandleTypeDef::hdmatx</a></div><div class="ttdeci">DMA_HandleTypeDef * hdmatx</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:140</div></div>
<div class="ttc" id="agroup___u_a_r_t_ex___private___macros_html_ga2d8ffd4cb12754846ace609dff92e8df"><div class="ttname"><a href="group___u_a_r_t_ex___private___macros.html#ga2d8ffd4cb12754846ace609dff92e8df">UART_GETCLOCKSOURCE</a></div><div class="ttdeci">#define UART_GETCLOCKSOURCE(__HANDLE__, __CLOCKSOURCE__)</div><div class="ttdoc">Report the UART clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart_ex.h:162</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga9882442c5f8f0170917934bbee1cc92d"><div class="ttname"><a href="group___d_m_a___error___code.html#ga9882442c5f8f0170917934bbee1cc92d">HAL_DMA_ERROR_TE</a></div><div class="ttdeci">#define HAL_DMA_ERROR_TE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:187</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_gac8ac0d0dc7fad5edf53150ce05d902ee"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#gac8ac0d0dc7fad5edf53150ce05d902ee">IS_UART_LIN_BREAK_DETECT_LENGTH</a></div><div class="ttdeci">#define IS_UART_LIN_BREAK_DETECT_LENGTH(__LENGTH__)</div><div class="ttdoc">Ensure that UART LIN break detection length is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1229</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_ad432e2a315abf68e6c295fb4ebc37534"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad432e2a315abf68e6c295fb4ebc37534">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint32_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:970</div></div>
<div class="ttc" id="agroup___s_p_i___private___macros_html_ga1b4b6bb5771cb0070af660d169d4ef09"><div class="ttname"><a href="group___s_p_i___private___macros.html#ga1b4b6bb5771cb0070af660d169d4ef09">IS_SPI_CRC_POLYNOMIAL</a></div><div class="ttdeci">#define IS_SPI_CRC_POLYNOMIAL(__POLYNOMIAL__)</div><div class="ttdoc">Checks if SPI polynomial value to be used for the CRC calculation, is in allowed range.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:744</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_aabce8358ea055ec42742106cc34ec3e0"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#aabce8358ea055ec42742106cc34ec3e0">RCC_PeriphCLKInitTypeDef::PLLSAIDivR</a></div><div class="ttdeci">uint32_t PLLSAIDivR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:145</div></div>
<div class="ttc" id="agroup___t_i_m___d_m_a__sources_html_gac5f4c56e944bda8ba0c23b97275020ba"><div class="ttname"><a href="group___t_i_m___d_m_a__sources.html#gac5f4c56e944bda8ba0c23b97275020ba">TIM_DMA_COM</a></div><div class="ttdeci">#define TIM_DMA_COM</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:711</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga01b303083e66f3018e57dbb275b6f4b5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga01b303083e66f3018e57dbb275b6f4b5">USB_OTG_HPRT_PCSTS</a></div><div class="ttdeci">#define USB_OTG_HPRT_PCSTS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17865</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga31b26bf058f88d771c33aff85ec89358"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358">TIM_CR2_OIS1</a></div><div class="ttdeci">#define TIM_CR2_OIS1</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14682</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5d91bdb4d4c027143628767929f996b9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5d91bdb4d4c027143628767929f996b9">TIM_CCMR3_OC6CE</a></div><div class="ttdeci">#define TIM_CCMR3_OC6CE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15280</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga88f07bdfe1fcdff17edbbba2f196110d"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga88f07bdfe1fcdff17edbbba2f196110d">IS_UART_ADVFEATURE_AUTOBAUDRATEMODE</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(__MODE__)</div><div class="ttdoc">Ensure that UART auto Baud rate detection mode is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1196</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a13518f06f54c7515100e86bb8d6e0779"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a13518f06f54c7515100e86bb8d6e0779">HAL_I2C_STATE_LISTEN</a></div><div class="ttdeci">@ HAL_I2C_STATE_LISTEN</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:115</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_gae5ba5672fe8cb7c1686c7f2cc211b128"><div class="ttname"><a href="group___p_w_r___exported___macro.html#gae5ba5672fe8cb7c1686c7f2cc211b128">__HAL_PWR_PVD_EXTI_ENABLE_EVENT</a></div><div class="ttdeci">#define __HAL_PWR_PVD_EXTI_ENABLE_EVENT()</div><div class="ttdoc">Enable event on PVD Exti Line 16.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:216</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_ga28a1323b2eeb0a408c1cfdbfa0db5ead"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#ga28a1323b2eeb0a408c1cfdbfa0db5ead">HAL_DBGMCU_EnableDBGStandbyMode</a></div><div class="ttdeci">void HAL_DBGMCU_EnableDBGStandbyMode(void)</div><div class="ttdoc">Enable the Debug Module during STANDBY mode.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:509</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html_a8e665bc833889975a33b10bebeab5db2"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html#a8e665bc833889975a33b10bebeab5db2">__I2C_HandleTypeDef::Init</a></div><div class="ttdeci">I2C_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:190</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5497667d259391162884390afd456f62"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5497667d259391162884390afd456f62">USB_OTG_DIEPTSIZ_XFRSIZ</a></div><div class="ttdeci">#define USB_OTG_DIEPTSIZ_XFRSIZ</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18208</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2a5f335c3d7a4f82d1e91dc1511e3322"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322">TIM_SMCR_ETP</a></div><div class="ttdeci">#define TIM_SMCR_ETP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14741</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3bf610cf77c3c6c936ce7c4f85992e6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c">TIM_CCMR1_OC2FE</a></div><div class="ttdeci">#define TIM_CCMR1_OC2FE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14903</div></div>
<div class="ttc" id="astruct_t_i_m___master_config_type_def_html_a5c9db1837051b5b2927bc4d726e980fe"><div class="ttname"><a href="struct_t_i_m___master_config_type_def.html#a5c9db1837051b5b2927bc4d726e980fe">TIM_MasterConfigTypeDef::MasterOutputTrigger2</a></div><div class="ttdeci">uint32_t MasterOutputTrigger2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:235</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga76392a4d63674cd0db0a55762458f16c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c">TIM_CCER_CC2E</a></div><div class="ttdeci">#define TIM_CCER_CC2E</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15048</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga7e1129cd8a196f4284d41db3e82ad5c8a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdeci">@ SysTick_IRQn</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:59</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad7805a112e2897572bffee4c25042cc9"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7805a112e2897572bffee4c25042cc9">USB_OTG_HCINT_FRMOR</a></div><div class="ttdeci">#define USB_OTG_HCINT_FRMOR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18123</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gac3fa17aa85e357e3f1af56ad110d2e97"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gac3fa17aa85e357e3f1af56ad110d2e97">HAL_ResumeTick</a></div><div class="ttdeci">void HAL_ResumeTick(void)</div><div class="ttdoc">Resume Tick increment.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:409</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga0089841c8301b5e572e29da28ef95467"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga0089841c8301b5e572e29da28ef95467">USB_OTG_HCINT_DTERR</a></div><div class="ttdeci">#define USB_OTG_HCINT_DTERR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18126</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga85a628f9094f55c620b2846635803781"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga85a628f9094f55c620b2846635803781">USB_OTG_HPTXFSIZ_PTXFD</a></div><div class="ttdeci">#define USB_OTG_HPTXFSIZ_PTXFD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17955</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_aed541d17808213ac6f90ac7deb2bec5f"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#aed541d17808213ac6f90ac7deb2bec5f">SPI_InitTypeDef::NSS</a></div><div class="ttdeci">uint32_t NSS</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:64</div></div>
<div class="ttc" id="astruct_t_i_m___break_dead_time_config_type_def_html_a5e97751b5e397414e2a5120eb5cef7c6"><div class="ttname"><a href="struct_t_i_m___break_dead_time_config_type_def.html#a5e97751b5e397414e2a5120eb5cef7c6">TIM_BreakDeadTimeConfigTypeDef::OffStateRunMode</a></div><div class="ttdeci">uint32_t OffStateRunMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:271</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a8497daa4d66fdc5f0033e798559f65a2"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a8497daa4d66fdc5f0033e798559f65a2">RCC_PeriphCLKInitTypeDef::I2c3ClockSelection</a></div><div class="ttdeci">uint32_t I2c3ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:193</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7afb2b0396964430aeb1c7650012fe6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7afb2b0396964430aeb1c7650012fe6">USB_OTG_GINTMSK_USBSUSPM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_USBSUSPM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17518</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1a0478d3d85fc6aba608390ee2ea2d1c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1a0478d3d85fc6aba608390ee2ea2d1c">I2C_CR2_SADD</a></div><div class="ttdeci">#define I2C_CR2_SADD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10168</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga7037fb804f6e2a4a3e0c08bd3e345f18"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga7037fb804f6e2a4a3e0c08bd3e345f18">USB_OTG_HCTSIZ_DPID</a></div><div class="ttdeci">#define USB_OTG_HCTSIZ_DPID</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18227</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga403fc501d4d8de6cabee6b07acb81a36"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36">TIM_CCER_CC1NP</a></div><div class="ttdeci">#define TIM_CCER_CC1NP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15045</div></div>
<div class="ttc" id="agroup___t_i_m___slave___mode_html_ga4501317fcd7649e5ff46db6fe69938e0"><div class="ttname"><a href="group___t_i_m___slave___mode.html#ga4501317fcd7649e5ff46db6fe69938e0">TIM_SLAVEMODE_GATED</a></div><div class="ttdeci">#define TIM_SLAVEMODE_GATED</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:951</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___type_html_ga03ee3781fbf2279180d834686d0a7da2"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___type.html#ga03ee3781fbf2279180d834686d0a7da2">OPTIONBYTE_BOOTADDR_0</a></div><div class="ttdeci">#define OPTIONBYTE_BOOTADDR_0</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:153</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga75b70d07448c3037234bc2abb8e3d884"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">SYSCFG_EXTICR1_EXTI0</a></div><div class="ttdeci">#define SYSCFG_EXTICR1_EXTI0</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14300</div></div>
<div class="ttc" id="agroup___r_c_c___get___clock__source_html_gac99c2453d9e77c8b457acc0210e754c2"><div class="ttname"><a href="group___r_c_c___get___clock__source.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SYSCLK_SOURCE()</div><div class="ttdoc">Macro to get the clock source used as system clock.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:957</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga6d3d1488296350af6d36fbbf71905d29"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29">TIM_CR1_OPM</a></div><div class="ttdeci">#define TIM_CR1_OPM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14620</div></div>
<div class="ttc" id="astruct_u_a_r_t___init_type_def_html_a77c2c86a2186e09cbf022e27c0c82324"><div class="ttname"><a href="struct_u_a_r_t___init_type_def.html#a77c2c86a2186e09cbf022e27c0c82324">UART_InitTypeDef::OverSampling</a></div><div class="ttdeci">uint32_t OverSampling</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:79</div></div>
<div class="ttc" id="agroup___d_m_a___error___code_html_ga7432f31f9972e1c0a398a3f20587d118"><div class="ttname"><a href="group___d_m_a___error___code.html#ga7432f31f9972e1c0a398a3f20587d118">HAL_DMA_ERROR_NOT_SUPPORTED</a></div><div class="ttdeci">#define HAL_DMA_ERROR_NOT_SUPPORTED</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:193</div></div>
<div class="ttc" id="agroup___r_c_c___get___clock__source_html_ga3ea1390f8124e2b3b8d53e95541d6e53"><div class="ttname"><a href="group___r_c_c___get___clock__source.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_PLL_OSCSOURCE()</div><div class="ttdoc">Macro to get the oscillator used as PLL clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:982</div></div>
<div class="ttc" id="astruct_t_i_m___hall_sensor___init_type_def_html_a822efefca8a13af284e84070bd19bb91"><div class="ttname"><a href="struct_t_i_m___hall_sensor___init_type_def.html#a822efefca8a13af284e84070bd19bb91">TIM_HallSensor_InitTypeDef::Commutation_Delay</a></div><div class="ttdeci">uint32_t Commutation_Delay</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim_ex.h:59</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae2ed8b32d9eb8eea251bd1dac4f34668"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668">TIM_SMCR_ETF</a></div><div class="ttdeci">#define TIM_SMCR_ETF</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14724</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga1138fd4386ac29900b5c46ec7754b4ff"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga1138fd4386ac29900b5c46ec7754b4ff">USB_OTG_GINTMSK_OTGINT</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_OTGINT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17497</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga24e95e53683115f1e978ad1bff021a77"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga24e95e53683115f1e978ad1bff021a77">__HAL_RCC_CLK48_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_CLK48_CONFIG(__CLK48_SOURCE__)</div><div class="ttdoc">Macro to configure the CLK48 source (CLK48CLK).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3104</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa10e69d231b67d698ab59db3d338baa6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa10e69d231b67d698ab59db3d338baa6">USART_ISR_PE</a></div><div class="ttdeci">#define USART_ISR_PE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15760</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gafad0b734f8f4511d7839385a01f105b6"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gafad0b734f8f4511d7839385a01f105b6">USB_OTG_GUSBCFG_ULPIEVBUSD</a></div><div class="ttdeci">#define USB_OTG_GUSBCFG_ULPIEVBUSD</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17251</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_acf11156409414ad8841bb0b62959ee96"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#acf11156409414ad8841bb0b62959ee96">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:632</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_ab9250d33bdf9de7b87fa4325382518c4"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#ab9250d33bdf9de7b87fa4325382518c4">__DMA_HandleTypeDef::StreamBaseAddress</a></div><div class="ttdeci">uint32_t StreamBaseAddress</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:164</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a16f7cf65806df3589a4bab521315d8df"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a16f7cf65806df3589a4bab521315d8df">RCC_PeriphCLKInitTypeDef::Sai2ClockSelection</a></div><div class="ttdeci">uint32_t Sai2ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:160</div></div>
<div class="ttc" id="astruct_d_m_a___init_type_def_html_a7784efedc4a61325fa7364fcace10136"><div class="ttname"><a href="struct_d_m_a___init_type_def.html#a7784efedc4a61325fa7364fcace10136">DMA_InitTypeDef::MemDataAlignment</a></div><div class="ttdeci">uint32_t MemDataAlignment</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:67</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_a46bffc2a63ea02e15b9187856535d890"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#a46bffc2a63ea02e15b9187856535d890">FLASH_OBProgramInitTypeDef::OptionType</a></div><div class="ttdeci">uint32_t OptionType</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:73</div></div>
<div class="ttc" id="agroup___c_m_s_i_s__core__base_html_gaaaf6477c2bde2f00f99e3c2fd1060b01"><div class="ttname"><a href="group___c_m_s_i_s__core__base.html#gaaaf6477c2bde2f00f99e3c2fd1060b01">SCB</a></div><div class="ttdeci">#define SCB</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1122</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___s_c_b_html_gafb98656644a14342e467505f69a997c9"><div class="ttname"><a href="group___c_m_s_i_s___s_c_b.html#gafb98656644a14342e467505f69a997c9">SCB_SCR_SEVONPEND_Msk</a></div><div class="ttdeci">#define SCB_SCR_SEVONPEND_Msk</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:487</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a9f564245930ae4f09c1b0e4dd29e4bce"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a9f564245930ae4f09c1b0e4dd29e4bce">RCC_PeriphCLKInitTypeDef::Uart5ClockSelection</a></div><div class="ttdeci">uint32_t Uart5ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:175</div></div>
<div class="ttc" id="astruct_d_m_a___stream___type_def_html_a2cc2a52628182f9e79ab1e49bb78a1eb"><div class="ttname"><a href="struct_d_m_a___stream___type_def.html#a2cc2a52628182f9e79ab1e49bb78a1eb">DMA_Stream_TypeDef::NDTR</a></div><div class="ttdeci">__IO uint32_t NDTR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:423</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2c67e2279804a83ef24438267d9d4a6c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c">RCC_CFGR_SWS_PLL</a></div><div class="ttdeci">#define RCC_CFGR_SWS_PLL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:11251</div></div>
<div class="ttc" id="agroup___configuration__section__for___c_m_s_i_s_html_ga7e1129cd8a196f4284d41db3e82ad5c8"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#ga7e1129cd8a196f4284d41db3e82ad5c8">IRQn_Type</a></div><div class="ttdeci">IRQn_Type</div><div class="ttdoc">STM32F7xx Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:49</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga421f1263c2900e4c952424d5cb062476"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga421f1263c2900e4c952424d5cb062476">TIM_CCMR3_OC6PE</a></div><div class="ttdeci">#define TIM_CCMR3_OC6PE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15268</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_ga38d8f9beb4c681eba786f6154d4f594a"><div class="ttname"><a href="group___i2_c___error___code__definition.html#ga38d8f9beb4c681eba786f6154d4f594a">HAL_I2C_ERROR_OVR</a></div><div class="ttdeci">#define HAL_I2C_ERROR_OVR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:169</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_init_type_def_html_a2482608639ebfffc51a41135c979369b"><div class="ttname"><a href="struct_r_c_c___p_l_l_init_type_def.html#a2482608639ebfffc51a41135c979369b">RCC_PLLInitTypeDef::PLLN</a></div><div class="ttdeci">uint32_t PLLN</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:58</div></div>
<div class="ttc" id="agroup___t_i_m___exported___types_html_ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3"><div class="ttname"><a href="group___t_i_m___exported___types.html#ggae0994cf5970e56ca4903e9151f40010ca4545554d7fa04d17e78d69d17cb7e4b3">HAL_TIM_STATE_READY</a></div><div class="ttdeci">@ HAL_TIM_STATE_READY</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:301</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga57b4229ecb4387a0bb9137fed8de13b8"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga57b4229ecb4387a0bb9137fed8de13b8">IS_UART_OVERRUN</a></div><div class="ttdeci">#define IS_UART_OVERRUN(__OVERRUN__)</div><div class="ttdoc">Ensure that UART frame overrun setting is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1327</div></div>
<div class="ttc" id="agroup___u_a_r_t_ex___private___macros_html_gaf856254e5a61d2ee81086918bffabde5"><div class="ttname"><a href="group___u_a_r_t_ex___private___macros.html#gaf856254e5a61d2ee81086918bffabde5">IS_UART_WORD_LENGTH</a></div><div class="ttdeci">#define IS_UART_WORD_LENGTH(__LENGTH__)</div><div class="ttdoc">Ensure that UART frame length is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart_ex.h:393</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gae1fe5d3bde9983ff16a5227671642e1d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gae1fe5d3bde9983ff16a5227671642e1d">SPI_CR2_LDMATX</a></div><div class="ttdeci">#define SPI_CR2_LDMATX</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14126</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab0c1ac0fa6a6a1b95d1dfc2b90383a39"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab0c1ac0fa6a6a1b95d1dfc2b90383a39">USB_OTG_GINTSTS_MMIS</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_MMIS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17411</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a5c67046606b7e64fb03c4ac550156156"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a5c67046606b7e64fb03c4ac550156156">USB_OTG_GlobalTypeDef::CID</a></div><div class="ttdeci">__IO uint32_t CID</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1137</div></div>
<div class="ttc" id="astruct_t_i_m___master_config_type_def_html_a45ddfca310a1180e19fc24b36f8e9585"><div class="ttname"><a href="struct_t_i_m___master_config_type_def.html#a45ddfca310a1180e19fc24b36f8e9585">TIM_MasterConfigTypeDef::MasterSlaveMode</a></div><div class="ttdeci">uint32_t MasterSlaveMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:237</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8006ca5d160f9805977f2c77f146a75c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8006ca5d160f9805977f2c77f146a75c">USART_CR3_WUFIE</a></div><div class="ttdeci">#define USART_CR3_WUFIE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15710</div></div>
<div class="ttc" id="agroup___h_a_l__state__structure__definition_html_ggaef355af8eab251ae2a19ee164ad81c37a4ea4ecc2dc3cb64c4877c123d9d73170"><div class="ttname"><a href="group___h_a_l__state__structure__definition.html#ggaef355af8eab251ae2a19ee164ad81c37a4ea4ecc2dc3cb64c4877c123d9d73170">HAL_I2C_STATE_BUSY_RX</a></div><div class="ttdeci">@ HAL_I2C_STATE_BUSY_RX</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:114</div></div>
<div class="ttc" id="astruct_s_p_i___init_type_def_html_a5247eb0463437c9980a9d4a5300b50a5"><div class="ttname"><a href="struct_s_p_i___init_type_def.html#a5247eb0463437c9980a9d4a5300b50a5">SPI_InitTypeDef::Mode</a></div><div class="ttdeci">uint32_t Mode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:49</div></div>
<div class="ttc" id="astruct_____i2_c___handle_type_def_html"><div class="ttname"><a href="struct_____i2_c___handle_type_def.html">__I2C_HandleTypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:186</div></div>
<div class="ttc" id="agroup___t_i_m___channel_html_gaf1042743f56a664b152ff0a03597807e"><div class="ttname"><a href="group___t_i_m___channel.html#gaf1042743f56a664b152ff0a03597807e">TIM_CHANNEL_6</a></div><div class="ttdeci">#define TIM_CHANNEL_6</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:748</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab1cf04e70ccf3d4aba5afcf2496a411a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a">TIM_BDTR_OSSI</a></div><div class="ttdeci">#define TIM_BDTR_OSSI</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15157</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3247abbbf0d00260be051d176d88020e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e">TIM_BDTR_BKP</a></div><div class="ttdeci">#define TIM_BDTR_BKP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15166</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_gac2d3acb9e918667866677dc6b3e92cd8"><div class="ttname"><a href="group___i2_c___error___code__definition.html#gac2d3acb9e918667866677dc6b3e92cd8">HAL_I2C_ERROR_INVALID_PARAM</a></div><div class="ttdeci">#define HAL_I2C_ERROR_INVALID_PARAM</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:177</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_ad2c422d62b056a61d7bbb599c89dbc1e"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#ad2c422d62b056a61d7bbb599c89dbc1e">RCC_PeriphCLKInitTypeDef::RTCClockSelection</a></div><div class="ttdeci">uint32_t RTCClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:148</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gac71129810fab0b46d91161a39e3f8d01"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a></div><div class="ttdeci">#define USART_CR3_HDSEL</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15660</div></div>
<div class="ttc" id="astruct_u_a_r_t___adv_feature_init_type_def_html_af2079d3cf82744589352950855551bbb"><div class="ttname"><a href="struct_u_a_r_t___adv_feature_init_type_def.html#af2079d3cf82744589352950855551bbb">UART_AdvFeatureInitTypeDef::OverrunDisable</a></div><div class="ttdeci">uint32_t OverrunDisable</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:111</div></div>
<div class="ttc" id="agroup___i2_c___exported___macros_html_ga933e2ea67e86db857a06b70a93be1186"><div class="ttname"><a href="group___i2_c___exported___macros.html#ga933e2ea67e86db857a06b70a93be1186">__HAL_I2C_CLEAR_FLAG</a></div><div class="ttdeci">#define __HAL_I2C_CLEAR_FLAG(__HANDLE__, __FLAG__)</div><div class="ttdoc">Clear the I2C pending flags which are cleared by writing 1 in a specific bit.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:543</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga9b3a77cb4bb659160407d3dcf96b6915"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga9b3a77cb4bb659160407d3dcf96b6915">__HAL_RCC_GET_CLK48_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_CLK48_SOURCE()</div><div class="ttdoc">macro to get the CLK48 source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3112</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_a137d3523b60951eca1e4130257b2b23d"><div class="ttname"><a href="struct_t_i_m___type_def.html#a137d3523b60951eca1e4130257b2b23d">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint32_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:975</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga544fa1b282526a1e12562e35bea55d13"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga544fa1b282526a1e12562e35bea55d13">__HAL_RCC_GET_USART6_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_USART6_SOURCE()</div><div class="ttdoc">macro to get the USART6 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:3015</div></div>
<div class="ttc" id="agroup___d_m_a___data__transfer__direction_html_ga9e76fc559a2d5c766c969e6e921b1ee9"><div class="ttname"><a href="group___d_m_a___data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9">DMA_MEMORY_TO_PERIPH</a></div><div class="ttdeci">#define DMA_MEMORY_TO_PERIPH</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:203</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___n_v_i_c_functions_html_ga3387607fd8a1a32cccd77d2ac672dd96"><div class="ttname"><a href="group___c_m_s_i_s___core___n_v_i_c_functions.html#ga3387607fd8a1a32cccd77d2ac672dd96">NVIC_DecodePriority</a></div><div class="ttdeci">__STATIC_INLINE void NVIC_DecodePriority(uint32_t Priority, uint32_t PriorityGroup, uint32_t *const pPreemptPriority, uint32_t *const pSubPriority)</div><div class="ttdoc">Decode Priority.</div><div class="ttdef"><b>Definition:</b> core_armv8mbl.h:1523</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a060364111cf507dfab9bb6503477983a"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a060364111cf507dfab9bb6503477983a">USB_OTG_GlobalTypeDef::GRXSTSP</a></div><div class="ttdeci">__IO uint32_t GRXSTSP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1131</div></div>
<div class="ttc" id="astruct_____d_m_a___handle_type_def_html_adec909b8921ddf15872ebd569cdb5f8e"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html#adec909b8921ddf15872ebd569cdb5f8e">__DMA_HandleTypeDef::XferM1CpltCallback</a></div><div class="ttdeci">void(* XferM1CpltCallback)(struct __DMA_HandleTypeDef *hdma)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:154</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_gad8c96337acf40356d82570cc4851ce2d"><div class="ttname"><a href="group___t_i_m___clock___source.html#gad8c96337acf40356d82570cc4851ce2d">TIM_CLOCKSOURCE_TI1ED</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_TI1ED</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:763</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html_a54c329013b5f6f87d1c3d2495fca84d2"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html#a54c329013b5f6f87d1c3d2495fca84d2">TIM_ClockConfigTypeDef::ClockSource</a></div><div class="ttdeci">uint32_t ClockSource</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:199</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a158247326a43b3ce7eb1d2907ced6234"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a158247326a43b3ce7eb1d2907ced6234">RCC_PeriphCLKInitTypeDef::PLLI2SDivQ</a></div><div class="ttdeci">uint32_t PLLI2SDivQ</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:137</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___type___program_html_ga2b607dfc2efd463a8530e327bc755582"><div class="ttname"><a href="group___f_l_a_s_h___type___program.html#ga2b607dfc2efd463a8530e327bc755582">FLASH_TYPEPROGRAM_HALFWORD</a></div><div class="ttdeci">#define FLASH_TYPEPROGRAM_HALFWORD</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:105</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf18705567de7ab52a62e5ef3ba27418b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a></div><div class="ttdeci">#define SPI_CR2_ERRIE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14104</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga52095cae524adb237339bfee92e8168a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a">TIM_CCMR2_OC3M</a></div><div class="ttdeci">#define TIM_CCMR2_OC3M</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14966</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga1dce7f1bc32a258f2964cb7c05f413a6"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga1dce7f1bc32a258f2964cb7c05f413a6">TIM_IT_CC4</a></div><div class="ttdeci">#define TIM_IT_CC4</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:686</div></div>
<div class="ttc" id="astruct_____s_p_i___handle_type_def_html_abef898bf323d7e9d693665f12b6f6239"><div class="ttname"><a href="struct_____s_p_i___handle_type_def.html#abef898bf323d7e9d693665f12b6f6239">__SPI_HandleTypeDef::CRCSize</a></div><div class="ttdeci">uint32_t CRCSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_spi.h:134</div></div>
<div class="ttc" id="astruct_i2_c___init_type_def_html_a28afdce458703464638f1a01e04da04e"><div class="ttname"><a href="struct_i2_c___init_type_def.html#a28afdce458703464638f1a01e04da04e">I2C_InitTypeDef::NoStretchMode</a></div><div class="ttdeci">uint32_t NoStretchMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:72</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_ga9af45dae7c2f2f1c8848be68d7bded7e"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#ga9af45dae7c2f2f1c8848be68d7bded7e">__HAL_RCC_GET_SAI1_SOURCE</a></div><div class="ttdeci">#define __HAL_RCC_GET_SAI1_SOURCE()</div><div class="ttdoc">Macro to get the SAI1 clock source.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2750</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a4c4c2ad7382843b24eda31f0d8b4bcf6"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c4c2ad7382843b24eda31f0d8b4bcf6">RCC_PeriphCLKInitTypeDef::I2c4ClockSelection</a></div><div class="ttdeci">uint32_t I2c4ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:196</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga7318c3e5c175b896444697a0a9407b2f"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga7318c3e5c175b896444697a0a9407b2f">IS_UART_ADVFEATURE_AUTOBAUDRATE</a></div><div class="ttdeci">#define IS_UART_ADVFEATURE_AUTOBAUDRATE(__AUTOBAUDRATE__)</div><div class="ttdoc">Ensure that UART auto Baud rate state is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1335</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga3f494b9881e7b97bb2d79f7ad4e79937"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937">TIM_CCER_CC1E</a></div><div class="ttdeci">#define TIM_CCER_CC1E</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15036</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_ga38d3514d54bcdb0ea8ac8bd91c5832b5"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#ga38d3514d54bcdb0ea8ac8bd91c5832b5">TIM_TS_TI1FP1</a></div><div class="ttdeci">#define TIM_TS_TI1FP1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:988</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___private___constants_html_ga3c08568a9b3a9d213a70eff8e87117ac"><div class="ttname"><a href="group___f_l_a_s_h___private___constants.html#ga3c08568a9b3a9d213a70eff8e87117ac">OPTCR_BYTE1_ADDRESS</a></div><div class="ttdeci">#define OPTCR_BYTE1_ADDRESS</div><div class="ttdoc">OPTCR register byte 1 (Bits[15:8]) base address.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:369</div></div>
<div class="ttc" id="agroup___u_a_r_t___wake_up___methods_html_ga4c6935f26f8f2a9fe70fd6306a9882cb"><div class="ttname"><a href="group___u_a_r_t___wake_up___methods.html#ga4c6935f26f8f2a9fe70fd6306a9882cb">UART_WAKEUPMETHOD_ADDRESSMARK</a></div><div class="ttdeci">#define UART_WAKEUPMETHOD_ADDRESSMARK</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:460</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab59be9f02a6e304a82da3e298c6a72ab"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab59be9f02a6e304a82da3e298c6a72ab">USART_ISR_TXE</a></div><div class="ttdeci">#define USART_ISR_TXE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15781</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gacc60f674740c4000a25b0e3e50ede47d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gacc60f674740c4000a25b0e3e50ede47d">PWR_CR1_LPDS</a></div><div class="ttdeci">#define PWR_CR1_LPDS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10706</div></div>
<div class="ttc" id="astruct_t_i_m___clock_config_type_def_html_adaf66568c766f75c4c661a872ca399e3"><div class="ttname"><a href="struct_t_i_m___clock_config_type_def.html#adaf66568c766f75c4c661a872ca399e3">TIM_ClockConfigTypeDef::ClockFilter</a></div><div class="ttdeci">uint32_t ClockFilter</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:205</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___type___erase_html_ga9bc03534e69c625e1b4f0f05c3852243"><div class="ttname"><a href="group___f_l_a_s_h_ex___type___erase.html#ga9bc03534e69c625e1b4f0f05c3852243">FLASH_TYPEERASE_MASSERASE</a></div><div class="ttdeci">#define FLASH_TYPEERASE_MASSERASE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:121</div></div>
<div class="ttc" id="agroup___f_l_a_s_h___flag__definition_html_ga6abf64f916992585899369166db3f266"><div class="ttname"><a href="group___f_l_a_s_h___flag__definition.html#ga6abf64f916992585899369166db3f266">FLASH_FLAG_WRPERR</a></div><div class="ttdeci">#define FLASH_FLAG_WRPERR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash.h:118</div></div>
<div class="ttc" id="agroup___i2_c___error___code__definition_html_ga98027ff2d2fda2c793b07168ded747a4"><div class="ttname"><a href="group___i2_c___error___code__definition.html#ga98027ff2d2fda2c793b07168ded747a4">HAL_I2C_ERROR_SIZE</a></div><div class="ttdeci">#define HAL_I2C_ERROR_SIZE</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_i2c.h:172</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad61bd4f9f345ba41806813b0bfff1311"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a></div><div class="ttdeci">#define RCC_CFGR_PPRE2</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:11289</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7ef887fec0170857c82ad7a142cce98"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7ef887fec0170857c82ad7a142cce98">USB_OTG_GINTSTS_DISCINT</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_DISCINT</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17483</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaa7d4c37fbbcced7f2a0421e6ffd103ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a></div><div class="ttdeci">#define SPI_CR2_RXNEIE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14107</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga276499965fb1684630220852279130a1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga276499965fb1684630220852279130a1">SYSCFG_MEMRMP_SWP_FMC_0</a></div><div class="ttdeci">#define SYSCFG_MEMRMP_SWP_FMC_0</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14251</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_acd6f21e08912b484c030ca8b18e11cd6"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#acd6f21e08912b484c030ca8b18e11cd6">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:634</div></div>
<div class="ttc" id="agroup___t_i_m___trigger___selection_html_gad90fbca297153ca9c0112a67ea2c6cb3"><div class="ttname"><a href="group___t_i_m___trigger___selection.html#gad90fbca297153ca9c0112a67ea2c6cb3">TIM_TS_ITR1</a></div><div class="ttdeci">#define TIM_TS_ITR1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:984</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5ac78b87a12a9eaf564f5a3f99928478"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5ac78b87a12a9eaf564f5a3f99928478">I2C_CR2_START</a></div><div class="ttdeci">#define I2C_CR2_START</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10180</div></div>
<div class="ttc" id="agroup___t_i_m___output___compare__and___p_w_m__modes_html_ga88ce4251743c2c07e19fdd5a0a310580"><div class="ttname"><a href="group___t_i_m___output___compare__and___p_w_m__modes.html#ga88ce4251743c2c07e19fdd5a0a310580">TIM_OCMODE_PWM2</a></div><div class="ttdeci">#define TIM_OCMODE_PWM2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:967</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9cc396ddf6cd0c0781acec4e278aa815"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9cc396ddf6cd0c0781acec4e278aa815">USB_OTG_DIEPCTL_EPDIS</a></div><div class="ttdeci">#define USB_OTG_DIEPCTL_EPDIS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:18001</div></div>
<div class="ttc" id="astruct_t_i_m___slave_config_type_def_html_afa8fa1801ef5e13115732a495ef11165"><div class="ttname"><a href="struct_t_i_m___slave_config_type_def.html#afa8fa1801ef5e13115732a495ef11165">TIM_SlaveConfigTypeDef::TriggerPolarity</a></div><div class="ttdeci">uint32_t TriggerPolarity</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:255</div></div>
<div class="ttc" id="astruct_t_i_m___type_def_html_afb7114ac49dba07ba5d250c507dbf23d"><div class="ttname"><a href="struct_t_i_m___type_def.html#afb7114ac49dba07ba5d250c507dbf23d">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint32_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:977</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_ga7950cf616702dd38d8f1ab5091efc012"><div class="ttname"><a href="group___t_i_m___clock___source.html#ga7950cf616702dd38d8f1ab5091efc012">TIM_CLOCKSOURCE_TI2</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_TI2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:765</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gab1bfc494938e6bc6cecf58fe5200956a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gab1bfc494938e6bc6cecf58fe5200956a">TIM_CCMR3_OC5FE</a></div><div class="ttdeci">#define TIM_CCMR3_OC5FE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15246</div></div>
<div class="ttc" id="astm32f7xx__hal_8h_html"><div class="ttname"><a href="stm32f7xx__hal_8h.html">stm32f7xx_hal.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the HAL module driver.</div></div>
<div class="ttc" id="agroup___h_a_l___exported___functions___group2_html_gaf031bcc71ebad9b7edf405547efd762b"><div class="ttname"><a href="group___h_a_l___exported___functions___group2.html#gaf031bcc71ebad9b7edf405547efd762b">HAL_DBGMCU_EnableDBGSleepMode</a></div><div class="ttdeci">void HAL_DBGMCU_EnableDBGSleepMode(void)</div><div class="ttdoc">Enable the Debug Module during SLEEP mode.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal.c:473</div></div>
<div class="ttc" id="astruct_g_p_i_o___init_type_def_html"><div class="ttname"><a href="struct_g_p_i_o___init_type_def.html">GPIO_InitTypeDef</a></div><div class="ttdoc">GPIO Init structure definition</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_gpio.h:47</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___erase_init_type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___erase_init_type_def.html">FLASH_EraseInitTypeDef</a></div><div class="ttdoc">FLASH Erase structure definition.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:47</div></div>
<div class="ttc" id="astruct_i2_c___type_def_html_a0f73f2b049d95841c54313f0cc949afe"><div class="ttname"><a href="struct_i2_c___type_def.html#a0f73f2b049d95841c54313f0cc949afe">I2C_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:665</div></div>
<div class="ttc" id="agroup___r_c_c_ex___exported___macros_html_gafc7cf4dd4c7859bcefe0d46cc56426bb"><div class="ttname"><a href="group___r_c_c_ex___exported___macros.html#gafc7cf4dd4c7859bcefe0d46cc56426bb">__HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__)</div><div class="ttdoc">Macro to configure the SAI clock Divider coming from PLLI2S.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:2697</div></div>
<div class="ttc" id="agroup___s_t_m32_f7xx___h_a_l___driver_html_ga19ad88703f9ac13e8a741afdba86f6af"><div class="ttname"><a href="group___s_t_m32_f7xx___h_a_l___driver.html#ga19ad88703f9ac13e8a741afdba86f6af">EXTI_ConfigTypeDef::Line</a></div><div class="ttdeci">uint32_t Line</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_exti.h:64</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad07504497b70af628fa1aee8fe7ef63c"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c">TIM_CR2_TI1S</a></div><div class="ttdeci">#define TIM_CR2_TI1S</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14679</div></div>
<div class="ttc" id="astruct_f_l_a_s_h___o_b_program_init_type_def_html_aa3db423f4b3038a56b67ca2d48af79ff"><div class="ttname"><a href="struct_f_l_a_s_h___o_b_program_init_type_def.html#aa3db423f4b3038a56b67ca2d48af79ff">FLASH_OBProgramInitTypeDef::WRPSector</a></div><div class="ttdeci">uint32_t WRPSector</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:79</div></div>
<div class="ttc" id="agroup___t_i_m___interrupt__definition_html_ga02267a938ab4722c5013fffa447cf5a6"><div class="ttname"><a href="group___t_i_m___interrupt__definition.html#ga02267a938ab4722c5013fffa447cf5a6">TIM_IT_CC1</a></div><div class="ttdeci">#define TIM_IT_CC1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:683</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga09950f76d292eb9d01f72dd825082f1b"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga09950f76d292eb9d01f72dd825082f1b">PWR_CR1_DBP</a></div><div class="ttdeci">#define PWR_CR1_DBP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10748</div></div>
<div class="ttc" id="agroup___u_a_r_t_ex___word___length_html_gaf867be43de35fd3c32fe0b4dd4058f7e"><div class="ttname"><a href="group___u_a_r_t_ex___word___length.html#gaf867be43de35fd3c32fe0b4dd4058f7e">UART_WORDLENGTH_9B</a></div><div class="ttdeci">#define UART_WORDLENGTH_9B</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart_ex.h:76</div></div>
<div class="ttc" id="agroup___c_m_s_i_s___core___instruction_interface_html_gaab4f296d0022b4b10dc0976eb22052f9"><div class="ttname"><a href="group___c_m_s_i_s___core___instruction_interface.html#gaab4f296d0022b4b10dc0976eb22052f9">__SEV</a></div><div class="ttdeci">#define __SEV</div><div class="ttdoc">Send Event.</div><div class="ttdef"><b>Definition:</b> cmsis_armcc.h:409</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga478373e0aea76bfad1c9d8e93c33a2f8"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga478373e0aea76bfad1c9d8e93c33a2f8">USB_OTG_GINTSTS_SOF</a></div><div class="ttdeci">#define USB_OTG_GINTSTS_SOF</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17417</div></div>
<div class="ttc" id="agroup___s_t_m32_f7xx___h_a_l___driver_html_ga4ae908c7b5ef022eecc64fac6241e83a"><div class="ttname"><a href="group___s_t_m32_f7xx___h_a_l___driver.html#ga4ae908c7b5ef022eecc64fac6241e83a">EXTI_HandleTypeDef::PendingCallback</a></div><div class="ttdeci">void(* PendingCallback)(void)</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_exti.h:56</div></div>
<div class="ttc" id="agroup___p_w_r___exported___macro_html_ga1ee778f7ff494723bd0ef04ec44b0f77"><div class="ttname"><a href="group___p_w_r___exported___macro.html#ga1ee778f7ff494723bd0ef04ec44b0f77">__HAL_PWR_VOLTAGESCALING_CONFIG</a></div><div class="ttdeci">#define __HAL_PWR_VOLTAGESCALING_CONFIG(__REGULATOR__)</div><div class="ttdoc">macros configure the main internal regulator output voltage.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_pwr.h:164</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga8f44c50cf9928d2afab014e2ca29baba"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba">TIM_CCMR1_OC1CE</a></div><div class="ttdeci">#define TIM_CCMR1_OC1CE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14893</div></div>
<div class="ttc" id="astruct_u_s_b___o_t_g___global_type_def_html_a9f94762e8ec6d3984e2da3f48bae8a7b"><div class="ttname"><a href="struct_u_s_b___o_t_g___global_type_def.html#a9f94762e8ec6d3984e2da3f48bae8a7b">USB_OTG_GlobalTypeDef::GCCFG</a></div><div class="ttdeci">__IO uint32_t GCCFG</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:1136</div></div>
<div class="ttc" id="agroup___f_l_a_s_h_ex___option___bytes___read___protection_html_ga2262afca565429ce2808d835c49e5ee6"><div class="ttname"><a href="group___f_l_a_s_h_ex___option___bytes___read___protection.html#ga2262afca565429ce2808d835c49e5ee6">OB_RDP_LEVEL_2</a></div><div class="ttdeci">#define OB_RDP_LEVEL_2</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_flash_ex.h:168</div></div>
<div class="ttc" id="agroup___u_a_r_t___private___macros_html_ga144aecf3ad6ca3ce6653ae113c9a6141"><div class="ttname"><a href="group___u_a_r_t___private___macros.html#ga144aecf3ad6ca3ce6653ae113c9a6141">IS_UART_WAKEUPMETHOD</a></div><div class="ttdeci">#define IS_UART_WAKEUPMETHOD(__WAKEUP__)</div><div class="ttdoc">Ensure that UART wake-up method is valid.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:1261</div></div>
<div class="ttc" id="astruct_r_c_c___p_l_l_i2_s_init_type_def_html_ad49056bf464bd58c0c0692c36b70b473"><div class="ttname"><a href="struct_r_c_c___p_l_l_i2_s_init_type_def.html#ad49056bf464bd58c0c0692c36b70b473">RCC_PLLI2SInitTypeDef::PLLI2SR</a></div><div class="ttdeci">uint32_t PLLI2SR</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:82</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga85a60efaeebfb879bec280f46beb30ea"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga85a60efaeebfb879bec280f46beb30ea">I2C_CR1_RXDMAEN</a></div><div class="ttdeci">#define I2C_CR1_RXDMAEN</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10141</div></div>
<div class="ttc" id="agroup___u_a_r_t___i_t___c_l_e_a_r___flags_html_ga2735a415d2c7930fdf2818943fd7ddd2"><div class="ttname"><a href="group___u_a_r_t___i_t___c_l_e_a_r___flags.html#ga2735a415d2c7930fdf2818943fd7ddd2">UART_CLEAR_RTOF</a></div><div class="ttdeci">#define UART_CLEAR_RTOF</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_uart.h:735</div></div>
<div class="ttc" id="astruct_r_c_c___periph_c_l_k_init_type_def_html_a4c0d4ae0c49428a29497ed36ba2685f9"><div class="ttname"><a href="struct_r_c_c___periph_c_l_k_init_type_def.html#a4c0d4ae0c49428a29497ed36ba2685f9">RCC_PeriphCLKInitTypeDef::Sdmmc1ClockSelection</a></div><div class="ttdeci">uint32_t Sdmmc1ClockSelection</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc_ex.h:208</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabc46d2c0e7f2525ad2d1dcb41c5e3814"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabc46d2c0e7f2525ad2d1dcb41c5e3814">USB_OTG_HPRT_POCCHNG</a></div><div class="ttdeci">#define USB_OTG_HPRT_POCCHNG</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17880</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gade7f090b04fd78b755b43357ecaa9622"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a></div><div class="ttdeci">#define USART_CR1_TE</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15522</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga334af2fb57636b3d8cf484a91ae77062"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga334af2fb57636b3d8cf484a91ae77062">PWR_CSR1_EIWUP</a></div><div class="ttdeci">#define PWR_CSR1_EIWUP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:10793</div></div>
<div class="ttc" id="agroup___t_i_m___clock___source_html_ga0a8708d4dab5cbd557a76efb362e13c0"><div class="ttname"><a href="group___t_i_m___clock___source.html#ga0a8708d4dab5cbd557a76efb362e13c0">TIM_CLOCKSOURCE_TI1</a></div><div class="ttdeci">#define TIM_CLOCKSOURCE_TI1</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:764</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga19a39c15cc6acc733c8592b1e5409cca"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga19a39c15cc6acc733c8592b1e5409cca">SYSCFG_MEMRMP_SWP_FB</a></div><div class="ttdeci">#define SYSCFG_MEMRMP_SWP_FB</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14246</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gaf0328c1339b2b1633ef7a8db4c02d0d5"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5">TIM_CR2_CCUS</a></div><div class="ttdeci">#define TIM_CR2_CCUS</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:14650</div></div>
<div class="ttc" id="astruct_g_p_i_o___type_def_html_a2245603433e102f0fd8a85f7de020755"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2245603433e102f0fd8a85f7de020755">GPIO_TypeDef::AFR</a></div><div class="ttdeci">__IO uint32_t AFR[2]</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:636</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga387de559d8b16b16f3934fddd2aa969f"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f">TIM_CCER_CC2NP</a></div><div class="ttdeci">#define TIM_CCER_CC2NP</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15057</div></div>
<div class="ttc" id="agroup___r_c_c___p_l_l___i2_s___configuration_html_ga397893a952906f8caa8579a56c3a17a6"><div class="ttname"><a href="group___r_c_c___p_l_l___i2_s___configuration.html#ga397893a952906f8caa8579a56c3a17a6">__HAL_RCC_PLLI2S_ENABLE</a></div><div class="ttdeci">#define __HAL_RCC_PLLI2S_ENABLE()</div><div class="ttdoc">Macros to enable or disable the PLLI2S.</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:931</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga9a505c6af38c507dfe84028d6194e08e"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga9a505c6af38c507dfe84028d6194e08e">USB_OTG_GINTMSK_IISOIXFRM</a></div><div class="ttdeci">#define USB_OTG_GINTMSK_IISOIXFRM</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:17542</div></div>
<div class="ttc" id="agroup___t_i_m___slave___mode_html_ga9f28e350c0560dc550f5c0d2f8b39ba7"><div class="ttname"><a href="group___t_i_m___slave___mode.html#ga9f28e350c0560dc550f5c0d2f8b39ba7">TIM_SLAVEMODE_RESET</a></div><div class="ttdeci">#define TIM_SLAVEMODE_RESET</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:950</div></div>
<div class="ttc" id="agroup___r_c_c___l_s_e___configuration_html_ga6b2b48f429e347c1c9c469122c64798b"><div class="ttname"><a href="group___r_c_c___l_s_e___configuration.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a></div><div class="ttdeci">#define __HAL_RCC_LSE_CONFIG(__STATE__)</div><div class="ttdoc">Macro to configure the External Low Speed oscillator (LSE).</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_rcc.h:781</div></div>
<div class="ttc" id="astruct_t_i_m___handle_type_def_html_a6b6eeaf94f2e6e3d0a5bdac44adf21d6"><div class="ttname"><a href="struct_t_i_m___handle_type_def.html#a6b6eeaf94f2e6e3d0a5bdac44adf21d6">TIM_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_TIM_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_tim.h:336</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga325a9db5038e4031b332099f9a0c990d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga325a9db5038e4031b332099f9a0c990d">TIM_CCER_CC6E</a></div><div class="ttdeci">#define TIM_CCER_CC6E</div><div class="ttdef"><b>Definition:</b> stm32f779xx.h:15087</div></div>
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_ecc6f21436bfcaa5fa0a0174028387d1.html">Cube</a></li><li class="navelem"><a class="el" href="dir_44c35e02f6162807c855b0fcad3206aa.html">Inc</a></li><li class="navelem"><b>FreeRTOSConfig.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
