{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1518053921420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1518053921420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 08 09:38:41 2018 " "Processing started: Thu Feb 08 09:38:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1518053921420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1518053921420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digimon -c digimon " "Command: quartus_map --read_settings_files=on --write_settings_files=off digimon -c digimon" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1518053921420 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1518053921826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_out-behave " "Found design unit 1: vga_out-behave" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518053922185 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_out " "Found entity 1: vga_out" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518053922185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518053922185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-nan " "Found design unit 1: controller-nan" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518053922185 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518053922185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518053922185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_init-behave " "Found design unit 1: vga_init-behave" {  } { { "vga_init.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_init.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518053922201 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_init " "Found entity 1: vga_init" {  } { { "vga_init.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_init.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1518053922201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1518053922201 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_out " "Elaborating entity \"vga_out\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1518053922232 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_rgb_n vga_out.vhd(57) " "VHDL Process Statement warning at vga_out.vhd(57): signal \"Vga_rgb_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922264 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_hsync_n vga_out.vhd(58) " "VHDL Process Statement warning at vga_out.vhd(58): signal \"Vga_hsync_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_vsync_n vga_out.vhd(59) " "VHDL Process Statement warning at vga_out.vhd(59): signal \"Vga_vsync_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_hsync_cnt_n vga_out.vhd(60) " "VHDL Process Statement warning at vga_out.vhd(60): signal \"Vga_hsync_cnt_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_vsync_cnt_n vga_out.vhd(61) " "VHDL Process Statement warning at vga_out.vhd(61): signal \"Vga_vsync_cnt_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_hsync_cnt vga_out.vhd(68) " "VHDL Process Statement warning at vga_out.vhd(68): signal \"Vga_hsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_hsync_cnt vga_out.vhd(71) " "VHDL Process Statement warning at vga_out.vhd(71): signal \"Vga_hsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_vsync_cnt vga_out.vhd(79) " "VHDL Process Statement warning at vga_out.vhd(79): signal \"Vga_vsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_hsync_cnt vga_out.vhd(79) " "VHDL Process Statement warning at vga_out.vhd(79): signal \"Vga_hsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_hsync_cnt vga_out.vhd(81) " "VHDL Process Statement warning at vga_out.vhd(81): signal \"Vga_hsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_vsync_cnt vga_out.vhd(82) " "VHDL Process Statement warning at vga_out.vhd(82): signal \"Vga_vsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_vsync_cnt vga_out.vhd(84) " "VHDL Process Statement warning at vga_out.vhd(84): signal \"Vga_vsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_hsync_cnt vga_out.vhd(91) " "VHDL Process Statement warning at vga_out.vhd(91): signal \"Vga_hsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_vsync_cnt vga_out.vhd(101) " "VHDL Process Statement warning at vga_out.vhd(101): signal \"Vga_vsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Vga_hsync_cnt vga_out.vhd(111) " "VHDL Process Statement warning at vga_out.vhd(111): signal \"Vga_hsync_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1518053922279 "|vga_out"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1518053923201 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1518053923514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053923514 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clk " "No output dependent on input pin \"Clk\"" {  } { { "vga_out.vhd" "" { Text "C:/Users/ZIV3/Documents/Programming/scutie2015-digimon/digimon/vga_out.vhd" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1518053923592 "|vga_out|Clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1518053923592 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1518053923592 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1518053923592 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1518053923592 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1518053923592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1518053923623 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 08 09:38:43 2018 " "Processing ended: Thu Feb 08 09:38:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1518053923623 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1518053923623 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1518053923623 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1518053923623 ""}
