// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_p_sum_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read13,
        p_read4,
        p_read25,
        p_read3,
        b_num_address0,
        b_num_ce0,
        b_num_q0,
        b_num_offset,
        diff_p,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        grp_fu_221_p_din0,
        grp_fu_221_p_din1,
        grp_fu_221_p_opcode,
        grp_fu_221_p_dout0,
        grp_fu_221_p_ce,
        grp_fu_226_p_din0,
        grp_fu_226_p_din1,
        grp_fu_226_p_opcode,
        grp_fu_226_p_dout0,
        grp_fu_226_p_ce
);

parameter    ap_ST_fsm_state1 = 22'd1;
parameter    ap_ST_fsm_state2 = 22'd2;
parameter    ap_ST_fsm_state3 = 22'd4;
parameter    ap_ST_fsm_state4 = 22'd8;
parameter    ap_ST_fsm_state5 = 22'd16;
parameter    ap_ST_fsm_state6 = 22'd32;
parameter    ap_ST_fsm_state7 = 22'd64;
parameter    ap_ST_fsm_state8 = 22'd128;
parameter    ap_ST_fsm_state9 = 22'd256;
parameter    ap_ST_fsm_state10 = 22'd512;
parameter    ap_ST_fsm_state11 = 22'd1024;
parameter    ap_ST_fsm_state12 = 22'd2048;
parameter    ap_ST_fsm_state13 = 22'd4096;
parameter    ap_ST_fsm_state14 = 22'd8192;
parameter    ap_ST_fsm_state15 = 22'd16384;
parameter    ap_ST_fsm_state16 = 22'd32768;
parameter    ap_ST_fsm_state17 = 22'd65536;
parameter    ap_ST_fsm_state18 = 22'd131072;
parameter    ap_ST_fsm_state19 = 22'd262144;
parameter    ap_ST_fsm_state20 = 22'd524288;
parameter    ap_ST_fsm_state21 = 22'd1048576;
parameter    ap_ST_fsm_state22 = 22'd2097152;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read13;
input  [31:0] p_read4;
input  [31:0] p_read25;
input  [31:0] p_read3;
output  [12:0] b_num_address0;
output   b_num_ce0;
input  [31:0] b_num_q0;
input  [11:0] b_num_offset;
input  [1:0] diff_p;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] grp_fu_221_p_din0;
output  [31:0] grp_fu_221_p_din1;
output  [1:0] grp_fu_221_p_opcode;
input  [31:0] grp_fu_221_p_dout0;
output   grp_fu_221_p_ce;
output  [31:0] grp_fu_226_p_din0;
output  [31:0] grp_fu_226_p_din1;
output  [4:0] grp_fu_226_p_opcode;
input  [0:0] grp_fu_226_p_dout0;
output   grp_fu_226_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[12:0] b_num_address0;
reg b_num_ce0;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;
reg[31:0] ap_return_3;

(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_337;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state12;
reg   [31:0] reg_342;
wire    ap_CS_fsm_state11;
reg   [0:0] tmp_237_reg_699;
wire    ap_CS_fsm_state16;
wire   [12:0] sub_ln117_1_fu_367_p2;
reg   [12:0] sub_ln117_1_reg_678;
wire   [0:0] empty_fu_378_p1;
reg   [0:0] empty_reg_689;
wire   [0:0] icmp_ln77_fu_382_p2;
reg   [0:0] icmp_ln77_reg_694;
wire   [0:0] tmp_237_fu_388_p3;
wire    ap_CS_fsm_state6;
wire   [0:0] and_ln77_12_fu_475_p2;
reg   [0:0] and_ln77_12_reg_713;
wire   [1:0] empty_95_fu_483_p1;
reg   [1:0] empty_95_reg_717;
wire    ap_CS_fsm_state18;
wire   [0:0] icmp_ln92_fu_488_p2;
reg   [0:0] icmp_ln92_reg_723;
wire   [1:0] xor_ln92_fu_494_p2;
reg   [1:0] xor_ln92_reg_727;
wire   [31:0] tmp_fu_535_p2;
wire    ap_CS_fsm_state20;
wire   [0:0] icmp_ln104_fu_540_p2;
reg   [0:0] icmp_ln104_reg_747;
wire   [2:0] select_ln104_fu_562_p3;
reg   [2:0] select_ln104_reg_751;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_start;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_done;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_idle;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_ready;
wire   [31:0] grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_idx_tmp_out;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_idx_tmp_out_ap_vld;
wire   [31:0] grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_grp_fu_331_p_din0;
wire   [31:0] grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_grp_fu_331_p_din1;
wire   [4:0] grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_grp_fu_331_p_opcode;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_grp_fu_331_p_ce;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_start;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_done;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_idle;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_ready;
wire   [31:0] grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num_1_out;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num_1_out_ap_vld;
wire   [31:0] grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num16_0_out;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num16_0_out_ap_vld;
wire   [31:0] grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num2_0_out;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num2_0_out_ap_vld;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_start;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_done;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_idle;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_ready;
wire   [31:0] grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num_4_out;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num_4_out_ap_vld;
wire   [31:0] grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num16_3_out;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num16_3_out_ap_vld;
wire   [31:0] grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num2_3_out;
wire    grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num2_3_out_ap_vld;
reg   [31:0] agg_result_num_0_reg_163;
reg   [31:0] agg_result_num16_6_reg_173;
reg   [31:0] agg_result_num_3_reg_183;
reg   [31:0] agg_result_num16_2_reg_194;
reg   [31:0] agg_result_num2_2_reg_205;
reg   [1:0] ap_phi_mux_base_0_lcssa_i25_phi_fu_219_p4;
reg   [1:0] base_0_lcssa_i25_reg_215;
wire   [1:0] base_fu_518_p2;
reg   [31:0] agg_result_p_0_reg_227;
reg   [31:0] ap_phi_mux_agg_result_num_6_phi_fu_241_p6;
reg   [31:0] agg_result_num_6_reg_238;
wire    ap_CS_fsm_state22;
reg   [31:0] ap_phi_mux_agg_result_num16_5_phi_fu_253_p6;
reg   [31:0] agg_result_num16_5_reg_250;
reg   [31:0] ap_phi_mux_agg_result_num2_5_phi_fu_265_p6;
reg   [31:0] agg_result_num2_5_reg_262;
reg   [31:0] ap_phi_mux_agg_result_p_3_phi_fu_276_p6;
reg   [31:0] agg_result_p_3_reg_273;
reg    grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_start_reg;
wire    ap_CS_fsm_state17;
reg    grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_start_reg;
wire    ap_CS_fsm_state19;
reg    grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_start_reg;
wire    ap_CS_fsm_state21;
wire   [63:0] zext_ln117_4_fu_373_p1;
wire   [63:0] zext_ln117_6_fu_409_p1;
wire   [63:0] zext_ln117_8_fu_428_p1;
reg   [31:0] grp_fu_325_p1;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state13;
reg   [31:0] grp_fu_331_p0;
reg   [31:0] grp_fu_331_p1;
wire   [10:0] trunc_ln117_fu_355_p1;
wire   [12:0] tmp_318_cast_fu_359_p3;
wire   [12:0] zext_ln117_fu_351_p1;
wire   [0:0] xor_ln117_fu_395_p2;
wire   [12:0] zext_ln117_5_fu_400_p1;
wire   [12:0] add_ln117_fu_404_p2;
wire   [1:0] sub_ln117_fu_414_p2;
wire   [12:0] zext_ln117_7_fu_419_p1;
wire   [12:0] add_ln117_3_fu_423_p2;
wire   [31:0] bitcast_ln77_fu_433_p1;
wire   [7:0] tmp_s_fu_437_p4;
wire   [22:0] trunc_ln77_fu_447_p1;
wire   [0:0] icmp_ln77_27_fu_457_p2;
wire   [0:0] icmp_ln77_26_fu_451_p2;
wire   [0:0] or_ln77_fu_463_p2;
wire   [0:0] and_ln77_fu_469_p2;
wire   [1:0] sub_ln92_fu_513_p2;
wire   [1:0] xor_ln100_fu_525_p2;
wire  signed [31:0] sext_ln100_fu_531_p1;
wire   [2:0] zext_ln104_fu_546_p1;
wire   [0:0] icmp_ln104_29_fu_550_p2;
wire   [2:0] add_ln104_fu_556_p2;
reg    grp_fu_331_ce;
reg   [4:0] grp_fu_331_opcode;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [31:0] ap_return_3_preg;
reg   [21:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'd1;
#0 grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_start_reg = 1'b0;
#0 grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_start_reg = 1'b0;
#0 grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
#0 ap_return_3_preg = 32'd0;
end

main_p_sum_2_Pipeline_VITIS_LOOP_84_1 grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_start),
    .ap_done(grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_done),
    .ap_idle(grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_idle),
    .ap_ready(grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_163),
    .agg_result_num16_6(agg_result_num16_6_reg_173),
    .tmp_321(reg_342),
    .idx_tmp_out(grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_idx_tmp_out_ap_vld),
    .grp_fu_331_p_din0(grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_grp_fu_331_p_din0),
    .grp_fu_331_p_din1(grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_grp_fu_331_p_din1),
    .grp_fu_331_p_opcode(grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_grp_fu_331_p_opcode),
    .grp_fu_331_p_dout0(grp_fu_226_p_dout0),
    .grp_fu_331_p_ce(grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_grp_fu_331_p_ce)
);

main_p_sum_2_Pipeline_VITIS_LOOP_92_2 grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_start),
    .ap_done(grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_done),
    .ap_idle(grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_idle),
    .ap_ready(grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_ready),
    .agg_result_num_0(agg_result_num_0_reg_163),
    .agg_result_num16_6(agg_result_num16_6_reg_173),
    .tmp_321(reg_342),
    .zext_ln92(empty_95_reg_717),
    .xor_ln92(xor_ln92_reg_727),
    .agg_result_num_1_out(grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num_1_out),
    .agg_result_num_1_out_ap_vld(grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num_1_out_ap_vld),
    .agg_result_num16_0_out(grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num16_0_out),
    .agg_result_num16_0_out_ap_vld(grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num16_0_out_ap_vld),
    .agg_result_num2_0_out(grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num2_0_out),
    .agg_result_num2_0_out_ap_vld(grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num2_0_out_ap_vld)
);

main_p_sum_2_Pipeline_VITIS_LOOP_104_3 grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_start),
    .ap_done(grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_done),
    .ap_idle(grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_idle),
    .ap_ready(grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_ready),
    .agg_result_num_3(agg_result_num_3_reg_183),
    .agg_result_num16_2(agg_result_num16_2_reg_194),
    .agg_result_num2_2(agg_result_num2_2_reg_205),
    .zext_ln104(base_0_lcssa_i25_reg_215),
    .zext_ln104_21(select_ln104_reg_751),
    .agg_result_num_4_out(grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num_4_out),
    .agg_result_num_4_out_ap_vld(grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num_4_out_ap_vld),
    .agg_result_num16_3_out(grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num16_3_out),
    .agg_result_num16_3_out_ap_vld(grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num16_3_out_ap_vld),
    .agg_result_num2_3_out(grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num2_3_out),
    .agg_result_num2_3_out_ap_vld(grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num2_3_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_return_0_preg <= ap_phi_mux_agg_result_p_3_phi_fu_276_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_return_1_preg <= ap_phi_mux_agg_result_num_6_phi_fu_241_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_return_2_preg <= ap_phi_mux_agg_result_num16_5_phi_fu_253_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_3_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            ap_return_3_preg <= ap_phi_mux_agg_result_num2_5_phi_fu_265_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state20) & ((icmp_ln104_fu_540_p2 == 1'd0) | (icmp_ln92_reg_723 == 1'd0)))) begin
            grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_ready == 1'b1)) begin
            grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state16) & (1'd1 == and_ln77_12_reg_713))) begin
            grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_ready == 1'b1)) begin
            grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln92_fu_488_p2 == 1'd1))) begin
            grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_start_reg <= 1'b1;
        end else if ((grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_ready == 1'b1)) begin
            grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln104_fu_540_p2 == 1'd0) & (icmp_ln92_reg_723 == 1'd1))) begin
        agg_result_num16_2_reg_194 <= grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num16_0_out;
    end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln92_fu_488_p2 == 1'd0))) begin
        agg_result_num16_2_reg_194 <= agg_result_num16_6_reg_173;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_12_reg_713) & (1'b1 == ap_CS_fsm_state16))) begin
        agg_result_num16_5_reg_250 <= agg_result_num16_6_reg_173;
    end else if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln104_fu_540_p2 == 1'd1) & (icmp_ln92_reg_723 == 1'd1))) begin
        agg_result_num16_5_reg_250 <= grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num16_0_out;
    end else if (((1'b1 == ap_CS_fsm_state22) & (((icmp_ln104_reg_747 == 1'd0) & (1'd1 == and_ln77_12_reg_713)) | ((1'd1 == and_ln77_12_reg_713) & (icmp_ln92_reg_723 == 1'd0))))) begin
        agg_result_num16_5_reg_250 <= grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num16_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) & (tmp_237_fu_388_p3 == 1'd1))) begin
        agg_result_num16_6_reg_173 <= p_read25;
    end else if (((tmp_237_reg_699 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        agg_result_num16_6_reg_173 <= grp_fu_221_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln104_fu_540_p2 == 1'd0) & (icmp_ln92_reg_723 == 1'd1))) begin
        agg_result_num2_2_reg_205 <= grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num2_0_out;
    end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln92_fu_488_p2 == 1'd0))) begin
        agg_result_num2_2_reg_205 <= reg_342;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_12_reg_713) & (1'b1 == ap_CS_fsm_state16))) begin
        agg_result_num2_5_reg_262 <= grp_fu_221_p_dout0;
    end else if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln104_fu_540_p2 == 1'd1) & (icmp_ln92_reg_723 == 1'd1))) begin
        agg_result_num2_5_reg_262 <= grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num2_0_out;
    end else if (((1'b1 == ap_CS_fsm_state22) & (((icmp_ln104_reg_747 == 1'd0) & (1'd1 == and_ln77_12_reg_713)) | ((1'd1 == and_ln77_12_reg_713) & (icmp_ln92_reg_723 == 1'd0))))) begin
        agg_result_num2_5_reg_262 <= grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num2_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln77_fu_382_p2 == 1'd0))) begin
        agg_result_num_0_reg_163 <= p_read4;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln77_reg_694 == 1'd1))) begin
        agg_result_num_0_reg_163 <= grp_fu_221_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln104_fu_540_p2 == 1'd0) & (icmp_ln92_reg_723 == 1'd1))) begin
        agg_result_num_3_reg_183 <= grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln92_fu_488_p2 == 1'd0))) begin
        agg_result_num_3_reg_183 <= agg_result_num_0_reg_163;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_12_reg_713) & (1'b1 == ap_CS_fsm_state16))) begin
        agg_result_num_6_reg_238 <= agg_result_num_0_reg_163;
    end else if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln104_fu_540_p2 == 1'd1) & (icmp_ln92_reg_723 == 1'd1))) begin
        agg_result_num_6_reg_238 <= grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_agg_result_num_1_out;
    end else if (((1'b1 == ap_CS_fsm_state22) & (((icmp_ln104_reg_747 == 1'd0) & (1'd1 == and_ln77_12_reg_713)) | ((1'd1 == and_ln77_12_reg_713) & (icmp_ln92_reg_723 == 1'd0))))) begin
        agg_result_num_6_reg_238 <= grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln104_fu_540_p2 == 1'd0) & (icmp_ln92_reg_723 == 1'd1))) begin
        agg_result_p_0_reg_227 <= tmp_fu_535_p2;
    end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln92_fu_488_p2 == 1'd0))) begin
        agg_result_p_0_reg_227 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln77_12_reg_713) & (1'b1 == ap_CS_fsm_state16))) begin
        agg_result_p_3_reg_273 <= p_read13;
    end else if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln104_fu_540_p2 == 1'd1) & (icmp_ln92_reg_723 == 1'd1))) begin
        agg_result_p_3_reg_273 <= tmp_fu_535_p2;
    end else if (((1'b1 == ap_CS_fsm_state22) & (((icmp_ln104_reg_747 == 1'd0) & (1'd1 == and_ln77_12_reg_713)) | ((1'd1 == and_ln77_12_reg_713) & (icmp_ln92_reg_723 == 1'd0))))) begin
        agg_result_p_3_reg_273 <= agg_result_p_0_reg_227;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln104_fu_540_p2 == 1'd0) & (icmp_ln92_reg_723 == 1'd1))) begin
        base_0_lcssa_i25_reg_215 <= base_fu_518_p2;
    end else if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln92_fu_488_p2 == 1'd0))) begin
        base_0_lcssa_i25_reg_215 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        and_ln77_12_reg_713 <= and_ln77_12_fu_475_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        empty_95_reg_717 <= empty_95_fu_483_p1;
        icmp_ln92_reg_723 <= icmp_ln92_fu_488_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        empty_reg_689 <= empty_fu_378_p1;
        icmp_ln77_reg_694 <= icmp_ln77_fu_382_p2;
        sub_ln117_1_reg_678 <= sub_ln117_1_fu_367_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln92_reg_723 == 1'd1))) begin
        icmp_ln104_reg_747 <= icmp_ln104_fu_540_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state2))) begin
        reg_337 <= b_num_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state16) | ((tmp_237_reg_699 == 1'd0) & (1'b1 == ap_CS_fsm_state11)))) begin
        reg_342 <= grp_fu_221_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state20) & ((icmp_ln104_fu_540_p2 == 1'd0) | (icmp_ln92_reg_723 == 1'd0)))) begin
        select_ln104_reg_751 <= select_ln104_fu_562_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_237_reg_699 <= diff_p[32'd1];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln92_fu_488_p2 == 1'd1))) begin
        xor_ln92_reg_727 <= xor_ln92_fu_494_p2;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & (((icmp_ln104_reg_747 == 1'd0) & (1'd1 == and_ln77_12_reg_713)) | ((1'd1 == and_ln77_12_reg_713) & (icmp_ln92_reg_723 == 1'd0))))) begin
        ap_phi_mux_agg_result_num16_5_phi_fu_253_p6 = grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num16_3_out;
    end else begin
        ap_phi_mux_agg_result_num16_5_phi_fu_253_p6 = agg_result_num16_5_reg_250;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & (((icmp_ln104_reg_747 == 1'd0) & (1'd1 == and_ln77_12_reg_713)) | ((1'd1 == and_ln77_12_reg_713) & (icmp_ln92_reg_723 == 1'd0))))) begin
        ap_phi_mux_agg_result_num2_5_phi_fu_265_p6 = grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num2_3_out;
    end else begin
        ap_phi_mux_agg_result_num2_5_phi_fu_265_p6 = agg_result_num2_5_reg_262;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & (((icmp_ln104_reg_747 == 1'd0) & (1'd1 == and_ln77_12_reg_713)) | ((1'd1 == and_ln77_12_reg_713) & (icmp_ln92_reg_723 == 1'd0))))) begin
        ap_phi_mux_agg_result_num_6_phi_fu_241_p6 = grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_agg_result_num_4_out;
    end else begin
        ap_phi_mux_agg_result_num_6_phi_fu_241_p6 = agg_result_num_6_reg_238;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state22) & (((icmp_ln104_reg_747 == 1'd0) & (1'd1 == and_ln77_12_reg_713)) | ((1'd1 == and_ln77_12_reg_713) & (icmp_ln92_reg_723 == 1'd0))))) begin
        ap_phi_mux_agg_result_p_3_phi_fu_276_p6 = agg_result_p_0_reg_227;
    end else begin
        ap_phi_mux_agg_result_p_3_phi_fu_276_p6 = agg_result_p_3_reg_273;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln104_fu_540_p2 == 1'd0) & (icmp_ln92_reg_723 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i25_phi_fu_219_p4 = base_fu_518_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i25_phi_fu_219_p4 = base_0_lcssa_i25_reg_215;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_return_0 = ap_phi_mux_agg_result_p_3_phi_fu_276_p6;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_return_1 = ap_phi_mux_agg_result_num_6_phi_fu_241_p6;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_return_2 = ap_phi_mux_agg_result_num16_5_phi_fu_253_p6;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        ap_return_3 = ap_phi_mux_agg_result_num2_5_phi_fu_265_p6;
    end else begin
        ap_return_3 = ap_return_3_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        b_num_address0 = zext_ln117_8_fu_428_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        b_num_address0 = zext_ln117_6_fu_409_p1;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        b_num_address0 = zext_ln117_4_fu_373_p1;
    end else begin
        b_num_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state6) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        b_num_ce0 = 1'b1;
    end else begin
        b_num_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_325_p1 = p_read3;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        grp_fu_325_p1 = p_read25;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_325_p1 = p_read4;
    end else begin
        grp_fu_325_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_331_ce = grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_grp_fu_331_p_ce;
    end else begin
        grp_fu_331_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_331_opcode = grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_grp_fu_331_p_opcode;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_331_opcode = 5'd1;
    end else begin
        grp_fu_331_opcode = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_331_p0 = grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_grp_fu_331_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_331_p0 = agg_result_num_0_reg_163;
    end else begin
        grp_fu_331_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_331_p1 = grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_grp_fu_331_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_331_p1 = 32'd0;
    end else begin
        grp_fu_331_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln77_fu_382_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln77_fu_382_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (tmp_237_fu_388_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((1'd0 == and_ln77_12_reg_713) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (icmp_ln92_fu_488_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((1'b1 == ap_CS_fsm_state19) & (grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((1'b1 == ap_CS_fsm_state20) & (icmp_ln104_fu_540_p2 == 1'd1) & (icmp_ln92_reg_723 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((1'b1 == ap_CS_fsm_state21) & (grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln104_fu_556_p2 = (zext_ln104_fu_546_p1 + 3'd1);

assign add_ln117_3_fu_423_p2 = (sub_ln117_1_reg_678 + zext_ln117_7_fu_419_p1);

assign add_ln117_fu_404_p2 = (sub_ln117_1_reg_678 + zext_ln117_5_fu_400_p1);

assign and_ln77_12_fu_475_p2 = (icmp_ln77_reg_694 & and_ln77_fu_469_p2);

assign and_ln77_fu_469_p2 = (or_ln77_fu_463_p2 & grp_fu_226_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign base_fu_518_p2 = (sub_ln92_fu_513_p2 + 2'd1);

assign bitcast_ln77_fu_433_p1 = agg_result_num_0_reg_163;

assign empty_95_fu_483_p1 = grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_idx_tmp_out[1:0];

assign empty_fu_378_p1 = diff_p[0:0];

assign grp_fu_221_p_ce = 1'b1;

assign grp_fu_221_p_din0 = reg_337;

assign grp_fu_221_p_din1 = grp_fu_325_p1;

assign grp_fu_221_p_opcode = 2'd0;

assign grp_fu_226_p_ce = grp_fu_331_ce;

assign grp_fu_226_p_din0 = grp_fu_331_p0;

assign grp_fu_226_p_din1 = grp_fu_331_p1;

assign grp_fu_226_p_opcode = grp_fu_331_opcode;

assign grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_start = grp_p_sum_2_Pipeline_VITIS_LOOP_104_3_fu_309_ap_start_reg;

assign grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_start = grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_ap_start_reg;

assign grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_start = grp_p_sum_2_Pipeline_VITIS_LOOP_92_2_fu_295_ap_start_reg;

assign icmp_ln104_29_fu_550_p2 = ((ap_phi_mux_base_0_lcssa_i25_phi_fu_219_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln104_fu_540_p2 = ((base_fu_518_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln77_26_fu_451_p2 = ((tmp_s_fu_437_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln77_27_fu_457_p2 = ((trunc_ln77_fu_447_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_382_p2 = ((diff_p == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln92_fu_488_p2 = ((grp_p_sum_2_Pipeline_VITIS_LOOP_84_1_fu_285_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln77_fu_463_p2 = (icmp_ln77_27_fu_457_p2 | icmp_ln77_26_fu_451_p2);

assign select_ln104_fu_562_p3 = ((icmp_ln104_29_fu_550_p2[0:0] == 1'b1) ? 3'd3 : add_ln104_fu_556_p2);

assign sext_ln100_fu_531_p1 = $signed(xor_ln100_fu_525_p2);

assign sub_ln117_1_fu_367_p2 = (tmp_318_cast_fu_359_p3 - zext_ln117_fu_351_p1);

assign sub_ln117_fu_414_p2 = ($signed(2'd2) - $signed(diff_p));

assign sub_ln92_fu_513_p2 = ($signed(2'd2) - $signed(empty_95_reg_717));

assign tmp_237_fu_388_p3 = diff_p[32'd1];

assign tmp_318_cast_fu_359_p3 = {{trunc_ln117_fu_355_p1}, {2'd0}};

assign tmp_fu_535_p2 = ($signed(sext_ln100_fu_531_p1) + $signed(p_read13));

assign tmp_s_fu_437_p4 = {{bitcast_ln77_fu_433_p1[30:23]}};

assign trunc_ln117_fu_355_p1 = b_num_offset[10:0];

assign trunc_ln77_fu_447_p1 = bitcast_ln77_fu_433_p1[22:0];

assign xor_ln100_fu_525_p2 = (sub_ln92_fu_513_p2 ^ 2'd2);

assign xor_ln117_fu_395_p2 = (empty_reg_689 ^ 1'd1);

assign xor_ln92_fu_494_p2 = (empty_95_fu_483_p1 ^ 2'd3);

assign zext_ln104_fu_546_p1 = ap_phi_mux_base_0_lcssa_i25_phi_fu_219_p4;

assign zext_ln117_4_fu_373_p1 = sub_ln117_1_fu_367_p2;

assign zext_ln117_5_fu_400_p1 = xor_ln117_fu_395_p2;

assign zext_ln117_6_fu_409_p1 = add_ln117_fu_404_p2;

assign zext_ln117_7_fu_419_p1 = sub_ln117_fu_414_p2;

assign zext_ln117_8_fu_428_p1 = add_ln117_3_fu_423_p2;

assign zext_ln117_fu_351_p1 = b_num_offset;

endmodule //main_p_sum_2
