CADENCE IHNL01070
$model
16nm/inv_1x/schematic inv_1x
16nm_Tests/MCsetup_Test/schematic MCsetup_Test
$endmodel
$net
vdd! vdd!
gnd! 0
$endnet
$param
vdd vdd
time2 time2
$endparam
