# VSDSquadron Research Internship 2025

The program is based on the RISC-V architecture and uses open-source tools to teach people about VLSI chip design and RISC-V. The instructor for this internship is **Kunal Ghosh Sir**.

---

## üë§ Basic Details

* **Name:** Shobhit Singh
* **College:** CV Raman Global University
* **Email ID:** singhshobhit2020@gmail.com
* **GitHub Profile:** [shobhitsingh18](https://github.com/shobhitsingh18)

---

## üöÄ Tasks Overview

<details>
<summary><b>‚ñ∂Ô∏è Task 1: Tool Installation</b></summary>
<br>
Install all essential tools required for this internship:
<ul>
    <li>Ubuntu on VMBox</li>
    <li>RISC-V GNU Toolchain</li>
    <li>GTKWave waveform viewer</li>
    <li>Yosys Open SYnthesis Suite</li>
    <li>Icarus Verilog simulator</li>
</ul>
</details>

<details>
<summary><b>‚ñ∂Ô∏è Task 2: Instruction Type Identification</b></summary>
<br>
Identify the instruction type of all given instructions with the exact 32-bit instruction code in the desired instruction type format.
</details>

<details>
<summary><b>‚ñ∂Ô∏è Task 3: C and RISC-V Code Compilation</b></summary>
<br>
Refer to C-based and RISC-V-based lab videos and execute the task of compiling C code using both the standard GCC and the RISC-V compiler.
</details>

<details>
<summary><b>‚ñ∂Ô∏è Task 4: SPIKE Simulation and Debugging</b></summary>
<br>
Perform SPIKE simulation and debug C code with the interactive debugging mode using Spike.
</details>

<details>
<summary><b>‚ñ∂Ô∏è Task 5: Functional Simulation with Waveforms</b></summary>
<br>
Using the RISC-V Core Verilog Netlist and Testbench, perform a functional simulation and observe the resulting waveforms.
</details>

<details>
<summary><b>‚ñ∂Ô∏è Task 6: Digital Circuit Implementation</b></summary>
<br>
Implement digital circuits using the VSDSquadron Mini board and verify the building/uploading of C program files onto the RISC-V processor.
</details>
