{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 20 21:18:39 2016 " "Info: Processing started: Fri May 20 21:18:39 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HWProject -c HWProject --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HWProject -c HWProject --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "selected\$latch " "Warning: Node \"selected\$latch\" is a latch" {  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "select\[0\] " "Info: Assuming node \"select\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "select\[1\] " "Info: Assuming node \"select\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux1~0 " "Info: Detected gated clock \"Mux1~0\" as buffer" {  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 -1 0 } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "selected\$latch select\[0\] select\[0\] 5.939 ns register " "Info: tsu for register \"selected\$latch\" (data pin = \"select\[0\]\", clock pin = \"select\[0\]\") is 5.939 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.429 ns + Longest pin register " "Info: + Longest pin to register delay is 7.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns select\[0\] 1 CLK PIN_G24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_G24; Fanout = 3; CLK Node = 'select\[0\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[0] } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.847 ns) + CELL(0.461 ns) 6.152 ns Mux0~0 2 COMB LCCOMB_X94_Y49_N0 1 " "Info: 2: + IC(4.847 ns) + CELL(0.461 ns) = 6.152 ns; Loc. = LCCOMB_X94_Y49_N0; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "5.308 ns" { select[0] Mux0~0 } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 6.617 ns Mux0~1 3 COMB LCCOMB_X94_Y49_N22 1 " "Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 6.617 ns; Loc. = LCCOMB_X94_Y49_N22; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 7.429 ns selected\$latch 4 REG LCCOMB_X94_Y49_N8 1 " "Info: 4: + IC(0.291 ns) + CELL(0.521 ns) = 7.429 ns; Loc. = LCCOMB_X94_Y49_N8; Fanout = 1; REG Node = 'selected\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { Mux0~1 selected$latch } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.004 ns ( 26.98 % ) " "Info: Total cell delay = 2.004 ns ( 26.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.425 ns ( 73.02 % ) " "Info: Total interconnect delay = 5.425 ns ( 73.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "7.429 ns" { select[0] Mux0~0 Mux0~1 selected$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "7.429 ns" { select[0] {} select[0]~combout {} Mux0~0 {} Mux0~1 {} selected$latch {} } { 0.000ns 0.000ns 4.847ns 0.287ns 0.291ns } { 0.000ns 0.844ns 0.461ns 0.178ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.801 ns + " "Info: + Micro setup delay of destination is 0.801 ns" {  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "select\[0\] destination 2.291 ns - Shortest register " "Info: - Shortest clock path from clock \"select\[0\]\" to destination register is 2.291 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns select\[0\] 1 CLK PIN_G24 3 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_G24; Fanout = 3; CLK Node = 'select\[0\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[0] } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.807 ns) + CELL(0.178 ns) 1.829 ns Mux1~0 2 COMB LCCOMB_X94_Y49_N12 1 " "Info: 2: + IC(0.807 ns) + CELL(0.178 ns) = 1.829 ns; Loc. = LCCOMB_X94_Y49_N12; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { select[0] Mux1~0 } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 2.291 ns selected\$latch 3 REG LCCOMB_X94_Y49_N8 1 " "Info: 3: + IC(0.284 ns) + CELL(0.178 ns) = 2.291 ns; Loc. = LCCOMB_X94_Y49_N8; Fanout = 1; REG Node = 'selected\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Mux1~0 selected$latch } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.200 ns ( 52.38 % ) " "Info: Total cell delay = 1.200 ns ( 52.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 47.62 % ) " "Info: Total interconnect delay = 1.091 ns ( 47.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { select[0] Mux1~0 selected$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.291 ns" { select[0] {} select[0]~combout {} Mux1~0 {} selected$latch {} } { 0.000ns 0.000ns 0.807ns 0.284ns } { 0.000ns 0.844ns 0.178ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "7.429 ns" { select[0] Mux0~0 Mux0~1 selected$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "7.429 ns" { select[0] {} select[0]~combout {} Mux0~0 {} Mux0~1 {} selected$latch {} } { 0.000ns 0.000ns 4.847ns 0.287ns 0.291ns } { 0.000ns 0.844ns 0.461ns 0.178ns 0.521ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.291 ns" { select[0] Mux1~0 selected$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.291 ns" { select[0] {} select[0]~combout {} Mux1~0 {} selected$latch {} } { 0.000ns 0.000ns 0.807ns 0.284ns } { 0.000ns 0.844ns 0.178ns 0.178ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "select\[1\] selected selected\$latch 5.965 ns register " "Info: tco from clock \"select\[1\]\" to destination pin \"selected\" through register \"selected\$latch\" is 5.965 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "select\[1\] source 2.449 ns + Longest register " "Info: + Longest clock path from clock \"select\[1\]\" to source register is 2.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns select\[1\] 1 CLK PIN_H25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_H25; Fanout = 2; CLK Node = 'select\[1\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[1] } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.322 ns) 1.987 ns Mux1~0 2 COMB LCCOMB_X94_Y49_N12 1 " "Info: 2: + IC(0.821 ns) + CELL(0.322 ns) = 1.987 ns; Loc. = LCCOMB_X94_Y49_N12; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { select[1] Mux1~0 } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 2.449 ns selected\$latch 3 REG LCCOMB_X94_Y49_N8 1 " "Info: 3: + IC(0.284 ns) + CELL(0.178 ns) = 2.449 ns; Loc. = LCCOMB_X94_Y49_N8; Fanout = 1; REG Node = 'selected\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Mux1~0 selected$latch } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.344 ns ( 54.88 % ) " "Info: Total cell delay = 1.344 ns ( 54.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.105 ns ( 45.12 % ) " "Info: Total interconnect delay = 1.105 ns ( 45.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { select[1] Mux1~0 selected$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { select[1] {} select[1]~combout {} Mux1~0 {} selected$latch {} } { 0.000ns 0.000ns 0.821ns 0.284ns } { 0.000ns 0.844ns 0.322ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.516 ns + Longest register pin " "Info: + Longest register to pin delay is 3.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns selected\$latch 1 REG LCCOMB_X94_Y49_N8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X94_Y49_N8; Fanout = 1; REG Node = 'selected\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { selected$latch } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(2.985 ns) 3.516 ns selected 2 PIN PIN_H23 0 " "Info: 2: + IC(0.531 ns) + CELL(2.985 ns) = 3.516 ns; Loc. = PIN_H23; Fanout = 0; PIN Node = 'selected'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.516 ns" { selected$latch selected } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.985 ns ( 84.90 % ) " "Info: Total cell delay = 2.985 ns ( 84.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.531 ns ( 15.10 % ) " "Info: Total interconnect delay = 0.531 ns ( 15.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.516 ns" { selected$latch selected } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.516 ns" { selected$latch {} selected {} } { 0.000ns 0.531ns } { 0.000ns 2.985ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { select[1] Mux1~0 selected$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { select[1] {} select[1]~combout {} Mux1~0 {} selected$latch {} } { 0.000ns 0.000ns 0.821ns 0.284ns } { 0.000ns 0.844ns 0.322ns 0.178ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "3.516 ns" { selected$latch selected } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "3.516 ns" { selected$latch {} selected {} } { 0.000ns 0.531ns } { 0.000ns 2.985ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "selected\$latch in0 select\[1\] -2.436 ns register " "Info: th for register \"selected\$latch\" (data pin = \"in0\", clock pin = \"select\[1\]\") is -2.436 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "select\[1\] destination 2.449 ns + Longest register " "Info: + Longest clock path from clock \"select\[1\]\" to destination register is 2.449 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns select\[1\] 1 CLK PIN_H25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_H25; Fanout = 2; CLK Node = 'select\[1\]'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { select[1] } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.821 ns) + CELL(0.322 ns) 1.987 ns Mux1~0 2 COMB LCCOMB_X94_Y49_N12 1 " "Info: 2: + IC(0.821 ns) + CELL(0.322 ns) = 1.987 ns; Loc. = LCCOMB_X94_Y49_N12; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "1.143 ns" { select[1] Mux1~0 } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.178 ns) 2.449 ns selected\$latch 3 REG LCCOMB_X94_Y49_N8 1 " "Info: 3: + IC(0.284 ns) + CELL(0.178 ns) = 2.449 ns; Loc. = LCCOMB_X94_Y49_N8; Fanout = 1; REG Node = 'selected\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.462 ns" { Mux1~0 selected$latch } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.344 ns ( 54.88 % ) " "Info: Total cell delay = 1.344 ns ( 54.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.105 ns ( 45.12 % ) " "Info: Total interconnect delay = 1.105 ns ( 45.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { select[1] Mux1~0 selected$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { select[1] {} select[1]~combout {} Mux1~0 {} selected$latch {} } { 0.000ns 0.000ns 0.821ns 0.284ns } { 0.000ns 0.844ns 0.322ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.885 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns in0 1 PIN PIN_H15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'in0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "" { in0 } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.290 ns) + CELL(0.322 ns) 3.608 ns Mux0~0 2 COMB LCCOMB_X94_Y49_N0 1 " "Info: 2: + IC(2.290 ns) + CELL(0.322 ns) = 3.608 ns; Loc. = LCCOMB_X94_Y49_N0; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { in0 Mux0~0 } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.178 ns) 4.073 ns Mux0~1 3 COMB LCCOMB_X94_Y49_N22 1 " "Info: 3: + IC(0.287 ns) + CELL(0.178 ns) = 4.073 ns; Loc. = LCCOMB_X94_Y49_N22; Fanout = 1; COMB Node = 'Mux0~1'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.465 ns" { Mux0~0 Mux0~1 } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.521 ns) 4.885 ns selected\$latch 4 REG LCCOMB_X94_Y49_N8 1 " "Info: 4: + IC(0.291 ns) + CELL(0.521 ns) = 4.885 ns; Loc. = LCCOMB_X94_Y49_N8; Fanout = 1; REG Node = 'selected\$latch'" {  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { Mux0~1 selected$latch } "NODE_NAME" } } { "Mux3_1.v" "" { Text "C:/Users/dgmneto/Documents/Projetos/HW/Mux3_1.v" 9 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.017 ns ( 41.29 % ) " "Info: Total cell delay = 2.017 ns ( 41.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.868 ns ( 58.71 % ) " "Info: Total interconnect delay = 2.868 ns ( 58.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { in0 Mux0~0 Mux0~1 selected$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.885 ns" { in0 {} in0~combout {} Mux0~0 {} Mux0~1 {} selected$latch {} } { 0.000ns 0.000ns 2.290ns 0.287ns 0.291ns } { 0.000ns 0.996ns 0.322ns 0.178ns 0.521ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "2.449 ns" { select[1] Mux1~0 selected$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "2.449 ns" { select[1] {} select[1]~combout {} Mux1~0 {} selected$latch {} } { 0.000ns 0.000ns 0.821ns 0.284ns } { 0.000ns 0.844ns 0.322ns 0.178ns } "" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { in0 Mux0~0 Mux0~1 selected$latch } "NODE_NAME" } } { "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/dgmneto/desktop/alteraquartus91sp2portable/quartus/bin/Technology_Viewer.qrui" "4.885 ns" { in0 {} in0~combout {} Mux0~0 {} Mux0~1 {} selected$latch {} } { 0.000ns 0.000ns 2.290ns 0.287ns 0.291ns } { 0.000ns 0.996ns 0.322ns 0.178ns 0.521ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 20 21:18:39 2016 " "Info: Processing ended: Fri May 20 21:18:39 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
