VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/bar.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml
Circuit name: bar

# Loading Architecture Description
Warning 1: Model 'fourteennm_fp_mac.opmode{sp_mult_add}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'fourteennm_fp_mac.opmode{sp_vector1}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'fourteennm_fp_mac.opmode{sp_vector2}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.26 seconds (max_rss 46.5 MiB, delta_rss +31.5 MiB)

Timing analysis: ON
Circuit netlist file: bar.net
Circuit placement file: bar.place
Circuit routing file: bar.route
Circuit SDC file: bar.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 4: MLAB[0].control_in[0] unconnected pin in architecture.
Warning 5: MLAB[0].control_in[1] unconnected pin in architecture.
Warning 6: MLAB[0].control_in[2] unconnected pin in architecture.
Warning 7: MLAB[0].control_in[3] unconnected pin in architecture.
Warning 8: MLAB[0].control_in[4] unconnected pin in architecture.
Warning 9: MLAB[0].cin[0] unconnected pin in architecture.
Warning 10: MLAB[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 0.93 seconds (max_rss 334.7 MiB, delta_rss +288.2 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/bar.blif
# Load circuit
# Load circuit took 0.05 seconds (max_rss 334.7 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 334.7 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 334.7 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 334.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 775
    .input :     135
    .output:     128
    6-LUT  :     512
  Nets  : 647
    Avg Fanout:     4.4
    Max Fanout:   128.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 3463
  Timing Graph Edges: 5504
  Timing Graph Levels: 10
# Build Timing Graph took 0.00 seconds (max_rss 334.7 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'bar.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 334.7 MiB, delta_rss +0.0 MiB)
# Packing
Warning 11: Block type 'DSP' grid location specification startx (20 = 20) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/bar.blif'.

After removing unused inputs...
	total blocks: 775, total nets: 647, total inputs: 135, total outputs: 128
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 7.12e-10
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: iolane:1,1 LAB:0.8,1 LABMLAB:1,1 PLL_OCT_CLK_CTRL:1,1 DSP:1,1 M20K:1,1
Packing with high fanout thresholds: iolane:128 LAB:32 LABMLAB:128 PLL_OCT_CLK_CTRL:128 DSP:128 M20K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    31/775       4%                            3     5 x 4     
    62/775       8%                            7     7 x 5     
    93/775      12%                           10     8 x 6     
   124/775      16%                           13     8 x 6     
   155/775      20%                           16     9 x 7     
   186/775      24%                           19     9 x 7     
   217/775      28%                           22    10 x 7     
   248/775      32%                           25    10 x 7     
   279/775      36%                           28    11 x 8     
   310/775      40%                           31    11 x 8     
   341/775      44%                           34    11 x 8     
   372/775      48%                           38    12 x 9     
   403/775      52%                           41    12 x 9     
   434/775      56%                           44    12 x 9     
   465/775      60%                           48    12 x 9     
   496/775      64%                           51    13 x 10    
   527/775      68%                           67    13 x 10    
   558/775      72%                           98    36 x 27    
   589/775      76%                          129    47 x 35    
   620/775      80%                          160    58 x 43    
   651/775      84%                          191    88 x 65    
   682/775      88%                          222    98 x 73    
   713/775      92%                          253   109 x 81    
   744/775      96%                          284   136 x 101   
   775/775     100%                          315   147 x 109   

Logic Element (alm) detailed count:
  Total number of Logic Elements used : 512
  LEs used for logic and registers    : 0
  LEs used for logic only             : 512
  LEs used for registers only         : 0

Incr Slack updates 1 in 2.6079e-05 sec
Full Max Req/Worst Slack updates 1 in 2.905e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.273e-05 sec
FPGA sized to 147 x 109 (auto)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.00 Type: LAB
	Block Utilization: 1.00 Type: io_cell

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB         53                                26.3962                      9.66038   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        263                               0.486692                     0.513308   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 647 nets, 647 nets not absorbed.

Netlist conversion complete.

# Packing took 0.96 seconds (max_rss 334.7 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'bar.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.051728 seconds).
Warning 12: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.05 seconds (max_rss 371.2 MiB, delta_rss +36.5 MiB)
Warning 13: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 647
Netlist num_blocks: 316
Netlist EMPTY blocks: 0.
Netlist PLL blocks: 0.
Netlist clock_gate blocks: 0.
Netlist clock_div blocks: 0.
Netlist LAB blocks: 53.
Netlist MLAB blocks: 0.
Netlist OCT blocks: 0.
Netlist io_cell blocks: 263.
Netlist DSP blocks: 0.
Netlist M20K blocks: 0.
Netlist inputs pins: 135
Netlist output pins: 128

Pb types usage...
  LAB             : 53
   alm            : 512
    comb_block    : 512
     lut          : 512
      lut6        : 512
       lut        : 512
  io_cell         : 263
   pad            : 263
    inpad         : 135
    outpad        : 128

# Create Device
## Build Device Grid
FPGA sized to 147 x 109: 16023 grid tiles (auto)

Resource usage...
	Netlist
		0	blocks of type: PLL
	Architecture
		24	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_gate
	Architecture
		24	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_div
	Architecture
		24	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		53	blocks of type: LAB
	Architecture
		9869	blocks of type: LAB
		3110	blocks of type: LABMLAB
	Netlist
		0	blocks of type: MLAB
	Architecture
		3110	blocks of type: LABMLAB
	Netlist
		0	blocks of type: OCT
	Architecture
		24	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		263	blocks of type: io_cell
	Architecture
		264	blocks of type: iolane
	Netlist
		0	blocks of type: DSP
	Architecture
		742	blocks of type: DSP
	Netlist
		0	blocks of type: M20K
	Architecture
		1590	blocks of type: M20K

Device Utilization: 0.01 (target 1.00)
	Physical Tile iolane:
	Block Utilization: 1.00 Logical Block: io_cell
	Physical Tile LAB:
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile LABMLAB:
	Block Utilization: 0.00 Logical Block: MLAB
	Block Utilization: 0.02 Logical Block: LAB
	Physical Tile PLL_OCT_CLK_CTRL:
	Block Utilization: 0.00 Logical Block: OCT
	Block Utilization: 0.00 Logical Block: clock_gate
	Block Utilization: 0.00 Logical Block: clock_div
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M20K:
	Block Utilization: 0.00 Logical Block: M20K

FPGA size limited by block type(s): io_cell

## Build Device Grid took 0.06 seconds (max_rss 371.8 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:2058615
OPIN->CHANX/CHANY edge count before creating direct connections: 11624192
OPIN->CHANX/CHANY edge count after creating direct connections: 12967693
CHAN->CHAN type edge count:28326425
Warning 14: Node: 2799825 with RR_type: CHANX  at Location:CHANX:2799825 H4 length:4 (145,0,0)-> (142,0,0), had no out-going switches
Warning 15: Node: 2799921 with RR_type: CHANX  at Location:CHANX:2799921 H10 length:2 (145,0,0)-> (144,0,0), had no out-going switches
Warning 16: in check_rr_graph: fringe node 2799825 CHANX at (142,0) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build ro## Computing src/opin lookahead took 0.00 seconds (max_rss 1655.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 323.10 seconds (max_rss 1655.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 6.62 seconds (max_rss 1655.4 MiB, delta_rss +0.0 MiB)
# Computing placempin lookahead took 0.00 seconds (max_rss 1655.4 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 323.10 seconds (max_rss 1655.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 6.62 seconds (max_rss 1655.4 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 6.66 seconds (max_rss 1655.4 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1655.4 MiB, delta_rss +0.0 MiB)

There are 1527 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 32625

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 192.995 td_cost: 7.67402e-07
Initial placement estimated Critical Path Delay (CPD): 7.412 ns
Initial placement estimated setup Total Negative Slack (sTNS): -783.3 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -7.412 ns

Initial placement estimated setup slack histogram:
[ -7.4e-09: -7.1e-09)  4 (  3.1%) |*******
[ -7.1e-09: -6.8e-09) 11 (  8.6%) |********************
[ -6.8e-09: -6.5e-09) 26 ( 20.3%) |************************************************
[ -6.5e-09: -6.2e-09) 25 ( 19.5%) |**********************************************
[ -6.2e-09: -5.9e-09) 21 ( 16.4%) |***************************************
[ -5.9e-09: -5.6e-09) 16 ( 12.5%) |******************************
[ -5.6e-09: -5.3e-09)  9 (  7.0%) |*****************
[ -5.3e-09: -4.9e-09) 11 (  8.6%) |********************
[ -4.9e-09: -4.6e-09)  3 (  2.3%) |******
[ -4.6e-09: -4.3e-09)  2 (  1.6%) |****
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 1075
Warning 17: Starting t: 119 of 316 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp   2    0.0 3.6e-04   0.978     133.59 6.3125e-07   5.873       -641   -5.873   0.413  0.0104  146.0     1.00      2150  0.950
   3    0.0 3.4e-04   0.982     131.47 5.6589e-07   5.983       -644   -5.983   0.398  0.0087  142.1     1.19      3225  0.950
   4    0.0 3.2e-04   0.991     129.87 5.7645e-07   5.426       -632   -5.426   0.340  0.0040  136.1     1.48      4300  0.950
   5    0.0 3.1e-04   0.991     129.79 4.7718e-07   5.535       -611   -5.535   0.367  0.0041  122.4     2.14      5375  0.950
   6    0.0 2.9e-04   0.989     129.00 4.6506e-07   5.472       -623   -5.472   0.343  0.0041  113.4     2.57      6450  0.950
   7    0.0 2.8e-04   0.987     128.98 3.881e-07    5.633       -617   -5.633   0.348  0.0071  102.5     3.10      7525  0.950
   8    0.0 2.6e-04   0.986     128.99 3.9638e-07   5.457       -617   -5.457   0.314  0.0075   93.0     3.56      8600  0.950
   9    0.0 2.5e-04   0.984     128.35 4.0892e-07   5.252       -614   -5.252   0.312  0.0079   81.3     4.12      9675  0.950
  10    0.0 2.4e-04   0.984     128.19 3.3903e-07   5.381       -617   -5.381   0.332  0.0088   70.9     4.63     10750  0.950
  11    0.0 2.2e-04   0.980     127.55 3.571e-07    5.186       -606   -5.186   0.293  0.0082   63.3     4.99     11825  0.950
  12    0.0 2.1e-04   0.985     127.67 2.7471e-07   5.397       -605   -5.397   0.303  0.0075   54.0     5.44     12900  0.950
  13    0.0 2.0e-04   0.979     127.57 3.3818e-07   5.160       -598   -5.160   0.276  0.0098   46.6     5.80     13975  0.950
  14    0.0 1.9e-04   0.979     127.53 2.7781e-07   5.261       -595   -5.261   0.265  0.0104   39.0     6.17     15050  0.950
  15    0.0 1.8e-04   0.978     127.49 3.1189e-07   5.127       -597   -5.127   0.290  0.0101   32.1     6.50     16125  0.950
  16    0.0 1.7e-04   0.973     126.98 2.4916e-07   5.319       -607   -5.319   0.281  0.0123   27.3     6.73     17200  0.950
  17    0.0 1.6e-04   0.976     127.00 2.5829e-07   5.313       -608   -5.313   0.261  0.0117   23.0     6.94     18275  0.950
  18    0.0 1.6e-04   0.981     127.01 2.3912e-07   5.357       -611   -5.357   0.259  0.0111   18.9     7.14     19350  0.950
  19    0.0 1.5e-04   0.978     126.74 2.9307e-07   5.109       -605   -5.109   0.244  0.0090   15.5     7.30     20425  0.950
  20    0.0 1.4e-04   0.980     126.34 2.7431e-07   5.170       -595   -5.170   0.282  0.0098   12.4     7.45     21500  0.950
  21    0.0 1.3e-04   0.985     125.99 2.4422e-07   5.220       -597   -5.220   0.283  0.0077   10.5     7.54     22575  0.950
  22    0.0 1.3e-04   0.984     125.83 2.6528e-07   5.128       -603   -5.128   0.269  0.0079    8.8     7.62     23650  0.950
  23    0.0 1.2e-04   0.981     125.80 2.5594e-07   5.128       -594   -5.128   0.247  0.0083    7.3     7.70     24725  0.950
  24    0.0 1.2e-04   0.984     125.73 2.4236e-07   5.134       -586   -5.134   0.248  0.0071    5.9     7.76     25800  0.950
  25    0.0 1.1e-04   0.985     125.67 2.73e-07     5.062       -586   -5.062   0.252  0.0081    4.8     7.82     26875  0.950
  26    0.0 1.0e-04   0.989     125.75 3.053e-07    4.942       -583   -4.942   0.212  0.0058    3.9     7.86     27950  0.950
  27    0.0 9.9e-05   0.987     125.47 2.8706e-07   4.946       -580   -4.946   0.248  0.0064    3.0     7.90     29025  0.950
  28    0.0 9.4e-05   0.988     125.35 3.152e-07    4.851       -574   -4.851   0.240  0.0055    2.4     7.93     30100  0.950
  29    0.0 8.9e-05   0.987     125.76 2.7568e-07   4.977       -577   -4.977   0.235  0.0070    1.9     7.96     31175  0.950
  30    0.0 8.5e-05   0.988     125.47 2.5658e-07   4.981       -578   -4.981   0.243  0.0053    1.5     7.97     32250  0.950
  31    0.0 8.0e-05   0.987     125.23 2.2592e-07   5.096       -582   -5.096   0.234  0.0058    1.2     7.99     33325  0.950
  32    0.0 7.6e-05   0.986     125.43 2.1166e-07   5.150       -586   -5.150   0.227  0.0054    1.0     8.00     34400  0.950
  33    0.0 7.3e-05   0.989     125.07 2.6424e-07   4.998       -580   -4.998   0.207  0.0047    1.0     8.00     35475  0.950
  34    0.0 6.9e-05   0.989     125.16 2.5959e-07   5.026       -584   -5.026   0.214  0.0048    1.0     8.00     36550  0.950
  35    0.0 6.6e-05   0.988     125.22 2.2766e-07   5.096       -585   -5.096   0.215  0.0054    1.0     8.00     37625  0.950
  36    0.0 6.2e-05   0.988     125.36 2.7333e-07   4.993       -585   -4.993   0.231  0.0055    1.0     8.00     38700  0.950
  37    0.0 5.9e-05   0.988     125.10 2.7013e-07   4.963       -580   -4.963   0.222  0.0052    1.0     8.00     39775  0.950
  38    0.0 5.6e-05   0.988     124.88 3.1731e-07   4.839       -579   -4.839   0.223  0.0063    1.0     8.00     40850  0.950
  39    0.0 5.3e-05   0.991     125.09 2.4919e-07   5.001       -581   -5.001   0.228  0.0046    1.0     8.00     41925  0.950
  40    0.0 5.1e-05   0.985     124.95 2.7158e-07   4.944       -578   -4.944   0.202  0.0072    1.0     8.00     43000  0.950
  41    0.0 4.8e-05   0.990     124.68 2.8714e-07   4.863       -574   -4.863   0.173  0.0054    1.0     8.00     44075  0.950
  42    0.0 4.6e-05   0.990     124.56 2.7852e-07   4.877       -571   -4.877   0.193  0.0054    1.0     8.00     45150  0.950
  43    0.0 4.3e-05   0.990     124.70 3.0498e-07   4.814       -567   -4.814   0.163  0.0047    1.0     8.00     46225  0.950
  44    0.0 4.1e-05   0.989     124.61 2.9929e-07   4.852       -569   -4.852   0.175  0.0054    1.0     8.00     47300  0.950
  45    0.0 3.9e-05   0.989     124.54 2.8859e-07   4.861       -570   -4.861   0.179  0.0053    1.0     8.00     48375  0.950
  46    0.0 3.7e-05   0.990     124.65 2.6725e-07   4.935       -572   -4.935   0.184  0.0042    1.0     8.00     49450  0.950
  47    0.0 3.5e-05   0.991     124.51 2.8285e-07   4.882       -571   -4.882   0.167  0.0043    1.0     8.00     50525  0.950
  48    0.0 3.4e-05   0.990     124.51 3.1072e-07   4.804       -569   -4.804   0.163  0.0051    1.0     8.00     51600  0.950
  49    0.0 3.2e-05   0.989     124.48 2.7131e-07   4.897       -567   -4.897   0.153  0.0051    1.0     8.00     52675  0.950
  50    0.0 3.0e-05   0.991     124.30 2.9661e-07   4.838       -566   -4.838   0.163  0.0035    1.0     8.00     53750  0.950
  51    0.0 2.9e-05   0.992     124.31 2.7174e-07   4.897       -570   -4.897   0.174  0.0042    1.0     8.00     54825  0.950
  52    0.0 2.7e-05   0.990     124.29 2.7886e-07   4.889       -568   -4.889   0.140  0.0056    1.0     8.00     55900  0.950
  53    0.0 2.2e-05   0.988     124.39 2.3401e-07   4.980       -570   -4.980   0.148  0.0061    1.0     8.00     56975  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=124.359, TD costs=2.87153e-07, CPD=  4.870 (ns) 
  54    0.0 1.8e-05   0.990     124.35 2.8152e-07   4.870       -571   -4.870   0.135  0.0052    1.0     8.00     58050  0.800
Checkpoint saved: bb_costs=124.341, TD costs=3.2534e-07, CPD=  4.783 (ns) 
  55    0.0 1.4e-05   0.991     124.36 3.1924e-07   4.783       -569   -4.783   0.115  0.0049    1.0     8.00     59125  0.800
  56    0.0 1.1e-05   0.989     124.50 2.9842e-07   4.840       -570   -4.840   0.118  0.0057    1.0     8.00     60200  0.800
  57    0.0 9.0e-06   0.990     124.53 3.1655e-07   4.764       -567   -4.764   0.112  0.0058    1.0     8.00     61275  0.800
  58    0.0 0.0e+00   0.986     124.49 2.1277e-07   5.110       -591   -5.110   0.096  0.0055    1.0     8.00     62350  0.800
## Placement Quench took 0.00 seconds (max_rss 1655.4 MiB)
post-quench CPD = 4.813 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 22054

Completed placement consistency check successfully.

Swaps called: 62666

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 4.783 ns, Fmax: 209.074 MHz
Placement estimated setup Worst N## Placement Quench took 0.00 seconds (max_rss 1655.4 MiB)
post-quench CPD = 4.813 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 22054

Completed placement consistency check successfully.

Swaps called: 62666

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 4.783 ns, Fmax: 209.074 MHz
Placement estimated setup Worst Negative Slack (sWNS): -4.783 ns
Placement estimated setup Total Negative Slack (sTNS): -569.183 ns

Placement estimated setup slack histogram:
[ -4.8e-09: -4.7e-09)  8 (  6.2%) |******************
[ -4.7e-09: -4.6e-09)  8 (  6.2%) |******************
[ -4.6e-09: -4.6e-09) 21 ( 16.4%) |************************************************
[ -4.6e-09: -4.5e-09) 21 ( 16.4%) |************************************************
[ -4.5e-09: -4.4e-09) 20 ( 15.6%) |**********************************************
[ -4.4e-09: -4.3e-09) 19 ( 14.8%) |*******************************************
[ -4.3e-09: -4.3e-09) 11 (  8.6%) |*************************
[ -4.3e-09: -4.2e-09)  7 (  5.5%) |****************
[ -4.2e-09: -4.1e-09) 11 (  8.6%) |*************************
[ -4.1e-09:   -4e-09)  2 (  1.6%) |*****

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 124.341, td_cost: 3.2534e-07, 

Placement resource usage:
  LAB     implemented as LAB    : 45
  LAB     implemented as LABMLAB: 8
  io_cell implemented as iolane : 263

Placement number of temperatures: 58
Placement total # of swap attempts: 62666
	Swaps accepted: 15004 (23.9 %)
	Swaps rejected: 33846 (54.0 %)
	Swaps aborted: 13816 (22.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
LAB                Uniform                4.02             2.78            97.22          0.00         
                   Median                 4.16             11.27           85.81          2.91         
                   Centroid               3.85             6.14            90.08          3.78         
                   W. Centroid            4.04             5.89            89.60          4.51         
                   W. Median              0.21             0.78            93.02          6.20         
                   Crit. Uniform          0.95             0.84            99.16          0.00         
                   Feasible Region        0.88             0.72            95.66          3.62         

io_cell            Uniform                20.97            39.17           60.83          0.00         
                   Median                 19.79            23.81           38.81          37.38        
                   Centroid               19.81            24.41           41.46          34.14        
                   W. Centroid            19.83            24.44           40.88          34.68        
                   W. Median              1.00             13.94           36.38          49.68        
                   Crit. Uniform          0.24             22.30           77.70          0.00         
                   Feasible Region        0.26             28.22           64.42          7.36         


Placement Quench timing analysis took 0.000544859 seconds (0.000487281 STA, 5.7578e-05 slack) (1 full updates: 1 setup, 0 ho## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   3 (  0.2%) |
[      0.3:      0.4)  35 (  2.3%) |**
[      0.4:      0.5)  52 (  3.4%) |***
[      0.5:      0.6)  66 (  4.3%) |****
[      0.6:      0.7)  97 (  6.4%) |******
[      0.7:      0.8) 126 (  8.3%) |********
[      izing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   3 (  0.2%) |
[      0.3:      0.4)  35 (  2.3%) |**
[      0.4:      0.5)  52 (  3.4%) |***
[      0.5:      0.6)  66 (  4.3%) |****
[      0.6:      0.7)  97 (  6.4%) |******
[      0.7:      0.8) 126 (  8.3%) |********
[      0.8:      0.9) 425 ( 27.8%) |****************************
[      0.9:        1) 723 ( 47.3%) |***********************************************
## Initializing router criticalities took 0.01 seconds (max_rss 1655.4 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Incr Slack updates 61 in 0.00108306 sec
Full Max Req/Worst Slack updates 43 in 8.7594e-05 sec
Incr Max Req/Worst Slack updates 18 in 4.5545e-05 sec
Incr Criticality updates 1 in 3.1208e-05 sec
Full Criticality updates 60 in 0.00202598 sec
   2    0.1     0.5   10  723531     537    1349     460 ( 0.011%)   25986 ( 0.4%)    5.276     -627.1     -5.276      0.000      0.000      N/A
   3    0.0     0.6    6  558372     331    1009     360 ( 0.009%)   26792 ( 0.5%)    5.232     -624.4     -5.232      0.000      0.000      N/A
   4    0.0     0.8    6  472567     262     846     241 ( 0.006%)   26830 ( 0.5%)    5.400     -623.3     -5.400      0.000      0.000      N/A
   5    0.0     1.1    5  410589     260     827     186 ( 0.005%)   26350 ( 0.5%)    5.280     -628.6     -5.280      0.000      0.000      N/A
   6    0.0     1.4    1  414016     257     826     158 ( 0.004%)   26496 ( 0.5%)    5.280     -625.5     -5.280      0.000      0.000      N/A
   7    0.0     1.9    2  386043     232     764      97 ( 0.002%)   26915 ( 0.5%)    5.280     -624.8     -5.280      0.000      0.000      N/A
   8    0.0     2.4    2  364693     225     683      94 ( 0.002%)   26502 ( 0.5%)    5.280     -628.2     -5.280      0.000      0.000      N/A
   9    0.0     3.1    0  329800     202     661      45 ( 0.001%)   27138 ( 0.5%)    5.280     -624.8     -5.280      0.000      0.000      N/A
  10    0.0     4.1    2  324720     200     626      46 ( 0.001%)   27322 ( 0.5%)    5.280     -627.1     -5.280      0.000      0.000       21
  11    0.0     5.3    2  315666     196     617      37 ( 0.001%)   27264 ( 0.5%)    5.280     -625.2     -5.280      0.000      0.000       21
  12    0.0     6.9    0  287492     182     580      15 ( 0.000%)   27165 ( 0.5%)    5.280     -626.0     -5.280      0.000      0.000       23
  13    0.0     9.0    0  281714     173     549      10 ( 0.000%)   27527 ( 0.5%)    5.280     -625.1     -5.280      0.000      0.000       21
  14    0.0    11.6    1  261366     165     535      12 ( 0.000%)   27452 ( 0.5%)    5.280     -626.1     -5.280      0.000      0.000       20
  15    0.0    15.1    0  274021     159     521       4 ( 0.000%)   27675 ( 0.5%)    5.280     -627.4     -5.280      0.000      0.000       20
  16    0.0    19.7    0  261999     156     507       5 ( 0.000%)   27452 ( 0.5%)    5.280     -627.6     -5.280      0.000      0.000       19
  17    0.0    25.6    0  259457     154     503       2 ( 0.000%)   27787 ( 0.5%)    5.280     -623.5     -5.280      0.000      0.000       20
  18    0.0    33.3    1  247392     149     488       1 ( 0.000%)   27506 ( 0.5%)    5.280     -626.2     -5.280      0.000      0.000       19
  19    0.0    43.3    0  242195     147     485       1 ( 0.000%)   27687 ( 0.5%)    5.280     -624.3     -5.280      0.000      0.000       19
  20    0.0    56.2    0  230121     145     478       1 ( 0.000%)   27603 ( 0.5%)    5.280     -625.2     -5.280      0.000      0.000       19
  21    0.0    73.1    0  242490     147     483       0 ( 0.000%)   27850 ( 0.5%)    5.280     -626.7     -5.280      0.000      0.000       19
Restoring best routing
Critical path: 5.28 ns
Successfully routed after 21 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)  26 (  1.7%) |*
[      0.6:      0.7)  78 (  5.1%) |*Restoring best routing
Critical path: 5.28 ns
Successfully routed after 21 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)   0 (  0.0%) |
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)  26 (  1.7%) |*
[      0.6:      0.7)  78 (  5.1%) |****
[      0.7:      0.8)  66 (  4.3%) |***
[      0.8:      0.9) 398 ( 26.1%) |********************
[      0.9:        1) 959 ( 62.8%) |***********************************************
Router Stats: total_nets_routed: 4926 total_connections_routed: 14864 total_heap_pushes: 7662249 total_heap_pops: 813956 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 7662249 total_external_heap_pops: 813956 total_external_SOURCE_pushes: 14864 total_external_SOURCE_pops: 9401 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 14864 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 14864 total_external_SINK_pushes: 65943 total_external_SINK_pops: 52723 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 80503 total_external_IPIN_pops: 65969 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 207249 total_external_OPIN_pops: 172737 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 10406 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 10406 total_external_CHANX_pushes: 3402774 total_external_CHANX_pops: 391973 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 44005 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 44005 total_external_CHANY_pushes: 3890916 total_external_CHANY_pops: 121153 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 42112 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 42112 total_number_of_adding_all_rt: 198485 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.75 seconds (max_rss 1655.4 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.10 seconds (max_rss 1655.4 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 418742446
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.01 seconds (max_rss 1655.4 MiB, delta_rss +0.0 MiB)
Found 3052 mismatches between routing and packing results.
Fixed 1376 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.02 seconds (max_rss 1655.4 MiB, delta_rss +0.0       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB         53                                26.3962                      9.66038   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        263                               0.486692                     0.513308   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 647 nets, 647 nets not absorbed.


Average number of bends per net: 2.17311  Maximum # of bends: 18

Number of global nets: 0
Number of routed nets (nonglobal): 647
Wire length results (in units of 1 clb segments)...
	Total wirelength: 27850, average net length: 43.0448
	Maximum net length: 235

Wire length results in terms of physical segments...
	Total wiring segmAbsorbed logical nets 0 out of 647 nets, 647 nets not absorbed.


Average number of bends per net: 2.17311  Maximum # of bends: 18

Number of global nets: 0
Number of routed nets (nonglobal): 647
Wire length results (in units of 1 clb segments)...
	Total wirelength: 27850, average net length: 43.0448
	Maximum net length: 235

Wire length results in terms of physical segments...
	Total wiring segments used: 3262, average wire segments per net: 5.04173
	Maximum segments used by a net: 48
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 154

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)     2 (  0.0%) |
[      0.1:      0.2)   126 (  0.4%) |
[        0:      0.1) 31408 ( 99.6%) |*********************************************
Maximum routing channel utilization:      0.22 at (54,58)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      250
                         1       0   0.000      250
                         2       0   0.000      250
                         3       0   0.000      250
                         4       0   0.000      250
                         5       0   0.000      250
                         6       0   0.000      250
                         7       0   0.000      250
                         8       0   0.000      250
                         9       0   0.000      250
                        10       0   0.000      250
                        11       1   0.327      250
                        12       0   0.000      250
                        13       1   0.259      250
                        14       3   0.558      250
                        15       2   0.177      250
                        16       3   0.082      250
                        17       1   0.014      250
                        18       4   0.531      250
                        19       3   0.980      250
                        20       4   0.367      250
                        21       5   1.184      250
                        22       7   0.694      250
                        23       3   0.667      250
                        24       5   0.816      250
                        25       4   0.898      250
                        26       5   0.259      250
                        27       3   0.748      250
                        28       5   0.571      250
                        29       3   0.667      250
                        30       4   1.143      250
                        31       4   1.510      250
                        32       5   0.952      250
                        33       1   0.014      250
                        34       5   1.252      250
                        35       1   0.068      250
                        36       2   0.857      250
                        37       1   0.490      250
                        38       5   0.816      250
                        39       2   0.667      250
                        40       3   0.490      250
                        41       2   0.490      250
                        42       2   0.653      250
                        43       3   1.143      250
                        44       3   0.844      250
                        45       2   0.490      250
                        46       2   0.490      250
                                         55      41   5.170      250
                        56      49   7.102      250
                        57      37   7.020      250
                        58      54   9.061      250
                        59      37   5.265      250
                        60      44   6.857      250
                        61      21   2.762      250
                        62      14   3.361      250
               41   5.170      250
                        56      49   7.102      250
                        57      37   7.020      250
                        58      54   9.061      250
                        59      37   5.265      250
                        60      44   6.857      250
                        61      21   2.762      250
                        62      14   3.361      250
                        63       4   1.170      250
                        64       7   2.286      250
                        65       6   1.537      250
                        66       5   2.395      250
                        67       3   0.558      250
                        68       6   1.524      250
                        69       4   0.816      250
                        70       5   0.966      250
                        71       1   0.027      250
                        72       2   0.490      250
                        73       1   0.327      250
                        74       1   0.163      250
                        75       1   0.327      250
                        76       0   0.000      250
                        77       2   0.395      250
                        78       1   0.027      250
                        79       0   0.000      250
                        80       0   0.000      250
                        81       0   0.000      250
                        82       0   0.000      250
                        83       0   0.000      250
                        84       2   0.517      250
                        85       2   0.667      250
                        86       5   0.993      250
                        87       2   0.272      250
                        88       4   0.599      250
                        89       4   1.170      250
                        90       5   1.129      250
                        91       3   0.789      250
                        92       5   1.116      250
                        93       3   0.748      250
                        94       3   1.238      250
                        95       1   0.122      250
                        96       2   0.503      250
                        97       3   0.517      250
                        98       3   0.435      250
                        99       5   1.524      250
                       100       2   0.272      250
                       101       4   0.762      250
                       102       4   1.116      250
                       103       3   1.320      250
                       104       4   0.476      250
                       105       1   0.163      250
                       106       4   0.517      250
                       107       1   0.163      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      120
                         1       0   0.000      120
                         2       0   0.000      120
                         3       0   0.000      120
                         4       0   0.000      120
                         5       0   0.000      120
                         6       0   0.000      120
                         7       0   0.000      120
                         8       0   0.000      120
                         9       0   0.000      120
                        10       0   0.000      120
                        11       0   0.000      120
                        12       0   0.000      120
                        13       0   0.000      120
                        14       0   0.000      120
                        15       0   0.000      120
                                         24       0   0.000      120
                        25       2   0.349      120
                        26       1   0.165      120
                        27       5   1.670      120
                        28       7   3.404      120
                        29      13   4.505      120
                        30       8   3.339      120
                        31       3   1.385      12         24       0   0.000      120
                        25       2   0.349      120
                        26       1   0.165      120
                        27       5   1.670      120
                        28       7   3.404      120
                        29      13   4.505      120
                        30       8   3.339      120
                        31       3   1.385      120
                        32       5   1.505      120
                        33       2   0.312      120
                        34       2   0.587      120
                        35       1   0.147      120
                        36       2   0.440      120
                        37       2   0.294      120
                        38       1   0.018      120
                        39       2   0.881      120
                        40       1   0.055      120
                        41       2   0.294      120
                        42       2   0.606      120
                        43       4   1.468      120
                        44       4   1.321      120
                        45       3   0.330      120
                        46       3   0.495      120
                        47       3   0.569      120
                        48       5   1.853      120
                        49      20   3.266      120
                        50      40   2.771      120
                        51      41   4.000      120
                        52      54   6.037      120
                        53      68   9.798      120
                        54      39   5.028      120
                        55      38   5.037      120
                        56      63   6.101      120
                        57      18   1.165      120
                        58      13   1.138      120
                        59       8   1.771      120
                        60       4   1.064      120
                        61       1   0.037      120
                        62       2   0.073      120
                        63       1   0.018      120
                        64       0   0.000      120
                        65       4   0.661      120
                        66       6   1.780      120
                        67       3   1.083      120
                        68       3   0.881      120
                        69       1   0.147      120
                        70       1   0.147      120
                        71       0   0.000      120
                        72       0   0.000      120
                        73       0   0.000      120
                        74       0   0.000      120
                        75       2   0.440      120
                        76       3   0.587      120
                        77       3   1.028      120
                        78       1   0.294      120
                        79       3   0.587      120
                        80       1   0.294      120
                        81       2   0.294      120
                        82       1   0.294      120
                        83       1   0.018      120
                        84       1   0.147      120
                        85       0   0.000      120
                        86       0   0.000      120
                        87       0   0.000      120
                        88       1   0.165      120
                        89       3   0.734      120
                        90       2   0.881      120
                        91       2   0.734      120
                        92       5   2.495      120
                        93       3   1.174      120
                        94       0   0.000      120
                                        103       2   0.523      120
                       104       0   0.000      120
                       105       1   0.037      120
                       106       2   0.312      120
                       107       2   0.193      120
                       108       1   0.018      120
                       109       2   0.587      120
                       110       2   0                    103       2   0.523      120
                       104       0   0.000      120
                       105       1   0.037      120
                       106       2   0.312      120
                       107       2   0.193      120
                       108       1   0.018      120
                       109       2   0.587      120
                       110       2   0.587      120
                       111       0   0.000      120
                       112       1   0.037      120
                       113       2   0.229      120
                       114       4   0.954      120
                       115       2   0.569      120
                       116       8   2.266      120
                       117       7   1.780      120
                       118       1   0.037      120
                       119       1   0.294      120
                       120       1   0.028      120
                       121       0   0.000      120
                       122       0   0.000      120
                       123       0   0.000      120
                       124       0   0.000      120
                       125       0   0.000      120
                       126       0   0.000      120
                       127       0   0.000      120
                       128       0   0.000      120
                       129       0   0.000      120
                       130       0   0.000      120
                       131       0   0.000      120
                       132       0   0.000      120
                       133       0   0.000      120
                       134       0   0.000      120
                       135       0   0.000      120
                       136       0   0.000      120
                       137       0   0.000      120
                       138       0   0.000      120
                       139       0   0.000      120
                       140       0   0.000      120
                       141       0   0.000      120
                       142       0   0.000      120
                       143       0   0.000      120
                       144       0   0.000      120
                       145       0   0.000      120

Total tracks in x-direction: 27000, in y-direction: 17520

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 2.24507e+08, per logic tile: 14011.6

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      2 204984
                                                      Y      2 126144
                                                      Y      3 233406
                                                      X      4 279720
                                                      Y      4 160600
                                                      X     10 206238
                                                      Y     16  22278
                                                      X     24  22680

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2     0.00196
                                             4     0.00151
                                            10      0.0016
                                            24      0.0209

Y - Directed W                             ------ -----------
                             L2         0.00309
                             L3        0.000634
                             L4         0.00188
                             L10          0.0016
                             L16          0.0208
                             L24          0.0209

Segment occupancy by type: name type utilization
                                       ------ -----------
                             L2         0.00309
                             L3        0.000634
                             L4         0.00188
                             L10          0.0016
                             L16          0.0208
                             L24          0.0209

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             H2    0     0.00196
                             H4    1     0.00151
                            H10    2      0.0016
                            H24    3      0.0209
                             V2    4     0.00492
                             V3    5    0.000634
                             V4    6     0.00252
                            V16    7      0.0208

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  2.1e-09:  2.2e-09)  1 (  0.8%) |*
[  2.2e-09:  2.3e-09)  2 (  1.6%) |***
[  2.3e-09:  2.5e-09) 13 ( 10.2%) |******************
[  2.5e-09:  2.6e-09) 19 ( 14.8%) |**************************
[  2.6e-09:  2.7e-09) 35 ( 27.3%) |************************************************
[  2.7e-09:  2.8e-09) 19 ( 14.8%) |**************************
[  2.8e-09:    3e-09) 20 ( 15.6%) |***************************
[    3e-09:  3.1e-09) 14 ( 10.9%) |*******************
[  3.1e-09:  3.2e-09)  3 (  2.3%) |****
[  3.2e-09:  3.4e-09)  2 (  1.6%) |***

Final critical path delay (least slack): 5.28 ns, Fmax: 189.394 MHz
Final setup Worst Negative Slack (sWNS): -5.28 ns
Final setup Total Negative Slack (sTNS): -626.659 ns

Final setup slack histogram:
[ -5.3e-09: -5.2e-09)  2 (  1.6%) |***
[ -5.2e-09:   -5e-09) 23 ( 18.0%) |*******************************
[   -5e-09: -4.9e-09) 31 ( 24.2%) |*****************************************
[ -4.9e-09: -4.8e-09) 36 ( 28.1%) |************************************************
[ -4.8e-09: -4.7e-09) 21 ( 16.4%) |****************************
[ -4.7e-09: -4.6e-09) 10 (  7.8%) |*************
[ -4.6e-09: -4.5e-09)  4 (  3.1%) |*****
[ -4.5e-09: -4.3e-09)  0 (  0.0%) |
[ -4.3e-09: -4.2e-09)  0 (  0.0%) |
[ -4.2e-09: -4.1e-09)  1 (  0.8%) |*

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.8845e-05 sec
Full Max Req/Worst Slack updates 1 in 2.916e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 4.1488e-05 sec
Flow timing analysis took 0.0809074 seconds (0.0745239 STA, 0.00638348 slack) (85 full updates: 62 setup, 0 hold, 23 combined).
VPR succeeded
The entire flow of VPR took 356.20 seconds (max_rss 1655.4 MiB)
Incr Slack updates 22 in 0.000495996 sec
Full Max Req/Worst Slack updates 4 in 1.4066e-05 sec
Incr Max Req/Worst Slack updates 18 in 8.5531e-05 sec
Incr Criticality updates 16 in 0.000649694 sec
Full Criticality updates 6 in 0.000271858 sec
