INFO: [VRFC 10-2263] Analyzing Verilog file "C:/verilog project/project_30/project_30.srcs/sources_1/new/ff_latch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff_latch
