// Seed: 25863284
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input tri id_2,
    output supply0 id_3,
    output supply1 id_4,
    output supply1 id_5,
    input wire id_6,
    input wand id_7
);
endmodule
module module_1 (
    output wand id_0,
    input uwire id_1,
    input supply0 id_2,
    input supply1 id_3
);
  logic [7:0] id_5;
  wire id_6;
  wire id_7;
  module_0(
      id_3, id_1, id_3, id_0, id_0, id_0, id_1, id_1
  );
  assign id_6 = 1'b0;
  integer id_8 (
      id_5[1 : 1],
      1'b0
  );
endmodule
