/* Generated by Yosys 0.16+41 (git sha1 29c0a5958, gcc 10.3.0-1ubuntu1 -fPIC -Os) */

(* src = "/home/groot/openMIPS/vsrc/ctrl.v:12.1-32.10" *)
module ctrl(rst, stallreq_from_id, stallreq_from_ex, stall);
  reg \$auto$verilog_backend.cc:2083:dump_module$388  = 0;
  (* src = "/home/groot/openMIPS/vsrc/ctrl.v:17.3-30.6" *)
  reg [5:0] _0_;
  (* src = "/home/groot/openMIPS/vsrc/ctrl.v:18.11-18.22" *)
  wire _1_;
  (* src = "/home/groot/openMIPS/vsrc/ctrl.v:21.16-21.40" *)
  wire _2_;
  (* src = "/home/groot/openMIPS/vsrc/ctrl.v:24.16-24.40" *)
  wire _3_;
  (* src = "/home/groot/openMIPS/vsrc/ctrl.v:12.25-12.28" *)
  input rst;
  wire rst;
  (* src = "/home/groot/openMIPS/vsrc/ctrl.v:15.30-15.35" *)
  output [5:0] stall;
  reg [5:0] stall;
  (* src = "/home/groot/openMIPS/vsrc/ctrl.v:14.25-14.41" *)
  input stallreq_from_ex;
  wire stallreq_from_ex;
  (* src = "/home/groot/openMIPS/vsrc/ctrl.v:13.25-13.41" *)
  input stallreq_from_id;
  wire stallreq_from_id;
  assign _1_ = rst == (* src = "/home/groot/openMIPS/vsrc/ctrl.v:18.11-18.22" *) 1'h1;
  assign _2_ = stallreq_from_id == (* src = "/home/groot/openMIPS/vsrc/ctrl.v:21.16-21.40" *) 1'h1;
  assign _3_ = stallreq_from_ex == (* src = "/home/groot/openMIPS/vsrc/ctrl.v:24.16-24.40" *) 1'h1;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$388 ) begin end
    _0_ = stall;
    (* src = "/home/groot/openMIPS/vsrc/ctrl.v:18.7-29.10" *)
    casez (_1_)
      /* src = "/home/groot/openMIPS/vsrc/ctrl.v:18.11-18.22" */
      1'h1:
          _0_ = 6'h00;
      /* src = "/home/groot/openMIPS/vsrc/ctrl.v:21.7-21.11" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/ctrl.v:21.12-29.10" *)
          casez (_2_)
            /* src = "/home/groot/openMIPS/vsrc/ctrl.v:21.16-21.40" */
            1'h1:
                _0_ = 6'h07;
            /* src = "/home/groot/openMIPS/vsrc/ctrl.v:24.7-24.11" */
            default:
                (* src = "/home/groot/openMIPS/vsrc/ctrl.v:24.12-29.10" *)
                casez (_3_)
                  /* src = "/home/groot/openMIPS/vsrc/ctrl.v:24.16-24.40" */
                  1'h1:
                      _0_ = 6'h0f;
                  /* src = "/home/groot/openMIPS/vsrc/ctrl.v:27.7-27.11" */
                  default:
                      _0_ = 6'h00;
                endcase
          endcase
    endcase
  end
  always @* begin
      stall <= _0_;
  end
endmodule

(* src = "/home/groot/openMIPS/vsrc/data_ram.v:12.1-61.10" *)
module data_ram(clk, ce, we, addr, sel, data_i, data_o);
  reg \$auto$verilog_backend.cc:2083:dump_module$389  = 0;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _00_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _01_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _02_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _03_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _04_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _05_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _06_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _07_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _08_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _09_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _10_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _11_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:48.2-59.5" *)
  reg [31:0] _12_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _13_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _14_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _15_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _16_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _17_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _18_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _19_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _20_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _21_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _22_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _23_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _24_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _25_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _26_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _27_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _28_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _29_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _30_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _31_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _32_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _33_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _34_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _35_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _36_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _37_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _38_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _39_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _40_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _41_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _42_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _43_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _44_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _45_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [16:0] _46_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _47_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:29.2-46.5" *)
  reg [7:0] _48_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:30.7-30.17" *)
  wire _49_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:32.15-32.25" *)
  wire _50_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:33.10-33.24" *)
  wire _51_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:36.10-36.24" *)
  wire _52_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:39.11-39.25" *)
  wire _53_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:42.10-42.24" *)
  wire _54_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:49.7-49.17" *)
  wire _55_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:51.16-51.26" *)
  wire _56_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:55.18-55.27" *)
  wire [7:0] _57_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:54.18-54.27" *)
  wire [7:0] _58_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:53.18-53.27" *)
  wire [7:0] _59_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:52.18-52.27" *)
  wire [7:0] _60_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:0.0-0.0" *)
  reg [16:0] _61_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:0.0-0.0" *)
  reg [7:0] _62_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:0.0-0.0" *)
  reg [7:0] _63_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:0.0-0.0" *)
  reg [16:0] _64_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:0.0-0.0" *)
  reg [7:0] _65_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:0.0-0.0" *)
  reg [7:0] _66_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:0.0-0.0" *)
  reg [16:0] _67_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:0.0-0.0" *)
  reg [7:0] _68_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:0.0-0.0" *)
  reg [7:0] _69_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:0.0-0.0" *)
  reg [16:0] _70_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:0.0-0.0" *)
  reg [7:0] _71_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:0.0-0.0" *)
  reg [7:0] _72_;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:17.21-17.25" *)
  input [31:0] addr;
  wire [31:0] addr;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:15.22-15.24" *)
  input ce;
  wire ce;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:14.22-14.25" *)
  input clk;
  wire clk;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:19.24-19.30" *)
  input [31:0] data_i;
  wire [31:0] data_i;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:20.23-20.29" *)
  output [31:0] data_o;
  reg [31:0] data_o;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:18.25-18.28" *)
  input [3:0] sel;
  wire [3:0] sel;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:16.22-16.24" *)
  input we;
  wire we;
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:24.12-24.21" *)
  reg [7:0] data_mem0 [131070:0];
  assign _57_ = data_mem0[addr[18:2]];
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:25.12-25.21" *)
  reg [7:0] data_mem1 [131070:0];
  assign _58_ = data_mem1[addr[18:2]];
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:26.12-26.21" *)
  reg [7:0] data_mem2 [131070:0];
  assign _59_ = data_mem2[addr[18:2]];
  (* src = "/home/groot/openMIPS/vsrc/data_ram.v:27.12-27.21" *)
  reg [7:0] data_mem3 [131070:0];
  assign _60_ = data_mem3[addr[18:2]];
  assign _49_ = ce == (* src = "/home/groot/openMIPS/vsrc/data_ram.v:30.7-30.17" *) 1'h0;
  assign _50_ = we == (* src = "/home/groot/openMIPS/vsrc/data_ram.v:32.15-32.25" *) 1'h1;
  assign _51_ = sel[3] == (* src = "/home/groot/openMIPS/vsrc/data_ram.v:33.10-33.24" *) 1'h1;
  assign _52_ = sel[2] == (* src = "/home/groot/openMIPS/vsrc/data_ram.v:36.10-36.24" *) 1'h1;
  assign _53_ = sel[1] == (* src = "/home/groot/openMIPS/vsrc/data_ram.v:39.11-39.25" *) 1'h1;
  assign _54_ = sel[0] == (* src = "/home/groot/openMIPS/vsrc/data_ram.v:42.10-42.24" *) 1'h1;
  assign _55_ = ce == (* src = "/home/groot/openMIPS/vsrc/data_ram.v:49.7-49.17" *) 1'h0;
  assign _56_ = we == (* src = "/home/groot/openMIPS/vsrc/data_ram.v:51.16-51.26" *) 1'h0;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$389 ) begin end
    _09_ = _22_;
    _10_ = _23_;
    _11_ = _24_;
    _06_ = _19_;
    _07_ = _20_;
    _08_ = _21_;
    _03_ = _16_;
    _04_ = _17_;
    _05_ = _18_;
    _00_ = _13_;
    _01_ = _14_;
    _02_ = _15_;
    (* src = "/home/groot/openMIPS/vsrc/data_ram.v:30.3-45.6" *)
    casez (_49_)
      /* src = "/home/groot/openMIPS/vsrc/data_ram.v:30.7-30.17" */
      1'h1:
        begin
          _22_ = 17'hxxxxx;
          _23_ = 8'hxx;
          _24_ = 8'h00;
          _19_ = 17'hxxxxx;
          _20_ = 8'hxx;
          _21_ = 8'h00;
          _16_ = 17'hxxxxx;
          _17_ = 8'hxx;
          _18_ = 8'h00;
          _13_ = 17'hxxxxx;
          _14_ = 8'hxx;
          _15_ = 8'h00;
        end
      /* src = "/home/groot/openMIPS/vsrc/data_ram.v:32.7-32.11" */
      default:
        begin
          _22_ = _34_;
          _23_ = _35_;
          _24_ = _36_;
          _19_ = _31_;
          _20_ = _32_;
          _21_ = _33_;
          _16_ = _28_;
          _17_ = _29_;
          _18_ = _30_;
          _13_ = _25_;
          _14_ = _26_;
          _15_ = _27_;
          (* src = "/home/groot/openMIPS/vsrc/data_ram.v:32.12-45.6" *)
          casez (_50_)
            /* src = "/home/groot/openMIPS/vsrc/data_ram.v:32.15-32.25" */
            1'h1:
              begin
                _34_ = _46_;
                _35_ = _47_;
                _36_ = _48_;
                _31_ = _43_;
                _32_ = _44_;
                _33_ = _45_;
                _28_ = _40_;
                _29_ = _41_;
                _30_ = _42_;
                _25_ = _37_;
                _26_ = _38_;
                _27_ = _39_;
                (* src = "/home/groot/openMIPS/vsrc/data_ram.v:33.6-35.10" *)
                casez (_51_)
                  /* src = "/home/groot/openMIPS/vsrc/data_ram.v:33.10-33.24" */
                  1'h1:
                    begin
                      _46_ = addr[18:2];
                      _47_ = data_i[31:24];
                      _48_ = 8'hff;
                    end
                  default:
                    begin
                      _46_ = 17'hxxxxx;
                      _47_ = 8'hxx;
                      _48_ = 8'h00;
                    end
                endcase
                (* src = "/home/groot/openMIPS/vsrc/data_ram.v:36.6-38.10" *)
                casez (_52_)
                  /* src = "/home/groot/openMIPS/vsrc/data_ram.v:36.10-36.24" */
                  1'h1:
                    begin
                      _43_ = addr[18:2];
                      _44_ = data_i[23:16];
                      _45_ = 8'hff;
                    end
                  default:
                    begin
                      _43_ = 17'hxxxxx;
                      _44_ = 8'hxx;
                      _45_ = 8'h00;
                    end
                endcase
                (* src = "/home/groot/openMIPS/vsrc/data_ram.v:39.7-41.10" *)
                casez (_53_)
                  /* src = "/home/groot/openMIPS/vsrc/data_ram.v:39.11-39.25" */
                  1'h1:
                    begin
                      _40_ = addr[18:2];
                      _41_ = data_i[15:8];
                      _42_ = 8'hff;
                    end
                  default:
                    begin
                      _40_ = 17'hxxxxx;
                      _41_ = 8'hxx;
                      _42_ = 8'h00;
                    end
                endcase
                (* src = "/home/groot/openMIPS/vsrc/data_ram.v:42.6-44.10" *)
                casez (_54_)
                  /* src = "/home/groot/openMIPS/vsrc/data_ram.v:42.10-42.24" */
                  1'h1:
                    begin
                      _37_ = addr[18:2];
                      _38_ = data_i[7:0];
                      _39_ = 8'hff;
                    end
                  default:
                    begin
                      _37_ = 17'hxxxxx;
                      _38_ = 8'hxx;
                      _39_ = 8'h00;
                    end
                endcase
              end
            default:
              begin
                _34_ = 17'hxxxxx;
                _35_ = 8'hxx;
                _36_ = 8'h00;
                _31_ = 17'hxxxxx;
                _32_ = 8'hxx;
                _33_ = 8'h00;
                _28_ = 17'hxxxxx;
                _29_ = 8'hxx;
                _30_ = 8'h00;
                _25_ = 17'hxxxxx;
                _26_ = 8'hxx;
                _27_ = 8'h00;
              end
          endcase
        end
    endcase
  end
  always @(posedge clk) begin
      _70_ <= _09_;
      _71_ <= _10_;
      _72_ <= _11_;
      _67_ <= _06_;
      _68_ <= _07_;
      _69_ <= _08_;
      _64_ <= _03_;
      _65_ <= _04_;
      _66_ <= _05_;
      _61_ <= _00_;
      _62_ <= _01_;
      _63_ <= _02_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$389 ) begin end
    _12_ = data_o;
    (* src = "/home/groot/openMIPS/vsrc/data_ram.v:49.3-58.6" *)
    casez (_55_)
      /* src = "/home/groot/openMIPS/vsrc/data_ram.v:49.7-49.17" */
      1'h1:
          _12_ = 32'd0;
      /* src = "/home/groot/openMIPS/vsrc/data_ram.v:51.8-51.12" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/data_ram.v:51.13-58.6" *)
          casez (_56_)
            /* src = "/home/groot/openMIPS/vsrc/data_ram.v:51.16-51.26" */
            1'h1:
                _12_ = { _60_, _59_, _58_, _57_ };
            /* src = "/home/groot/openMIPS/vsrc/data_ram.v:56.7-56.11" */
            default:
                _12_ = 32'd0;
          endcase
    endcase
  end
  always @* begin
      data_o <= _12_;
  end
endmodule

(* src = "/home/groot/openMIPS/vsrc/ex.v:12.1-389.10" *)
module ex(rst, aluop_i, alusel_i, reg1_i, reg2_i, wd_i, wreg_i, wd_o, wreg_o, wdata_o, hi_i, lo_i, mem_whilo_i, mem_hi_i, mem_lo_i, wb_whilo_i, wb_hi_i, wb_lo_i, whilo_o, hi_o, lo_o
, stallreq, hilo_temp_i, cnt_i, hilo_temp_o, cnt_o, is_in_delayslot_i, link_address_i, inst_i, aluop_o, mem_addr_o, reg2_o);
  reg \$auto$verilog_backend.cc:2083:dump_module$390  = 0;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:240.5-250.8" *)
  reg [31:0] _000_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:240.5-250.8" *)
  reg [31:0] _001_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:102.5-159.8" *)
  reg [31:0] _002_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:192.5-235.8" *)
  reg [1:0] _003_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:351.5-388.8" *)
  reg [31:0] _004_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:192.5-235.8" *)
  reg [63:0] _005_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:192.5-235.8" *)
  reg [63:0] _006_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:351.5-388.8" *)
  reg [31:0] _007_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:253.5-308.8" *)
  reg [31:0] _008_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:253.5-308.8" *)
  reg [31:0] _009_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:174.5-184.8" *)
  reg [63:0] _010_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:253.5-308.8" *)
  reg [31:0] _011_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:187.5-189.8" *)
  reg _012_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:192.5-235.8" *)
  reg _013_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:312.5-348.8" *)
  reg [4:0] _014_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:312.5-348.8" *)
  reg [31:0] _015_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:351.5-388.8" *)
  reg _016_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:312.5-348.8" *)
  reg _017_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:163.159-163.173" *)
  wire [31:0] _018_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:179.23-179.37" *)
  wire [63:0] _019_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:210.57-210.79" *)
  wire [63:0] _020_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:216.56-216.67" *)
  wire [63:0] _021_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:224.57-224.79" *)
  wire [63:0] _022_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:72.25-72.65" *)
  wire [31:0] _023_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:77.109-77.120" *)
  wire [31:0] _024_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:83.25-83.44" *)
  wire [31:0] _025_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:266.33-266.48" *)
  wire [31:0] _026_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:103.13-103.24" *)
  wire _027_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:163.29-163.51" *)
  wire _028_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:163.55-163.77" *)
  wire _029_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:163.81-163.103" *)
  wire _030_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:163.107-163.129" *)
  wire _031_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:163.135-163.153" *)
  wire _032_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:165.29-165.51" *)
  wire _033_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:165.55-165.77" *)
  wire _034_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:165.81-165.103" *)
  wire _035_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:165.107-165.129" *)
  wire _036_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:165.135-165.153" *)
  wire _037_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:175.13-175.24" *)
  wire _038_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:178.19-178.41" *)
  wire _039_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:178.45-178.67" *)
  wire _040_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:178.71-178.93" *)
  wire _041_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:178.97-178.119" *)
  wire _042_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:178.138-178.156" *)
  wire _043_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:193.12-193.23" *)
  wire _044_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:201.25-201.39" *)
  wire _045_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:207.30-207.44" *)
  wire _046_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:215.25-215.39" *)
  wire _047_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:221.30-221.44" *)
  wire _048_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:241.13-241.24" *)
  wire _049_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:244.18-244.37" *)
  wire _050_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:247.22-247.40" *)
  wire _051_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:254.13-254.24" *)
  wire _052_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:316.14-316.36" *)
  wire _053_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:316.40-316.62" *)
  wire _054_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:316.67-316.81" *)
  wire _055_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:352.13-352.24" *)
  wire _056_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:357.18-357.40" *)
  wire _057_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:357.44-357.66" *)
  wire _058_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:361.22-361.44" *)
  wire _059_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:361.48-361.70" *)
  wire _060_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:366.18-366.40" *)
  wire _061_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:366.44-366.66" *)
  wire _062_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:371.18-371.40" *)
  wire _063_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:377.18-377.40" *)
  wire _064_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:77.27-77.49" *)
  wire _065_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:77.55-77.77" *)
  wire _066_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:77.83-77.105" *)
  wire _067_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:96.29-96.51" *)
  wire _068_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:163.28-163.154" *)
  wire _069_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:165.28-165.154" *)
  wire _070_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:178.18-178.157" *)
  wire _071_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:316.13-316.81" *)
  wire _072_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:89.23-89.53" *)
  wire _073_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:89.22-89.72" *)
  wire _074_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:89.79-89.107" *)
  wire _075_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:89.78-89.127" *)
  wire _076_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:97.6-97.35" *)
  wire _077_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:97.41-97.71" *)
  wire _078_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:97.41-97.89" *)
  wire _079_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:97.95-97.123" *)
  wire _080_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:97.95-97.141" *)
  wire _081_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:89.23-89.34" *)
  wire _082_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:89.38-89.53" *)
  wire _083_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:89.112-89.127" *)
  wire _084_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:97.20-97.35" *)
  wire _085_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:97.41-97.52" *)
  wire _086_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:97.56-97.71" *)
  wire _087_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:163.29-163.77" *)
  wire _088_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:163.29-163.103" *)
  wire _089_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:163.29-163.129" *)
  wire _090_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:165.29-165.77" *)
  wire _091_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:165.29-165.103" *)
  wire _092_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:165.29-165.129" *)
  wire _093_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:178.19-178.67" *)
  wire _094_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:178.19-178.93" *)
  wire _095_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:178.19-178.119" *)
  wire _096_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:316.14-316.62" *)
  wire _097_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:357.18-357.66" *)
  wire _098_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:361.22-361.70" *)
  wire _099_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:366.18-366.66" *)
  wire _100_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:77.26-77.78" *)
  wire _101_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:77.26-77.106" *)
  wire _102_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:89.21-89.128" *)
  wire _103_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:97.5-97.90" *)
  wire _104_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:97.5-97.142" *)
  wire _105_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:98.8-98.23" *)
  wire _106_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:167.24-167.51" *)
  wire [63:0] _107_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:100.25-100.32" *)
  wire [31:0] _108_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:179.23-179.33" *)
  wire [63:0] _109_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:216.56-216.63" *)
  wire [63:0] _110_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:269.33-269.51" *)
  wire [31:0] _111_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:77.110-77.117" *)
  wire [31:0] _112_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:263.33-263.48" *)
  wire [31:0] _113_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:269.35-269.50" *)
  wire [31:0] _114_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:284.33-284.105" *)
  wire [31:0] _115_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:277.33-277.54" *)
  wire [31:0] _116_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:284.34-284.80" *)
  wire [31:0] _117_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:280.33-280.54" *)
  wire [31:0] _118_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:284.84-284.105" *)
  wire [31:0] _119_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:284.55-284.79" *)
  wire [5:0] _120_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:118.59-133.82" *)
  wire [31:0] _121_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:118.38-133.82" *)
  wire [31:0] _122_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:119.59-133.82" *)
  wire [31:0] _123_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:119.38-133.82" *)
  wire [31:0] _124_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:120.59-133.82" *)
  wire [31:0] _125_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:120.38-133.82" *)
  wire [31:0] _126_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:121.59-133.82" *)
  wire [31:0] _127_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:121.38-133.82" *)
  wire [31:0] _128_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:122.59-133.82" *)
  wire [31:0] _129_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:122.38-133.82" *)
  wire [31:0] _130_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:123.60-133.82" *)
  wire [31:0] _131_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:123.38-133.82" *)
  wire [31:0] _132_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:124.60-133.82" *)
  wire [31:0] _133_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:124.38-133.82" *)
  wire [31:0] _134_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:125.60-133.82" *)
  wire [31:0] _135_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:125.38-133.82" *)
  wire [31:0] _136_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:126.60-133.82" *)
  wire [31:0] _137_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:126.38-133.82" *)
  wire [31:0] _138_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:127.60-133.82" *)
  wire [31:0] _139_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:127.38-133.82" *)
  wire [31:0] _140_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:128.60-133.82" *)
  wire [31:0] _141_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:128.38-133.82" *)
  wire [31:0] _142_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:129.59-133.82" *)
  wire [31:0] _143_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:129.38-133.82" *)
  wire [31:0] _144_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:130.59-133.82" *)
  wire [31:0] _145_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:130.38-133.82" *)
  wire [31:0] _146_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:131.59-133.82" *)
  wire [31:0] _147_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:131.38-133.82" *)
  wire [31:0] _148_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:132.59-133.82" *)
  wire [31:0] _149_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:132.38-133.82" *)
  wire [31:0] _150_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:133.59-133.82" *)
  wire [31:0] _151_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:133.38-133.82" *)
  wire [31:0] _152_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:136.55-151.74" *)
  wire [31:0] _153_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:136.38-151.74" *)
  wire [31:0] _154_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:137.55-151.74" *)
  wire [31:0] _155_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:137.38-151.74" *)
  wire [31:0] _156_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:138.55-151.74" *)
  wire [31:0] _157_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:138.38-151.74" *)
  wire [31:0] _158_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:139.55-151.74" *)
  wire [31:0] _159_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:139.38-151.74" *)
  wire [31:0] _160_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:140.55-151.74" *)
  wire [31:0] _161_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:140.38-151.74" *)
  wire [31:0] _162_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:141.56-151.74" *)
  wire [31:0] _163_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:141.38-151.74" *)
  wire [31:0] _164_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:142.56-151.74" *)
  wire [31:0] _165_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:142.38-151.74" *)
  wire [31:0] _166_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:143.56-151.74" *)
  wire [31:0] _167_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:143.38-151.74" *)
  wire [31:0] _168_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:144.56-151.74" *)
  wire [31:0] _169_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:144.38-151.74" *)
  wire [31:0] _170_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:145.56-151.74" *)
  wire [31:0] _171_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:145.38-151.74" *)
  wire [31:0] _172_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:146.56-151.74" *)
  wire [31:0] _173_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:146.38-151.74" *)
  wire [31:0] _174_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:147.55-151.74" *)
  wire [31:0] _175_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:147.38-151.74" *)
  wire [31:0] _176_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:148.55-151.74" *)
  wire [31:0] _177_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:148.38-151.74" *)
  wire [31:0] _178_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:149.55-151.74" *)
  wire [31:0] _179_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:149.38-151.74" *)
  wire [31:0] _180_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:150.55-151.74" *)
  wire [31:0] _181_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:150.38-151.74" *)
  wire [31:0] _182_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:151.55-151.74" *)
  wire [31:0] _183_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:151.38-151.74" *)
  wire [31:0] _184_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:163.27-163.183" *)
  wire [31:0] _185_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:165.27-165.179" *)
  wire [31:0] _186_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:77.25-77.129" *)
  wire [31:0] _187_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:96.28-98.24" *)
  wire _188_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:178.125-178.156" *)
  wire _189_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:272.33-272.48" *)
  wire [31:0] _190_;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:52.63-52.65" *)
  reg [31:0] HI;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:53.63-53.65" *)
  reg [31:0] LO;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:13.83-13.90" *)
  input [7:0] aluop_i;
  wire [7:0] aluop_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:44.84-44.91" *)
  output [7:0] aluop_o;
  wire [7:0] aluop_o;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:14.84-14.92" *)
  input [2:0] alusel_i;
  wire [2:0] alusel_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:59.63-59.76" *)
  reg [31:0] arithmeticres;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:36.28-36.33" *)
  input [1:0] cnt_i;
  wire [1:0] cnt_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:38.28-38.33" *)
  output [1:0] cnt_o;
  reg [1:0] cnt_o;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:22.77-22.81" *)
  input [31:0] hi_i;
  wire [31:0] hi_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:31.77-31.81" *)
  output [31:0] hi_o;
  reg [31:0] hi_o;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:65.75-65.84" *)
  wire [63:0] hilo_temp;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:66.74-66.84" *)
  reg [63:0] hilo_temp1;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:35.88-35.99" *)
  input [63:0] hilo_temp_i;
  wire [63:0] hilo_temp_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:37.88-37.99" *)
  output [63:0] hilo_temp_o;
  reg [63:0] hilo_temp_o;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:43.77-43.83" *)
  input [31:0] inst_i;
  wire [31:0] inst_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:40.23-40.40" *)
  input is_in_delayslot_i;
  wire is_in_delayslot_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:41.77-41.91" *)
  input [31:0] link_address_i;
  wire [31:0] link_address_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:23.77-23.81" *)
  input [31:0] lo_i;
  wire [31:0] lo_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:32.77-32.81" *)
  output [31:0] lo_o;
  reg [31:0] lo_o;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:49.63-49.71" *)
  reg [31:0] logicout;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:45.78-45.88" *)
  output [31:0] mem_addr_o;
  wire [31:0] mem_addr_o;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:25.77-25.85" *)
  input [31:0] mem_hi_i;
  wire [31:0] mem_hi_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:26.77-26.85" *)
  input [31:0] mem_lo_i;
  wire [31:0] mem_lo_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:24.23-24.34" *)
  input mem_whilo_i;
  wire mem_whilo_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:51.63-51.69" *)
  reg [31:0] movres;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:68.74-68.80" *)
  reg [63:0] mulres;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:63.64-63.76" *)
  wire [31:0] opdata1_mult;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:64.64-64.76" *)
  wire [31:0] opdata2_mult;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:56.10-56.16" *)
  wire ov_sum;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:57.10-57.22" *)
  wire reg1_eq_reg2;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:15.77-15.83" *)
  input [31:0] reg1_i;
  wire [31:0] reg1_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:61.64-61.74" *)
  wire [31:0] reg1_i_not;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:58.10-58.22" *)
  wire reg1_lt_reg2;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:16.77-16.83" *)
  input [31:0] reg2_i;
  wire [31:0] reg2_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:60.64-60.74" *)
  wire [31:0] reg2_i_mux;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:46.78-46.84" *)
  output [31:0] reg2_o;
  wire [31:0] reg2_o;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:62.64-62.74" *)
  wire [31:0] result_sum;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:12.23-12.26" *)
  input rst;
  wire rst;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:50.63-50.71" *)
  reg [31:0] shiftres;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:33.23-33.31" *)
  output stallreq;
  reg stallreq;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:67.9-67.31" *)
  reg stallreq_for_madd_msub;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:28.77-28.84" *)
  input [31:0] wb_hi_i;
  wire [31:0] wb_hi_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:29.77-29.84" *)
  input [31:0] wb_lo_i;
  wire [31:0] wb_lo_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:27.23-27.33" *)
  input wb_whilo_i;
  wire wb_whilo_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:17.77-17.81" *)
  input [4:0] wd_i;
  wire [4:0] wd_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:19.77-19.81" *)
  output [4:0] wd_o;
  reg [4:0] wd_o;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:21.77-21.84" *)
  output [31:0] wdata_o;
  reg [31:0] wdata_o;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:30.23-30.30" *)
  output whilo_o;
  reg whilo_o;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:18.23-18.29" *)
  input wreg_i;
  wire wreg_i;
  (* src = "/home/groot/openMIPS/vsrc/ex.v:20.23-20.29" *)
  output wreg_o;
  reg wreg_o;
  assign _018_ = reg1_i_not + (* src = "/home/groot/openMIPS/vsrc/ex.v:163.159-163.173" *) 32'd1;
  assign _019_ = _109_ + (* src = "/home/groot/openMIPS/vsrc/ex.v:179.23-179.37" *) 32'd1;
  assign _020_ = hilo_temp_i + (* src = "/home/groot/openMIPS/vsrc/ex.v:210.57-210.79" *) { HI, LO };
  assign _021_ = _110_ + (* src = "/home/groot/openMIPS/vsrc/ex.v:216.56-216.67" *) 32'd1;
  assign _022_ = hilo_temp_i + (* src = "/home/groot/openMIPS/vsrc/ex.v:224.57-224.79" *) { HI, LO };
  assign _023_ = reg1_i + (* src = "/home/groot/openMIPS/vsrc/ex.v:72.25-72.65" *) { inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15:0] };
  assign _024_ = _112_ + (* src = "/home/groot/openMIPS/vsrc/ex.v:77.109-77.120" *) 32'd1;
  assign _025_ = reg1_i + (* src = "/home/groot/openMIPS/vsrc/ex.v:83.25-83.44" *) reg2_i_mux;
  assign _026_ = reg1_i & (* src = "/home/groot/openMIPS/vsrc/ex.v:266.33-266.48" *) reg2_i;
  assign _027_ = rst == (* src = "/home/groot/openMIPS/vsrc/ex.v:103.13-103.24" *) 1'h1;
  assign _028_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:163.29-163.51" *) 8'ha9;
  assign _029_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:163.55-163.77" *) 8'h18;
  assign _030_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:163.81-163.103" *) 8'ha6;
  assign _031_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:163.107-163.129" *) 8'haa;
  assign _032_ = reg1_i[31] == (* src = "/home/groot/openMIPS/vsrc/ex.v:163.135-163.153" *) 1'h1;
  assign _033_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:165.29-165.51" *) 8'ha9;
  assign _034_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:165.55-165.77" *) 8'h18;
  assign _035_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:165.81-165.103" *) 8'ha6;
  assign _036_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:165.107-165.129" *) 8'haa;
  assign _037_ = reg2_i[31] == (* src = "/home/groot/openMIPS/vsrc/ex.v:165.135-165.153" *) 1'h1;
  assign _038_ = rst == (* src = "/home/groot/openMIPS/vsrc/ex.v:175.13-175.24" *) 1'h1;
  assign _039_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:178.19-178.41" *) 8'ha9;
  assign _040_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:178.45-178.67" *) 8'h18;
  assign _041_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:178.71-178.93" *) 8'ha6;
  assign _042_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:178.97-178.119" *) 8'haa;
  assign _043_ = reg2_i[31] == (* src = "/home/groot/openMIPS/vsrc/ex.v:178.138-178.156" *) 1'h1;
  assign _044_ = rst == (* src = "/home/groot/openMIPS/vsrc/ex.v:193.12-193.23" *) 1'h1;
  assign _045_ = cnt_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:201.25-201.39" *) 2'h0;
  assign _046_ = cnt_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:207.30-207.44" *) 2'h1;
  assign _047_ = cnt_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:215.25-215.39" *) 2'h0;
  assign _048_ = cnt_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:221.30-221.44" *) 2'h1;
  assign _049_ = rst == (* src = "/home/groot/openMIPS/vsrc/ex.v:241.13-241.24" *) 1'h1;
  assign _050_ = mem_whilo_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:244.18-244.37" *) 1'h1;
  assign _051_ = wb_whilo_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:247.22-247.40" *) 1'h1;
  assign _052_ = rst == (* src = "/home/groot/openMIPS/vsrc/ex.v:254.13-254.24" *) 1'h1;
  assign _053_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:316.14-316.36" *) 8'h20;
  assign _054_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:316.40-316.62" *) 8'h22;
  assign _055_ = ov_sum == (* src = "/home/groot/openMIPS/vsrc/ex.v:316.67-316.81" *) 1'h1;
  assign _056_ = rst == (* src = "/home/groot/openMIPS/vsrc/ex.v:352.13-352.24" *) 1'h1;
  assign _057_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:357.18-357.40" *) 8'ha6;
  assign _058_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:357.44-357.66" *) 8'ha8;
  assign _059_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:361.22-361.44" *) 8'haa;
  assign _060_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:361.48-361.70" *) 8'hab;
  assign _061_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:366.18-366.40" *) 8'h18;
  assign _062_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:366.44-366.66" *) 8'h19;
  assign _063_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:371.18-371.40" *) 8'h11;
  assign _064_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:377.18-377.40" *) 8'h13;
  assign _065_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:77.27-77.49" *) 8'h22;
  assign _066_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:77.55-77.77" *) 8'h2a;
  assign _067_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:77.83-77.105" *) 8'h23;
  assign _068_ = aluop_i == (* src = "/home/groot/openMIPS/vsrc/ex.v:96.29-96.51" *) 8'h2a;
  assign _069_ = _090_ && (* src = "/home/groot/openMIPS/vsrc/ex.v:163.28-163.154" *) _032_;
  assign _070_ = _093_ && (* src = "/home/groot/openMIPS/vsrc/ex.v:165.28-165.154" *) _037_;
  assign _071_ = _096_ && (* src = "/home/groot/openMIPS/vsrc/ex.v:178.18-178.157" *) _189_;
  assign _072_ = _097_ && (* src = "/home/groot/openMIPS/vsrc/ex.v:316.13-316.81" *) _055_;
  assign _073_ = _082_ && (* src = "/home/groot/openMIPS/vsrc/ex.v:89.23-89.53" *) _083_;
  assign _074_ = _073_ && (* src = "/home/groot/openMIPS/vsrc/ex.v:89.22-89.72" *) result_sum[31];
  assign _075_ = reg1_i[31] && (* src = "/home/groot/openMIPS/vsrc/ex.v:89.79-89.107" *) reg2_i_mux[31];
  assign _076_ = _075_ && (* src = "/home/groot/openMIPS/vsrc/ex.v:89.78-89.127" *) _084_;
  assign _077_ = reg1_i[31] && (* src = "/home/groot/openMIPS/vsrc/ex.v:97.6-97.35" *) _085_;
  assign _078_ = _086_ && (* src = "/home/groot/openMIPS/vsrc/ex.v:97.41-97.71" *) _087_;
  assign _079_ = _078_ && (* src = "/home/groot/openMIPS/vsrc/ex.v:97.41-97.89" *) result_sum[31];
  assign _080_ = reg1_i[31] && (* src = "/home/groot/openMIPS/vsrc/ex.v:97.95-97.123" *) reg2_i_mux[31];
  assign _081_ = _080_ && (* src = "/home/groot/openMIPS/vsrc/ex.v:97.95-97.141" *) result_sum[31];
  assign _082_ = ! (* src = "/home/groot/openMIPS/vsrc/ex.v:89.23-89.34" *) reg1_i[31];
  assign _083_ = ! (* src = "/home/groot/openMIPS/vsrc/ex.v:89.38-89.53" *) reg2_i_mux[31];
  assign _084_ = ! (* src = "/home/groot/openMIPS/vsrc/ex.v:89.112-89.127" *) result_sum[31];
  assign _085_ = ! (* src = "/home/groot/openMIPS/vsrc/ex.v:97.20-97.35" *) reg2_i_mux[31];
  assign _086_ = ! (* src = "/home/groot/openMIPS/vsrc/ex.v:97.41-97.52" *) reg1_i[31];
  assign _087_ = ! (* src = "/home/groot/openMIPS/vsrc/ex.v:97.56-97.71" *) reg2_i_mux[31];
  assign _088_ = _028_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:163.29-163.77" *) _029_;
  assign _089_ = _088_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:163.29-163.103" *) _030_;
  assign _090_ = _089_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:163.29-163.129" *) _031_;
  assign _091_ = _033_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:165.29-165.77" *) _034_;
  assign _092_ = _091_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:165.29-165.103" *) _035_;
  assign _093_ = _092_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:165.29-165.129" *) _036_;
  assign _094_ = _039_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:178.19-178.67" *) _040_;
  assign _095_ = _094_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:178.19-178.93" *) _041_;
  assign _096_ = _095_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:178.19-178.119" *) _042_;
  assign _097_ = _053_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:316.14-316.62" *) _054_;
  assign _098_ = _057_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:357.18-357.66" *) _058_;
  assign _099_ = _059_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:361.22-361.70" *) _060_;
  assign _100_ = _061_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:366.18-366.66" *) _062_;
  assign _101_ = _065_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:77.26-77.78" *) _066_;
  assign _102_ = _101_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:77.26-77.106" *) _067_;
  assign _103_ = _074_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:89.21-89.128" *) _076_;
  assign _104_ = _077_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:97.5-97.90" *) _079_;
  assign _105_ = _104_ || (* src = "/home/groot/openMIPS/vsrc/ex.v:97.5-97.142" *) _081_;
  assign _106_ = reg1_i < (* src = "/home/groot/openMIPS/vsrc/ex.v:98.8-98.23" *) reg2_i;
  assign _107_ = opdata1_mult * (* src = "/home/groot/openMIPS/vsrc/ex.v:167.24-167.51" *) opdata2_mult;
  assign _108_ = ~ (* src = "/home/groot/openMIPS/vsrc/ex.v:100.25-100.32" *) reg1_i;
  assign _109_ = ~ (* src = "/home/groot/openMIPS/vsrc/ex.v:179.23-179.33" *) hilo_temp;
  assign _110_ = ~ (* src = "/home/groot/openMIPS/vsrc/ex.v:216.56-216.63" *) mulres;
  assign _111_ = ~ (* src = "/home/groot/openMIPS/vsrc/ex.v:269.33-269.51" *) _114_;
  assign _112_ = ~ (* src = "/home/groot/openMIPS/vsrc/ex.v:77.110-77.117" *) reg2_i;
  assign _113_ = reg1_i | (* src = "/home/groot/openMIPS/vsrc/ex.v:263.33-263.48" *) reg2_i;
  assign _114_ = reg1_i | (* src = "/home/groot/openMIPS/vsrc/ex.v:269.35-269.50" *) reg2_i;
  assign _115_ = _117_ | (* src = "/home/groot/openMIPS/vsrc/ex.v:284.33-284.105" *) _119_;
  assign _116_ = reg2_i << (* src = "/home/groot/openMIPS/vsrc/ex.v:277.33-277.54" *) reg1_i[4:0];
  assign _117_ = { reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31], reg2_i[31] } << (* src = "/home/groot/openMIPS/vsrc/ex.v:284.34-284.80" *) _120_;
  assign _118_ = reg2_i >> (* src = "/home/groot/openMIPS/vsrc/ex.v:280.33-280.54" *) reg1_i[4:0];
  assign _119_ = reg2_i >> (* src = "/home/groot/openMIPS/vsrc/ex.v:284.84-284.105" *) reg1_i[4:0];
  assign _120_ = 6'h20 - (* src = "/home/groot/openMIPS/vsrc/ex.v:284.55-284.79" *) { 1'h0, reg1_i[4:0] };
  assign _121_ = reg1_i_not[30] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:118.59-133.82" *) 32'd1 : _124_;
  assign _122_ = reg1_i_not[31] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:118.38-133.82" *) 32'd0 : _121_;
  assign _123_ = reg1_i_not[28] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:119.59-133.82" *) 32'd3 : _126_;
  assign _124_ = reg1_i_not[29] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:119.38-133.82" *) 32'd2 : _123_;
  assign _125_ = reg1_i_not[26] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:120.59-133.82" *) 32'd5 : _128_;
  assign _126_ = reg1_i_not[27] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:120.38-133.82" *) 32'd4 : _125_;
  assign _127_ = reg1_i_not[24] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:121.59-133.82" *) 32'd7 : _130_;
  assign _128_ = reg1_i_not[25] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:121.38-133.82" *) 32'd6 : _127_;
  assign _129_ = reg1_i_not[22] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:122.59-133.82" *) 32'd9 : _132_;
  assign _130_ = reg1_i_not[23] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:122.38-133.82" *) 32'd8 : _129_;
  assign _131_ = reg1_i_not[20] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:123.60-133.82" *) 32'd11 : _134_;
  assign _132_ = reg1_i_not[21] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:123.38-133.82" *) 32'd10 : _131_;
  assign _133_ = reg1_i_not[18] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:124.60-133.82" *) 32'd13 : _136_;
  assign _134_ = reg1_i_not[19] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:124.38-133.82" *) 32'd12 : _133_;
  assign _135_ = reg1_i_not[16] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:125.60-133.82" *) 32'd15 : _138_;
  assign _136_ = reg1_i_not[17] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:125.38-133.82" *) 32'd14 : _135_;
  assign _137_ = reg1_i_not[14] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:126.60-133.82" *) 32'd17 : _140_;
  assign _138_ = reg1_i_not[15] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:126.38-133.82" *) 32'd16 : _137_;
  assign _139_ = reg1_i_not[12] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:127.60-133.82" *) 32'd19 : _142_;
  assign _140_ = reg1_i_not[13] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:127.38-133.82" *) 32'd18 : _139_;
  assign _141_ = reg1_i_not[10] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:128.60-133.82" *) 32'd21 : _144_;
  assign _142_ = reg1_i_not[11] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:128.38-133.82" *) 32'd20 : _141_;
  assign _143_ = reg1_i_not[8] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:129.59-133.82" *) 32'd23 : _146_;
  assign _144_ = reg1_i_not[9] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:129.38-133.82" *) 32'd22 : _143_;
  assign _145_ = reg1_i_not[6] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:130.59-133.82" *) 32'd25 : _148_;
  assign _146_ = reg1_i_not[7] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:130.38-133.82" *) 32'd24 : _145_;
  assign _147_ = reg1_i_not[4] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:131.59-133.82" *) 32'd27 : _150_;
  assign _148_ = reg1_i_not[5] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:131.38-133.82" *) 32'd26 : _147_;
  assign _149_ = reg1_i_not[2] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:132.59-133.82" *) 32'd29 : _152_;
  assign _150_ = reg1_i_not[3] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:132.38-133.82" *) 32'd28 : _149_;
  assign _151_ = reg1_i_not[0] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:133.59-133.82" *) 32'd31 : 32'd32;
  assign _152_ = reg1_i_not[1] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:133.38-133.82" *) 32'd30 : _151_;
  assign _153_ = reg1_i[30] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:136.55-151.74" *) 32'd1 : _156_;
  assign _154_ = reg1_i[31] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:136.38-151.74" *) 32'd0 : _153_;
  assign _155_ = reg1_i[28] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:137.55-151.74" *) 32'd3 : _158_;
  assign _156_ = reg1_i[29] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:137.38-151.74" *) 32'd2 : _155_;
  assign _157_ = reg1_i[26] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:138.55-151.74" *) 32'd5 : _160_;
  assign _158_ = reg1_i[27] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:138.38-151.74" *) 32'd4 : _157_;
  assign _159_ = reg1_i[24] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:139.55-151.74" *) 32'd7 : _162_;
  assign _160_ = reg1_i[25] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:139.38-151.74" *) 32'd6 : _159_;
  assign _161_ = reg1_i[22] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:140.55-151.74" *) 32'd9 : _164_;
  assign _162_ = reg1_i[23] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:140.38-151.74" *) 32'd8 : _161_;
  assign _163_ = reg1_i[20] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:141.56-151.74" *) 32'd11 : _166_;
  assign _164_ = reg1_i[21] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:141.38-151.74" *) 32'd10 : _163_;
  assign _165_ = reg1_i[18] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:142.56-151.74" *) 32'd13 : _168_;
  assign _166_ = reg1_i[19] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:142.38-151.74" *) 32'd12 : _165_;
  assign _167_ = reg1_i[16] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:143.56-151.74" *) 32'd15 : _170_;
  assign _168_ = reg1_i[17] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:143.38-151.74" *) 32'd14 : _167_;
  assign _169_ = reg1_i[14] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:144.56-151.74" *) 32'd17 : _172_;
  assign _170_ = reg1_i[15] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:144.38-151.74" *) 32'd16 : _169_;
  assign _171_ = reg1_i[12] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:145.56-151.74" *) 32'd19 : _174_;
  assign _172_ = reg1_i[13] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:145.38-151.74" *) 32'd18 : _171_;
  assign _173_ = reg1_i[10] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:146.56-151.74" *) 32'd21 : _176_;
  assign _174_ = reg1_i[11] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:146.38-151.74" *) 32'd20 : _173_;
  assign _175_ = reg1_i[8] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:147.55-151.74" *) 32'd23 : _178_;
  assign _176_ = reg1_i[9] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:147.38-151.74" *) 32'd22 : _175_;
  assign _177_ = reg1_i[6] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:148.55-151.74" *) 32'd25 : _180_;
  assign _178_ = reg1_i[7] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:148.38-151.74" *) 32'd24 : _177_;
  assign _179_ = reg1_i[4] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:149.55-151.74" *) 32'd27 : _182_;
  assign _180_ = reg1_i[5] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:149.38-151.74" *) 32'd26 : _179_;
  assign _181_ = reg1_i[2] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:150.55-151.74" *) 32'd29 : _184_;
  assign _182_ = reg1_i[3] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:150.38-151.74" *) 32'd28 : _181_;
  assign _183_ = reg1_i[0] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:151.55-151.74" *) 32'd31 : 32'd32;
  assign _184_ = reg1_i[1] ? (* src = "/home/groot/openMIPS/vsrc/ex.v:151.38-151.74" *) 32'd30 : _183_;
  assign _185_ = _069_ ? (* src = "/home/groot/openMIPS/vsrc/ex.v:163.27-163.183" *) _018_ : reg1_i;
  assign _186_ = _070_ ? (* src = "/home/groot/openMIPS/vsrc/ex.v:165.27-165.179" *) reg2_i_mux : reg2_i;
  assign _187_ = _102_ ? (* src = "/home/groot/openMIPS/vsrc/ex.v:77.25-77.129" *) _024_ : reg2_i;
  assign _188_ = _068_ ? (* src = "/home/groot/openMIPS/vsrc/ex.v:96.28-98.24" *) _105_ : _106_;
  assign _189_ = reg1_i[31] ^ (* src = "/home/groot/openMIPS/vsrc/ex.v:178.125-178.156" *) _043_;
  assign _190_ = reg1_i ^ (* src = "/home/groot/openMIPS/vsrc/ex.v:272.33-272.48" *) reg2_i;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$390 ) begin end
    _002_ = arithmeticres;
    (* src = "/home/groot/openMIPS/vsrc/ex.v:103.9-158.12" *)
    casez (_027_)
      /* src = "/home/groot/openMIPS/vsrc/ex.v:103.13-103.24" */
      1'h1:
          _002_ = 32'd0;
      /* src = "/home/groot/openMIPS/vsrc/ex.v:106.9-106.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/ex.v:107.13-157.20" *)
          casez (aluop_i)
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h2a, 8'h2b:
                _002_ = { 31'h00000000, reg1_lt_reg2 };
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h20, 8'h21:
                _002_ = result_sum;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h22, 8'h23:
                _002_ = result_sum;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'hb1:
                _002_ = _122_;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'hb0:
                _002_ = _154_;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            default:
                _002_ = 32'd0;
          endcase
    endcase
  end
  always @* begin
      arithmeticres <= _002_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$390 ) begin end
    _010_ = mulres;
    (* src = "/home/groot/openMIPS/vsrc/ex.v:175.9-183.12" *)
    casez (_038_)
      /* src = "/home/groot/openMIPS/vsrc/ex.v:175.13-175.24" */
      1'h1:
          _010_ = 64'h0000000000000000;
      /* src = "/home/groot/openMIPS/vsrc/ex.v:178.9-178.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/ex.v:178.14-183.12" *)
          casez (_071_)
            /* src = "/home/groot/openMIPS/vsrc/ex.v:178.18-178.157" */
            1'h1:
                _010_ = _019_;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:181.9-181.13" */
            default:
                _010_ = hilo_temp;
          endcase
    endcase
  end
  always @* begin
      mulres <= _010_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$390 ) begin end
    _012_ = stallreq_for_madd_msub;
  end
  always @* begin
      stallreq <= _012_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$390 ) begin end
    _006_ = hilo_temp_o;
    _003_ = cnt_o;
    _005_ = hilo_temp1;
    _013_ = stallreq_for_madd_msub;
    (* src = "/home/groot/openMIPS/vsrc/ex.v:193.9-234.12" *)
    casez (_044_)
      /* src = "/home/groot/openMIPS/vsrc/ex.v:193.12-193.23" */
      1'h1:
        begin
          _006_ = 64'h0000000000000000;
          _003_ = 2'h0;
          _013_ = 1'h0;
        end
      /* src = "/home/groot/openMIPS/vsrc/ex.v:198.9-198.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/ex.v:199.13-233.20" *)
          casez (aluop_i)
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'ha6, 8'ha8:
                (* src = "/home/groot/openMIPS/vsrc/ex.v:201.21-212.24" *)
                casez (_045_)
                  /* src = "/home/groot/openMIPS/vsrc/ex.v:201.25-201.39" */
                  1'h1:
                    begin
                      _006_ = mulres;
                      _003_ = 2'h1;
                      _005_ = 64'h0000000000000000;
                      _013_ = 1'h1;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/ex.v:207.21-207.25" */
                  default:
                      (* src = "/home/groot/openMIPS/vsrc/ex.v:207.26-212.24" *)
                      casez (_046_)
                        /* src = "/home/groot/openMIPS/vsrc/ex.v:207.30-207.44" */
                        1'h1:
                          begin
                            _006_ = 64'h0000000000000000;
                            _003_ = 2'h2;
                            _005_ = _020_;
                            _013_ = 1'h0;
                          end
                        default:
                            /* empty */;
                      endcase
                endcase
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'haa, 8'hab:
                (* src = "/home/groot/openMIPS/vsrc/ex.v:215.21-226.24" *)
                casez (_047_)
                  /* src = "/home/groot/openMIPS/vsrc/ex.v:215.25-215.39" */
                  1'h1:
                    begin
                      _006_ = _021_;
                      _003_ = 2'h1;
                      _005_ = 64'h0000000000000000;
                      _013_ = 1'h1;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/ex.v:221.21-221.25" */
                  default:
                      (* src = "/home/groot/openMIPS/vsrc/ex.v:221.26-226.24" *)
                      casez (_048_)
                        /* src = "/home/groot/openMIPS/vsrc/ex.v:221.30-221.44" */
                        1'h1:
                          begin
                            _006_ = 64'h0000000000000000;
                            _003_ = 2'h2;
                            _005_ = _022_;
                            _013_ = 1'h0;
                          end
                        default:
                            /* empty */;
                      endcase
                endcase
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            default:
              begin
                _006_ = 64'h0000000000000000;
                _003_ = 2'h0;
                _013_ = 1'h0;
              end
          endcase
    endcase
  end
  always @* begin
      hilo_temp_o <= _006_;
      cnt_o <= _003_;
      hilo_temp1 <= _005_;
      stallreq_for_madd_msub <= _013_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$390 ) begin end
    _000_ = HI;
    _001_ = LO;
    (* src = "/home/groot/openMIPS/vsrc/ex.v:241.9-249.16" *)
    casez (_049_)
      /* src = "/home/groot/openMIPS/vsrc/ex.v:241.13-241.24" */
      1'h1:
          { _000_, _001_ } = 64'h0000000000000000;
      /* src = "/home/groot/openMIPS/vsrc/ex.v:244.9-244.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/ex.v:244.14-249.16" *)
          casez (_050_)
            /* src = "/home/groot/openMIPS/vsrc/ex.v:244.18-244.37" */
            1'h1:
                { _000_, _001_ } = { mem_hi_i, mem_lo_i };
            /* src = "/home/groot/openMIPS/vsrc/ex.v:247.13-247.17" */
            default:
                (* src = "/home/groot/openMIPS/vsrc/ex.v:247.18-249.16" *)
                casez (_051_)
                  /* src = "/home/groot/openMIPS/vsrc/ex.v:247.22-247.40" */
                  1'h1:
                      { _000_, _001_ } = { wb_hi_i, wb_lo_i };
                  default:
                      /* empty */;
                endcase
          endcase
    endcase
  end
  always @* begin
      HI <= _000_;
      LO <= _001_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$390 ) begin end
    _008_ = logicout;
    _011_ = shiftres;
    _009_ = movres;
    (* src = "/home/groot/openMIPS/vsrc/ex.v:254.9-307.12" *)
    casez (_052_)
      /* src = "/home/groot/openMIPS/vsrc/ex.v:254.13-254.24" */
      1'h1:
        begin
          _008_ = 32'd0;
          _011_ = 32'd0;
          _009_ = 32'd0;
        end
      /* src = "/home/groot/openMIPS/vsrc/ex.v:259.9-259.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/ex.v:260.13-306.20" *)
          casez (aluop_i)
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h25:
                _008_ = _113_;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h24:
                _008_ = _026_;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h27:
                _008_ = _111_;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h26:
                _008_ = _190_;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h7c:
                _011_ = _116_;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h02:
                _011_ = _118_;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h03:
                _011_ = _115_;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h0a:
                _009_ = reg1_i;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h0b:
                _009_ = reg1_i;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h10:
                _009_ = HI;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            8'h12:
                _009_ = LO;
            /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
            default:
                _008_ = 32'd0;
          endcase
    endcase
  end
  always @* begin
      logicout <= _008_;
      shiftres <= _011_;
      movres <= _009_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$390 ) begin end
    _017_ = wreg_o;
    _015_ = wdata_o;
    _014_ = wd_i;
    (* src = "/home/groot/openMIPS/vsrc/ex.v:316.9-321.12" *)
    casez (_072_)
      /* src = "/home/groot/openMIPS/vsrc/ex.v:316.13-316.81" */
      1'h1:
          _017_ = 1'h0;
      /* src = "/home/groot/openMIPS/vsrc/ex.v:319.9-319.13" */
      default:
          _017_ = wreg_i;
    endcase
    (* src = "/home/groot/openMIPS/vsrc/ex.v:323.9-347.16" *)
    casez (alusel_i)
      /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
      3'h1:
          _015_ = logicout;
      /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
      3'h2:
          _015_ = shiftres;
      /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
      3'h3:
          _015_ = movres;
      /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
      3'h4:
          _015_ = arithmeticres;
      /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
      3'h5:
          _015_ = mulres[31:0];
      /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
      3'h6:
          _015_ = link_address_i;
      /* src = "/home/groot/openMIPS/vsrc/ex.v:0.0-0.0" */
      default:
          _015_ = 32'd0;
    endcase
  end
  always @* begin
      wd_o <= _014_;
      wreg_o <= _017_;
      wdata_o <= _015_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$390 ) begin end
    _016_ = whilo_o;
    _004_ = hi_o;
    _007_ = lo_o;
    (* src = "/home/groot/openMIPS/vsrc/ex.v:352.9-387.12" *)
    casez (_056_)
      /* src = "/home/groot/openMIPS/vsrc/ex.v:352.13-352.24" */
      1'h1:
        begin
          _016_ = 1'h0;
          _004_ = 32'd0;
          _007_ = 32'd0;
        end
      /* src = "/home/groot/openMIPS/vsrc/ex.v:357.9-357.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/ex.v:357.14-387.12" *)
          casez (_098_)
            /* src = "/home/groot/openMIPS/vsrc/ex.v:357.18-357.66" */
            1'h1:
              begin
                _016_ = 1'h1;
                _004_ = hilo_temp1[63:32];
                _007_ = hilo_temp1[31:0];
              end
            /* src = "/home/groot/openMIPS/vsrc/ex.v:361.13-361.17" */
            default:
                (* src = "/home/groot/openMIPS/vsrc/ex.v:361.18-387.12" *)
                casez (_099_)
                  /* src = "/home/groot/openMIPS/vsrc/ex.v:361.22-361.70" */
                  1'h1:
                    begin
                      _016_ = 1'h1;
                      _004_ = hilo_temp1[63:32];
                      _007_ = hilo_temp1[31:0];
                    end
                  /* src = "/home/groot/openMIPS/vsrc/ex.v:366.9-366.13" */
                  default:
                      (* src = "/home/groot/openMIPS/vsrc/ex.v:366.14-387.12" *)
                      casez (_100_)
                        /* src = "/home/groot/openMIPS/vsrc/ex.v:366.18-366.66" */
                        1'h1:
                          begin
                            _016_ = 1'h1;
                            _004_ = mulres[63:32];
                            _007_ = mulres[31:0];
                          end
                        /* src = "/home/groot/openMIPS/vsrc/ex.v:371.9-371.13" */
                        default:
                            (* src = "/home/groot/openMIPS/vsrc/ex.v:371.14-387.12" *)
                            casez (_063_)
                              /* src = "/home/groot/openMIPS/vsrc/ex.v:371.18-371.40" */
                              1'h1:
                                begin
                                  _016_ = 1'h1;
                                  _004_ = reg1_i;
                                  _007_ = LO;
                                end
                              /* src = "/home/groot/openMIPS/vsrc/ex.v:377.9-377.13" */
                              default:
                                  (* src = "/home/groot/openMIPS/vsrc/ex.v:377.14-387.12" *)
                                  casez (_064_)
                                    /* src = "/home/groot/openMIPS/vsrc/ex.v:377.18-377.40" */
                                    1'h1:
                                      begin
                                        _016_ = 1'h1;
                                        _004_ = HI;
                                        _007_ = reg1_i;
                                      end
                                    /* src = "/home/groot/openMIPS/vsrc/ex.v:383.9-383.13" */
                                    default:
                                      begin
                                        _016_ = 1'h0;
                                        _004_ = 32'd0;
                                        _007_ = 32'd0;
                                      end
                                  endcase
                            endcase
                      endcase
                endcase
          endcase
    endcase
  end
  always @* begin
      whilo_o <= _016_;
      hi_o <= _004_;
      lo_o <= _007_;
  end
  assign aluop_o = aluop_i;
  assign reg2_o = reg2_i;
  assign mem_addr_o = _023_;
  assign reg2_i_mux = _187_;
  assign result_sum = _025_;
  assign ov_sum = _103_;
  assign reg1_lt_reg2 = _188_;
  assign reg1_i_not = _108_;
  assign opdata1_mult = _185_;
  assign opdata2_mult = _186_;
  assign hilo_temp = _107_;
endmodule

(* src = "/home/groot/openMIPS/vsrc/ex_mem.v:12.1-84.10" *)
module ex_mem(clk, rst, stall, ex_wd, ex_wreg, ex_wdata, mem_wd, mem_wreg, mem_wdata, ex_whilo, ex_hi, ex_lo, mem_whilo, mem_hi, mem_lo, hilo_i, cnt_i, hilo_o, cnt_o, ex_aluop, ex_mem_addr
, ex_reg2, mem_aluop, mem_mem_addr, mem_reg2);
  reg \$auto$verilog_backend.cc:2083:dump_module$391  = 0;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:39.5-81.8" *)
  reg [1:0] _00_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:39.5-81.8" *)
  reg [63:0] _01_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:39.5-81.8" *)
  reg [7:0] _02_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:39.5-81.8" *)
  reg [31:0] _03_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:39.5-81.8" *)
  reg [31:0] _04_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:39.5-81.8" *)
  reg [31:0] _05_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:39.5-81.8" *)
  reg [31:0] _06_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:39.5-81.8" *)
  reg [4:0] _07_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:39.5-81.8" *)
  reg [31:0] _08_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:39.5-81.8" *)
  reg _09_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:39.5-81.8" *)
  reg _10_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:40.13-40.24" *)
  wire _11_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:53.18-53.34" *)
  wire _12_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:53.70-53.86" *)
  wire _13_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:65.22-65.38" *)
  wire _14_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:53.18-53.86" *)
  wire _15_;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:12.27-12.30" *)
  input clk;
  wire clk;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:28.27-28.32" *)
  input [1:0] cnt_i;
  wire [1:0] cnt_i;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:30.32-30.37" *)
  output [1:0] cnt_o;
  reg [1:0] cnt_o;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:31.87-31.95" *)
  input [7:0] ex_aluop;
  wire [7:0] ex_aluop;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:22.81-22.86" *)
  input [31:0] ex_hi;
  wire [31:0] ex_hi;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:23.81-23.86" *)
  input [31:0] ex_lo;
  wire [31:0] ex_lo;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:32.81-32.92" *)
  input [31:0] ex_mem_addr;
  wire [31:0] ex_mem_addr;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:33.81-33.88" *)
  input [31:0] ex_reg2;
  wire [31:0] ex_reg2;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:15.81-15.86" *)
  input [4:0] ex_wd;
  wire [4:0] ex_wd;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:17.81-17.89" *)
  input [31:0] ex_wdata;
  wire [31:0] ex_wdata;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:21.27-21.35" *)
  input ex_whilo;
  wire ex_whilo;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:16.27-16.34" *)
  input ex_wreg;
  wire ex_wreg;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:27.87-27.93" *)
  input [63:0] hilo_i;
  wire [63:0] hilo_i;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:29.92-29.98" *)
  output [63:0] hilo_o;
  reg [63:0] hilo_o;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:34.87-34.96" *)
  output [7:0] mem_aluop;
  reg [7:0] mem_aluop;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:25.81-25.87" *)
  output [31:0] mem_hi;
  reg [31:0] mem_hi;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:26.81-26.87" *)
  output [31:0] mem_lo;
  reg [31:0] mem_lo;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:35.81-35.93" *)
  output [31:0] mem_mem_addr;
  reg [31:0] mem_mem_addr;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:36.81-36.89" *)
  output [31:0] mem_reg2;
  reg [31:0] mem_reg2;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:18.81-18.87" *)
  output [4:0] mem_wd;
  reg [4:0] mem_wd;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:20.81-20.90" *)
  output [31:0] mem_wdata;
  reg [31:0] mem_wdata;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:24.27-24.36" *)
  output mem_whilo;
  reg mem_whilo;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:19.27-19.35" *)
  output mem_wreg;
  reg mem_wreg;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:13.27-13.30" *)
  input rst;
  wire rst;
  (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:14.32-14.37" *)
  input [5:0] stall;
  wire [5:0] stall;
  assign _11_ = rst == (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:40.13-40.24" *) 1'h1;
  assign _12_ = stall[3] == (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:53.18-53.34" *) 1'h1;
  assign _13_ = stall[4] == (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:53.70-53.86" *) 1'h0;
  assign _14_ = stall[3] == (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:65.22-65.38" *) 1'h0;
  assign _15_ = _12_ && (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:53.18-53.86" *) _13_;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$391 ) begin end
    _00_ = cnt_o;
    _07_ = mem_wd;
    _10_ = mem_wreg;
    _08_ = mem_wdata;
    _09_ = mem_whilo;
    _03_ = mem_hi;
    _04_ = mem_lo;
    _01_ = hilo_o;
    _02_ = mem_aluop;
    _05_ = mem_mem_addr;
    _06_ = mem_reg2;
    (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:40.9-80.12" *)
    casez (_11_)
      /* src = "/home/groot/openMIPS/vsrc/ex_mem.v:40.13-40.24" */
      1'h1:
        begin
          _07_ = 5'h00;
          _10_ = 1'h0;
          _08_ = 32'd0;
          _09_ = 1'h0;
          _03_ = 32'd0;
          _04_ = 32'd0;
          _01_ = 64'h0000000000000000;
          _00_ = 2'h0;
          _02_ = 8'h00;
          _05_ = 32'd0;
          _06_ = 32'd0;
        end
      /* src = "/home/groot/openMIPS/vsrc/ex_mem.v:53.9-53.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:53.14-80.12" *)
          casez (_15_)
            /* src = "/home/groot/openMIPS/vsrc/ex_mem.v:53.18-53.86" */
            1'h1:
              begin
                _07_ = 5'h00;
                _10_ = 1'h0;
                _08_ = 32'd0;
                _09_ = 1'h0;
                _03_ = 32'd0;
                _04_ = 32'd0;
                _01_ = hilo_i;
                _00_ = cnt_i;
                _02_ = 8'h00;
                _05_ = 32'd0;
                _06_ = 32'd0;
              end
            /* src = "/home/groot/openMIPS/vsrc/ex_mem.v:65.13-65.17" */
            default:
                (* src = "/home/groot/openMIPS/vsrc/ex_mem.v:65.18-80.12" *)
                casez (_14_)
                  /* src = "/home/groot/openMIPS/vsrc/ex_mem.v:65.22-65.38" */
                  1'h1:
                    begin
                      _07_ = ex_wd;
                      _10_ = ex_wreg;
                      _08_ = ex_wdata;
                      _09_ = ex_whilo;
                      _03_ = ex_hi;
                      _04_ = ex_lo;
                      _01_ = 64'h0000000000000000;
                      _00_ = 2'h0;
                      _02_ = ex_aluop;
                      _05_ = ex_mem_addr;
                      _06_ = ex_reg2;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/ex_mem.v:77.13-77.17" */
                  default:
                    begin
                      _01_ = hilo_i;
                      _00_ = cnt_i;
                    end
                endcase
          endcase
    endcase
  end
  always @(posedge clk) begin
      cnt_o <= _00_;
      mem_wd <= _07_;
      mem_wreg <= _10_;
      mem_wdata <= _08_;
      mem_whilo <= _09_;
      mem_hi <= _03_;
      mem_lo <= _04_;
      hilo_o <= _01_;
      mem_aluop <= _02_;
      mem_mem_addr <= _05_;
      mem_reg2 <= _06_;
  end
endmodule

(* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:12.1-37.10" *)
module hilo_reg(rst, clk, we, hi_i, lo_i, hi_o, lo_o);
  reg \$auto$verilog_backend.cc:2083:dump_module$392  = 0;
  (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:27.5-36.8" *)
  reg [31:0] _0_;
  (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:27.5-36.8" *)
  reg [31:0] _1_;
  (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:28.12-28.23" *)
  wire _2_;
  (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:32.17-32.27" *)
  wire _3_;
  (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:15.17-15.20" *)
  input clk;
  wire clk;
  (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:19.71-19.75" *)
  input [31:0] hi_i;
  wire [31:0] hi_i;
  (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:23.70-23.74" *)
  output [31:0] hi_o;
  reg [31:0] hi_o;
  (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:20.71-20.75" *)
  input [31:0] lo_i;
  wire [31:0] lo_i;
  (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:24.70-24.74" *)
  output [31:0] lo_o;
  reg [31:0] lo_o;
  (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:14.17-14.20" *)
  input rst;
  wire rst;
  (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:18.17-18.19" *)
  input we;
  wire we;
  assign _2_ = rst == (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:28.12-28.23" *) 1'h1;
  assign _3_ = we == (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:32.17-32.27" *) 1'h1;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$392 ) begin end
    _0_ = hi_o;
    _1_ = lo_o;
    (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:28.9-35.12" *)
    casez (_2_)
      /* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:28.12-28.23" */
      1'h1:
        begin
          _0_ = 32'd0;
          _1_ = 32'd0;
        end
      /* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:32.9-32.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:32.14-35.12" *)
          casez (_3_)
            /* src = "/home/groot/openMIPS/vsrc/hilo_reg.v:32.17-32.27" */
            1'h1:
              begin
                _0_ = hi_i;
                _1_ = lo_i;
              end
            default:
                /* empty */;
          endcase
    endcase
  end
  always @(posedge clk) begin
      hi_o <= _0_;
      lo_o <= _1_;
  end
endmodule

(* src = "/home/groot/openMIPS/vsrc/id.v:12.1-846.10" *)
module id(rst, pc_i, inst_i, reg1_data_i, reg2_data_i, ex_wreg_i, ex_wd_i, ex_wdata_i, mem_wreg_i, mem_wd_i, mem_wdata_i, is_in_delayslot_i, reg1_read_o, reg2_read_o, reg1_addr_o, reg2_addr_o, aluop_o, alusel_o, reg1_o, reg2_o, wd_o
, wreg_o, stallreq, branch_flag_o, branch_target_address_o, next_inst_in_delayslot_o, is_in_delayslot_o, link_addr_o, inst_o);
  reg \$auto$verilog_backend.cc:2083:dump_module$393  = 0;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg [7:0] _000_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg [2:0] _001_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg _002_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg [31:0] _003_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg [31:0] _004_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg _005_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:786.5-793.8" *)
  reg _006_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg [31:0] _007_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg _008_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg [4:0] _009_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:799.5-818.8" *)
  reg [31:0] _010_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg _011_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg [4:0] _012_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:822.5-845.8" *)
  reg [31:0] _013_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg _014_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:822.5-845.8" *)
  reg _015_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg [4:0] _016_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:86.5-783.8" *)
  reg _017_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:418.64-418.94" *)
  wire [31:0] _018_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:433.64-433.94" *)
  wire [31:0] _019_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:445.64-445.94" *)
  wire [31:0] _020_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:460.64-460.94" *)
  wire [31:0] _021_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:600.57-600.87" *)
  wire [31:0] _022_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:613.57-613.87" *)
  wire [31:0] _023_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:626.57-626.87" *)
  wire [31:0] _024_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:639.57-639.87" *)
  wire [31:0] _025_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:69.24-69.32" *)
  wire [31:0] _026_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:70.24-70.32" *)
  wire [31:0] _027_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:197.41-197.63" *)
  wire _028_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:415.32-415.50" *)
  wire _029_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:430.32-430.50" *)
  wire _030_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:442.32-442.50" *)
  wire _031_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:457.32-457.50" *)
  wire _032_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:597.25-597.41" *)
  wire _033_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:610.24-610.42" *)
  wire _034_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:623.25-623.43" *)
  wire _035_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:623.47-623.69" *)
  wire _036_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:750.17-750.39" *)
  wire _037_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:751.21-751.37" *)
  wire _038_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:761.26-761.42" *)
  wire _039_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:771.26-771.42" *)
  wire _040_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:787.13-787.24" *)
  wire _041_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:800.13-800.24" *)
  wire _042_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:803.19-803.38" *)
  wire _043_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:803.70-803.87" *)
  wire _044_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:803.119-803.141" *)
  wire _045_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:806.19-806.38" *)
  wire _046_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:806.70-806.88" *)
  wire _047_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:806.120-806.143" *)
  wire _048_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:809.18-809.37" *)
  wire _049_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:812.18-812.37" *)
  wire _050_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:823.13-823.24" *)
  wire _051_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:826.19-826.38" *)
  wire _052_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:826.70-826.87" *)
  wire _053_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:826.119-826.141" *)
  wire _054_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:830.19-830.38" *)
  wire _055_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:830.70-830.88" *)
  wire _056_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:830.120-830.143" *)
  wire _057_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:834.18-834.37" *)
  wire _058_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:838.18-838.37" *)
  wire _059_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:87.13-87.24" *)
  wire _060_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:610.24-610.68" *)
  wire _061_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:803.18-803.114" *)
  wire _062_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:803.18-803.142" *)
  wire _063_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:806.18-806.115" *)
  wire _064_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:806.18-806.144" *)
  wire _065_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:826.18-826.114" *)
  wire _066_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:826.18-826.142" *)
  wire _067_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:830.18-830.115" *)
  wire _068_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:830.18-830.144" *)
  wire _069_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:623.25-623.69" *)
  wire _070_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:212.41-212.63" *)
  wire _071_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:610.46-610.68" *)
  wire _072_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:636.25-636.41" *)
  wire _073_;
  (* src = "/home/groot/openMIPS/vsrc/id.v:29.83-29.90" *)
  output [7:0] aluop_o;
  reg [7:0] aluop_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:30.84-30.92" *)
  output [2:0] alusel_o;
  reg [2:0] alusel_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:36.23-36.36" *)
  output branch_flag_o;
  reg branch_flag_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:37.77-37.100" *)
  output [31:0] branch_target_address_o;
  reg [31:0] branch_target_address_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:19.77-19.84" *)
  input [4:0] ex_wd_i;
  wire [4:0] ex_wd_i;
  (* src = "/home/groot/openMIPS/vsrc/id.v:20.70-20.80" *)
  input [31:0] ex_wdata_i;
  wire [31:0] ex_wdata_i;
  (* src = "/home/groot/openMIPS/vsrc/id.v:17.23-17.32" *)
  input ex_wreg_i;
  wire ex_wreg_i;
  (* src = "/home/groot/openMIPS/vsrc/id.v:57.63-57.66" *)
  reg [31:0] imm;
  (* src = "/home/groot/openMIPS/vsrc/id.v:65.64-65.82" *)
  wire [31:0] imm_sll2_signedext;
  (* src = "/home/groot/openMIPS/vsrc/id.v:14.70-14.76" *)
  input [31:0] inst_i;
  wire [31:0] inst_i;
  (* src = "/home/groot/openMIPS/vsrc/id.v:41.78-41.84" *)
  output [31:0] inst_o;
  wire [31:0] inst_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:60.9-60.18" *)
  reg instvalid;
  (* src = "/home/groot/openMIPS/vsrc/id.v:24.23-24.40" *)
  input is_in_delayslot_i;
  wire is_in_delayslot_i;
  (* src = "/home/groot/openMIPS/vsrc/id.v:39.23-39.40" *)
  output is_in_delayslot_o;
  reg is_in_delayslot_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:40.77-40.88" *)
  output [31:0] link_addr_o;
  reg [31:0] link_addr_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:22.77-22.85" *)
  input [4:0] mem_wd_i;
  wire [4:0] mem_wd_i;
  (* src = "/home/groot/openMIPS/vsrc/id.v:23.70-23.81" *)
  input [31:0] mem_wdata_i;
  wire [31:0] mem_wdata_i;
  (* src = "/home/groot/openMIPS/vsrc/id.v:21.23-21.33" *)
  input mem_wreg_i;
  wire mem_wreg_i;
  (* src = "/home/groot/openMIPS/vsrc/id.v:38.23-38.47" *)
  output next_inst_in_delayslot_o;
  reg next_inst_in_delayslot_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:48.15-48.17" *)
  wire [5:0] op;
  (* src = "/home/groot/openMIPS/vsrc/id.v:50.15-50.18" *)
  wire [4:0] op2;
  (* src = "/home/groot/openMIPS/vsrc/id.v:52.15-52.18" *)
  wire [5:0] op3;
  (* src = "/home/groot/openMIPS/vsrc/id.v:54.15-54.18" *)
  wire [4:0] op4;
  (* src = "/home/groot/openMIPS/vsrc/id.v:13.70-13.74" *)
  input [31:0] pc_i;
  wire [31:0] pc_i;
  (* src = "/home/groot/openMIPS/vsrc/id.v:63.64-63.73" *)
  wire [31:0] pc_plus_4;
  (* src = "/home/groot/openMIPS/vsrc/id.v:64.64-64.73" *)
  wire [31:0] pc_plus_8;
  (* src = "/home/groot/openMIPS/vsrc/id.v:67.10-67.26" *)
  wire pre_inst_is_load;
  (* src = "/home/groot/openMIPS/vsrc/id.v:27.77-27.88" *)
  output [4:0] reg1_addr_o;
  reg [4:0] reg1_addr_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:15.77-15.88" *)
  input [31:0] reg1_data_i;
  wire [31:0] reg1_data_i;
  (* src = "/home/groot/openMIPS/vsrc/id.v:31.77-31.83" *)
  output [31:0] reg1_o;
  reg [31:0] reg1_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:25.23-25.34" *)
  output reg1_read_o;
  reg reg1_read_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:28.77-28.88" *)
  output [4:0] reg2_addr_o;
  reg [4:0] reg2_addr_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:16.77-16.88" *)
  input [31:0] reg2_data_i;
  wire [31:0] reg2_data_i;
  (* src = "/home/groot/openMIPS/vsrc/id.v:32.77-32.83" *)
  output [31:0] reg2_o;
  reg [31:0] reg2_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:26.23-26.34" *)
  output reg2_read_o;
  reg reg2_read_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:12.23-12.26" *)
  input rst;
  wire rst;
  (* src = "/home/groot/openMIPS/vsrc/id.v:35.24-35.32" *)
  output stallreq;
  wire stallreq;
  (* src = "/home/groot/openMIPS/vsrc/id.v:61.9-61.13" *)
  reg text;
  (* src = "/home/groot/openMIPS/vsrc/id.v:33.77-33.81" *)
  output [4:0] wd_o;
  reg [4:0] wd_o;
  (* src = "/home/groot/openMIPS/vsrc/id.v:34.23-34.29" *)
  output wreg_o;
  reg wreg_o;
  assign _018_ = pc_plus_4 + (* src = "/home/groot/openMIPS/vsrc/id.v:418.64-418.94" *) imm_sll2_signedext;
  assign _019_ = pc_plus_4 + (* src = "/home/groot/openMIPS/vsrc/id.v:433.64-433.94" *) imm_sll2_signedext;
  assign _020_ = pc_plus_4 + (* src = "/home/groot/openMIPS/vsrc/id.v:445.64-445.94" *) imm_sll2_signedext;
  assign _021_ = pc_plus_4 + (* src = "/home/groot/openMIPS/vsrc/id.v:460.64-460.94" *) imm_sll2_signedext;
  assign _022_ = pc_plus_4 + (* src = "/home/groot/openMIPS/vsrc/id.v:600.57-600.87" *) imm_sll2_signedext;
  assign _023_ = pc_plus_4 + (* src = "/home/groot/openMIPS/vsrc/id.v:613.57-613.87" *) imm_sll2_signedext;
  assign _024_ = pc_plus_4 + (* src = "/home/groot/openMIPS/vsrc/id.v:626.57-626.87" *) imm_sll2_signedext;
  assign _025_ = pc_plus_4 + (* src = "/home/groot/openMIPS/vsrc/id.v:639.57-639.87" *) imm_sll2_signedext;
  assign _026_ = pc_i + (* src = "/home/groot/openMIPS/vsrc/id.v:69.24-69.32" *) 32'd4;
  assign _027_ = pc_i + (* src = "/home/groot/openMIPS/vsrc/id.v:70.24-70.32" *) 32'd8;
  assign _028_ = reg2_o == (* src = "/home/groot/openMIPS/vsrc/id.v:197.41-197.63" *) 32'd0;
  assign _029_ = reg1_o[31] == (* src = "/home/groot/openMIPS/vsrc/id.v:415.32-415.50" *) 1'h1;
  assign _030_ = reg1_o[31] == (* src = "/home/groot/openMIPS/vsrc/id.v:430.32-430.50" *) 1'h1;
  assign _031_ = reg1_o[31] == (* src = "/home/groot/openMIPS/vsrc/id.v:442.32-442.50" *) 1'h0;
  assign _032_ = reg1_o[31] == (* src = "/home/groot/openMIPS/vsrc/id.v:457.32-457.50" *) 1'h0;
  assign _033_ = reg1_o == (* src = "/home/groot/openMIPS/vsrc/id.v:597.25-597.41" *) reg2_o;
  assign _034_ = reg1_o[31] == (* src = "/home/groot/openMIPS/vsrc/id.v:610.24-610.42" *) 1'h0;
  assign _035_ = reg1_o[31] == (* src = "/home/groot/openMIPS/vsrc/id.v:623.25-623.43" *) 1'h1;
  assign _036_ = reg1_o == (* src = "/home/groot/openMIPS/vsrc/id.v:623.47-623.69" *) 32'd0;
  assign _037_ = inst_i[31:21] == (* src = "/home/groot/openMIPS/vsrc/id.v:750.17-750.39" *) 11'h000;
  assign _038_ = op3 == (* src = "/home/groot/openMIPS/vsrc/id.v:751.21-751.37" *) 6'h00;
  assign _039_ = op3 == (* src = "/home/groot/openMIPS/vsrc/id.v:761.26-761.42" *) 6'h02;
  assign _040_ = op3 == (* src = "/home/groot/openMIPS/vsrc/id.v:771.26-771.42" *) 6'h03;
  assign _041_ = rst == (* src = "/home/groot/openMIPS/vsrc/id.v:787.13-787.24" *) 1'h1;
  assign _042_ = rst == (* src = "/home/groot/openMIPS/vsrc/id.v:800.13-800.24" *) 1'h1;
  assign _043_ = reg1_read_o == (* src = "/home/groot/openMIPS/vsrc/id.v:803.19-803.38" *) 1'h1;
  assign _044_ = ex_wreg_i == (* src = "/home/groot/openMIPS/vsrc/id.v:803.70-803.87" *) 1'h1;
  assign _045_ = reg1_addr_o == (* src = "/home/groot/openMIPS/vsrc/id.v:803.119-803.141" *) ex_wd_i;
  assign _046_ = reg1_read_o == (* src = "/home/groot/openMIPS/vsrc/id.v:806.19-806.38" *) 1'h1;
  assign _047_ = mem_wreg_i == (* src = "/home/groot/openMIPS/vsrc/id.v:806.70-806.88" *) 1'h1;
  assign _048_ = reg1_addr_o == (* src = "/home/groot/openMIPS/vsrc/id.v:806.120-806.143" *) mem_wd_i;
  assign _049_ = reg1_read_o == (* src = "/home/groot/openMIPS/vsrc/id.v:809.18-809.37" *) 1'h1;
  assign _050_ = reg1_read_o == (* src = "/home/groot/openMIPS/vsrc/id.v:812.18-812.37" *) 1'h0;
  assign _051_ = rst == (* src = "/home/groot/openMIPS/vsrc/id.v:823.13-823.24" *) 1'h1;
  assign _052_ = reg2_read_o == (* src = "/home/groot/openMIPS/vsrc/id.v:826.19-826.38" *) 1'h1;
  assign _053_ = ex_wreg_i == (* src = "/home/groot/openMIPS/vsrc/id.v:826.70-826.87" *) 1'h1;
  assign _054_ = reg2_addr_o == (* src = "/home/groot/openMIPS/vsrc/id.v:826.119-826.141" *) ex_wd_i;
  assign _055_ = reg2_read_o == (* src = "/home/groot/openMIPS/vsrc/id.v:830.19-830.38" *) 1'h1;
  assign _056_ = mem_wreg_i == (* src = "/home/groot/openMIPS/vsrc/id.v:830.70-830.88" *) 1'h1;
  assign _057_ = reg2_addr_o == (* src = "/home/groot/openMIPS/vsrc/id.v:830.120-830.143" *) mem_wd_i;
  assign _058_ = reg2_read_o == (* src = "/home/groot/openMIPS/vsrc/id.v:834.18-834.37" *) 1'h1;
  assign _059_ = reg2_read_o == (* src = "/home/groot/openMIPS/vsrc/id.v:838.18-838.37" *) 1'h0;
  assign _060_ = rst == (* src = "/home/groot/openMIPS/vsrc/id.v:87.13-87.24" *) 1'h1;
  assign _061_ = _034_ && (* src = "/home/groot/openMIPS/vsrc/id.v:610.24-610.68" *) _072_;
  assign _062_ = _043_ && (* src = "/home/groot/openMIPS/vsrc/id.v:803.18-803.114" *) _044_;
  assign _063_ = _062_ && (* src = "/home/groot/openMIPS/vsrc/id.v:803.18-803.142" *) _045_;
  assign _064_ = _046_ && (* src = "/home/groot/openMIPS/vsrc/id.v:806.18-806.115" *) _047_;
  assign _065_ = _064_ && (* src = "/home/groot/openMIPS/vsrc/id.v:806.18-806.144" *) _048_;
  assign _066_ = _052_ && (* src = "/home/groot/openMIPS/vsrc/id.v:826.18-826.114" *) _053_;
  assign _067_ = _066_ && (* src = "/home/groot/openMIPS/vsrc/id.v:826.18-826.142" *) _054_;
  assign _068_ = _055_ && (* src = "/home/groot/openMIPS/vsrc/id.v:830.18-830.115" *) _056_;
  assign _069_ = _068_ && (* src = "/home/groot/openMIPS/vsrc/id.v:830.18-830.144" *) _057_;
  assign _070_ = _035_ || (* src = "/home/groot/openMIPS/vsrc/id.v:623.25-623.69" *) _036_;
  assign _071_ = reg2_o != (* src = "/home/groot/openMIPS/vsrc/id.v:212.41-212.63" *) 32'd0;
  assign _072_ = reg1_o != (* src = "/home/groot/openMIPS/vsrc/id.v:610.46-610.68" *) 32'd0;
  assign _073_ = reg1_o != (* src = "/home/groot/openMIPS/vsrc/id.v:636.25-636.41" *) reg2_o;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$393 ) begin end
    _006_ = is_in_delayslot_o;
    (* src = "/home/groot/openMIPS/vsrc/id.v:787.9-792.12" *)
    casez (_041_)
      /* src = "/home/groot/openMIPS/vsrc/id.v:787.13-787.24" */
      1'h1:
          _006_ = 1'h0;
      /* src = "/home/groot/openMIPS/vsrc/id.v:790.9-790.13" */
      default:
          _006_ = is_in_delayslot_i;
    endcase
  end
  always @* begin
      is_in_delayslot_o <= _006_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$393 ) begin end
    _010_ = reg1_o;
    (* src = "/home/groot/openMIPS/vsrc/id.v:800.9-817.12" *)
    casez (_042_)
      /* src = "/home/groot/openMIPS/vsrc/id.v:800.13-800.24" */
      1'h1:
          _010_ = 32'd0;
      /* src = "/home/groot/openMIPS/vsrc/id.v:803.9-803.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/id.v:803.14-817.12" *)
          casez (_063_)
            /* src = "/home/groot/openMIPS/vsrc/id.v:803.18-803.142" */
            1'h1:
                _010_ = ex_wdata_i;
            /* src = "/home/groot/openMIPS/vsrc/id.v:806.9-806.13" */
            default:
                (* src = "/home/groot/openMIPS/vsrc/id.v:806.14-817.12" *)
                casez (_065_)
                  /* src = "/home/groot/openMIPS/vsrc/id.v:806.18-806.144" */
                  1'h1:
                      _010_ = mem_wdata_i;
                  /* src = "/home/groot/openMIPS/vsrc/id.v:809.9-809.13" */
                  default:
                      (* src = "/home/groot/openMIPS/vsrc/id.v:809.14-817.12" *)
                      casez (_049_)
                        /* src = "/home/groot/openMIPS/vsrc/id.v:809.18-809.37" */
                        1'h1:
                            _010_ = reg1_data_i;
                        /* src = "/home/groot/openMIPS/vsrc/id.v:812.9-812.13" */
                        default:
                            (* src = "/home/groot/openMIPS/vsrc/id.v:812.14-817.12" *)
                            casez (_050_)
                              /* src = "/home/groot/openMIPS/vsrc/id.v:812.18-812.37" */
                              1'h1:
                                  _010_ = imm;
                              /* src = "/home/groot/openMIPS/vsrc/id.v:815.9-815.13" */
                              default:
                                  _010_ = 32'd0;
                            endcase
                      endcase
                endcase
          endcase
    endcase
  end
  always @* begin
      reg1_o <= _010_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$393 ) begin end
    _013_ = reg2_o;
    _015_ = text;
    (* src = "/home/groot/openMIPS/vsrc/id.v:823.9-844.12" *)
    casez (_051_)
      /* src = "/home/groot/openMIPS/vsrc/id.v:823.13-823.24" */
      1'h1:
          _013_ = 32'd0;
      /* src = "/home/groot/openMIPS/vsrc/id.v:826.9-826.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/id.v:826.14-844.12" *)
          casez (_067_)
            /* src = "/home/groot/openMIPS/vsrc/id.v:826.18-826.142" */
            1'h1:
              begin
                _013_ = ex_wdata_i;
                _015_ = 1'h1;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:830.9-830.13" */
            default:
                (* src = "/home/groot/openMIPS/vsrc/id.v:830.14-844.12" *)
                casez (_069_)
                  /* src = "/home/groot/openMIPS/vsrc/id.v:830.18-830.144" */
                  1'h1:
                    begin
                      _013_ = mem_wdata_i;
                      _015_ = 1'h0;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/id.v:834.9-834.13" */
                  default:
                      (* src = "/home/groot/openMIPS/vsrc/id.v:834.14-844.12" *)
                      casez (_058_)
                        /* src = "/home/groot/openMIPS/vsrc/id.v:834.18-834.37" */
                        1'h1:
                          begin
                            _013_ = reg2_data_i;
                            _015_ = 1'h1;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:838.9-838.13" */
                        default:
                            (* src = "/home/groot/openMIPS/vsrc/id.v:838.14-844.12" *)
                            casez (_059_)
                              /* src = "/home/groot/openMIPS/vsrc/id.v:838.18-838.37" */
                              1'h1:
                                begin
                                  _013_ = imm;
                                  _015_ = 1'h0;
                                end
                              /* src = "/home/groot/openMIPS/vsrc/id.v:842.9-842.13" */
                              default:
                                  _013_ = 32'd0;
                            endcase
                      endcase
                endcase
          endcase
    endcase
  end
  always @* begin
      reg2_o <= _013_;
      text <= _015_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$393 ) begin end
    _016_ = wd_o;
    _017_ = wreg_o;
    _000_ = aluop_o;
    _011_ = reg1_read_o;
    _014_ = reg2_read_o;
    _009_ = reg1_addr_o;
    _012_ = reg2_addr_o;
    _001_ = alusel_o;
    _002_ = branch_flag_o;
    _003_ = branch_target_address_o;
    _008_ = next_inst_in_delayslot_o;
    _007_ = link_addr_o;
    _004_ = imm;
    _005_ = instvalid;
    (* src = "/home/groot/openMIPS/vsrc/id.v:87.9-782.12" *)
    casez (_060_)
      /* src = "/home/groot/openMIPS/vsrc/id.v:87.13-87.24" */
      1'h1:
        begin
          _000_ = 8'h00;
          _001_ = 3'h0;
          _016_ = 5'h00;
          _017_ = 1'h0;
          _005_ = 1'h0;
          _011_ = 1'h0;
          _014_ = 1'h0;
          _009_ = 5'h00;
          _012_ = 5'h00;
          _004_ = 32'd0;
          _007_ = 32'd0;
          _003_ = 32'd0;
          _002_ = 1'h0;
          _008_ = 1'h0;
        end
      /* src = "/home/groot/openMIPS/vsrc/id.v:105.9-105.13" */
      default:
        begin
          _000_ = 8'h00;
          _001_ = 3'h0;
          _016_ = inst_i[15:11];
          _017_ = 1'h0;
          _005_ = 1'h1;
          _011_ = 1'h0;
          _014_ = 1'h0;
          _009_ = inst_i[25:21];
          _012_ = inst_i[20:16];
          _004_ = 32'd0;
          _007_ = 32'd0;
          _003_ = 32'd0;
          _002_ = 1'h0;
          _008_ = 1'h0;
          (* src = "/home/groot/openMIPS/vsrc/id.v:120.13-749.20" *)
          casez (op)
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h00:
                (* src = "/home/groot/openMIPS/vsrc/id.v:122.21-342.28" *)
                casez (op2)
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  5'h00:
                      (* src = "/home/groot/openMIPS/vsrc/id.v:124.29-338.36" *)
                      casez (op3)
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h25:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h25;
                            _001_ = 3'h1;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h24:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h24;
                            _001_ = 3'h1;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h26:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h26;
                            _001_ = 3'h1;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h27:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h27;
                            _001_ = 3'h1;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h04:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h7c;
                            _001_ = 3'h2;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h06:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h02;
                            _001_ = 3'h2;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h07:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h03;
                            _001_ = 3'h2;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h0f:
                          begin
                            _017_ = 1'h1;
                            _001_ = 3'h0;
                            _000_ = 8'h00;
                            _011_ = 1'h0;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h0a:
                          begin
                            _000_ = 8'h0a;
                            _001_ = 3'h3;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                            (* src = "/home/groot/openMIPS/vsrc/id.v:197.37-202.40" *)
                            casez (_028_)
                              /* src = "/home/groot/openMIPS/vsrc/id.v:197.41-197.63" */
                              1'h1:
                                  _017_ = 1'h1;
                              /* src = "/home/groot/openMIPS/vsrc/id.v:200.37-200.41" */
                              default:
                                  _017_ = 1'h0;
                            endcase
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h0b:
                          begin
                            _000_ = 8'h0b;
                            _001_ = 3'h3;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                            (* src = "/home/groot/openMIPS/vsrc/id.v:212.37-217.40" *)
                            casez (_071_)
                              /* src = "/home/groot/openMIPS/vsrc/id.v:212.41-212.63" */
                              1'h1:
                                  _017_ = 1'h1;
                              /* src = "/home/groot/openMIPS/vsrc/id.v:215.37-215.41" */
                              default:
                                  _017_ = 1'h0;
                            endcase
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h10:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h10;
                            _001_ = 3'h3;
                            _011_ = 1'h0;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h12:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h12;
                            _001_ = 3'h3;
                            _011_ = 1'h0;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h11:
                          begin
                            _017_ = 1'h0;
                            _000_ = 8'h11;
                            _011_ = 1'h1;
                            _014_ = 1'h0;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h13:
                          begin
                            _017_ = 1'h0;
                            _000_ = 8'h13;
                            _011_ = 1'h1;
                            _014_ = 1'h0;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h20:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h20;
                            _001_ = 3'h4;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h21:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h21;
                            _001_ = 3'h4;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h22:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h22;
                            _001_ = 3'h4;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h23:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h23;
                            _001_ = 3'h4;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h2a:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h2a;
                            _001_ = 3'h4;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h2b:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h2b;
                            _001_ = 3'h4;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h18:
                          begin
                            _017_ = 1'h0;
                            _000_ = 8'h18;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h19:
                          begin
                            _017_ = 1'h0;
                            _000_ = 8'h19;
                            _011_ = 1'h1;
                            _014_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h08:
                          begin
                            _017_ = 1'h0;
                            _000_ = 8'h08;
                            _001_ = 3'h6;
                            _011_ = 1'h1;
                            _014_ = 1'h0;
                            _007_ = 32'd0;
                            _003_ = reg1_o;
                            _002_ = 1'h1;
                            _008_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        6'h09:
                          begin
                            _017_ = 1'h1;
                            _000_ = 8'h09;
                            _001_ = 3'h6;
                            _011_ = 1'h1;
                            _014_ = 1'h0;
                            _007_ = pc_plus_8;
                            _003_ = reg1_o;
                            _002_ = 1'h1;
                            _008_ = 1'h1;
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                        default:
                            /* empty */;
                      endcase
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  default:
                      /* empty */;
                endcase
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h1c:
                (* src = "/home/groot/openMIPS/vsrc/id.v:345.21-405.28" *)
                casez (op3)
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  6'h20:
                    begin
                      _017_ = 1'h1;
                      _001_ = 3'h4;
                      _000_ = 8'hb0;
                      _011_ = 1'h1;
                      _014_ = 1'h0;
                      _005_ = 1'h0;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  6'h21:
                    begin
                      _017_ = 1'h1;
                      _001_ = 3'h4;
                      _000_ = 8'hb1;
                      _011_ = 1'h1;
                      _014_ = 1'h0;
                      _005_ = 1'h0;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  6'h02:
                    begin
                      _017_ = 1'h1;
                      _001_ = 3'h5;
                      _000_ = 8'ha9;
                      _011_ = 1'h1;
                      _014_ = 1'h1;
                      _005_ = 1'h0;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  6'h00:
                    begin
                      _017_ = 1'h0;
                      _001_ = 3'h5;
                      _000_ = 8'ha6;
                      _011_ = 1'h1;
                      _014_ = 1'h1;
                      _005_ = 1'h0;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  6'h01:
                    begin
                      _017_ = 1'h0;
                      _001_ = 3'h5;
                      _000_ = 8'ha8;
                      _011_ = 1'h1;
                      _014_ = 1'h1;
                      _005_ = 1'h0;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  6'h04:
                    begin
                      _017_ = 1'h0;
                      _001_ = 3'h5;
                      _000_ = 8'haa;
                      _011_ = 1'h1;
                      _014_ = 1'h1;
                      _005_ = 1'h0;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  6'h05:
                    begin
                      _017_ = 1'h0;
                      _001_ = 3'h5;
                      _000_ = 8'hab;
                      _011_ = 1'h1;
                      _014_ = 1'h1;
                      _005_ = 1'h0;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  default:
                      /* empty */;
                endcase
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h01:
                (* src = "/home/groot/openMIPS/vsrc/id.v:408.21-466.28" *)
                casez (op4)
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  5'h00:
                    begin
                      _017_ = 1'h0;
                      _000_ = 8'h40;
                      _001_ = 3'h6;
                      _011_ = 1'h1;
                      _014_ = 1'h0;
                      _005_ = 1'h0;
                      (* src = "/home/groot/openMIPS/vsrc/id.v:415.29-419.32" *)
                      casez (_029_)
                        /* src = "/home/groot/openMIPS/vsrc/id.v:415.32-415.50" */
                        1'h1:
                          begin
                            _002_ = 1'h1;
                            _008_ = 1'h1;
                            _003_ = _018_;
                          end
                        default:
                            /* empty */;
                      endcase
                    end
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  5'h10:
                    begin
                      _017_ = 1'h1;
                      _000_ = 8'h4a;
                      _001_ = 3'h6;
                      _011_ = 1'h1;
                      _014_ = 1'h0;
                      _007_ = pc_plus_8;
                      _016_ = 5'h1f;
                      (* src = "/home/groot/openMIPS/vsrc/id.v:430.29-434.32" *)
                      casez (_030_)
                        /* src = "/home/groot/openMIPS/vsrc/id.v:430.32-430.50" */
                        1'h1:
                          begin
                            _002_ = 1'h1;
                            _008_ = 1'h1;
                            _003_ = _019_;
                          end
                        default:
                            /* empty */;
                      endcase
                    end
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  5'h01:
                    begin
                      _017_ = 1'h0;
                      _000_ = 8'h41;
                      _001_ = 3'h6;
                      _011_ = 1'h1;
                      _014_ = 1'h0;
                      _005_ = 1'h0;
                      (* src = "/home/groot/openMIPS/vsrc/id.v:442.29-446.32" *)
                      casez (_031_)
                        /* src = "/home/groot/openMIPS/vsrc/id.v:442.32-442.50" */
                        1'h1:
                          begin
                            _002_ = 1'h1;
                            _008_ = 1'h1;
                            _003_ = _020_;
                          end
                        default:
                            /* empty */;
                      endcase
                    end
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  5'h11:
                    begin
                      _017_ = 1'h1;
                      _000_ = 8'h4b;
                      _001_ = 3'h6;
                      _011_ = 1'h1;
                      _014_ = 1'h0;
                      _007_ = pc_plus_8;
                      _016_ = 5'h1f;
                      (* src = "/home/groot/openMIPS/vsrc/id.v:457.29-461.32" *)
                      casez (_032_)
                        /* src = "/home/groot/openMIPS/vsrc/id.v:457.32-457.50" */
                        1'h1:
                          begin
                            _002_ = 1'h1;
                            _008_ = 1'h1;
                            _003_ = _021_;
                          end
                        default:
                            /* empty */;
                      endcase
                    end
                  /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
                  default:
                      /* empty */;
                endcase
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h0d:
              begin
                _017_ = 1'h1;
                _001_ = 3'h1;
                _000_ = 8'h25;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _004_ = { 16'h0000, inst_i[15:0] };
                _016_ = inst_i[20:16];
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h0c:
              begin
                _017_ = 1'h1;
                _001_ = 3'h1;
                _000_ = 8'h24;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _004_ = { 16'h0000, inst_i[15:0] };
                _016_ = inst_i[20:16];
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h0e:
              begin
                _017_ = 1'h1;
                _001_ = 3'h1;
                _000_ = 8'h26;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _004_ = { 16'h0000, inst_i[15:0] };
                _016_ = inst_i[20:16];
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h0f:
              begin
                _017_ = 1'h1;
                _001_ = 3'h1;
                _000_ = 8'h25;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _004_ = { inst_i[15:0], 16'h0000 };
                _016_ = inst_i[20:16];
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h33:
              begin
                _017_ = 1'h1;
                _001_ = 3'h0;
                _000_ = 8'h00;
                _011_ = 1'h0;
                _014_ = 1'h0;
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h08:
              begin
                _017_ = 1'h1;
                _001_ = 3'h4;
                _000_ = 8'h20;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _004_ = { inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15:0] };
                _016_ = inst_i[20:16];
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h09:
              begin
                _017_ = 1'h1;
                _001_ = 3'h4;
                _000_ = 8'h21;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _004_ = { inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15:0] };
                _016_ = inst_i[20:16];
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h0a:
              begin
                _017_ = 1'h1;
                _001_ = 3'h4;
                _000_ = 8'h2a;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _004_ = { inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15:0] };
                _016_ = inst_i[20:16];
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h0b:
              begin
                _017_ = 1'h1;
                _001_ = 3'h4;
                _000_ = 8'h2b;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _004_ = { inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15:0] };
                _016_ = inst_i[20:16];
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h02:
              begin
                _017_ = 1'h0;
                _000_ = 8'h4f;
                _001_ = 3'h6;
                _011_ = 1'h0;
                _014_ = 1'h0;
                _002_ = 1'h1;
                _007_ = 32'd0;
                _008_ = 1'h1;
                _003_ = { pc_plus_4[31:28], inst_i[25:0], 2'h0 };
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h03:
              begin
                _017_ = 1'h1;
                _000_ = 8'h50;
                _001_ = 3'h6;
                _011_ = 1'h0;
                _014_ = 1'h0;
                _016_ = 5'h1f;
                _002_ = 1'h1;
                _007_ = pc_plus_8;
                _008_ = 1'h1;
                _003_ = { pc_plus_4[31:28], inst_i[25:0], 2'h0 };
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h04:
              begin
                _017_ = 1'h0;
                _000_ = 8'h51;
                _001_ = 3'h6;
                _011_ = 1'h1;
                _014_ = 1'h1;
                _005_ = 1'h0;
                (* src = "/home/groot/openMIPS/vsrc/id.v:597.21-601.24" *)
                casez (_033_)
                  /* src = "/home/groot/openMIPS/vsrc/id.v:597.25-597.41" */
                  1'h1:
                    begin
                      _002_ = 1'h1;
                      _008_ = 1'h1;
                      _003_ = _022_;
                    end
                  default:
                      /* empty */;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h07:
              begin
                _017_ = 1'h0;
                _000_ = 8'h51;
                _001_ = 3'h6;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _005_ = 1'h0;
                (* src = "/home/groot/openMIPS/vsrc/id.v:610.21-614.24" *)
                casez (_061_)
                  /* src = "/home/groot/openMIPS/vsrc/id.v:610.24-610.68" */
                  1'h1:
                    begin
                      _002_ = 1'h1;
                      _008_ = 1'h1;
                      _003_ = _023_;
                    end
                  default:
                      /* empty */;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h06:
              begin
                _017_ = 1'h0;
                _000_ = 8'h53;
                _001_ = 3'h6;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _005_ = 1'h0;
                (* src = "/home/groot/openMIPS/vsrc/id.v:623.21-627.24" *)
                casez (_070_)
                  /* src = "/home/groot/openMIPS/vsrc/id.v:623.25-623.69" */
                  1'h1:
                    begin
                      _002_ = 1'h1;
                      _008_ = 1'h1;
                      _003_ = _024_;
                    end
                  default:
                      /* empty */;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h05:
              begin
                _017_ = 1'h0;
                _000_ = 8'h53;
                _001_ = 3'h6;
                _011_ = 1'h1;
                _014_ = 1'h1;
                _005_ = 1'h0;
                (* src = "/home/groot/openMIPS/vsrc/id.v:636.21-640.24" *)
                casez (_073_)
                  /* src = "/home/groot/openMIPS/vsrc/id.v:636.25-636.41" */
                  1'h1:
                    begin
                      _002_ = 1'h1;
                      _008_ = 1'h1;
                      _003_ = _025_;
                    end
                  default:
                      /* empty */;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h20:
              begin
                _017_ = 1'h1;
                _000_ = 8'he0;
                _001_ = 3'h7;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _016_ = op4;
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h24:
              begin
                _017_ = 1'h1;
                _000_ = 8'he4;
                _001_ = 3'h7;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _016_ = op4;
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h21:
              begin
                _017_ = 1'h1;
                _000_ = 8'he1;
                _001_ = 3'h7;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _016_ = op4;
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h25:
              begin
                _017_ = 1'h1;
                _000_ = 8'he5;
                _001_ = 3'h7;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _016_ = op4;
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h23:
              begin
                _017_ = 1'h1;
                _000_ = 8'he3;
                _001_ = 3'h7;
                _011_ = 1'h1;
                _014_ = 1'h0;
                _016_ = op4;
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h22:
              begin
                _017_ = 1'h1;
                _000_ = 8'he2;
                _001_ = 3'h7;
                _011_ = 1'h1;
                _014_ = 1'h1;
                _016_ = op4;
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h26:
              begin
                _017_ = 1'h1;
                _000_ = 8'he6;
                _001_ = 3'h7;
                _011_ = 1'h1;
                _014_ = 1'h1;
                _016_ = op4;
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h28:
              begin
                _017_ = 1'h0;
                _000_ = 8'he8;
                _001_ = 3'h7;
                _011_ = 1'h1;
                _014_ = 1'h1;
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h29:
              begin
                _017_ = 1'h0;
                _000_ = 8'he9;
                _001_ = 3'h7;
                _011_ = 1'h1;
                _014_ = 1'h1;
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h2b:
              begin
                _017_ = 1'h0;
                _000_ = 8'heb;
                _001_ = 3'h7;
                _011_ = 1'h1;
                _014_ = 1'h1;
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h2a:
              begin
                _017_ = 1'h0;
                _000_ = 8'hea;
                _001_ = 3'h7;
                _011_ = 1'h1;
                _014_ = 1'h1;
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            6'h2e:
              begin
                _017_ = 1'h0;
                _000_ = 8'hee;
                _001_ = 3'h7;
                _011_ = 1'h1;
                _014_ = 1'h1;
                _005_ = 1'h0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id.v:0.0-0.0" */
            default:
                /* empty */;
          endcase
          (* src = "/home/groot/openMIPS/vsrc/id.v:750.13-781.16" *)
          casez (_037_)
            /* src = "/home/groot/openMIPS/vsrc/id.v:750.17-750.39" */
            1'h1:
                (* src = "/home/groot/openMIPS/vsrc/id.v:751.17-780.20" *)
                casez (_038_)
                  /* src = "/home/groot/openMIPS/vsrc/id.v:751.21-751.37" */
                  1'h1:
                    begin
                      _017_ = 1'h1;
                      _001_ = 3'h2;
                      _000_ = 8'h7c;
                      _011_ = 1'h0;
                      _014_ = 1'h1;
                      _004_[4:0] = inst_i[10:6];
                      _016_ = inst_i[15:11];
                      _005_ = 1'h0;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/id.v:761.17-761.21" */
                  default:
                      (* src = "/home/groot/openMIPS/vsrc/id.v:761.22-780.20" *)
                      casez (_039_)
                        /* src = "/home/groot/openMIPS/vsrc/id.v:761.26-761.42" */
                        1'h1:
                          begin
                            _017_ = 1'h1;
                            _001_ = 3'h2;
                            _000_ = 8'h02;
                            _011_ = 1'h0;
                            _014_ = 1'h1;
                            _004_[4:0] = inst_i[10:6];
                            _016_ = inst_i[15:11];
                            _005_ = 1'h0;
                          end
                        /* src = "/home/groot/openMIPS/vsrc/id.v:771.17-771.21" */
                        default:
                            (* src = "/home/groot/openMIPS/vsrc/id.v:771.22-780.20" *)
                            casez (_040_)
                              /* src = "/home/groot/openMIPS/vsrc/id.v:771.26-771.42" */
                              1'h1:
                                begin
                                  _017_ = 1'h1;
                                  _001_ = 3'h2;
                                  _000_ = 8'h03;
                                  _011_ = 1'h0;
                                  _014_ = 1'h1;
                                  _004_[4:0] = inst_i[10:6];
                                  _016_ = inst_i[15:11];
                                  _005_ = 1'h0;
                                end
                              default:
                                  /* empty */;
                            endcase
                      endcase
                endcase
            default:
                /* empty */;
          endcase
        end
    endcase
  end
  always @* begin
      wd_o <= _016_;
      wreg_o <= _017_;
      aluop_o <= _000_;
      reg1_read_o <= _011_;
      reg2_read_o <= _014_;
      reg1_addr_o <= _009_;
      reg2_addr_o <= _012_;
      alusel_o <= _001_;
      branch_flag_o <= _002_;
      branch_target_address_o <= _003_;
      next_inst_in_delayslot_o <= _008_;
      link_addr_o <= _007_;
      imm <= _004_;
      instvalid <= _005_;
  end
  assign op = inst_i[31:26];
  assign op2 = inst_i[10:6];
  assign op3 = inst_i[5:0];
  assign op4 = inst_i[20:16];
  assign pc_plus_4 = _026_;
  assign pc_plus_8 = _027_;
  assign imm_sll2_signedext = { inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15], inst_i[15:0], 2'h0 };
  assign stallreq = 1'h0;
  assign inst_o = inst_i;
endmodule

(* src = "/home/groot/openMIPS/vsrc/id_ex.v:12.1-72.10" *)
module id_ex(clk, rst, id_aluop, id_alusel, id_reg1, id_reg2, id_wd, id_wreg, stall, id_is_in_delayslot, id_link_address, next_inst_in_delayslot_i, id_inst, ex_aluop, ex_alusel, ex_reg1, ex_reg2, ex_wd, ex_wreg, ex_is_in_delayslot, ex_link_address
, is_in_delayslot_o, ex_inst);
  reg \$auto$verilog_backend.cc:2083:dump_module$394  = 0;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:36.5-71.8" *)
  reg [7:0] _00_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:36.5-71.8" *)
  reg [2:0] _01_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:36.5-71.8" *)
  reg [31:0] _02_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:36.5-71.8" *)
  reg _03_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:36.5-71.8" *)
  reg [31:0] _04_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:36.5-71.8" *)
  reg [31:0] _05_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:36.5-71.8" *)
  reg [31:0] _06_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:36.5-71.8" *)
  reg [4:0] _07_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:36.5-71.8" *)
  reg _08_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:36.5-71.8" *)
  reg _09_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:38.13-38.24" *)
  wire _10_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:50.18-50.34" *)
  wire _11_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:50.70-50.86" *)
  wire _12_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:59.18-59.34" *)
  wire _13_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:50.18-50.86" *)
  wire _14_;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:12.26-12.29" *)
  input clk;
  wire clk;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:25.86-25.94" *)
  output [7:0] ex_aluop;
  reg [7:0] ex_aluop;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:26.87-26.96" *)
  output [2:0] ex_alusel;
  reg [2:0] ex_alusel;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:34.80-34.87" *)
  output [31:0] ex_inst;
  reg [31:0] ex_inst;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:31.26-31.44" *)
  output ex_is_in_delayslot;
  reg ex_is_in_delayslot;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:32.80-32.95" *)
  output [31:0] ex_link_address;
  reg [31:0] ex_link_address;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:27.80-27.87" *)
  output [31:0] ex_reg1;
  reg [31:0] ex_reg1;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:28.80-28.87" *)
  output [31:0] ex_reg2;
  reg [31:0] ex_reg2;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:29.80-29.85" *)
  output [4:0] ex_wd;
  reg [4:0] ex_wd;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:30.26-30.33" *)
  output ex_wreg;
  reg ex_wreg;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:14.86-14.94" *)
  input [7:0] id_aluop;
  wire [7:0] id_aluop;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:15.88-15.97" *)
  input [2:0] id_alusel;
  wire [2:0] id_alusel;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:24.80-24.87" *)
  input [31:0] id_inst;
  wire [31:0] id_inst;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:21.26-21.44" *)
  input id_is_in_delayslot;
  wire id_is_in_delayslot;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:22.80-22.95" *)
  input [31:0] id_link_address;
  wire [31:0] id_link_address;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:16.80-16.87" *)
  input [31:0] id_reg1;
  wire [31:0] id_reg1;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:17.80-17.87" *)
  input [31:0] id_reg2;
  wire [31:0] id_reg2;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:18.80-18.85" *)
  input [4:0] id_wd;
  wire [4:0] id_wd;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:19.26-19.33" *)
  input id_wreg;
  wire id_wreg;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:33.26-33.43" *)
  output is_in_delayslot_o;
  reg is_in_delayslot_o;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:23.26-23.50" *)
  input next_inst_in_delayslot_i;
  wire next_inst_in_delayslot_i;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:13.26-13.29" *)
  input rst;
  wire rst;
  (* src = "/home/groot/openMIPS/vsrc/id_ex.v:20.31-20.36" *)
  input [5:0] stall;
  wire [5:0] stall;
  assign _10_ = rst == (* src = "/home/groot/openMIPS/vsrc/id_ex.v:38.13-38.24" *) 1'h1;
  assign _11_ = stall[2] == (* src = "/home/groot/openMIPS/vsrc/id_ex.v:50.18-50.34" *) 1'h1;
  assign _12_ = stall[3] == (* src = "/home/groot/openMIPS/vsrc/id_ex.v:50.70-50.86" *) 1'h0;
  assign _13_ = stall[2] == (* src = "/home/groot/openMIPS/vsrc/id_ex.v:59.18-59.34" *) 1'h0;
  assign _14_ = _11_ && (* src = "/home/groot/openMIPS/vsrc/id_ex.v:50.18-50.86" *) _12_;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$394 ) begin end
    _07_ = ex_wd;
    _08_ = ex_wreg;
    _00_ = ex_aluop;
    _06_ = ex_reg2;
    _09_ = is_in_delayslot_o;
    _01_ = ex_alusel;
    _05_ = ex_reg1;
    _03_ = ex_is_in_delayslot;
    _04_ = ex_link_address;
    _02_ = ex_inst;
    (* src = "/home/groot/openMIPS/vsrc/id_ex.v:38.9-70.12" *)
    casez (_10_)
      /* src = "/home/groot/openMIPS/vsrc/id_ex.v:38.13-38.24" */
      1'h1:
        begin
          _00_ = 8'h00;
          _01_ = 3'h0;
          _05_ = 32'd0;
          _06_ = 32'd0;
          _07_ = 5'h00;
          _08_ = 1'h0;
          _03_ = 1'h0;
          _04_ = 32'd0;
          _09_ = 1'h0;
          _02_ = 32'd0;
        end
      /* src = "/home/groot/openMIPS/vsrc/id_ex.v:50.9-50.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/id_ex.v:50.14-70.12" *)
          casez (_14_)
            /* src = "/home/groot/openMIPS/vsrc/id_ex.v:50.18-50.86" */
            1'h1:
              begin
                _00_ = 8'h00;
                _01_ = 3'h0;
                _05_ = 32'd0;
                _06_ = 32'd0;
                _07_ = 5'h00;
                _08_ = 1'h0;
                _02_ = 32'd0;
              end
            /* src = "/home/groot/openMIPS/vsrc/id_ex.v:59.9-59.13" */
            default:
                (* src = "/home/groot/openMIPS/vsrc/id_ex.v:59.14-70.12" *)
                casez (_13_)
                  /* src = "/home/groot/openMIPS/vsrc/id_ex.v:59.18-59.34" */
                  1'h1:
                    begin
                      _00_ = id_aluop;
                      _01_ = id_alusel;
                      _05_ = id_reg1;
                      _06_ = id_reg2;
                      _07_ = id_wd;
                      _08_ = id_wreg;
                      _03_ = id_is_in_delayslot;
                      _04_ = id_link_address;
                      _09_ = next_inst_in_delayslot_i;
                      _02_ = id_inst;
                    end
                  default:
                      /* empty */;
                endcase
          endcase
    endcase
  end
  always @(posedge clk) begin
      ex_wd <= _07_;
      ex_wreg <= _08_;
      ex_aluop <= _00_;
      ex_reg2 <= _06_;
      is_in_delayslot_o <= _09_;
      ex_alusel <= _01_;
      ex_reg1 <= _05_;
      ex_is_in_delayslot <= _03_;
      ex_link_address <= _04_;
      ex_inst <= _02_;
  end
endmodule

(* src = "/home/groot/openMIPS/vsrc/if_id.v:12.1-34.10" *)
module if_id(clk, rst, if_pc, if_inst, stall, id_pc, id_inst);
  reg \$auto$verilog_backend.cc:2083:dump_module$395  = 0;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:20.5-33.8" *)
  reg [31:0] _00_;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:20.5-33.8" *)
  reg [31:0] _01_;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:21.13-21.24" *)
  wire _02_;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:25.18-25.34" *)
  wire _03_;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:25.70-25.86" *)
  wire _04_;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:29.18-29.34" *)
  wire _05_;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:25.18-25.86" *)
  wire _06_;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:12.26-12.29" *)
  input clk;
  wire clk;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:18.73-18.80" *)
  output [31:0] id_inst;
  reg [31:0] id_inst;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:17.73-17.78" *)
  output [31:0] id_pc;
  reg [31:0] id_pc;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:15.73-15.80" *)
  input [31:0] if_inst;
  wire [31:0] if_inst;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:14.73-14.78" *)
  input [31:0] if_pc;
  wire [31:0] if_pc;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:13.26-13.29" *)
  input rst;
  wire rst;
  (* src = "/home/groot/openMIPS/vsrc/if_id.v:16.31-16.36" *)
  input [5:0] stall;
  wire [5:0] stall;
  assign _02_ = rst == (* src = "/home/groot/openMIPS/vsrc/if_id.v:21.13-21.24" *) 1'h1;
  assign _03_ = stall[1] == (* src = "/home/groot/openMIPS/vsrc/if_id.v:25.18-25.34" *) 1'h1;
  assign _04_ = stall[2] == (* src = "/home/groot/openMIPS/vsrc/if_id.v:25.70-25.86" *) 1'h0;
  assign _05_ = stall[1] == (* src = "/home/groot/openMIPS/vsrc/if_id.v:29.18-29.34" *) 1'h0;
  assign _06_ = _03_ && (* src = "/home/groot/openMIPS/vsrc/if_id.v:25.18-25.86" *) _04_;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$395 ) begin end
    _00_ = id_inst;
    _01_ = id_pc;
    (* src = "/home/groot/openMIPS/vsrc/if_id.v:21.9-32.12" *)
    casez (_02_)
      /* src = "/home/groot/openMIPS/vsrc/if_id.v:21.13-21.24" */
      1'h1:
        begin
          _01_ = 32'd0;
          _00_ = 32'd0;
        end
      /* src = "/home/groot/openMIPS/vsrc/if_id.v:25.9-25.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/if_id.v:25.14-32.12" *)
          casez (_06_)
            /* src = "/home/groot/openMIPS/vsrc/if_id.v:25.18-25.86" */
            1'h1:
              begin
                _01_ = 32'd0;
                _00_ = 32'd0;
              end
            /* src = "/home/groot/openMIPS/vsrc/if_id.v:29.9-29.13" */
            default:
                (* src = "/home/groot/openMIPS/vsrc/if_id.v:29.14-32.12" *)
                casez (_05_)
                  /* src = "/home/groot/openMIPS/vsrc/if_id.v:29.18-29.34" */
                  1'h1:
                    begin
                      _00_ = if_inst;
                      _01_ = if_pc;
                    end
                  default:
                      /* empty */;
                endcase
          endcase
    endcase
  end
  always @(posedge clk) begin
      id_inst <= _00_;
      id_pc <= _01_;
  end
endmodule

(* src = "/home/groot/openMIPS/vsrc/inst_rom.v:13.1-37.10" *)
module inst_rom(ce, addr, inst);
  reg \$auto$verilog_backend.cc:2083:dump_module$396  = 0;
  (* src = "/home/groot/openMIPS/vsrc/inst_rom.v:24.5-36.8" *)
  reg [31:0] _0_;
  (* src = "/home/groot/openMIPS/vsrc/inst_rom.v:25.13-25.23" *)
  wire _1_;
  (* src = "/home/groot/openMIPS/vsrc/inst_rom.v:34.21-34.29" *)
  wire [31:0] _2_;
  (* src = "/home/groot/openMIPS/vsrc/inst_rom.v:14.76-14.80" *)
  input [31:0] addr;
  wire [31:0] addr;
  (* src = "/home/groot/openMIPS/vsrc/inst_rom.v:13.29-13.31" *)
  input ce;
  wire ce;
  (* src = "/home/groot/openMIPS/vsrc/inst_rom.v:15.76-15.80" *)
  output [31:0] inst;
  reg [31:0] inst;
  (* src = "/home/groot/openMIPS/vsrc/inst_rom.v:18.56-18.64" *)
  reg [31:0] inst_mem [131070:0];
  initial begin
    inst_mem[0] = 32'd872673023;
    inst_mem[1] = 32'd2684551171;
    inst_mem[2] = 32'd203266;
    inst_mem[3] = 32'd2684551170;
    inst_mem[4] = 32'd872664285;
    inst_mem[5] = 32'd2684551169;
    inst_mem[6] = 32'd203266;
    inst_mem[7] = 32'd2684551168;
    inst_mem[8] = 32'd2147549187;
    inst_mem[9] = 32'd2415984642;
    inst_mem[10] = 32'd0;
    inst_mem[11] = 32'd872655547;
    inst_mem[12] = 32'd2751660036;
    inst_mem[13] = 32'd2483093508;
    inst_mem[14] = 32'd2214658052;
    inst_mem[15] = 32'd872646809;
    inst_mem[16] = 32'd2751660038;
    inst_mem[17] = 32'd2214658054;
    inst_mem[18] = 32'd2483093510;
    inst_mem[19] = 32'd872629333;
    inst_mem[20] = 32'd203776;
    inst_mem[21] = 32'd878929527;
    inst_mem[22] = 32'd2885877768;
    inst_mem[23] = 32'd2348875784;
    inst_mem[24] = 32'd0;
    inst_mem[25] = 32'd2348875776;
    inst_mem[26] = 32'd2348875780;
    inst_mem[27] = 32'd134217755;
    inst_mem[28] = 32'd0;
    inst_mem[29] = 32'd0;
    inst_mem[30] = 32'd0;
    inst_mem[31] = 32'd0;
    inst_mem[32] = 32'd10;
    inst_mem[33] = 32'd0;
    inst_mem[34] = 32'd0;
    inst_mem[35] = 32'd0;
    inst_mem[36] = 32'd0;
    inst_mem[37] = 32'd0;
    inst_mem[38] = 32'd8193;
    inst_mem[39] = 32'd16842753;
    inst_mem[40] = 32'd0;
    inst_mem[41] = 32'd0;
    inst_mem[42] = 32'd1;
    inst_mem[43] = 32'd0;
  end
  assign _2_ = inst_mem[addr[18:2]];
  assign _1_ = ce == (* src = "/home/groot/openMIPS/vsrc/inst_rom.v:25.13-25.23" *) 1'h0;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$396 ) begin end
  end
  always @* begin
  end
  initial begin
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$396 ) begin end
    _0_ = inst;
    (* src = "/home/groot/openMIPS/vsrc/inst_rom.v:25.9-35.12" *)
    casez (_1_)
      /* src = "/home/groot/openMIPS/vsrc/inst_rom.v:25.13-25.23" */
      1'h1:
          _0_ = 32'd0;
      /* src = "/home/groot/openMIPS/vsrc/inst_rom.v:28.9-28.13" */
      default:
          _0_ = _2_;
    endcase
  end
  always @* begin
      inst <= _0_;
  end
endmodule

(* src = "/home/groot/openMIPS/vsrc/mem.v:12.1-319.10" *)
module mem(rst, wd_i, wreg_i, wdata_i, wd_o, wreg_o, wdata_o, whilo_i, hi_i, lo_i, whilo_o, hi_o, lo_o, aluop_i, mem_addr_i, reg2_i, mem_data_i, mem_addr_o, mem_we_o, mem_sel_o, mem_data_o
, mem_ce_o);
  reg \$auto$verilog_backend.cc:2083:dump_module$397  = 0;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:41.5-317.8" *)
  reg [31:0] _00_;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:41.5-317.8" *)
  reg [31:0] _01_;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:41.5-317.8" *)
  reg [31:0] _02_;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:41.5-317.8" *)
  reg _03_;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:41.5-317.8" *)
  reg [31:0] _04_;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:41.5-317.8" *)
  reg [3:0] _05_;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:41.5-317.8" *)
  reg _06_;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:41.5-317.8" *)
  reg [4:0] _07_;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:41.5-317.8" *)
  reg [31:0] _08_;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:41.5-317.8" *)
  reg _09_;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:41.5-317.8" *)
  reg _10_;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:42.13-42.24" *)
  wire _11_;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:25.84-25.91" *)
  input [7:0] aluop_i;
  wire [7:0] aluop_i;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:20.78-20.82" *)
  input [31:0] hi_i;
  wire [31:0] hi_i;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:23.78-23.82" *)
  output [31:0] hi_o;
  reg [31:0] hi_o;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:21.78-21.82" *)
  input [31:0] lo_i;
  wire [31:0] lo_i;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:24.78-24.82" *)
  output [31:0] lo_o;
  reg [31:0] lo_o;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:26.78-26.88" *)
  input [31:0] mem_addr_i;
  wire [31:0] mem_addr_i;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:29.78-29.88" *)
  output [31:0] mem_addr_o;
  reg [31:0] mem_addr_o;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:33.24-33.32" *)
  output mem_ce_o;
  reg mem_ce_o;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:28.78-28.88" *)
  input [31:0] mem_data_i;
  wire [31:0] mem_data_i;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:32.78-32.88" *)
  output [31:0] mem_data_o;
  reg [31:0] mem_data_o;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:31.29-31.38" *)
  output [3:0] mem_sel_o;
  reg [3:0] mem_sel_o;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:30.24-30.32" *)
  output mem_we_o;
  reg mem_we_o;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:27.78-27.84" *)
  input [31:0] reg2_i;
  wire [31:0] reg2_i;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:12.24-12.27" *)
  input rst;
  wire rst;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:13.78-13.82" *)
  input [4:0] wd_i;
  wire [4:0] wd_i;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:16.78-16.82" *)
  output [4:0] wd_o;
  reg [4:0] wd_o;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:15.78-15.85" *)
  input [31:0] wdata_i;
  wire [31:0] wdata_i;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:18.78-18.85" *)
  output [31:0] wdata_o;
  reg [31:0] wdata_o;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:19.24-19.31" *)
  input whilo_i;
  wire whilo_i;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:22.24-22.31" *)
  output whilo_o;
  reg whilo_o;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:14.24-14.30" *)
  input wreg_i;
  wire wreg_i;
  (* src = "/home/groot/openMIPS/vsrc/mem.v:17.24-17.30" *)
  output wreg_o;
  reg wreg_o;
  assign _11_ = rst == (* src = "/home/groot/openMIPS/vsrc/mem.v:42.13-42.24" *) 1'h1;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$397 ) begin end
    _07_ = wd_o;
    _10_ = wreg_o;
    _08_ = wdata_o;
    _09_ = whilo_o;
    _00_ = hi_o;
    _01_ = lo_o;
    _02_ = mem_addr_o;
    _06_ = mem_we_o;
    _05_ = mem_sel_o;
    _04_ = mem_data_o;
    _03_ = mem_ce_o;
    (* src = "/home/groot/openMIPS/vsrc/mem.v:42.9-316.12" *)
    casez (_11_)
      /* src = "/home/groot/openMIPS/vsrc/mem.v:42.13-42.24" */
      1'h1:
        begin
          _07_ = 5'h00;
          _10_ = 1'h0;
          _08_ = 32'd0;
          _09_ = 1'h0;
          _00_ = 32'd0;
          _01_ = 32'd0;
          _02_ = 32'd0;
          _06_ = 1'h0;
          _05_ = 4'h0;
          _04_ = 32'd0;
          _03_ = 1'h0;
        end
      /* src = "/home/groot/openMIPS/vsrc/mem.v:55.9-55.13" */
      default:
        begin
          _07_ = wd_i;
          _10_ = wreg_i;
          _08_ = wdata_i;
          _09_ = whilo_i;
          _00_ = hi_i;
          _01_ = lo_i;
          (* src = "/home/groot/openMIPS/vsrc/mem.v:62.13-315.20" *)
          casez (aluop_i)
            /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
            8'he0:
              begin
                _02_ = mem_addr_i;
                _06_ = 1'h0;
                _03_ = 1'h1;
                (* src = "/home/groot/openMIPS/vsrc/mem.v:67.21-87.28" *)
                casez (mem_addr_i[1:0])
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h0:
                    begin
                      _08_ = { mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31:24] };
                      _05_ = 4'h8;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h1:
                    begin
                      _08_ = { mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23], mem_data_i[23:16] };
                      _05_ = 4'h4;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h2:
                    begin
                      _08_ = { mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15:8] };
                      _05_ = 4'h2;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h3:
                    begin
                      _08_ = { mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7], mem_data_i[7:0] };
                      _05_ = 4'h1;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  default:
                      _08_ = 32'd0;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
            8'he4:
              begin
                _02_ = mem_addr_i;
                _06_ = 1'h0;
                _03_ = 1'h1;
                (* src = "/home/groot/openMIPS/vsrc/mem.v:93.21-113.28" *)
                casez (mem_addr_i[1:0])
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h0:
                    begin
                      _08_ = { 24'h000000, mem_data_i[31:24] };
                      _05_ = 4'h8;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h1:
                    begin
                      _08_ = { 24'h000000, mem_data_i[23:16] };
                      _05_ = 4'h4;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h2:
                    begin
                      _08_ = { 24'h000000, mem_data_i[15:8] };
                      _05_ = 4'h2;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h3:
                    begin
                      _08_ = { 24'h000000, mem_data_i[7:0] };
                      _05_ = 4'h1;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  default:
                      _08_ = 32'd0;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
            8'he1:
              begin
                _02_ = mem_addr_i;
                _06_ = 1'h0;
                _03_ = 1'h1;
                (* src = "/home/groot/openMIPS/vsrc/mem.v:119.21-131.28" *)
                casez (mem_addr_i[1:0])
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h0:
                    begin
                      _08_ = { mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31], mem_data_i[31:16] };
                      _05_ = 4'hc;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h2:
                    begin
                      _08_ = { mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15], mem_data_i[15:0] };
                      _05_ = 4'h3;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  default:
                      _08_ = 32'd0;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
            8'he5:
              begin
                _02_ = mem_addr_i;
                _06_ = 1'h0;
                _03_ = 1'h1;
                (* src = "/home/groot/openMIPS/vsrc/mem.v:137.21-149.28" *)
                casez (mem_addr_i[1:0])
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h0:
                    begin
                      _08_ = { 16'h0000, mem_data_i[31:16] };
                      _05_ = 4'hc;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h2:
                    begin
                      _08_ = { 16'h0000, mem_data_i[15:0] };
                      _05_ = 4'h3;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  default:
                      _08_ = 32'd0;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
            8'he3:
              begin
                _02_ = mem_addr_i;
                _06_ = 1'h0;
                _03_ = 1'h1;
                _08_ = mem_data_i;
                _05_ = 4'hf;
              end
            /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
            8'he2:
              begin
                _02_ = { mem_addr_i[31:2], 2'h0 };
                _06_ = 1'h0;
                _03_ = 1'h1;
                _05_ = 4'hf;
                (* src = "/home/groot/openMIPS/vsrc/mem.v:163.21-179.28" *)
                casez (mem_addr_i[1:0])
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h0:
                      _08_ = mem_data_i;
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h1:
                      _08_ = { mem_data_i[23:0], reg2_i[7:0] };
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h2:
                      _08_ = { mem_data_i[15:0], reg2_i[15:0] };
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h3:
                      _08_ = { mem_data_i[7:0], reg2_i[23:0] };
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  default:
                      _08_ = 32'd0;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
            8'he6:
              begin
                _02_ = { mem_addr_i[31:2], 2'h0 };
                _06_ = 1'h0;
                _03_ = 1'h1;
                _05_ = 4'hf;
                (* src = "/home/groot/openMIPS/vsrc/mem.v:186.21-202.28" *)
                casez (mem_addr_i[1:0])
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h0:
                      _08_ = { reg2_i[31:8], mem_data_i[31:24] };
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h1:
                      _08_ = { reg2_i[31:16], mem_data_i[31:16] };
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h2:
                      _08_ = { reg2_i[31:24], mem_data_i[31:8] };
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h3:
                      _08_ = mem_data_i;
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  default:
                      /* empty */;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
            8'he8:
              begin
                _02_ = mem_addr_i;
                _06_ = 1'h1;
                _03_ = 1'h1;
                (* src = "/home/groot/openMIPS/vsrc/mem.v:209.21-229.28" *)
                casez (mem_addr_i[1:0])
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h0:
                    begin
                      _04_ = { reg2_i[7:0], 24'h000000 };
                      _05_ = 4'h8;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h1:
                    begin
                      _04_ = { 8'h00, reg2_i[7:0], 16'h0000 };
                      _05_ = 4'h4;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h2:
                    begin
                      _04_ = { 16'h0000, reg2_i[7:0], 8'h00 };
                      _05_ = 4'h2;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h3:
                    begin
                      _04_ = { 24'h000000, reg2_i[7:0] };
                      _05_ = 4'h1;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  default:
                      _05_ = 4'h0;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
            8'he9:
              begin
                _02_ = mem_addr_i;
                _06_ = 1'h1;
                _03_ = 1'h1;
                (* src = "/home/groot/openMIPS/vsrc/mem.v:235.21-247.28" *)
                casez (mem_addr_i[1:0])
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h0:
                    begin
                      _04_ = { reg2_i[15:0], 16'h0000 };
                      _05_ = 4'hc;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h2:
                    begin
                      _04_ = { 15'h0000, reg2_i[16:0] };
                      _05_ = 4'h3;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  default:
                      _05_ = 4'h0;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
            8'heb:
              begin
                _02_ = mem_addr_i;
                _06_ = 1'h1;
                _03_ = 1'h1;
                _04_ = reg2_i;
                _05_ = 4'hf;
              end
            /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
            8'hea:
              begin
                _02_ = mem_addr_i;
                _06_ = 1'h1;
                _03_ = 1'h1;
                (* src = "/home/groot/openMIPS/vsrc/mem.v:260.21-280.28" *)
                casez (mem_addr_i[1:0])
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h0:
                    begin
                      _05_ = 4'hf;
                      _04_ = reg2_i;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h1:
                    begin
                      _05_ = 4'h7;
                      _04_ = { 8'h00, reg2_i[31:8] };
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h2:
                    begin
                      _05_ = 4'h3;
                      _04_ = { 16'h0000, reg2_i[31:16] };
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h3:
                    begin
                      _05_ = 4'h1;
                      _04_ = { 24'h000000, reg2_i[31:24] };
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  default:
                      _05_ = 4'h0;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
            8'hee:
              begin
                _02_ = mem_addr_i;
                _06_ = 1'h1;
                _03_ = 1'h1;
                (* src = "/home/groot/openMIPS/vsrc/mem.v:286.21-306.28" *)
                casez (mem_addr_i[1:0])
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h0:
                    begin
                      _05_ = 4'h8;
                      _04_ = { reg2_i[7:0], 24'h000000 };
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h1:
                    begin
                      _05_ = 4'hc;
                      _04_ = { reg2_i[15:0], 16'h0000 };
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h2:
                    begin
                      _05_ = 4'he;
                      _04_ = { reg2_i[23:0], 8'h00 };
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  2'h3:
                    begin
                      _05_ = 4'hf;
                      _04_ = reg2_i;
                    end
                  /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
                  default:
                      _05_ = 4'h0;
                endcase
              end
            /* src = "/home/groot/openMIPS/vsrc/mem.v:0.0-0.0" */
            default:
              begin
                _02_ = 32'd0;
                _06_ = 1'h0;
                _05_ = 4'h0;
                _04_ = 32'd0;
                _03_ = 1'h0;
              end
          endcase
        end
    endcase
  end
  always @* begin
      wd_o <= _07_;
      wreg_o <= _10_;
      wdata_o <= _08_;
      whilo_o <= _09_;
      hi_o <= _00_;
      lo_o <= _01_;
      mem_addr_o <= _02_;
      mem_we_o <= _06_;
      mem_sel_o <= _05_;
      mem_data_o <= _04_;
      mem_ce_o <= _03_;
  end
endmodule

(* src = "/home/groot/openMIPS/vsrc/mem_wb.v:12.1-58.10" *)
module mem_wb(clk, rst, stall, mem_wd, mem_wreg, mem_wdata, wb_wd, wb_wreg, wb_wdata, mem_whilo, mem_hi, mem_lo, wb_whilo, wb_hi, wb_lo);
  reg \$auto$verilog_backend.cc:2083:dump_module$398  = 0;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:31.5-56.8" *)
  reg [31:0] _00_;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:31.5-56.8" *)
  reg [31:0] _01_;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:31.5-56.8" *)
  reg [4:0] _02_;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:31.5-56.8" *)
  reg [31:0] _03_;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:31.5-56.8" *)
  reg _04_;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:31.5-56.8" *)
  reg _05_;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:32.13-32.24" *)
  wire _06_;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:40.18-40.34" *)
  wire _07_;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:40.70-40.86" *)
  wire _08_;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:48.18-48.34" *)
  wire _09_;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:40.18-40.86" *)
  wire _10_;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:12.27-12.30" *)
  input clk;
  wire clk;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:23.81-23.87" *)
  input [31:0] mem_hi;
  wire [31:0] mem_hi;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:24.81-24.87" *)
  input [31:0] mem_lo;
  wire [31:0] mem_lo;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:15.81-15.87" *)
  input [4:0] mem_wd;
  wire [4:0] mem_wd;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:17.81-17.90" *)
  input [31:0] mem_wdata;
  wire [31:0] mem_wdata;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:22.27-22.36" *)
  input mem_whilo;
  wire mem_whilo;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:16.27-16.35" *)
  input mem_wreg;
  wire mem_wreg;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:13.27-13.30" *)
  input rst;
  wire rst;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:14.32-14.37" *)
  input [5:0] stall;
  wire [5:0] stall;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:27.81-27.86" *)
  output [31:0] wb_hi;
  reg [31:0] wb_hi;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:28.81-28.86" *)
  output [31:0] wb_lo;
  reg [31:0] wb_lo;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:18.81-18.86" *)
  output [4:0] wb_wd;
  reg [4:0] wb_wd;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:20.81-20.89" *)
  output [31:0] wb_wdata;
  reg [31:0] wb_wdata;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:26.27-26.35" *)
  output wb_whilo;
  reg wb_whilo;
  (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:19.27-19.34" *)
  output wb_wreg;
  reg wb_wreg;
  assign _06_ = rst == (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:32.13-32.24" *) 1'h1;
  assign _07_ = stall[4] == (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:40.18-40.34" *) 1'h1;
  assign _08_ = stall[5] == (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:40.70-40.86" *) 1'h0;
  assign _09_ = stall[4] == (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:48.18-48.34" *) 1'h0;
  assign _10_ = _07_ && (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:40.18-40.86" *) _08_;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$398 ) begin end
    _02_ = wb_wd;
    _05_ = wb_wreg;
    _03_ = wb_wdata;
    _04_ = wb_whilo;
    _00_ = wb_hi;
    _01_ = wb_lo;
    (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:32.9-55.12" *)
    casez (_06_)
      /* src = "/home/groot/openMIPS/vsrc/mem_wb.v:32.13-32.24" */
      1'h1:
        begin
          _02_ = 5'h00;
          _05_ = 1'h0;
          _03_ = 32'd0;
          _04_ = 1'h0;
          _00_ = 32'd0;
          _01_ = 32'd0;
        end
      /* src = "/home/groot/openMIPS/vsrc/mem_wb.v:40.9-40.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:40.14-55.12" *)
          casez (_10_)
            /* src = "/home/groot/openMIPS/vsrc/mem_wb.v:40.18-40.86" */
            1'h1:
              begin
                _02_ = 5'h00;
                _05_ = 1'h0;
                _03_ = 32'd0;
                _04_ = 1'h0;
                _00_ = 32'd0;
                _01_ = 32'd0;
              end
            /* src = "/home/groot/openMIPS/vsrc/mem_wb.v:48.9-48.13" */
            default:
                (* src = "/home/groot/openMIPS/vsrc/mem_wb.v:48.14-55.12" *)
                casez (_09_)
                  /* src = "/home/groot/openMIPS/vsrc/mem_wb.v:48.18-48.34" */
                  1'h1:
                    begin
                      _02_ = mem_wd;
                      _05_ = mem_wreg;
                      _03_ = mem_wdata;
                      _04_ = mem_whilo;
                      _00_ = mem_hi;
                      _01_ = mem_lo;
                    end
                  default:
                      /* empty */;
                endcase
          endcase
    endcase
  end
  always @(posedge clk) begin
      wb_wd <= _02_;
      wb_wreg <= _05_;
      wb_wdata <= _03_;
      wb_whilo <= _04_;
      wb_hi <= _00_;
      wb_lo <= _01_;
  end
endmodule

(* src = "/home/groot/openMIPS/vsrc/openmips.v:24.1-376.10" *)
module openmips(clk, rst, rom_data_i, rom_addr_o, rom_ce_o, ram_data_i, ram_addr_o, ram_data_o, ram_we_o, ram_ce_o, ram_sel_o);
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:128.64-128.85" *)
  wire [31:0] branch_target_address;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:24.29-24.32" *)
  input clk;
  wire clk;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:121.15-121.20" *)
  wire [1:0] cnt_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:123.15-123.20" *)
  wire [1:0] cnt_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:54.70-54.80" *)
  wire [7:0] ex_aluop_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:70.70-70.80" *)
  wire [7:0] ex_aluop_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:55.71-55.82" *)
  wire [2:0] ex_alusel_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:68.64-68.71" *)
  wire [31:0] ex_hi_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:60.64-60.73" *)
  wire [31:0] ex_inst_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:73.10-73.30" *)
  wire ex_is_in_delayslot_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:74.64-74.81" *)
  wire [31:0] ex_link_address_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:69.64-69.71" *)
  wire [31:0] ex_lo_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:71.64-71.77" *)
  wire [31:0] ex_mem_addr_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:56.64-56.73" *)
  wire [31:0] ex_reg1_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:57.64-57.73" *)
  wire [31:0] ex_reg2_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:72.64-72.73" *)
  wire [31:0] ex_reg2_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:59.64-59.71" *)
  wire [4:0] ex_wd_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:65.64-65.71" *)
  wire [4:0] ex_wd_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:66.64-66.74" *)
  wire [31:0] ex_wdata_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:67.10-67.20" *)
  wire ex_whilo_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:58.10-58.19" *)
  wire ex_wreg_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:64.10-64.19" *)
  wire ex_wreg_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:112.64-112.66" *)
  wire [31:0] hi;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:122.75-122.86" *)
  wire [63:0] hilo_temp_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:124.75-124.86" *)
  wire [63:0] hilo_temp_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:42.70-42.80" *)
  wire [7:0] id_aluop_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:43.71-43.82" *)
  wire [2:0] id_alusel_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:129.10-129.26" *)
  wire id_branch_flag_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:39.57-39.66" *)
  wire [31:0] id_inst_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:51.64-51.73" *)
  wire [31:0] id_inst_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:48.10-48.30" *)
  wire id_is_in_delayslot_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:49.64-49.78" *)
  wire [31:0] id_link_addr_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:50.10-50.37" *)
  wire id_next_inst_in_delayslot_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:38.57-38.64" *)
  wire [31:0] id_pc_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:44.64-44.73" *)
  wire [31:0] id_reg1_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:45.64-45.73" *)
  wire [31:0] id_reg2_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:47.64-47.71" *)
  wire [4:0] id_wd_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:46.10-46.19" *)
  wire id_wreg_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:126.10-126.27" *)
  wire is_in_delayslot_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:127.10-127.27" *)
  wire is_in_delayslot_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:113.64-113.66" *)
  wire [31:0] lo;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:83.70-83.81" *)
  wire [7:0] mem_aluop_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:81.64-81.72" *)
  wire [31:0] mem_hi_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:92.64-92.72" *)
  wire [31:0] mem_hi_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:82.64-82.72" *)
  wire [31:0] mem_lo_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:93.64-93.72" *)
  wire [31:0] mem_lo_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:84.64-84.78" *)
  wire [31:0] mem_mem_addr_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:85.64-85.74" *)
  wire [31:0] mem_reg2_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:78.64-78.72" *)
  wire [4:0] mem_wd_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:89.64-89.72" *)
  wire [4:0] mem_wd_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:79.64-79.75" *)
  wire [31:0] mem_wdata_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:90.64-90.75" *)
  wire [31:0] mem_wdata_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:80.10-80.21" *)
  wire mem_whilo_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:91.10-91.21" *)
  wire mem_whilo_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:77.10-77.20" *)
  wire mem_wreg_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:88.10-88.20" *)
  wire mem_wreg_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:37.57-37.59" *)
  wire [31:0] pc;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:30.84-30.94" *)
  output [31:0] ram_addr_o;
  wire [31:0] ram_addr_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:33.30-33.38" *)
  output ram_ce_o;
  wire ram_ce_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:29.83-29.93" *)
  input [31:0] ram_data_i;
  wire [31:0] ram_data_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:31.84-31.94" *)
  output [31:0] ram_data_o;
  wire [31:0] ram_data_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:34.35-34.44" *)
  output [3:0] ram_sel_o;
  wire [3:0] ram_sel_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:32.30-32.38" *)
  output ram_we_o;
  wire ram_we_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:108.64-108.73" *)
  wire [4:0] reg1_addr;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:106.64-106.73" *)
  wire [31:0] reg1_data;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:104.10-104.19" *)
  wire reg1_read;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:109.64-109.73" *)
  wire [4:0] reg2_addr;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:107.64-107.73" *)
  wire [31:0] reg2_data;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:105.10-105.19" *)
  wire reg2_read;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:27.84-27.94" *)
  output [31:0] rom_addr_o;
  wire [31:0] rom_addr_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:28.30-28.38" *)
  output rom_ce_o;
  wire rom_ce_o;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:26.83-26.93" *)
  input [31:0] rom_data_i;
  wire [31:0] rom_data_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:25.29-25.32" *)
  input rst;
  wire rst;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:116.15-116.20" *)
  wire [5:0] stall;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:118.10-118.26" *)
  wire stallreq_from_ex;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:117.10-117.26" *)
  wire stallreq_from_id;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:100.64-100.71" *)
  wire [31:0] wb_hi_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:101.64-101.71" *)
  wire [31:0] wb_lo_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:97.64-97.71" *)
  wire [4:0] wb_wd_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:98.64-98.74" *)
  wire [31:0] wb_wdata_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:99.10-99.20" *)
  wire wb_whilo_i;
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:96.10-96.19" *)
  wire wb_wreg_i;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:367.10-373.6" *)
  ctrl ctrl0 (
    .rst(rst),
    .stall(stall),
    .stallreq_from_ex(stallreq_from_ex),
    .stallreq_from_id(stallreq_from_id)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:240.8-274.6" *)
  ex ex0 (
    .aluop_i(ex_aluop_i),
    .aluop_o(ex_aluop_o),
    .alusel_i(ex_alusel_i),
    .cnt_i(cnt_i),
    .cnt_o(cnt_o),
    .hi_i(hi),
    .hi_o(ex_hi_o),
    .hilo_temp_i(hilo_temp_i),
    .hilo_temp_o(hilo_temp_o),
    .inst_i(ex_inst_i),
    .is_in_delayslot_i(ex_is_in_delayslot_i),
    .link_address_i(ex_link_address_i),
    .lo_i(lo),
    .lo_o(ex_lo_o),
    .mem_addr_o(ex_mem_addr_o),
    .mem_hi_i(mem_hi_o),
    .mem_lo_i(mem_lo_o),
    .mem_whilo_i(mem_whilo_i),
    .reg1_i(ex_reg1_i),
    .reg2_i(ex_reg2_i),
    .reg2_o(ex_reg2_o),
    .rst(rst),
    .stallreq(stallreq_from_ex),
    .wb_hi_i(wb_hi_i),
    .wb_lo_i(wb_lo_i),
    .wb_whilo_i(wb_whilo_i),
    .wd_i(ex_wd_i),
    .wd_o(ex_wd_o),
    .wdata_o(ex_wdata_o),
    .whilo_o(ex_whilo_o),
    .wreg_i(ex_wreg_i),
    .wreg_o(ex_wreg_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:278.12-305.6" *)
  ex_mem ex_mem0 (
    .clk(clk),
    .cnt_i(cnt_o),
    .cnt_o(cnt_i),
    .ex_aluop(ex_aluop_o),
    .ex_hi(ex_hi_o),
    .ex_lo(ex_lo_o),
    .ex_mem_addr(ex_mem_addr_o),
    .ex_reg2(ex_reg2_o),
    .ex_wd(ex_wd_o),
    .ex_wdata(ex_wdata_o),
    .ex_whilo(ex_whilo_o),
    .ex_wreg(ex_wreg_o),
    .hilo_i(hilo_temp_o),
    .hilo_o(hilo_temp_i),
    .mem_aluop(mem_aluop_i),
    .mem_hi(mem_hi_i),
    .mem_lo(mem_lo_i),
    .mem_mem_addr(mem_mem_addr_i),
    .mem_reg2(mem_reg2_i),
    .mem_wd(mem_wd_i),
    .mem_wdata(mem_wdata_i),
    .mem_whilo(mem_whilo_i),
    .mem_wreg(mem_wreg_i),
    .rst(rst),
    .stall(stall)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:355.14-364.6" *)
  hilo_reg hilo_reg0 (
    .clk(clk),
    .hi_i(wb_hi_i),
    .hi_o(hi),
    .lo_i(wb_lo_i),
    .lo_o(lo),
    .rst(rst),
    .we(wb_whilo_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:152.8-194.6" *)
  id id0 (
    .aluop_o(id_aluop_o),
    .alusel_o(id_alusel_o),
    .branch_flag_o(id_branch_flag_o),
    .branch_target_address_o(branch_target_address),
    .ex_wd_i(ex_wd_o),
    .ex_wdata_i(ex_wdata_o),
    .ex_wreg_i(ex_wreg_o),
    .inst_i(id_inst_i),
    .inst_o(id_inst_o),
    .is_in_delayslot_i(is_in_delayslot_o),
    .is_in_delayslot_o(id_is_in_delayslot_o),
    .link_addr_o(id_link_addr_o),
    .mem_wd_i(mem_wd_o),
    .mem_wdata_i(mem_wdata_o),
    .mem_wreg_i(mem_wreg_o),
    .next_inst_in_delayslot_o(id_next_inst_in_delayslot_o),
    .pc_i(id_pc_i),
    .reg1_addr_o(reg1_addr),
    .reg1_data_i(reg1_data),
    .reg1_o(id_reg1_o),
    .reg1_read_o(reg1_read),
    .reg2_addr_o(reg2_addr),
    .reg2_data_i(reg2_data),
    .reg2_o(id_reg2_o),
    .reg2_read_o(reg2_read),
    .rst(rst),
    .stallreq(stallreq_from_id),
    .wd_o(id_wd_o),
    .wreg_o(id_wreg_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:211.11-237.6" *)
  id_ex id_ex0 (
    .clk(clk),
    .ex_aluop(ex_aluop_i),
    .ex_alusel(ex_alusel_i),
    .ex_inst(ex_inst_i),
    .ex_is_in_delayslot(ex_is_in_delayslot_i),
    .ex_link_address(ex_link_address_i),
    .ex_reg1(ex_reg1_i),
    .ex_reg2(ex_reg2_i),
    .ex_wd(ex_wd_i),
    .ex_wreg(ex_wreg_i),
    .id_aluop(id_aluop_o),
    .id_alusel(id_alusel_o),
    .id_inst(id_inst_o),
    .id_is_in_delayslot(id_is_in_delayslot_o),
    .id_link_address(id_link_addr_o),
    .id_reg1(id_reg1_o),
    .id_reg2(id_reg2_o),
    .id_wd(id_wd_o),
    .id_wreg(id_wreg_o),
    .is_in_delayslot_o(is_in_delayslot_i),
    .next_inst_in_delayslot_i(id_next_inst_in_delayslot_o),
    .rst(rst),
    .stall(stall)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:143.11-149.19" *)
  if_id if_id0 (
    .clk(clk),
    .id_inst(id_inst_i),
    .id_pc(id_pc_i),
    .if_inst(rom_data_i),
    .if_pc(pc),
    .rst(rst),
    .stall(stall)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:308.9-332.6" *)
  mem mem0 (
    .aluop_i(mem_aluop_i),
    .hi_i(mem_hi_i),
    .hi_o(mem_hi_o),
    .lo_i(mem_lo_i),
    .lo_o(mem_lo_o),
    .mem_addr_i(mem_mem_addr_i),
    .mem_addr_o(ram_addr_o),
    .mem_ce_o(ram_ce_o),
    .mem_data_i(ram_data_i),
    .mem_data_o(ram_data_o),
    .mem_sel_o(ram_sel_o),
    .mem_we_o(ram_we_o),
    .reg2_i(mem_reg2_i),
    .rst(rst),
    .wd_i(mem_wd_i),
    .wd_o(mem_wd_o),
    .wdata_i(mem_wdata_i),
    .wdata_o(mem_wdata_o),
    .whilo_i(mem_whilo_i),
    .whilo_o(mem_whilo_o),
    .wreg_i(mem_wreg_i),
    .wreg_o(mem_wreg_o)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:335.12-352.6" *)
  mem_wb mem_wb0 (
    .clk(clk),
    .mem_hi(mem_hi_o),
    .mem_lo(mem_lo_o),
    .mem_wd(mem_wd_o),
    .mem_wdata(mem_wdata_o),
    .mem_whilo(mem_whilo_o),
    .mem_wreg(mem_wreg_o),
    .rst(rst),
    .stall(stall),
    .wb_hi(wb_hi_i),
    .wb_lo(wb_lo_i),
    .wb_wd(wb_wd_i),
    .wb_wdata(wb_wdata_i),
    .wb_whilo(wb_whilo_i),
    .wb_wreg(wb_wreg_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:132.12-138.38" *)
  pc_reg pc_reg0 (
    .branch_flag_i(id_branch_flag_o),
    .branch_target_address_i(branch_target_address),
    .ce(rom_ce_o),
    .clk(clk),
    .pc(pc),
    .rst(rst),
    .stall(stall)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/openmips.v:197.13-208.6" *)
  regfile regfile1 (
    .clk(clk),
    .raddr1(reg1_addr),
    .raddr2(reg2_addr),
    .rdata1(reg1_data),
    .rdata2(reg2_data),
    .re1(reg1_read),
    .re2(reg2_read),
    .rst(rst),
    .waddr(wb_wd_i),
    .wdata(wb_wdata_i),
    .we(wb_wreg_i)
  );
  assign rom_addr_o = pc;
endmodule

(* src = "/home/groot/openMIPS/vsrc/pc_reg.v:12.1-51.10" *)
module pc_reg(clk, rst, stall, branch_flag_i, ce, pc, branch_target_address_i);
  reg \$auto$verilog_backend.cc:2083:dump_module$399  = 0;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:40.5-47.8" *)
  reg _00_;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:25.5-38.8" *)
  reg [31:0] _01_;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:35.23-35.32" *)
  wire [31:0] _02_;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:26.13-26.23" *)
  wire _03_;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:30.18-30.34" *)
  wire _04_;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:31.17-31.38" *)
  wire _05_;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:41.13-41.24" *)
  wire _06_;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:15.22-15.35" *)
  input branch_flag_i;
  wire branch_flag_i;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:18.81-18.104" *)
  output [31:0] branch_target_address_i;
  wire [31:0] branch_target_address_i;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:16.27-16.29" *)
  output ce;
  reg ce;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:12.27-12.30" *)
  input clk;
  wire clk;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:17.74-17.76" *)
  output [31:0] pc;
  reg [31:0] pc;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:13.27-13.30" *)
  input rst;
  wire rst;
  (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:14.32-14.37" *)
  input [5:0] stall;
  wire [5:0] stall;
  assign _02_ = pc + (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:35.23-35.32" *) 4'h4;
  assign _03_ = ce == (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:26.13-26.23" *) 1'h0;
  assign _04_ = stall[0] == (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:30.18-30.34" *) 1'h0;
  assign _05_ = branch_flag_i == (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:31.17-31.38" *) 1'h1;
  assign _06_ = rst == (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:41.13-41.24" *) 1'h1;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$399 ) begin end
    _01_ = pc;
    (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:26.9-37.12" *)
    casez (_03_)
      /* src = "/home/groot/openMIPS/vsrc/pc_reg.v:26.13-26.23" */
      1'h1:
          _01_ = 32'd0;
      /* src = "/home/groot/openMIPS/vsrc/pc_reg.v:30.9-30.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:30.14-37.12" *)
          casez (_04_)
            /* src = "/home/groot/openMIPS/vsrc/pc_reg.v:30.18-30.34" */
            1'h1:
                (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:31.13-36.16" *)
                casez (_05_)
                  /* src = "/home/groot/openMIPS/vsrc/pc_reg.v:31.17-31.38" */
                  1'h1:
                      _01_ = branch_target_address_i;
                  /* src = "/home/groot/openMIPS/vsrc/pc_reg.v:34.13-34.17" */
                  default:
                      _01_ = _02_;
                endcase
            default:
                /* empty */;
          endcase
    endcase
  end
  always @(posedge clk) begin
      pc <= _01_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$399 ) begin end
    _00_ = ce;
    (* src = "/home/groot/openMIPS/vsrc/pc_reg.v:41.9-46.12" *)
    casez (_06_)
      /* src = "/home/groot/openMIPS/vsrc/pc_reg.v:41.13-41.24" */
      1'h1:
          _00_ = 1'h0;
      /* src = "/home/groot/openMIPS/vsrc/pc_reg.v:44.9-44.13" */
      default:
          _00_ = 1'h1;
    endcase
  end
  always @(posedge clk) begin
      ce <= _00_;
  end
endmodule

(* src = "/home/groot/openMIPS/vsrc/regfile.v:12.1-99.10" *)
module regfile(clk, rst, we, waddr, wdata, re1, raddr1, rdata1, re2, raddr2, rdata2);
  reg \$auto$verilog_backend.cc:2083:dump_module$400  = 0;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:36.5-42.8" *)
  reg [4:0] _00_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:36.5-42.8" *)
  reg [31:0] _01_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:36.5-42.8" *)
  reg [31:0] _02_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:45.5-70.8" *)
  reg [31:0] _03_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:73.5-98.8" *)
  reg [31:0] _04_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:36.5-42.8" *)
  reg [4:0] _05_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:36.5-42.8" *)
  reg [31:0] _06_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:36.5-42.8" *)
  reg [31:0] _07_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:36.5-42.8" *)
  reg [4:0] _08_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:36.5-42.8" *)
  reg [31:0] _09_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:36.5-42.8" *)
  reg [31:0] _10_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:37.13-37.24" *)
  wire _11_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:38.18-38.28" *)
  wire _12_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:47.13-47.24" *)
  wire _13_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:51.18-51.94" *)
  wire _14_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:57.15-57.30" *)
  wire _15_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:57.36-57.46" *)
  wire _16_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:57.78-57.89" *)
  wire _17_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:62.14-62.25" *)
  wire _18_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:75.13-75.24" *)
  wire _19_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:79.18-79.94" *)
  wire _20_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:85.15-85.30" *)
  wire _21_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:85.36-85.46" *)
  wire _22_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:85.78-85.89" *)
  wire _23_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:90.14-90.25" *)
  wire _24_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:38.17-38.136" *)
  wire _25_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:57.14-57.73" *)
  wire _26_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:57.14-57.116" *)
  wire _27_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:85.14-85.73" *)
  wire _28_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:85.14-85.116" *)
  wire _29_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:63.15-63.19" *)
  wire [31:0] _30_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:91.15-91.19" *)
  wire [31:0] _31_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:0.0-0.0" *)
  reg [4:0] _32_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:0.0-0.0" *)
  reg [31:0] _33_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:0.0-0.0" *)
  reg [31:0] _34_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:38.60-38.135" *)
  wire _35_;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:12.28-12.31" *)
  input clk;
  wire clk;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:23.82-23.88" *)
  input [4:0] raddr1;
  wire [4:0] raddr1;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:28.82-28.88" *)
  input [4:0] raddr2;
  wire [4:0] raddr2;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:24.82-24.88" *)
  output [31:0] rdata1;
  reg [31:0] rdata1;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:29.82-29.88" *)
  output [31:0] rdata2;
  reg [31:0] rdata2;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:22.28-22.31" *)
  input re1;
  wire re1;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:27.28-27.31" *)
  input re2;
  wire re2;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:13.28-13.31" *)
  input rst;
  wire rst;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:18.82-18.87" *)
  input [4:0] waddr;
  wire [4:0] waddr;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:19.82-19.87" *)
  input [31:0] wdata;
  wire [31:0] wdata;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:17.28-17.30" *)
  input we;
  wire we;
  (* src = "/home/groot/openMIPS/vsrc/regfile.v:33.64-33.68" *)
  reg [31:0] regs [31:0];
  assign _31_ = regs[raddr2];
  assign _30_ = regs[raddr1];
  assign _11_ = rst == (* src = "/home/groot/openMIPS/vsrc/regfile.v:37.13-37.24" *) 1'h0;
  assign _12_ = we == (* src = "/home/groot/openMIPS/vsrc/regfile.v:38.18-38.28" *) 1'h1;
  assign _13_ = rst == (* src = "/home/groot/openMIPS/vsrc/regfile.v:47.13-47.24" *) 1'h1;
  assign _14_ = raddr1 == (* src = "/home/groot/openMIPS/vsrc/regfile.v:51.18-51.94" *) 5'h00;
  assign _15_ = raddr1 == (* src = "/home/groot/openMIPS/vsrc/regfile.v:57.15-57.30" *) waddr;
  assign _16_ = we == (* src = "/home/groot/openMIPS/vsrc/regfile.v:57.36-57.46" *) 1'h1;
  assign _17_ = re1 == (* src = "/home/groot/openMIPS/vsrc/regfile.v:57.78-57.89" *) 1'h1;
  assign _18_ = re1 == (* src = "/home/groot/openMIPS/vsrc/regfile.v:62.14-62.25" *) 1'h1;
  assign _19_ = rst == (* src = "/home/groot/openMIPS/vsrc/regfile.v:75.13-75.24" *) 1'h1;
  assign _20_ = raddr2 == (* src = "/home/groot/openMIPS/vsrc/regfile.v:79.18-79.94" *) 5'h00;
  assign _21_ = raddr2 == (* src = "/home/groot/openMIPS/vsrc/regfile.v:85.15-85.30" *) waddr;
  assign _22_ = we == (* src = "/home/groot/openMIPS/vsrc/regfile.v:85.36-85.46" *) 1'h1;
  assign _23_ = re2 == (* src = "/home/groot/openMIPS/vsrc/regfile.v:85.78-85.89" *) 1'h1;
  assign _24_ = re2 == (* src = "/home/groot/openMIPS/vsrc/regfile.v:90.14-90.25" *) 1'h1;
  assign _25_ = _12_ && (* src = "/home/groot/openMIPS/vsrc/regfile.v:38.17-38.136" *) _35_;
  assign _26_ = _15_ && (* src = "/home/groot/openMIPS/vsrc/regfile.v:57.14-57.73" *) _16_;
  assign _27_ = _26_ && (* src = "/home/groot/openMIPS/vsrc/regfile.v:57.14-57.116" *) _17_;
  assign _28_ = _21_ && (* src = "/home/groot/openMIPS/vsrc/regfile.v:85.14-85.73" *) _22_;
  assign _29_ = _28_ && (* src = "/home/groot/openMIPS/vsrc/regfile.v:85.14-85.116" *) _23_;
  assign _35_ = waddr != (* src = "/home/groot/openMIPS/vsrc/regfile.v:38.60-38.135" *) 5'h00;
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$400 ) begin end
    _00_ = _05_;
    _01_ = _06_;
    _02_ = _07_;
    (* src = "/home/groot/openMIPS/vsrc/regfile.v:37.9-41.12" *)
    casez (_11_)
      /* src = "/home/groot/openMIPS/vsrc/regfile.v:37.13-37.24" */
      1'h1:
        begin
          _05_ = _08_;
          _06_ = _09_;
          _07_ = _10_;
          (* src = "/home/groot/openMIPS/vsrc/regfile.v:38.13-40.16" *)
          casez (_25_)
            /* src = "/home/groot/openMIPS/vsrc/regfile.v:38.17-38.136" */
            1'h1:
              begin
                _08_ = waddr;
                _09_ = wdata;
                _10_ = 32'd4294967295;
              end
            default:
              begin
                _08_ = 5'hxx;
                _09_ = 32'hxxxxxxxx;
                _10_ = 32'd0;
              end
          endcase
        end
      default:
        begin
          _05_ = 5'hxx;
          _06_ = 32'hxxxxxxxx;
          _07_ = 32'd0;
        end
    endcase
  end
  always @(posedge clk) begin
      _32_ <= _00_;
      _33_ <= _01_;
      _34_ <= _02_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$400 ) begin end
    _03_ = rdata1;
    (* src = "/home/groot/openMIPS/vsrc/regfile.v:47.9-69.8" *)
    casez (_13_)
      /* src = "/home/groot/openMIPS/vsrc/regfile.v:47.13-47.24" */
      1'h1:
          _03_ = 32'd0;
      /* src = "/home/groot/openMIPS/vsrc/regfile.v:51.9-51.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/regfile.v:51.14-69.8" *)
          casez (_14_)
            /* src = "/home/groot/openMIPS/vsrc/regfile.v:51.18-51.94" */
            1'h1:
                _03_ = 32'd0;
            /* src = "/home/groot/openMIPS/vsrc/regfile.v:57.5-57.9" */
            default:
                (* src = "/home/groot/openMIPS/vsrc/regfile.v:57.10-69.8" *)
                casez (_27_)
                  /* src = "/home/groot/openMIPS/vsrc/regfile.v:57.14-57.116" */
                  1'h1:
                      _03_ = wdata;
                  /* src = "/home/groot/openMIPS/vsrc/regfile.v:62.5-62.9" */
                  default:
                      (* src = "/home/groot/openMIPS/vsrc/regfile.v:62.10-69.8" *)
                      casez (_18_)
                        /* src = "/home/groot/openMIPS/vsrc/regfile.v:62.14-62.25" */
                        1'h1:
                            _03_ = _30_;
                        /* src = "/home/groot/openMIPS/vsrc/regfile.v:67.5-67.9" */
                        default:
                            _03_ = 32'd0;
                      endcase
                endcase
          endcase
    endcase
  end
  always @* begin
      rdata1 <= _03_;
  end
  always @* begin
    if (\$auto$verilog_backend.cc:2083:dump_module$400 ) begin end
    _04_ = rdata2;
    (* src = "/home/groot/openMIPS/vsrc/regfile.v:75.9-97.8" *)
    casez (_19_)
      /* src = "/home/groot/openMIPS/vsrc/regfile.v:75.13-75.24" */
      1'h1:
          _04_ = 32'd0;
      /* src = "/home/groot/openMIPS/vsrc/regfile.v:79.9-79.13" */
      default:
          (* src = "/home/groot/openMIPS/vsrc/regfile.v:79.14-97.8" *)
          casez (_20_)
            /* src = "/home/groot/openMIPS/vsrc/regfile.v:79.18-79.94" */
            1'h1:
                _04_ = 32'd0;
            /* src = "/home/groot/openMIPS/vsrc/regfile.v:85.5-85.9" */
            default:
                (* src = "/home/groot/openMIPS/vsrc/regfile.v:85.10-97.8" *)
                casez (_29_)
                  /* src = "/home/groot/openMIPS/vsrc/regfile.v:85.14-85.116" */
                  1'h1:
                      _04_ = wdata;
                  /* src = "/home/groot/openMIPS/vsrc/regfile.v:90.5-90.9" */
                  default:
                      (* src = "/home/groot/openMIPS/vsrc/regfile.v:90.10-97.8" *)
                      casez (_24_)
                        /* src = "/home/groot/openMIPS/vsrc/regfile.v:90.14-90.25" */
                        1'h1:
                            _04_ = _31_;
                        /* src = "/home/groot/openMIPS/vsrc/regfile.v:95.5-95.9" */
                        default:
                            _04_ = 32'd0;
                      endcase
                endcase
          endcase
    endcase
  end
  always @* begin
      rdata2 <= _04_;
  end
endmodule

(* top =  1  *)
(* src = "/home/groot/openMIPS/vsrc/top.v:14.1-55.10" *)
module top(clk, rst);
  (* src = "/home/groot/openMIPS/vsrc/top.v:14.24-14.27" *)
  input clk;
  wire clk;
  (* src = "/home/groot/openMIPS/vsrc/top.v:18.57-18.61" *)
  wire [31:0] inst;
  (* src = "/home/groot/openMIPS/vsrc/top.v:17.57-17.66" *)
  wire [31:0] inst_addr;
  (* src = "/home/groot/openMIPS/vsrc/top.v:22.64-22.74" *)
  wire [31:0] ram_addr_i;
  (* src = "/home/groot/openMIPS/vsrc/top.v:25.10-25.18" *)
  wire ram_ce_i;
  (* src = "/home/groot/openMIPS/vsrc/top.v:27.64-27.74" *)
  wire [31:0] ram_data_i;
  (* src = "/home/groot/openMIPS/vsrc/top.v:23.64-23.74" *)
  wire [31:0] ram_data_o;
  (* src = "/home/groot/openMIPS/vsrc/top.v:24.15-24.24" *)
  wire [3:0] ram_sel_i;
  (* src = "/home/groot/openMIPS/vsrc/top.v:26.10-26.18" *)
  wire ram_we_i;
  (* src = "/home/groot/openMIPS/vsrc/top.v:19.10-19.16" *)
  wire rom_ce;
  (* src = "/home/groot/openMIPS/vsrc/top.v:15.24-15.27" *)
  input rst;
  wire rst;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/top.v:47.14-54.6" *)
  data_ram data_ram0 (
    .addr(ram_addr_i),
    .ce(ram_ce_i),
    .clk(clk),
    .data_i(ram_data_i),
    .data_o(ram_data_o),
    .sel(ram_sel_i),
    .we(ram_we_i)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/top.v:43.14-45.17" *)
  inst_rom inst_rom0 (
    .addr(inst_addr),
    .ce(rom_ce),
    .inst(inst)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/groot/openMIPS/vsrc/top.v:30.14-40.29" *)
  openmips openmips0 (
    .clk(clk),
    .ram_addr_o(ram_addr_i),
    .ram_ce_o(ram_ce_i),
    .ram_data_i(ram_data_o),
    .ram_data_o(ram_data_i),
    .ram_sel_o(ram_sel_i),
    .ram_we_o(ram_we_i),
    .rom_addr_o(inst_addr),
    .rom_ce_o(rom_ce),
    .rom_data_i(inst),
    .rst(rst)
  );
endmodule
