<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>clefia</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <TargetInitiationInterval>4294967295</TargetInitiationInterval>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>297</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.970 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>298</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <ClefiaGfn4_label3>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>83</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>830</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>68</min>
                        <max>160</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </ClefiaGfn4_label3>
            <ClefiaGfn4Inv_label5>
                <TripCount>undef</TripCount>
                <Latency>
                    <range>
                        <min>83</min>
                        <max>-1</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>830</min>
                        <max>-10</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>68</min>
                        <max>160</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </ClefiaGfn4Inv_label5>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>18</BRAM_18K>
            <FF>3366</FF>
            <LUT>16910</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>clefia</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>clefia</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>clefia</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="5">
            <ModuleName>clefia</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_ByteCpy_1_fu_338</InstName>
                    <ModuleName>ByteCpy_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>338</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaKeySet_fu_347</InstName>
                    <ModuleName>ClefiaKeySet</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>347</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_ByteCpy_115_fu_445</InstName>
                            <ModuleName>ByteCpy_115</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>445</ID>
                            <BindInstances>add_ln117_fu_67_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ByteXor_112_fu_453</InstName>
                            <ModuleName>ByteXor_112</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>453</ID>
                            <BindInstances>add_ln124_fu_108_p2 add_ln124_13_fu_122_p2 add_ln124_14_fu_132_p2 add_ln124_15_fu_142_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ByteCpy_114_fu_471</InstName>
                            <ModuleName>ByteCpy_114</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>471</ID>
                            <BindInstances>add_ln117_fu_76_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ByteCpy_121_fu_482</InstName>
                            <ModuleName>ByteCpy_121</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>482</ID>
                            <BindInstances>add_ln117_fu_67_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ByteCpy_120_fu_490</InstName>
                            <ModuleName>ByteCpy_120</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>490</ID>
                            <BindInstances>add_ln117_fu_87_p2 add_ln117_1_fu_97_p2 add_ln117_2_fu_107_p2 skey_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaF0Xor_2_fu_504</InstName>
                            <ModuleName>ClefiaF0Xor_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>504</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ByteXor_110_fu_94</InstName>
                                    <ModuleName>ByteXor_110</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>add_ln124_fu_110_p2 add_ln124_24_fu_124_p2 add_ln124_25_fu_134_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ByteCpy_118_fu_106</InstName>
                                    <ModuleName>ByteCpy_118</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>106</ID>
                                    <BindInstances>add_ln117_fu_98_p2 add_ln117_5_fu_104_p2 add_ln117_6_fu_114_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_ClefiaMul2_fu_119</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>119</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_s_ClefiaMul2_fu_124</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>124</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_11_ClefiaMul2_fu_130</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>130</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_12_ClefiaMul2_fu_136</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>136</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_13_ClefiaMul2_fu_142</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>142</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_14_ClefiaMul2_fu_148</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>148</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_15_ClefiaMul2_fu_153</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>153</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_16_ClefiaMul2_fu_159</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>159</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ByteXor_fu_165</InstName>
                                    <ModuleName>ByteXor</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>165</ID>
                                    <BindInstances>add_ln124_fu_120_p2 add_ln124_29_fu_134_p2 add_ln124_30_fu_144_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln162_fu_305_p2 add_ln162_1_fu_311_p2 clefia_s0_U clefia_s1_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaF1Xor_1_fu_543</InstName>
                            <ModuleName>ClefiaF1Xor_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>543</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ByteXor_110_fu_98</InstName>
                                    <ModuleName>ByteXor_110</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>98</ID>
                                    <BindInstances>add_ln124_fu_110_p2 add_ln124_24_fu_124_p2 add_ln124_25_fu_134_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ByteCpy_118_fu_110</InstName>
                                    <ModuleName>ByteCpy_118</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>110</ID>
                                    <BindInstances>add_ln117_fu_98_p2 add_ln117_5_fu_104_p2 add_ln117_6_fu_114_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_ClefiaMul2_fu_123</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>123</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_1_ClefiaMul2_fu_128</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>128</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_2_ClefiaMul2_fu_134</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>134</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_3_ClefiaMul2_fu_140</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>140</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_4_ClefiaMul2_fu_145</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>145</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_5_ClefiaMul2_fu_150</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>150</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_6_ClefiaMul2_fu_156</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>156</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_7_ClefiaMul2_fu_162</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>162</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_8_ClefiaMul2_fu_167</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>167</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_9_ClefiaMul2_fu_173</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>173</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_s_ClefiaMul2_fu_179</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>179</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_10_ClefiaMul2_fu_185</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>185</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ByteXor_fu_191</InstName>
                                    <ModuleName>ByteXor</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>191</ID>
                                    <BindInstances>add_ln124_fu_120_p2 add_ln124_29_fu_134_p2 add_ln124_30_fu_144_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln185_fu_330_p2 add_ln185_1_fu_336_p2 clefia_s1_U clefia_s0_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ByteCpy_118_fu_582</InstName>
                            <ModuleName>ByteCpy_118</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>582</ID>
                            <BindInstances>add_ln117_fu_98_p2 add_ln117_5_fu_104_p2 add_ln117_6_fu_114_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ByteXor_113_fu_597</InstName>
                            <ModuleName>ByteXor_113</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>597</ID>
                            <BindInstances>add_ln124_fu_111_p2 add_ln124_6_fu_125_p2 add_ln124_7_fu_135_p2 add_ln124_8_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaDoubleSwap_1_fu_637</InstName>
                            <ModuleName>ClefiaDoubleSwap_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>637</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ByteCpy_117_fu_366</InstName>
                                    <ModuleName>ByteCpy_117</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>366</ID>
                                    <BindInstances>add_ln117_fu_77_p2 add_ln117_7_fu_88_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>t_U add_ln246_fu_419_p2 add_ln247_fu_429_p2 add_ln248_fu_464_p2 add_ln249_fu_474_p2 add_ln250_fu_509_p2 add_ln251_fu_519_p2 add_ln252_fu_554_p2 add_ln253_fu_564_p2 add_ln255_fu_599_p2 add_ln256_fu_609_p2 add_ln257_fu_640_p2 add_ln258_fu_654_p2 add_ln259_fu_685_p2 add_ln260_fu_699_p2 add_ln261_fu_730_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ByteXor_112_1_fu_645</InstName>
                            <ModuleName>ByteXor_112_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>645</ID>
                            <BindInstances>add_ln124_fu_86_p2 add_ln124_11_fu_96_p2 add_ln124_12_fu_106_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaF0Xor_1_fu_663</InstName>
                            <ModuleName>ClefiaF0Xor_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>663</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ByteXor_11150_fu_94</InstName>
                                    <ModuleName>ByteXor_11150</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>add_ln124_fu_110_p2 add_ln124_20_fu_124_p2 add_ln124_21_fu_134_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ByteCpy_118_fu_106</InstName>
                                    <ModuleName>ByteCpy_118</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>106</ID>
                                    <BindInstances>add_ln117_fu_98_p2 add_ln117_5_fu_104_p2 add_ln117_6_fu_114_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_ClefiaMul2_fu_119</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>119</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_s_ClefiaMul2_fu_124</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>124</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_11_ClefiaMul2_fu_130</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>130</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_12_ClefiaMul2_fu_136</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>136</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_13_ClefiaMul2_fu_142</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>142</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_14_ClefiaMul2_fu_148</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>148</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_15_ClefiaMul2_fu_153</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>153</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_16_ClefiaMul2_fu_159</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>159</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ByteXor_fu_165</InstName>
                                    <ModuleName>ByteXor</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>165</ID>
                                    <BindInstances>add_ln124_fu_120_p2 add_ln124_29_fu_134_p2 add_ln124_30_fu_144_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln162_fu_305_p2 add_ln162_2_fu_311_p2 clefia_s0_U clefia_s1_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaF1Xor_fu_702</InstName>
                            <ModuleName>ClefiaF1Xor</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>702</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ByteXor_11150_fu_98</InstName>
                                    <ModuleName>ByteXor_11150</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>98</ID>
                                    <BindInstances>add_ln124_fu_110_p2 add_ln124_20_fu_124_p2 add_ln124_21_fu_134_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ByteCpy_118_fu_110</InstName>
                                    <ModuleName>ByteCpy_118</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>110</ID>
                                    <BindInstances>add_ln117_fu_98_p2 add_ln117_5_fu_104_p2 add_ln117_6_fu_114_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_ClefiaMul2_fu_123</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>123</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_1_ClefiaMul2_fu_128</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>128</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_2_ClefiaMul2_fu_134</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>134</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_3_ClefiaMul2_fu_140</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>140</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_4_ClefiaMul2_fu_145</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>145</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_5_ClefiaMul2_fu_150</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>150</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_6_ClefiaMul2_fu_156</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>156</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_7_ClefiaMul2_fu_162</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>162</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_8_ClefiaMul2_fu_167</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>167</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_9_ClefiaMul2_fu_173</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>173</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_s_ClefiaMul2_fu_179</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>179</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_10_ClefiaMul2_fu_185</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>185</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ByteXor_fu_191</InstName>
                                    <ModuleName>ByteXor</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>191</ID>
                                    <BindInstances>add_ln124_fu_120_p2 add_ln124_29_fu_134_p2 add_ln124_30_fu_144_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>add_ln185_fu_330_p2 add_ln185_2_fu_336_p2 clefia_s1_U clefia_s0_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ByteXor_114_fu_741</InstName>
                            <ModuleName>ByteXor_114</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>741</ID>
                            <BindInstances>add_ln124_fu_111_p2 add_ln124_3_fu_125_p2 add_ln124_4_fu_135_p2 add_ln124_5_fu_145_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaF0Xor_125_fu_777</InstName>
                            <ModuleName>ClefiaF0Xor_125</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>777</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ByteXor_11152_fu_78</InstName>
                                    <ModuleName>ByteXor_11152</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>78</ID>
                                    <BindInstances>add_ln124_fu_110_p2 add_ln124_16_fu_124_p2 add_ln124_17_fu_134_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ByteCpy_fu_90</InstName>
                                    <ModuleName>ByteCpy</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>90</ID>
                                    <BindInstances>add_ln117_fu_76_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_ClefiaMul2_fu_100</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>100</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_s_ClefiaMul2_fu_105</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>105</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_11_ClefiaMul2_fu_111</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>111</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_12_ClefiaMul2_fu_117</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>117</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_13_ClefiaMul2_fu_123</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>123</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_14_ClefiaMul2_fu_129</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>129</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_15_ClefiaMul2_fu_134</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>134</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_16_ClefiaMul2_fu_140</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>140</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ByteXor_143_fu_146</InstName>
                                    <ModuleName>ByteXor_143</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>146</ID>
                                    <BindInstances>add_ln124_fu_120_p2 add_ln124_1_fu_134_p2 add_ln124_2_fu_144_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>clefia_s0_U clefia_s1_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaF1Xor_2_fu_802</InstName>
                            <ModuleName>ClefiaF1Xor_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>802</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ByteXor_11152_fu_82</InstName>
                                    <ModuleName>ByteXor_11152</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>82</ID>
                                    <BindInstances>add_ln124_fu_110_p2 add_ln124_16_fu_124_p2 add_ln124_17_fu_134_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ByteCpy_119_fu_94</InstName>
                                    <ModuleName>ByteCpy_119</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>94</ID>
                                    <BindInstances>add_ln117_fu_92_p2 add_ln117_3_fu_98_p2 add_ln117_4_fu_108_p2</BindInstances>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_ClefiaMul2_fu_108</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>108</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_1_ClefiaMul2_fu_113</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>113</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_2_ClefiaMul2_fu_119</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>119</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_3_ClefiaMul2_fu_125</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>125</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_4_ClefiaMul2_fu_130</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>130</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_5_ClefiaMul2_fu_135</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>135</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_6_ClefiaMul2_fu_141</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>141</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_7_ClefiaMul2_fu_147</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>147</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_8_ClefiaMul2_fu_152</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>152</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_9_ClefiaMul2_fu_158</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>158</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_s_ClefiaMul2_fu_164</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>164</ID>
                                </Instance>
                                <Instance>
                                    <InstName>tmp_10_ClefiaMul2_fu_170</InstName>
                                    <ModuleName>ClefiaMul2</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>170</ID>
                                </Instance>
                                <Instance>
                                    <InstName>grp_ByteXor_143_fu_176</InstName>
                                    <ModuleName>ByteXor_143</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>176</ID>
                                    <BindInstances>add_ln124_fu_120_p2 add_ln124_1_fu_134_p2 add_ln124_2_fu_144_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>clefia_s1_U clefia_s0_U</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ByteCpy_119_fu_827</InstName>
                            <ModuleName>ByteCpy_119</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>827</ID>
                            <BindInstances>add_ln117_fu_92_p2 add_ln117_3_fu_98_p2 add_ln117_4_fu_108_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ByteCpy_116_fu_842</InstName>
                            <ModuleName>ByteCpy_116</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>842</ID>
                            <BindInstances>add_ln117_fu_67_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ByteXor_111_fu_848</InstName>
                            <ModuleName>ByteXor_111</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>848</ID>
                            <BindInstances>add_ln124_fu_99_p2 add_ln124_22_fu_114_p2 add_ln124_23_fu_124_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_ClefiaDoubleSwap_fu_877</InstName>
                            <ModuleName>ClefiaDoubleSwap</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>877</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_ByteCpy_fu_344</InstName>
                                    <ModuleName>ByteCpy</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>344</ID>
                                    <BindInstances>add_ln117_fu_76_p2</BindInstances>
                                </Instance>
                            </InstancesList>
                            <BindInstances>t_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>fin_3_U fout_3_U fin_2_U fout_2_U lk_U skey256_U lk_1_U fin_U fout_U lk_2_U skey_U con192_U con256_U con128_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ByteXor_112_2_fu_366</InstName>
                    <ModuleName>ByteXor_112_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>366</ID>
                    <BindInstances>add_ln124_fu_86_p2 add_ln124_9_fu_100_p2 add_ln124_10_fu_110_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ByteCpy_11831_fu_378</InstName>
                    <ModuleName>ByteCpy_11831</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>378</ID>
                    <BindInstances>add_ln117_fu_67_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ByteXor_11151_fu_384</InstName>
                    <ModuleName>ByteXor_11151</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>384</ID>
                    <BindInstances>add_ln124_fu_110_p2 add_ln124_18_fu_124_p2 add_ln124_19_fu_134_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ByteCpy_fu_394</InstName>
                    <ModuleName>ByteCpy</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>394</ID>
                    <BindInstances>add_ln117_fu_76_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaMul2_fu_403</InstName>
                    <ModuleName>ClefiaMul2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>403</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaMul2_fu_408</InstName>
                    <ModuleName>ClefiaMul2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>408</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaMul2_fu_414</InstName>
                    <ModuleName>ClefiaMul2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>414</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaMul2_fu_420</InstName>
                    <ModuleName>ClefiaMul2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>420</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaMul2_fu_426</InstName>
                    <ModuleName>ClefiaMul2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>426</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaMul2_fu_432</InstName>
                    <ModuleName>ClefiaMul2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>432</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaMul2_fu_437</InstName>
                    <ModuleName>ClefiaMul2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>437</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaMul2_fu_443</InstName>
                    <ModuleName>ClefiaMul2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>443</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ByteXor_143_fu_475</InstName>
                    <ModuleName>ByteXor_143</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>475</ID>
                    <BindInstances>add_ln124_fu_120_p2 add_ln124_1_fu_134_p2 add_ln124_2_fu_144_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ByteCpy_119_fu_491</InstName>
                    <ModuleName>ByteCpy_119</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>491</ID>
                    <BindInstances>add_ln117_fu_92_p2 add_ln117_3_fu_98_p2 add_ln117_4_fu_108_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaMul2_fu_451</InstName>
                    <ModuleName>ClefiaMul2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>451</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaMul2_fu_457</InstName>
                    <ModuleName>ClefiaMul2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>457</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaMul2_fu_463</InstName>
                    <ModuleName>ClefiaMul2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>463</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ClefiaMul2_fu_469</InstName>
                    <ModuleName>ClefiaMul2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>469</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ByteCpy_116_fu_510</InstName>
                    <ModuleName>ByteCpy_116</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>510</ID>
                    <BindInstances>add_ln117_fu_67_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_ByteCpy_2_fu_516</InstName>
                    <ModuleName>ByteCpy_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>516</ID>
                </Instance>
                <Instance>
                    <InstName>grp_ByteXor_1_fu_524</InstName>
                    <ModuleName>ByteXor_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>524</ID>
                    <BindInstances>add_ln124_26_fu_186_p2 add_ln124_fu_229_p2 add_ln124_1_fu_239_p2 add_ln124_27_fu_209_p2 add_ln124_2_fu_255_p2 add_ln124_3_fu_265_p2 add_ln124_28_fu_219_p2 add_ln124_4_fu_281_p2 add_ln124_5_fu_291_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>fin_U fout_U rin_U rout_U fin_1_U fout_1_U rin_1_U rout_1_U ct_U rk_U add_ln188_1_fu_865_p2 add_ln188_fu_871_p2 add_ln188_cast_fu_633_p2 add_ln195_fu_748_p2 add_ln422_fu_903_p2 add_ln423_fu_910_p2 add_ln432_fu_924_p2 add_ln433_fu_931_p2 add_ln224_1_fu_1188_p2 add_ln224_fu_958_p2 add_ln233_fu_1194_p2 clefia_s0_U clefia_s1_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>ByteCpy_115</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65</Best-caseLatency>
                    <Average-caseLatency>65</Average-caseLatency>
                    <Worst-caseLatency>65</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>32</TripCount>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_67_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteXor_110</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_110_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_24_fu_124_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_25_fu_134_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_25"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaMul2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>1.248</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>1</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>0</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>0</UTIL_FF>
                    <LUT>16</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>ByteCpy_118</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>57</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.570 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 57</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>
                            <range>
                                <min>4</min>
                                <max>28</max>
                            </range>
                        </TripCount>
                        <Latency>8 ~ 56</Latency>
                        <AbsoluteTimeLatency>80.000 ns ~ 0.560 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_98_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_5_fu_104_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_6_fu_114_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteXor</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>103</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_120_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_29_fu_134_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_30_fu_144_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_30"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaF0Xor_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>80</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32 ~ 80</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>163</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>700</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_305_p2" SOURCE="clefia.c:162" URAM="0" VARIABLE="add_ln162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_1_fu_311_p2" SOURCE="clefia.c:162" URAM="0" VARIABLE="add_ln162_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaF1Xor_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.724</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>80</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32 ~ 80</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>171</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>750</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_330_p2" SOURCE="clefia.c:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_1_fu_336_p2" SOURCE="clefia.c:185" URAM="0" VARIABLE="add_ln185_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteCpy_114</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>65</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49 ~ 65</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>
                            <range>
                                <min>24</min>
                                <max>32</max>
                            </range>
                        </TripCount>
                        <Latency>48 ~ 64</Latency>
                        <AbsoluteTimeLatency>0.480 us ~ 0.640 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>53</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_76_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteXor_112</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17</Best-caseLatency>
                    <Average-caseLatency>17</Average-caseLatency>
                    <Worst-caseLatency>17</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>8</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>15</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>100</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_108_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_13_fu_122_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_14_fu_132_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_15_fu_142_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteXor_113</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.077</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49</Best-caseLatency>
                    <Average-caseLatency>49</Average-caseLatency>
                    <Worst-caseLatency>49</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>48</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_111_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_6_fu_125_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_7_fu_135_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_8_fu_145_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteCpy_117</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>65</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_77_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_7_fu_88_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaDoubleSwap_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>44</Best-caseLatency>
                    <Average-caseLatency>44</Average-caseLatency>
                    <Worst-caseLatency>44</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.440 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>44</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>75</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>662</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln246_fu_419_p2" SOURCE="clefia.c:246" URAM="0" VARIABLE="add_ln246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln247_fu_429_p2" SOURCE="clefia.c:247" URAM="0" VARIABLE="add_ln247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln248_fu_464_p2" SOURCE="clefia.c:248" URAM="0" VARIABLE="add_ln248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln249_fu_474_p2" SOURCE="clefia.c:249" URAM="0" VARIABLE="add_ln249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln250_fu_509_p2" SOURCE="clefia.c:250" URAM="0" VARIABLE="add_ln250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln251_fu_519_p2" SOURCE="clefia.c:251" URAM="0" VARIABLE="add_ln251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln252_fu_554_p2" SOURCE="clefia.c:252" URAM="0" VARIABLE="add_ln252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln253_fu_564_p2" SOURCE="clefia.c:253" URAM="0" VARIABLE="add_ln253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln255_fu_599_p2" SOURCE="clefia.c:255" URAM="0" VARIABLE="add_ln255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln256_fu_609_p2" SOURCE="clefia.c:256" URAM="0" VARIABLE="add_ln256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln257_fu_640_p2" SOURCE="clefia.c:257" URAM="0" VARIABLE="add_ln257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln258_fu_654_p2" SOURCE="clefia.c:258" URAM="0" VARIABLE="add_ln258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln259_fu_685_p2" SOURCE="clefia.c:259" URAM="0" VARIABLE="add_ln259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln260_fu_699_p2" SOURCE="clefia.c:260" URAM="0" VARIABLE="add_ln260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln261_fu_730_p2" SOURCE="clefia.c:261" URAM="0" VARIABLE="add_ln261"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteXor_112_1</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49</Best-caseLatency>
                    <Average-caseLatency>49</Average-caseLatency>
                    <Worst-caseLatency>49</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>48</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_86_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_11_fu_96_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_12_fu_106_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_12"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteXor_11150</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_110_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_20_fu_124_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_21_fu_134_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_21"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaF0Xor_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>80</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32 ~ 80</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>163</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>700</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_fu_305_p2" SOURCE="clefia.c:162" URAM="0" VARIABLE="add_ln162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln162_2_fu_311_p2" SOURCE="clefia.c:162" URAM="0" VARIABLE="add_ln162_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaF1Xor</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.724</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>80</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.800 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32 ~ 80</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>171</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>750</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_fu_330_p2" SOURCE="clefia.c:185" URAM="0" VARIABLE="add_ln185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln185_2_fu_336_p2" SOURCE="clefia.c:185" URAM="0" VARIABLE="add_ln185_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteXor_114</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.077</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49</Best-caseLatency>
                    <Average-caseLatency>49</Average-caseLatency>
                    <Worst-caseLatency>49</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>48</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>107</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_111_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_3_fu_125_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_4_fu_135_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_5_fu_145_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteCpy_121</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_67_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteXor_11152</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.124</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>84</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_110_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_16_fu_124_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_17_fu_134_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteCpy</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>
                            <range>
                                <min>4</min>
                                <max>16</max>
                            </range>
                        </TripCount>
                        <Latency>8 ~ 32</Latency>
                        <AbsoluteTimeLatency>80.000 ns ~ 0.320 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>51</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_76_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteXor_143</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.634</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>103</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_120_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_1_fu_134_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_2_fu_144_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaF0Xor_125</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>56</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.560 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32 ~ 56</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>147</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>647</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteCpy_119</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>25</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.250 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9 ~ 25</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>
                            <range>
                                <min>4</min>
                                <max>12</max>
                            </range>
                        </TripCount>
                        <Latency>8 ~ 24</Latency>
                        <AbsoluteTimeLatency>80.000 ns ~ 0.240 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>11</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>77</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_92_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_3_fu_98_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_4_fu_108_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_4"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaF1Xor_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.724</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>48</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.320 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32 ~ 48</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <FF>153</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>723</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteCpy_116</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_67_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteCpy_120</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.576</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17</Best-caseLatency>
                    <Average-caseLatency>17</Average-caseLatency>
                    <Worst-caseLatency>17</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.170 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.170 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>8</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>23</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_87_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_97_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_2_fu_107_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteXor_111</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>49</Best-caseLatency>
                    <Average-caseLatency>49</Average-caseLatency>
                    <Worst-caseLatency>49</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.490 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.490 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.490 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>49</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>16</TripCount>
                        <Latency>48</Latency>
                        <AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>25</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>95</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_99_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_22_fu_114_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_23_fu_124_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaDoubleSwap</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>20</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>44</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.200 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.440 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>20 ~ 44</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>75</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>453</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="t_U" SOURCE="clefia.c:244" URAM="0" VARIABLE="t"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ClefiaKeySet</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.740</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>5766</Worst-caseLatency>
                    <Best-caseRealTimeLatency>10.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>57.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1 ~ 5766</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>15</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <FF>1972</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>11641</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>21</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fin_3_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fin_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fout_3_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fout_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fin_2_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fin_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fout_2_U" SOURCE="clefia.c:207" URAM="0" VARIABLE="fout_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="lk_U" SOURCE="clefia.c:362" URAM="0" VARIABLE="lk"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="skey256_U" SOURCE="clefia.c:323" URAM="0" VARIABLE="skey256"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="lk_1_U" SOURCE="clefia.c:324" URAM="0" VARIABLE="lk_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fin_U" SOURCE="clefia.c:190" URAM="0" VARIABLE="fin"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fout_U" SOURCE="clefia.c:190" URAM="0" VARIABLE="fout"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="lk_2_U" SOURCE="clefia.c:298" URAM="0" VARIABLE="lk_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="skey_U" SOURCE="" URAM="0" VARIABLE="skey"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="con192_U" SOURCE="" URAM="0" VARIABLE="con192"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="con256_U" SOURCE="" URAM="0" VARIABLE="con256"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="con128_U" SOURCE="" URAM="0" VARIABLE="con128"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteCpy_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineDepth>17</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>18</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>263</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>ByteXor_112_2</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>10</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>99</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_86_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_9_fu_100_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_10_fu_110_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_10"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteCpy_11831</Name>
            <Loops>
                <ByteCpy_label1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.330 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.330 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.330 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteCpy_label1>
                        <Name>ByteCpy_label1</Name>
                        <TripCount>16</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteCpy_label1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>13</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>52</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteCpy_label1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_67_p2" SOURCE="clefia.c:117" URAM="0" VARIABLE="add_ln117"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteXor_11151</Name>
            <Loops>
                <ByteXor_label2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>5.169</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>9</Best-caseLatency>
                    <Average-caseLatency>9</Average-caseLatency>
                    <Worst-caseLatency>9</Worst-caseLatency>
                    <Best-caseRealTimeLatency>90.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>90.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>90.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ByteXor_label2>
                        <Name>ByteXor_label2</Name>
                        <TripCount>4</TripCount>
                        <Latency>8</Latency>
                        <AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
                        <IterationLatency>2</IterationLatency>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ByteXor_label2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>43</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>85</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_110_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_18_fu_124_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ByteXor_label2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_19_fu_134_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_19"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ByteCpy_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>4.644</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16</Best-caseLatency>
                    <Average-caseLatency>16</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.160 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.160 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.160 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16</PipelineInitiationInterval>
                    <PipelineDepth>17</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>82</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>367</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>ByteXor_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.566</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>7</Best-caseLatency>
                    <Average-caseLatency>7</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>70.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>70.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>70.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8</PipelineInitiationInterval>
                    <PipelineDepth>8</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>52</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>304</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_26_fu_186_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_229_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_1_fu_239_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_27_fu_209_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_2_fu_255_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_3_fu_265_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_28_fu_219_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_4_fu_281_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_5_fu_291_p2" SOURCE="clefia.c:124" URAM="0" VARIABLE="add_ln124_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>clefia</Name>
            <Loops>
                <ClefiaGfn4_label3/>
                <ClefiaGfn4Inv_label5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4294967295</TargetInitiationInterval>
                    <EstimatedClockPeriod>7.084</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>297</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.970 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>298 ~ 0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ClefiaGfn4_label3>
                        <Name>ClefiaGfn4_label3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>83 ~ ?</Latency>
                        <AbsoluteTimeLatency>0.830 us ~ ?</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>68</min>
                                <max>160</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>68 ~ 160</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_ByteXor_11151_fu_384</Instance>
                            <Instance>grp_ByteCpy_fu_394</Instance>
                            <Instance>grp_ClefiaMul2_fu_403</Instance>
                            <Instance>grp_ClefiaMul2_fu_408</Instance>
                            <Instance>grp_ClefiaMul2_fu_414</Instance>
                            <Instance>grp_ClefiaMul2_fu_420</Instance>
                            <Instance>grp_ClefiaMul2_fu_426</Instance>
                            <Instance>grp_ClefiaMul2_fu_432</Instance>
                            <Instance>grp_ClefiaMul2_fu_437</Instance>
                            <Instance>grp_ClefiaMul2_fu_443</Instance>
                            <Instance>grp_ClefiaMul2_fu_451</Instance>
                            <Instance>grp_ClefiaMul2_fu_457</Instance>
                            <Instance>grp_ClefiaMul2_fu_463</Instance>
                            <Instance>grp_ClefiaMul2_fu_469</Instance>
                            <Instance>grp_ByteXor_143_fu_475</Instance>
                            <Instance>grp_ByteCpy_119_fu_491</Instance>
                        </InstanceList>
                    </ClefiaGfn4_label3>
                    <ClefiaGfn4Inv_label5>
                        <Name>ClefiaGfn4Inv_label5</Name>
                        <TripCount>undef</TripCount>
                        <Latency>83 ~ ?</Latency>
                        <AbsoluteTimeLatency>0.830 us ~ ?</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>68</min>
                                <max>160</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>68 ~ 160</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </ClefiaGfn4Inv_label5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>18</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>6</UTIL_BRAM>
                    <FF>3366</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>16910</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>31</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fin_U" SOURCE="clefia.c:226" URAM="0" VARIABLE="fin"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fout_U" SOURCE="clefia.c:226" URAM="0" VARIABLE="fout"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rin_U" SOURCE="clefia.c:428" URAM="0" VARIABLE="rin"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rout_U" SOURCE="clefia.c:428" URAM="0" VARIABLE="rout"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fin_1_U" SOURCE="clefia.c:190" URAM="0" VARIABLE="fin_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fout_1_U" SOURCE="clefia.c:190" URAM="0" VARIABLE="fout_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="rin_1_U" SOURCE="clefia.c:411" URAM="0" VARIABLE="rin_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rout_1_U" SOURCE="clefia.c:411" URAM="0" VARIABLE="rout_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="ct_U" SOURCE="clefia.c:458" URAM="0" VARIABLE="ct"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="rk_U" SOURCE="clefia.c:459" URAM="0" VARIABLE="rk"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_1_fu_865_p2" SOURCE="clefia.c:188" URAM="0" VARIABLE="add_ln188_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_fu_871_p2" SOURCE="clefia.c:188" URAM="0" VARIABLE="add_ln188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln188_cast_fu_633_p2" SOURCE="clefia.c:188" URAM="0" VARIABLE="add_ln188_cast"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4_label3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln195_fu_748_p2" SOURCE="clefia.c:195" URAM="0" VARIABLE="add_ln195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln422_fu_903_p2" SOURCE="clefia.c:422" URAM="0" VARIABLE="add_ln422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln423_fu_910_p2" SOURCE="clefia.c:423" URAM="0" VARIABLE="add_ln423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln432_fu_924_p2" SOURCE="clefia.c:432" URAM="0" VARIABLE="add_ln432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln433_fu_931_p2" SOURCE="clefia.c:433" URAM="0" VARIABLE="add_ln433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4Inv_label5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_1_fu_1188_p2" SOURCE="clefia.c:224" URAM="0" VARIABLE="add_ln224_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4Inv_label5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln224_fu_958_p2" SOURCE="clefia.c:224" URAM="0" VARIABLE="add_ln224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ClefiaGfn4Inv_label5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln233_fu_1194_p2" SOURCE="clefia.c:233" URAM="0" VARIABLE="add_ln233"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="clefia_s0_U" SOURCE="" URAM="0" VARIABLE="clefia_s0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_2p" PRAGMA="" RTLNAME="clefia_s1_U" SOURCE="" URAM="0" VARIABLE="clefia_s1"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="pt" index="0" direction="in" srcType="unsigned char const *" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="pt" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="key_bitlen" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="key_bitlen" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Clefia_enc" index="2" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="Clefia_enc" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Clefia_dec" index="3" direction="inout" srcType="unsigned char*" srcSize="8">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="Clefia_dec" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="pt" offset="16" range="16"/>
                <memorie memorieName="Clefia_enc" offset="48" range="16"/>
                <memorie memorieName="Clefia_dec" offset="64" range="16"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x20" name="key_bitlen" access="W" description="Data signal of key_bitlen" range="32">
                    <fields>
                        <field offset="0" width="32" name="key_bitlen" access="W" description="Bit 31 to 0 of key_bitlen"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="pt"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="32" argName="key_bitlen"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="Clefia_enc"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="Clefia_dec"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">key_bitlen, 0x20, 32, W, Data signal of key_bitlen, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="pt">in, unsigned char const *</column>
                    <column name="key_bitlen">in, int</column>
                    <column name="Clefia_enc">inout, unsigned char*</column>
                    <column name="Clefia_dec">inout, unsigned char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="pt">s_axi_control, memory, name=pt offset=16 range=16, </column>
                    <column name="key_bitlen">s_axi_control, register, name=key_bitlen offset=0x20 range=32, </column>
                    <column name="Clefia_enc">s_axi_control, memory, name=Clefia_enc offset=48 range=16, </column>
                    <column name="Clefia_dec">s_axi_control, memory, name=Clefia_dec offset=64 range=16, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="CLEFIA_ip/solution3/directives.tcl:20" status="valid" parentFunction="bytecpy" variable="" isDirective="1" options="off"/>
        <Pragma type="pipeline" location="CLEFIA_ip/solution3/directives.tcl:18" status="valid" parentFunction="bytecpy" variable="" isDirective="1" options="off"/>
        <Pragma type="inline" location="CLEFIA_ip/solution3/directives.tcl:21" status="valid" parentFunction="bytexor" variable="" isDirective="1" options="off"/>
        <Pragma type="pipeline" location="CLEFIA_ip/solution3/directives.tcl:17" status="valid" parentFunction="bytexor" variable="" isDirective="1" options="off"/>
        <Pragma type="interface" location="CLEFIA_ip/solution3/directives.tcl:10" status="valid" parentFunction="clefia" variable="Clefia_dec" isDirective="1" options="s_axilite port=Clefia_dec"/>
        <Pragma type="interface" location="CLEFIA_ip/solution3/directives.tcl:9" status="valid" parentFunction="clefia" variable="Clefia_enc" isDirective="1" options="s_axilite port=Clefia_enc"/>
        <Pragma type="interface" location="CLEFIA_ip/solution3/directives.tcl:7" status="valid" parentFunction="clefia" variable="key_bitlen" isDirective="1" options="s_axilite port=key_bitlen"/>
        <Pragma type="interface" location="CLEFIA_ip/solution3/directives.tcl:8" status="valid" parentFunction="clefia" variable="pt" isDirective="1" options="s_axilite port=pt"/>
        <Pragma type="interface" location="CLEFIA_ip/solution3/directives.tcl:6" status="valid" parentFunction="clefia" variable="return" isDirective="1" options="s_axilite port=return"/>
        <Pragma type="pipeline" location="CLEFIA_ip/solution3/directives.tcl:22" status="valid" parentFunction="clefia" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="CLEFIA_ip/solution3/directives.tcl:15" status="valid" parentFunction="clefiaconset" variable="" isDirective="1" options=""/>
        <Pragma type="pipeline" location="CLEFIA_ip/solution3/directives.tcl:24" status="valid" parentFunction="clefiaf0xor" variable="" isDirective="1" options="off"/>
        <Pragma type="pipeline" location="CLEFIA_ip/solution3/directives.tcl:25" status="valid" parentFunction="clefiaf1xor" variable="" isDirective="1" options="off"/>
        <Pragma type="unroll" location="CLEFIA_ip/solution3/directives.tcl:26" status="valid" parentFunction="clefiagfn4" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="CLEFIA_ip/solution3/directives.tcl:16" status="valid" parentFunction="clefiagfn4inv" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="CLEFIA_ip/solution3/directives.tcl:27" status="valid" parentFunction="clefiagfn8" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="CLEFIA_ip/solution3/directives.tcl:14" status="valid" parentFunction="clefiakeyset128" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="CLEFIA_ip/solution3/directives.tcl:13" status="valid" parentFunction="clefiakeyset192" variable="" isDirective="1" options=""/>
        <Pragma type="unroll" location="CLEFIA_ip/solution3/directives.tcl:11" status="valid" parentFunction="clefiakeyset256" variable="" isDirective="1" options=""/>
        <Pragma type="inline" location="CLEFIA_ip/solution3/directives.tcl:23" status="valid" parentFunction="clefiamul2" variable="" isDirective="1" options="recursive off"/>
    </PragmaReport>
</profile>

