# üëã Hi, I'm Anil Rongala

### Digital Design & Verification Engineer | FPGA Prototyping | AI-Assisted EDA | Exploring Hardware Reliability & Trust

üîó [**LinkedIn**](https://linkedin.com/in/anil-rongala) | üîó [**Email**](mailto:anilr.edu2023@gmail.com)

---

### üë®‚Äçüéì About Me

I am a **Digital Verification Engineer and Researcher** working at the intersection of **Scalable Validation**, **FPGA Prototyping**, and **Hardware Assurance**.

As semiconductor complexity scales, "functional correctness" is no longer enough‚Äîwe need **Assurance**. My work bridges the gap between standard industry verification (SystemVerilog/UVM) and emerging research in **Hardware Trust, Real-Time FPGA Prototyping, and Reliability**.

I combine the discipline of a Verification Engineer (architecting rigorous UVM testbenches) with the curiosity of a Researcher (investigating how hardware fails via physical noise, logic bugs, or security vulnerabilities).

---

### üî¨ Research & Technical Focus

I am deeply interested in bridging the gap between theoretical models and physical hardware behavior:

* **Hardware Assurance & Trust:** Adapting verification flows to detect logic vulnerabilities, architectural anomalies, and reliability failures.
* **FPGA Prototyping:** Validating theoretical models against real-time physical behavior (latency, noise, and jitter) using Xilinx/Intel platforms.
* **Intelligent Verification:** Using data-driven methods (AI/ML) to predict verification hotspots and automate coverage closure.
* **Real-Time Embedded Systems:** Designing deterministic control systems with strict timing constraints (RTOS-based).

---

### üõ†Ô∏è Highlight Projects

#### üîπ [FPGA-Based Secure Interaction System: Authentication & State Persistence](LINK_TO_REPO)
* **Focus:** Hardware Security & System Integration
* Designed a hardware-root-of-trust prototype on **Intel Cyclone V**, unifying authentication, difficulty scaling, and state persistence.
* Implemented **ROM-protected credential storage** and FSM-based access control.
* Validated secure state transitions and score persistence in RAM modules under strict timing constraints.

#### üîπ [Coverage-Driven Reliability Framework for Digital Logic (UVM)](LINK_TO_REPO)
* **Focus:** Advanced Verification & Reliability
* Architected a complete **SystemVerilog UVM testbench** (Sequencer, Driver, Scoreboard) for a 32-bit ALU.
* Implemented functional coverage models to eliminate "coverage plateaus" and stress-test logic against **adversarial corner cases**.
* Demonstrates the rigorous validation mindset required for both industrial sign-off and hardware assurance research.

#### üîπ [Autonomous Mobile Robot with TI-RTOS & PID Control](LINK_TO_REPO)
* **Focus:** Real-Time Deterministic Control
* Architected a multi-threaded firmware capability on the **TM4C123GH6PM (Tiva C)** using **TI-RTOS**.
* Implemented a **PID feedback loop** and deterministic scheduling for sensor polling and actuator response.
* Bridged the gap between control theory and real-time hardware execution.

#### üîπ [FPGA-Accelerated Architecture for High-Speed Data Processing](LINK_TO_REPO)
* **Focus:** Hardware-Software Co-Design
* Designed and synthesized a **Systolic Array on FPGA** to analyze dataflow bottlenecks.
* Built a **cycle-accurate Python reference model** to validate hardware performance, identifying non-linear latency spikes caused by memory banking conflicts.
* Validated the loop between high-level simulation and physical hardware behavior.

#### üîπ [AI-Driven Anomaly Detection for RTL Assurance](LINK_TO_REPO)
* **Focus:** Machine Learning for Hardware
* Developed a supervised learning framework using **Graph Neural Networks (GNNs)** to detect structural anomalies in Verilog RTL.
* **Research Implication:** Validated that structure-aware embeddings can capture long-range signal dependencies‚Äîa technique applicable to identifying security vulnerabilities in complex netlists.

---

### üõ† Technical Skills

**Hardware Implementation**
* Verilog RTL, SystemVerilog
* FPGA Prototyping (Xilinx Vivado, Intel Quartus Prime)
* Synthesis, Timing Analysis, FSM Design

**Verification & Validation**
* UVM (Universal Verification Methodology)
* SystemVerilog Assertions (SVA)
* Functional Coverage, Constrained-Random Testing

**Modeling & Analysis**
* Python (Scikit-Learn, PyTorch, NumPy)
* Graph Neural Networks (GNNs)
* Cycle-Accurate Simulation

**Embedded & Real-Time**
* C/C++, Assembly (ARM Cortex-M)
* RTOS (TI-RTOS, FreeRTOS)
* Protocols: UART, I2C, SPI, ADC

---

### üéØ Current Goals

I am actively seeking **R&D / Verification Engineering roles** and **PhD opportunities** where I can apply my background in automated verification to solve next-generation challenges in **Hardware Security, Trust, and Robustness**.

---
*University of Houston ‚Äî MS in Electrical Engineering (2023 ‚Äì 2025)*
