

================================================================
== Vitis HLS Report for 'atom_selection'
================================================================
* Date:           Sun Nov 23 17:35:12 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        OMP_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  22.00 ns|  12.753 ns|     5.94 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      232|      232|  5.104 us|  5.104 us|  232|  232|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_47_val48_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_47_val48"   --->   Operation 5 'read' 'r_47_val48_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_46_val47_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_46_val47"   --->   Operation 6 'read' 'r_46_val47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r_45_val46_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_45_val46"   --->   Operation 7 'read' 'r_45_val46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_44_val45_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_44_val45"   --->   Operation 8 'read' 'r_44_val45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%r_43_val44_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_43_val44"   --->   Operation 9 'read' 'r_43_val44_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%r_42_val43_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_42_val43"   --->   Operation 10 'read' 'r_42_val43_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%r_41_val42_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_41_val42"   --->   Operation 11 'read' 'r_41_val42_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r_40_val41_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_40_val41"   --->   Operation 12 'read' 'r_40_val41_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_39_val40_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_39_val40"   --->   Operation 13 'read' 'r_39_val40_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%r_38_val39_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_38_val39"   --->   Operation 14 'read' 'r_38_val39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%r_37_val38_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_37_val38"   --->   Operation 15 'read' 'r_37_val38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_36_val37_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_36_val37"   --->   Operation 16 'read' 'r_36_val37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_35_val36_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_35_val36"   --->   Operation 17 'read' 'r_35_val36_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%r_34_val35_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_34_val35"   --->   Operation 18 'read' 'r_34_val35_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_33_val34_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_33_val34"   --->   Operation 19 'read' 'r_33_val34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%r_32_val33_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_32_val33"   --->   Operation 20 'read' 'r_32_val33_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_31_val32_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_31_val32"   --->   Operation 21 'read' 'r_31_val32_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_30_val31_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_30_val31"   --->   Operation 22 'read' 'r_30_val31_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_29_val30_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_29_val30"   --->   Operation 23 'read' 'r_29_val30_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_28_val29_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_28_val29"   --->   Operation 24 'read' 'r_28_val29_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r_27_val28_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_27_val28"   --->   Operation 25 'read' 'r_27_val28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%r_26_val27_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_26_val27"   --->   Operation 26 'read' 'r_26_val27_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%r_25_val26_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_25_val26"   --->   Operation 27 'read' 'r_25_val26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%r_24_val25_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_24_val25"   --->   Operation 28 'read' 'r_24_val25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%r_23_val24_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_23_val24"   --->   Operation 29 'read' 'r_23_val24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%r_22_val23_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_22_val23"   --->   Operation 30 'read' 'r_22_val23_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%r_21_val22_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_21_val22"   --->   Operation 31 'read' 'r_21_val22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%r_20_val21_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_20_val21"   --->   Operation 32 'read' 'r_20_val21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%r_19_val20_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_19_val20"   --->   Operation 33 'read' 'r_19_val20_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%r_18_val19_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_18_val19"   --->   Operation 34 'read' 'r_18_val19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%r_17_val18_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_17_val18"   --->   Operation 35 'read' 'r_17_val18_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%r_16_val17_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_16_val17"   --->   Operation 36 'read' 'r_16_val17_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%r_15_val16_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_15_val16"   --->   Operation 37 'read' 'r_15_val16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%r_14_val15_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_14_val15"   --->   Operation 38 'read' 'r_14_val15_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%r_13_val14_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_13_val14"   --->   Operation 39 'read' 'r_13_val14_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%r_12_val13_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_12_val13"   --->   Operation 40 'read' 'r_12_val13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_11_val12_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_11_val12"   --->   Operation 41 'read' 'r_11_val12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%r_10_val11_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_10_val11"   --->   Operation 42 'read' 'r_10_val11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%r_9_val10_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_9_val10"   --->   Operation 43 'read' 'r_9_val10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%r_8_val9_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_8_val9"   --->   Operation 44 'read' 'r_8_val9_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%r_7_val8_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_7_val8"   --->   Operation 45 'read' 'r_7_val8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%r_6_val7_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_6_val7"   --->   Operation 46 'read' 'r_6_val7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%r_5_val6_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_5_val6"   --->   Operation 47 'read' 'r_5_val6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%r_4_val5_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_4_val5"   --->   Operation 48 'read' 'r_4_val5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%r_3_val4_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_3_val4"   --->   Operation 49 'read' 'r_3_val4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%r_2_val3_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_2_val3"   --->   Operation 50 'read' 'r_2_val3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%r_1_val2_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_1_val2"   --->   Operation 51 'read' 'r_1_val2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%r_0_val1_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %r_0_val1"   --->   Operation 52 'read' 'r_0_val1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%idx_loc = alloca i64 1"   --->   Operation 53 'alloca' 'idx_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln0 = call void @atom_selection_Pipeline_atom_loop, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15, i32 %A_16, i32 %A_17, i32 %A_18, i32 %A_19, i32 %A_20, i32 %A_21, i32 %A_22, i32 %A_23, i32 %A_24, i32 %A_25, i32 %A_26, i32 %A_27, i32 %A_28, i32 %A_29, i32 %A_30, i32 %A_31, i32 %A_32, i32 %A_33, i32 %A_34, i32 %A_35, i32 %A_36, i32 %A_37, i32 %A_38, i32 %A_39, i32 %A_40, i32 %A_41, i32 %A_42, i32 %A_43, i32 %A_44, i32 %A_45, i32 %A_46, i32 %A_47, i32 %r_0_val1_read, i32 %r_1_val2_read, i32 %r_2_val3_read, i32 %r_3_val4_read, i32 %r_4_val5_read, i32 %r_5_val6_read, i32 %r_6_val7_read, i32 %r_7_val8_read, i32 %r_8_val9_read, i32 %r_9_val10_read, i32 %r_10_val11_read, i32 %r_11_val12_read, i32 %r_12_val13_read, i32 %r_13_val14_read, i32 %r_14_val15_read, i32 %r_15_val16_read, i32 %r_16_val17_read, i32 %r_17_val18_read, i32 %r_18_val19_read, i32 %r_19_val20_read, i32 %r_20_val21_read, i32 %r_21_val22_read, i32 %r_22_val23_read, i32 %r_23_val24_read, i32 %r_24_val25_read, i32 %r_25_val26_read, i32 %r_26_val27_read, i32 %r_27_val28_read, i32 %r_28_val29_read, i32 %r_29_val30_read, i32 %r_30_val31_read, i32 %r_31_val32_read, i32 %r_32_val33_read, i32 %r_33_val34_read, i32 %r_34_val35_read, i32 %r_35_val36_read, i32 %r_36_val37_read, i32 %r_37_val38_read, i32 %r_38_val39_read, i32 %r_39_val40_read, i32 %r_40_val41_read, i32 %r_41_val42_read, i32 %r_42_val43_read, i32 %r_43_val44_read, i32 %r_44_val45_read, i32 %r_45_val46_read, i32 %r_46_val47_read, i32 %r_47_val48_read, i32 %idx_loc"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln0 = call void @atom_selection_Pipeline_atom_loop, i32 %A_0, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15, i32 %A_16, i32 %A_17, i32 %A_18, i32 %A_19, i32 %A_20, i32 %A_21, i32 %A_22, i32 %A_23, i32 %A_24, i32 %A_25, i32 %A_26, i32 %A_27, i32 %A_28, i32 %A_29, i32 %A_30, i32 %A_31, i32 %A_32, i32 %A_33, i32 %A_34, i32 %A_35, i32 %A_36, i32 %A_37, i32 %A_38, i32 %A_39, i32 %A_40, i32 %A_41, i32 %A_42, i32 %A_43, i32 %A_44, i32 %A_45, i32 %A_46, i32 %A_47, i32 %r_0_val1_read, i32 %r_1_val2_read, i32 %r_2_val3_read, i32 %r_3_val4_read, i32 %r_4_val5_read, i32 %r_5_val6_read, i32 %r_6_val7_read, i32 %r_7_val8_read, i32 %r_8_val9_read, i32 %r_9_val10_read, i32 %r_10_val11_read, i32 %r_11_val12_read, i32 %r_12_val13_read, i32 %r_13_val14_read, i32 %r_14_val15_read, i32 %r_15_val16_read, i32 %r_16_val17_read, i32 %r_17_val18_read, i32 %r_18_val19_read, i32 %r_19_val20_read, i32 %r_20_val21_read, i32 %r_21_val22_read, i32 %r_22_val23_read, i32 %r_23_val24_read, i32 %r_24_val25_read, i32 %r_25_val26_read, i32 %r_26_val27_read, i32 %r_27_val28_read, i32 %r_28_val29_read, i32 %r_29_val30_read, i32 %r_30_val31_read, i32 %r_31_val32_read, i32 %r_32_val33_read, i32 %r_33_val34_read, i32 %r_34_val35_read, i32 %r_35_val36_read, i32 %r_36_val37_read, i32 %r_37_val38_read, i32 %r_38_val39_read, i32 %r_39_val40_read, i32 %r_40_val41_read, i32 %r_41_val42_read, i32 %r_42_val43_read, i32 %r_43_val44_read, i32 %r_44_val45_read, i32 %r_45_val46_read, i32 %r_46_val47_read, i32 %r_47_val48_read, i32 %idx_loc"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%idx_loc_load = load i32 %idx_loc"   --->   Operation 56 'load' 'idx_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%idxprom21 = zext i32 %idx_loc_load"   --->   Operation 57 'zext' 'idxprom21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%A_0_addr = getelementptr i32 %A_0, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 58 'getelementptr' 'A_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.23ns)   --->   "%A_0_load = load i7 %A_0_addr" [src_omp.cpp:52]   --->   Operation 59 'load' 'A_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 60 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 61 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 62 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i32 %A_4, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 63 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i32 %A_5, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 64 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i32 %A_6, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 65 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i32 %A_7, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 66 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i32 %A_8, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 67 'getelementptr' 'A_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i32 %A_9, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 68 'getelementptr' 'A_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i32 %A_10, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 69 'getelementptr' 'A_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i32 %A_11, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 70 'getelementptr' 'A_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i32 %A_12, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 71 'getelementptr' 'A_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i32 %A_13, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 72 'getelementptr' 'A_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i32 %A_14, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 73 'getelementptr' 'A_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i32 %A_15, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 74 'getelementptr' 'A_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%A_16_addr = getelementptr i32 %A_16, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 75 'getelementptr' 'A_16_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%A_17_addr = getelementptr i32 %A_17, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 76 'getelementptr' 'A_17_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%A_18_addr = getelementptr i32 %A_18, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 77 'getelementptr' 'A_18_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%A_19_addr = getelementptr i32 %A_19, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 78 'getelementptr' 'A_19_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%A_20_addr = getelementptr i32 %A_20, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 79 'getelementptr' 'A_20_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%A_21_addr = getelementptr i32 %A_21, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 80 'getelementptr' 'A_21_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%A_22_addr = getelementptr i32 %A_22, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 81 'getelementptr' 'A_22_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%A_23_addr = getelementptr i32 %A_23, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 82 'getelementptr' 'A_23_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%A_24_addr = getelementptr i32 %A_24, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 83 'getelementptr' 'A_24_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%A_25_addr = getelementptr i32 %A_25, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 84 'getelementptr' 'A_25_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%A_26_addr = getelementptr i32 %A_26, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 85 'getelementptr' 'A_26_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%A_27_addr = getelementptr i32 %A_27, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 86 'getelementptr' 'A_27_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%A_28_addr = getelementptr i32 %A_28, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 87 'getelementptr' 'A_28_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%A_29_addr = getelementptr i32 %A_29, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 88 'getelementptr' 'A_29_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%A_30_addr = getelementptr i32 %A_30, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 89 'getelementptr' 'A_30_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%A_31_addr = getelementptr i32 %A_31, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 90 'getelementptr' 'A_31_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%A_32_addr = getelementptr i32 %A_32, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 91 'getelementptr' 'A_32_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%A_33_addr = getelementptr i32 %A_33, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 92 'getelementptr' 'A_33_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%A_34_addr = getelementptr i32 %A_34, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 93 'getelementptr' 'A_34_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%A_35_addr = getelementptr i32 %A_35, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 94 'getelementptr' 'A_35_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%A_36_addr = getelementptr i32 %A_36, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 95 'getelementptr' 'A_36_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%A_37_addr = getelementptr i32 %A_37, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 96 'getelementptr' 'A_37_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%A_38_addr = getelementptr i32 %A_38, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 97 'getelementptr' 'A_38_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%A_39_addr = getelementptr i32 %A_39, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 98 'getelementptr' 'A_39_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%A_40_addr = getelementptr i32 %A_40, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 99 'getelementptr' 'A_40_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%A_41_addr = getelementptr i32 %A_41, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 100 'getelementptr' 'A_41_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%A_42_addr = getelementptr i32 %A_42, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 101 'getelementptr' 'A_42_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%A_43_addr = getelementptr i32 %A_43, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 102 'getelementptr' 'A_43_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%A_44_addr = getelementptr i32 %A_44, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 103 'getelementptr' 'A_44_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%A_45_addr = getelementptr i32 %A_45, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 104 'getelementptr' 'A_45_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%A_46_addr = getelementptr i32 %A_46, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 105 'getelementptr' 'A_46_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%A_47_addr = getelementptr i32 %A_47, i64 0, i64 %idxprom21" [src_omp.cpp:52]   --->   Operation 106 'getelementptr' 'A_47_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [2/2] (1.23ns)   --->   "%A_1_load = load i7 %A_1_addr" [src_omp.cpp:52]   --->   Operation 107 'load' 'A_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 108 [2/2] (1.23ns)   --->   "%A_2_load = load i7 %A_2_addr" [src_omp.cpp:52]   --->   Operation 108 'load' 'A_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 109 [2/2] (1.23ns)   --->   "%A_3_load = load i7 %A_3_addr" [src_omp.cpp:52]   --->   Operation 109 'load' 'A_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 110 [2/2] (1.23ns)   --->   "%A_4_load = load i7 %A_4_addr" [src_omp.cpp:52]   --->   Operation 110 'load' 'A_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 111 [2/2] (1.23ns)   --->   "%A_5_load = load i7 %A_5_addr" [src_omp.cpp:52]   --->   Operation 111 'load' 'A_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 112 [2/2] (1.23ns)   --->   "%A_6_load = load i7 %A_6_addr" [src_omp.cpp:52]   --->   Operation 112 'load' 'A_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 113 [2/2] (1.23ns)   --->   "%A_7_load = load i7 %A_7_addr" [src_omp.cpp:52]   --->   Operation 113 'load' 'A_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 114 [2/2] (1.23ns)   --->   "%A_8_load = load i7 %A_8_addr" [src_omp.cpp:52]   --->   Operation 114 'load' 'A_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 115 [2/2] (1.23ns)   --->   "%A_9_load = load i7 %A_9_addr" [src_omp.cpp:52]   --->   Operation 115 'load' 'A_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 116 [2/2] (1.23ns)   --->   "%A_10_load = load i7 %A_10_addr" [src_omp.cpp:52]   --->   Operation 116 'load' 'A_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 117 [2/2] (1.23ns)   --->   "%A_11_load = load i7 %A_11_addr" [src_omp.cpp:52]   --->   Operation 117 'load' 'A_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 118 [2/2] (1.23ns)   --->   "%A_12_load = load i7 %A_12_addr" [src_omp.cpp:52]   --->   Operation 118 'load' 'A_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 119 [2/2] (1.23ns)   --->   "%A_13_load = load i7 %A_13_addr" [src_omp.cpp:52]   --->   Operation 119 'load' 'A_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 120 [2/2] (1.23ns)   --->   "%A_14_load = load i7 %A_14_addr" [src_omp.cpp:52]   --->   Operation 120 'load' 'A_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 121 [2/2] (1.23ns)   --->   "%A_15_load = load i7 %A_15_addr" [src_omp.cpp:52]   --->   Operation 121 'load' 'A_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 122 [2/2] (1.23ns)   --->   "%A_16_load = load i7 %A_16_addr" [src_omp.cpp:52]   --->   Operation 122 'load' 'A_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 123 [2/2] (1.23ns)   --->   "%A_17_load = load i7 %A_17_addr" [src_omp.cpp:52]   --->   Operation 123 'load' 'A_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 124 [2/2] (1.23ns)   --->   "%A_18_load = load i7 %A_18_addr" [src_omp.cpp:52]   --->   Operation 124 'load' 'A_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 125 [2/2] (1.23ns)   --->   "%A_19_load = load i7 %A_19_addr" [src_omp.cpp:52]   --->   Operation 125 'load' 'A_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 126 [2/2] (1.23ns)   --->   "%A_20_load = load i7 %A_20_addr" [src_omp.cpp:52]   --->   Operation 126 'load' 'A_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 127 [2/2] (1.23ns)   --->   "%A_21_load = load i7 %A_21_addr" [src_omp.cpp:52]   --->   Operation 127 'load' 'A_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 128 [2/2] (1.23ns)   --->   "%A_22_load = load i7 %A_22_addr" [src_omp.cpp:52]   --->   Operation 128 'load' 'A_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 129 [2/2] (1.23ns)   --->   "%A_23_load = load i7 %A_23_addr" [src_omp.cpp:52]   --->   Operation 129 'load' 'A_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 130 [2/2] (1.23ns)   --->   "%A_24_load = load i7 %A_24_addr" [src_omp.cpp:52]   --->   Operation 130 'load' 'A_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 131 [2/2] (1.23ns)   --->   "%A_25_load = load i7 %A_25_addr" [src_omp.cpp:52]   --->   Operation 131 'load' 'A_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 132 [2/2] (1.23ns)   --->   "%A_26_load = load i7 %A_26_addr" [src_omp.cpp:52]   --->   Operation 132 'load' 'A_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 133 [2/2] (1.23ns)   --->   "%A_27_load = load i7 %A_27_addr" [src_omp.cpp:52]   --->   Operation 133 'load' 'A_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 134 [2/2] (1.23ns)   --->   "%A_28_load = load i7 %A_28_addr" [src_omp.cpp:52]   --->   Operation 134 'load' 'A_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 135 [2/2] (1.23ns)   --->   "%A_29_load = load i7 %A_29_addr" [src_omp.cpp:52]   --->   Operation 135 'load' 'A_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 136 [2/2] (1.23ns)   --->   "%A_30_load = load i7 %A_30_addr" [src_omp.cpp:52]   --->   Operation 136 'load' 'A_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 137 [2/2] (1.23ns)   --->   "%A_31_load = load i7 %A_31_addr" [src_omp.cpp:52]   --->   Operation 137 'load' 'A_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 138 [2/2] (1.23ns)   --->   "%A_32_load = load i7 %A_32_addr" [src_omp.cpp:52]   --->   Operation 138 'load' 'A_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 139 [2/2] (1.23ns)   --->   "%A_33_load = load i7 %A_33_addr" [src_omp.cpp:52]   --->   Operation 139 'load' 'A_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 140 [2/2] (1.23ns)   --->   "%A_34_load = load i7 %A_34_addr" [src_omp.cpp:52]   --->   Operation 140 'load' 'A_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 141 [2/2] (1.23ns)   --->   "%A_35_load = load i7 %A_35_addr" [src_omp.cpp:52]   --->   Operation 141 'load' 'A_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 142 [2/2] (1.23ns)   --->   "%A_36_load = load i7 %A_36_addr" [src_omp.cpp:52]   --->   Operation 142 'load' 'A_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 143 [2/2] (1.23ns)   --->   "%A_37_load = load i7 %A_37_addr" [src_omp.cpp:52]   --->   Operation 143 'load' 'A_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 144 [2/2] (1.23ns)   --->   "%A_38_load = load i7 %A_38_addr" [src_omp.cpp:52]   --->   Operation 144 'load' 'A_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 145 [2/2] (1.23ns)   --->   "%A_39_load = load i7 %A_39_addr" [src_omp.cpp:52]   --->   Operation 145 'load' 'A_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 146 [2/2] (1.23ns)   --->   "%A_40_load = load i7 %A_40_addr" [src_omp.cpp:52]   --->   Operation 146 'load' 'A_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 147 [2/2] (1.23ns)   --->   "%A_41_load = load i7 %A_41_addr" [src_omp.cpp:52]   --->   Operation 147 'load' 'A_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 148 [2/2] (1.23ns)   --->   "%A_42_load = load i7 %A_42_addr" [src_omp.cpp:52]   --->   Operation 148 'load' 'A_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 149 [2/2] (1.23ns)   --->   "%A_43_load = load i7 %A_43_addr" [src_omp.cpp:52]   --->   Operation 149 'load' 'A_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 150 [2/2] (1.23ns)   --->   "%A_44_load = load i7 %A_44_addr" [src_omp.cpp:52]   --->   Operation 150 'load' 'A_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 151 [2/2] (1.23ns)   --->   "%A_45_load = load i7 %A_45_addr" [src_omp.cpp:52]   --->   Operation 151 'load' 'A_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 152 [2/2] (1.23ns)   --->   "%A_46_load = load i7 %A_46_addr" [src_omp.cpp:52]   --->   Operation 152 'load' 'A_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_3 : Operation 153 [2/2] (1.23ns)   --->   "%A_47_load = load i7 %A_47_addr" [src_omp.cpp:52]   --->   Operation 153 'load' 'A_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 1.23>
ST_4 : Operation 154 [1/2] (1.23ns)   --->   "%A_0_load = load i7 %A_0_addr" [src_omp.cpp:52]   --->   Operation 154 'load' 'A_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 155 [1/2] (1.23ns)   --->   "%A_1_load = load i7 %A_1_addr" [src_omp.cpp:52]   --->   Operation 155 'load' 'A_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 156 [1/2] (1.23ns)   --->   "%A_2_load = load i7 %A_2_addr" [src_omp.cpp:52]   --->   Operation 156 'load' 'A_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 157 [1/2] (1.23ns)   --->   "%A_3_load = load i7 %A_3_addr" [src_omp.cpp:52]   --->   Operation 157 'load' 'A_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 158 [1/2] (1.23ns)   --->   "%A_4_load = load i7 %A_4_addr" [src_omp.cpp:52]   --->   Operation 158 'load' 'A_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 159 [1/2] (1.23ns)   --->   "%A_5_load = load i7 %A_5_addr" [src_omp.cpp:52]   --->   Operation 159 'load' 'A_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 160 [1/2] (1.23ns)   --->   "%A_6_load = load i7 %A_6_addr" [src_omp.cpp:52]   --->   Operation 160 'load' 'A_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 161 [1/2] (1.23ns)   --->   "%A_7_load = load i7 %A_7_addr" [src_omp.cpp:52]   --->   Operation 161 'load' 'A_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 162 [1/2] (1.23ns)   --->   "%A_8_load = load i7 %A_8_addr" [src_omp.cpp:52]   --->   Operation 162 'load' 'A_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 163 [1/2] (1.23ns)   --->   "%A_9_load = load i7 %A_9_addr" [src_omp.cpp:52]   --->   Operation 163 'load' 'A_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 164 [1/2] (1.23ns)   --->   "%A_10_load = load i7 %A_10_addr" [src_omp.cpp:52]   --->   Operation 164 'load' 'A_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 165 [1/2] (1.23ns)   --->   "%A_11_load = load i7 %A_11_addr" [src_omp.cpp:52]   --->   Operation 165 'load' 'A_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 166 [1/2] (1.23ns)   --->   "%A_12_load = load i7 %A_12_addr" [src_omp.cpp:52]   --->   Operation 166 'load' 'A_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 167 [1/2] (1.23ns)   --->   "%A_13_load = load i7 %A_13_addr" [src_omp.cpp:52]   --->   Operation 167 'load' 'A_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 168 [1/2] (1.23ns)   --->   "%A_14_load = load i7 %A_14_addr" [src_omp.cpp:52]   --->   Operation 168 'load' 'A_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 169 [1/2] (1.23ns)   --->   "%A_15_load = load i7 %A_15_addr" [src_omp.cpp:52]   --->   Operation 169 'load' 'A_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 170 [1/2] (1.23ns)   --->   "%A_16_load = load i7 %A_16_addr" [src_omp.cpp:52]   --->   Operation 170 'load' 'A_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 171 [1/2] (1.23ns)   --->   "%A_17_load = load i7 %A_17_addr" [src_omp.cpp:52]   --->   Operation 171 'load' 'A_17_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 172 [1/2] (1.23ns)   --->   "%A_18_load = load i7 %A_18_addr" [src_omp.cpp:52]   --->   Operation 172 'load' 'A_18_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 173 [1/2] (1.23ns)   --->   "%A_19_load = load i7 %A_19_addr" [src_omp.cpp:52]   --->   Operation 173 'load' 'A_19_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 174 [1/2] (1.23ns)   --->   "%A_20_load = load i7 %A_20_addr" [src_omp.cpp:52]   --->   Operation 174 'load' 'A_20_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 175 [1/2] (1.23ns)   --->   "%A_21_load = load i7 %A_21_addr" [src_omp.cpp:52]   --->   Operation 175 'load' 'A_21_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 176 [1/2] (1.23ns)   --->   "%A_22_load = load i7 %A_22_addr" [src_omp.cpp:52]   --->   Operation 176 'load' 'A_22_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 177 [1/2] (1.23ns)   --->   "%A_23_load = load i7 %A_23_addr" [src_omp.cpp:52]   --->   Operation 177 'load' 'A_23_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 178 [1/2] (1.23ns)   --->   "%A_24_load = load i7 %A_24_addr" [src_omp.cpp:52]   --->   Operation 178 'load' 'A_24_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 179 [1/2] (1.23ns)   --->   "%A_25_load = load i7 %A_25_addr" [src_omp.cpp:52]   --->   Operation 179 'load' 'A_25_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 180 [1/2] (1.23ns)   --->   "%A_26_load = load i7 %A_26_addr" [src_omp.cpp:52]   --->   Operation 180 'load' 'A_26_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 181 [1/2] (1.23ns)   --->   "%A_27_load = load i7 %A_27_addr" [src_omp.cpp:52]   --->   Operation 181 'load' 'A_27_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 182 [1/2] (1.23ns)   --->   "%A_28_load = load i7 %A_28_addr" [src_omp.cpp:52]   --->   Operation 182 'load' 'A_28_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 183 [1/2] (1.23ns)   --->   "%A_29_load = load i7 %A_29_addr" [src_omp.cpp:52]   --->   Operation 183 'load' 'A_29_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 184 [1/2] (1.23ns)   --->   "%A_30_load = load i7 %A_30_addr" [src_omp.cpp:52]   --->   Operation 184 'load' 'A_30_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 185 [1/2] (1.23ns)   --->   "%A_31_load = load i7 %A_31_addr" [src_omp.cpp:52]   --->   Operation 185 'load' 'A_31_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 186 [1/2] (1.23ns)   --->   "%A_32_load = load i7 %A_32_addr" [src_omp.cpp:52]   --->   Operation 186 'load' 'A_32_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 187 [1/2] (1.23ns)   --->   "%A_33_load = load i7 %A_33_addr" [src_omp.cpp:52]   --->   Operation 187 'load' 'A_33_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 188 [1/2] (1.23ns)   --->   "%A_34_load = load i7 %A_34_addr" [src_omp.cpp:52]   --->   Operation 188 'load' 'A_34_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 189 [1/2] (1.23ns)   --->   "%A_35_load = load i7 %A_35_addr" [src_omp.cpp:52]   --->   Operation 189 'load' 'A_35_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 190 [1/2] (1.23ns)   --->   "%A_36_load = load i7 %A_36_addr" [src_omp.cpp:52]   --->   Operation 190 'load' 'A_36_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 191 [1/2] (1.23ns)   --->   "%A_37_load = load i7 %A_37_addr" [src_omp.cpp:52]   --->   Operation 191 'load' 'A_37_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 192 [1/2] (1.23ns)   --->   "%A_38_load = load i7 %A_38_addr" [src_omp.cpp:52]   --->   Operation 192 'load' 'A_38_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 193 [1/2] (1.23ns)   --->   "%A_39_load = load i7 %A_39_addr" [src_omp.cpp:52]   --->   Operation 193 'load' 'A_39_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 194 [1/2] (1.23ns)   --->   "%A_40_load = load i7 %A_40_addr" [src_omp.cpp:52]   --->   Operation 194 'load' 'A_40_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 195 [1/2] (1.23ns)   --->   "%A_41_load = load i7 %A_41_addr" [src_omp.cpp:52]   --->   Operation 195 'load' 'A_41_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 196 [1/2] (1.23ns)   --->   "%A_42_load = load i7 %A_42_addr" [src_omp.cpp:52]   --->   Operation 196 'load' 'A_42_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 197 [1/2] (1.23ns)   --->   "%A_43_load = load i7 %A_43_addr" [src_omp.cpp:52]   --->   Operation 197 'load' 'A_43_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 198 [1/2] (1.23ns)   --->   "%A_44_load = load i7 %A_44_addr" [src_omp.cpp:52]   --->   Operation 198 'load' 'A_44_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 199 [1/2] (1.23ns)   --->   "%A_45_load = load i7 %A_45_addr" [src_omp.cpp:52]   --->   Operation 199 'load' 'A_45_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 200 [1/2] (1.23ns)   --->   "%A_46_load = load i7 %A_46_addr" [src_omp.cpp:52]   --->   Operation 200 'load' 'A_46_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 201 [1/2] (1.23ns)   --->   "%A_47_load = load i7 %A_47_addr" [src_omp.cpp:52]   --->   Operation 201 'load' 'A_47_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 128> <RAM>
ST_4 : Operation 202 [1/1] (0.00ns)   --->   "%mrv = insertvalue i1568 <undef>, i32 %idx_loc_load" [src_omp.cpp:54]   --->   Operation 202 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i1568 %mrv, i32 %A_0_load" [src_omp.cpp:54]   --->   Operation 203 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i1568 %mrv_1, i32 %A_1_load" [src_omp.cpp:54]   --->   Operation 204 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i1568 %mrv_2, i32 %A_2_load" [src_omp.cpp:54]   --->   Operation 205 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i1568 %mrv_3, i32 %A_3_load" [src_omp.cpp:54]   --->   Operation 206 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i1568 %mrv_4, i32 %A_4_load" [src_omp.cpp:54]   --->   Operation 207 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i1568 %mrv_5, i32 %A_5_load" [src_omp.cpp:54]   --->   Operation 208 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i1568 %mrv_6, i32 %A_6_load" [src_omp.cpp:54]   --->   Operation 209 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i1568 %mrv_7, i32 %A_7_load" [src_omp.cpp:54]   --->   Operation 210 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i1568 %mrv_8, i32 %A_8_load" [src_omp.cpp:54]   --->   Operation 211 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i1568 %mrv_9, i32 %A_9_load" [src_omp.cpp:54]   --->   Operation 212 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i1568 %mrv_10, i32 %A_10_load" [src_omp.cpp:54]   --->   Operation 213 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i1568 %mrv_11, i32 %A_11_load" [src_omp.cpp:54]   --->   Operation 214 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i1568 %mrv_12, i32 %A_12_load" [src_omp.cpp:54]   --->   Operation 215 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i1568 %mrv_13, i32 %A_13_load" [src_omp.cpp:54]   --->   Operation 216 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i1568 %mrv_14, i32 %A_14_load" [src_omp.cpp:54]   --->   Operation 217 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i1568 %mrv_15, i32 %A_15_load" [src_omp.cpp:54]   --->   Operation 218 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i1568 %mrv_16, i32 %A_16_load" [src_omp.cpp:54]   --->   Operation 219 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i1568 %mrv_17, i32 %A_17_load" [src_omp.cpp:54]   --->   Operation 220 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i1568 %mrv_18, i32 %A_18_load" [src_omp.cpp:54]   --->   Operation 221 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i1568 %mrv_19, i32 %A_19_load" [src_omp.cpp:54]   --->   Operation 222 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i1568 %mrv_20, i32 %A_20_load" [src_omp.cpp:54]   --->   Operation 223 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i1568 %mrv_21, i32 %A_21_load" [src_omp.cpp:54]   --->   Operation 224 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i1568 %mrv_22, i32 %A_22_load" [src_omp.cpp:54]   --->   Operation 225 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i1568 %mrv_23, i32 %A_23_load" [src_omp.cpp:54]   --->   Operation 226 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i1568 %mrv_24, i32 %A_24_load" [src_omp.cpp:54]   --->   Operation 227 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 228 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i1568 %mrv_25, i32 %A_25_load" [src_omp.cpp:54]   --->   Operation 228 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 229 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i1568 %mrv_26, i32 %A_26_load" [src_omp.cpp:54]   --->   Operation 229 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 230 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i1568 %mrv_27, i32 %A_27_load" [src_omp.cpp:54]   --->   Operation 230 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 231 [1/1] (0.00ns)   --->   "%mrv_29 = insertvalue i1568 %mrv_28, i32 %A_28_load" [src_omp.cpp:54]   --->   Operation 231 'insertvalue' 'mrv_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%mrv_30 = insertvalue i1568 %mrv_29, i32 %A_29_load" [src_omp.cpp:54]   --->   Operation 232 'insertvalue' 'mrv_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%mrv_31 = insertvalue i1568 %mrv_30, i32 %A_30_load" [src_omp.cpp:54]   --->   Operation 233 'insertvalue' 'mrv_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.00ns)   --->   "%mrv_32 = insertvalue i1568 %mrv_31, i32 %A_31_load" [src_omp.cpp:54]   --->   Operation 234 'insertvalue' 'mrv_32' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 235 [1/1] (0.00ns)   --->   "%mrv_33 = insertvalue i1568 %mrv_32, i32 %A_32_load" [src_omp.cpp:54]   --->   Operation 235 'insertvalue' 'mrv_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 236 [1/1] (0.00ns)   --->   "%mrv_34 = insertvalue i1568 %mrv_33, i32 %A_33_load" [src_omp.cpp:54]   --->   Operation 236 'insertvalue' 'mrv_34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 237 [1/1] (0.00ns)   --->   "%mrv_35 = insertvalue i1568 %mrv_34, i32 %A_34_load" [src_omp.cpp:54]   --->   Operation 237 'insertvalue' 'mrv_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 238 [1/1] (0.00ns)   --->   "%mrv_36 = insertvalue i1568 %mrv_35, i32 %A_35_load" [src_omp.cpp:54]   --->   Operation 238 'insertvalue' 'mrv_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%mrv_37 = insertvalue i1568 %mrv_36, i32 %A_36_load" [src_omp.cpp:54]   --->   Operation 239 'insertvalue' 'mrv_37' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%mrv_38 = insertvalue i1568 %mrv_37, i32 %A_37_load" [src_omp.cpp:54]   --->   Operation 240 'insertvalue' 'mrv_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%mrv_39 = insertvalue i1568 %mrv_38, i32 %A_38_load" [src_omp.cpp:54]   --->   Operation 241 'insertvalue' 'mrv_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%mrv_40 = insertvalue i1568 %mrv_39, i32 %A_39_load" [src_omp.cpp:54]   --->   Operation 242 'insertvalue' 'mrv_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%mrv_41 = insertvalue i1568 %mrv_40, i32 %A_40_load" [src_omp.cpp:54]   --->   Operation 243 'insertvalue' 'mrv_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%mrv_42 = insertvalue i1568 %mrv_41, i32 %A_41_load" [src_omp.cpp:54]   --->   Operation 244 'insertvalue' 'mrv_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%mrv_43 = insertvalue i1568 %mrv_42, i32 %A_42_load" [src_omp.cpp:54]   --->   Operation 245 'insertvalue' 'mrv_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns)   --->   "%mrv_44 = insertvalue i1568 %mrv_43, i32 %A_43_load" [src_omp.cpp:54]   --->   Operation 246 'insertvalue' 'mrv_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%mrv_45 = insertvalue i1568 %mrv_44, i32 %A_44_load" [src_omp.cpp:54]   --->   Operation 247 'insertvalue' 'mrv_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns)   --->   "%mrv_46 = insertvalue i1568 %mrv_45, i32 %A_45_load" [src_omp.cpp:54]   --->   Operation 248 'insertvalue' 'mrv_46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i1568 %mrv_46, i32 %A_46_load" [src_omp.cpp:54]   --->   Operation 249 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%mrv_47 = insertvalue i1568 %mrv_s, i32 %A_47_load" [src_omp.cpp:54]   --->   Operation 250 'insertvalue' 'mrv_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%ret_ln54 = ret i1568 %mrv_47" [src_omp.cpp:54]   --->   Operation 251 'ret' 'ret_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 22.000ns, clock uncertainty: 5.940ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 1.237ns
The critical path consists of the following:
	'load' operation ('idx_loc_load') on local variable 'idx_loc' [147]  (0.000 ns)
	'getelementptr' operation ('A_0_addr', src_omp.cpp:52) [149]  (0.000 ns)
	'load' operation ('A_0_load', src_omp.cpp:52) on array 'A_0' [150]  (1.237 ns)

 <State 4>: 1.237ns
The critical path consists of the following:
	'load' operation ('A_0_load', src_omp.cpp:52) on array 'A_0' [150]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
