- 👋 Hi, I’m Luis Cardenas
- 👀 I’m interested in FPGA's, Verilog, SysVerilog, Drones, Robots, Computer Chips, ASIC, and Hardware
- 🌱 I’m currently learning C++, Python, Verilog, sysVerilog, assemlby, SQL, R, and matlab
- 💞️ I’m looking to collaborate on Hardware Projects
- 📫 How to reach me cardel1@unlv.nevada.edu

<!---
cardel1/cardel1 is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
