<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH] CAN: Add Flexcan CAN controller driver
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2010-July/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%5D%20CAN%3A%20Add%20Flexcan%20CAN%20controller%20driver&In-Reply-To=%3C4C405CEC.3000701%40pengutronix.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="004459.html">
   <LINK REL="Next"  HREF="004461.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH] CAN: Add Flexcan CAN controller driver</H1>
    <B>Marc Kleine-Budde</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%5D%20CAN%3A%20Add%20Flexcan%20CAN%20controller%20driver&In-Reply-To=%3C4C405CEC.3000701%40pengutronix.de%3E"
       TITLE="[PATCH] CAN: Add Flexcan CAN controller driver">mkl at pengutronix.de
       </A><BR>
    <I>Fri Jul 16 15:21:48 CEST 2010</I>
    <P><UL>
        <LI>Previous message: <A HREF="004459.html">[PATCH] CAN: Add Flexcan CAN controller driver
</A></li>
        <LI>Next message: <A HREF="004461.html">[PATCH] CAN: Add Flexcan CAN controller driver
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4460">[ date ]</a>
              <a href="thread.html#4460">[ thread ]</a>
              <a href="subject.html#4460">[ subject ]</a>
              <a href="author.html#4460">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Wolfgang Grandegger wrote:
&gt;<i> I realized a few issues. You can add my &quot;acked-by&quot; when they are fixed.
</I>
thanks for the review.

&gt;&gt;<i>  drivers/net/can/Kconfig              |    6 +
</I>&gt;&gt;<i>  drivers/net/can/Makefile             |    1 +
</I>&gt;&gt;<i>  drivers/net/can/flexcan.c            | 1005 ++++++++++++++++++++++++++++++++++
</I>&gt;&gt;<i>  include/linux/can/platform/flexcan.h |   20 +
</I>&gt;&gt;<i>  4 files changed, 1032 insertions(+), 0 deletions(-)
</I>&gt;&gt;<i>  create mode 100644 drivers/net/can/flexcan.c
</I>&gt;&gt;<i>  create mode 100644 include/linux/can/platform/flexcan.h
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> diff --git a/drivers/net/can/Kconfig b/drivers/net/can/Kconfig
</I>&gt;&gt;<i> index 2c5227c..3f13299 100644
</I>&gt;&gt;<i> --- a/drivers/net/can/Kconfig
</I>&gt;&gt;<i> +++ b/drivers/net/can/Kconfig
</I>&gt;&gt;<i> @@ -73,6 +73,12 @@ config CAN_JANZ_ICAN3
</I>&gt;&gt;<i>  	  This driver can also be built as a module. If so, the module will be
</I>&gt;&gt;<i>  	  called janz-ican3.ko.
</I>&gt;&gt;<i>  
</I>&gt;&gt;<i> +config CAN_FLEXCAN
</I>&gt;&gt;<i> +	tristate &quot;Support for Freescale FLEXCAN based chips&quot;
</I>&gt;&gt;<i> +	depends on CAN_DEV
</I>&gt;<i> 
</I>&gt;<i> Some more arch specific dependencies would be nice.
</I>
it's tested on MX25 and MX35, I'll add these.

&gt;&gt;<i> +	---help---
</I>&gt;&gt;<i> +	  Say Y here if you want to support for Freescale FlexCAN.
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i>  source &quot;drivers/net/can/mscan/Kconfig&quot;
</I>&gt;&gt;<i>  
</I>&gt;&gt;<i>  source &quot;drivers/net/can/sja1000/Kconfig&quot;
</I>&gt;&gt;<i> diff --git a/drivers/net/can/Makefile b/drivers/net/can/Makefile
</I>&gt;&gt;<i> index 9047cd0..0057537 100644
</I>&gt;&gt;<i> --- a/drivers/net/can/Makefile
</I>&gt;&gt;<i> +++ b/drivers/net/can/Makefile
</I>&gt;&gt;<i> @@ -16,5 +16,6 @@ obj-$(CONFIG_CAN_TI_HECC)	+= ti_hecc.o
</I>&gt;&gt;<i>  obj-$(CONFIG_CAN_MCP251X)	+= mcp251x.o
</I>&gt;&gt;<i>  obj-$(CONFIG_CAN_BFIN)		+= bfin_can.o
</I>&gt;&gt;<i>  obj-$(CONFIG_CAN_JANZ_ICAN3)	+= janz-ican3.o
</I>&gt;&gt;<i> +obj-$(CONFIG_CAN_FLEXCAN)	+= flexcan.o
</I>&gt;&gt;<i>  
</I>&gt;&gt;<i>  ccflags-$(CONFIG_CAN_DEBUG_DEVICES) := -DDEBUG
</I>&gt;&gt;<i> diff --git a/drivers/net/can/flexcan.c b/drivers/net/can/flexcan.c
</I>&gt;&gt;<i> new file mode 100644
</I>&gt;&gt;<i> index 0000000..a3180ba
</I>&gt;&gt;<i> --- /dev/null
</I>&gt;&gt;<i> +++ b/drivers/net/can/flexcan.c
</I>&gt;&gt;<i> @@ -0,0 +1,1005 @@
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * flexcan.c - FLEXCAN CAN controller driver
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * Copyright (c) 2005-2006 Varma Electronics Oy
</I>&gt;&gt;<i> + * Copyright (c) 2009 Sascha Hauer, Pengutronix
</I>&gt;&gt;<i> + * Copyright (c) 2010 Marc Kleine-Budde, Pengutronix
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * Based on code originally by Andrey Volkov &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">avolkov at varma-el.com</A>&gt;
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * LICENCE:
</I>&gt;&gt;<i> + * This program is free software; you can redistribute it and/or
</I>&gt;&gt;<i> + * modify it under the terms of the GNU General Public License as
</I>&gt;&gt;<i> + * published by the Free Software Foundation version 2.
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * This program is distributed in the hope that it will be useful,
</I>&gt;&gt;<i> + * but WITHOUT ANY WARRANTY; without even the implied warranty of
</I>&gt;&gt;<i> + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
</I>&gt;&gt;<i> + * GNU General Public License for more details.
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#include &lt;linux/netdevice.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/can.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/can/dev.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/can/error.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/can/platform/flexcan.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/clk.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/delay.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/if_arp.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/if_ether.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/interrupt.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/io.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/kernel.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/list.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/module.h&gt;
</I>&gt;&gt;<i> +#include &lt;linux/platform_device.h&gt;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#include &lt;mach/clock.h&gt;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define DRV_NAME		&quot;flexcan&quot;
</I>&gt;&gt;<i> +#define FLEXCAN_NAPI_WEIGHT	8
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* FLEXCAN module configuration register (CANMCR) bits */
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_MDIS		BIT(31)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_FRZ			BIT(30)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_FEN			BIT(29)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_HALT		BIT(28)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_NOT_RDY		BIT(27)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_WAK_MSK		BIT(26)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_SOFTRST		BIT(25)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_FRZ_ACK		BIT(24)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_SUPV		BIT(23)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_SLF_WAK		BIT(22)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_WRN_EN		BIT(21)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_LPM_ACK		BIT(20)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_WAK_SRC		BIT(19)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_DOZE		BIT(18)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_SRX_DIS		BIT(17)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_BCC			BIT(16)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_LPRIO_EN		BIT(13)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_AEN			BIT(12)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_MAXMB(x)		((x) &amp; 0xf)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_IDAM_A		(0 &lt;&lt; 8)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_IDAM_B		(1 &lt;&lt; 8)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_IDAM_C		(2 &lt;&lt; 8)
</I>&gt;&gt;<i> +#define FLEXCAN_MCR_IDAM_D		(3 &lt;&lt; 8)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* FLEXCAN control register (CANCTRL) bits */
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_PRESDIV(x)		(((x) &amp; 0xff) &lt;&lt; 24)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_RJW(x)		(((x) &amp; 0x03) &lt;&lt; 22)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_PSEG1(x)		(((x) &amp; 0x07) &lt;&lt; 19)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_PSEG2(x)		(((x) &amp; 0x07) &lt;&lt; 16)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_BOFF_MSK		BIT(15)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_ERR_MSK		BIT(14)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_CLK_SRC		BIT(13)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_LPB		BIT(12)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_TWRN_MSK		BIT(11)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_RWRN_MSK		BIT(10)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_SMP		BIT(7)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_BOFF_REC		BIT(6)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_TSYNC		BIT(5)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_LBUF		BIT(4)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_LOM		BIT(3)
</I>&gt;&gt;<i> +#define FLEXCAN_CTRL_PROPSEG(x)		((x) &amp; 0x07)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* FLEXCAN error and status register (ESR) bits */
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_TWRN_INT		BIT(17)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_RWRN_INT		BIT(16)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_BIT1_ERR		BIT(15)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_BIT0_ERR		BIT(14)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_ACK_ERR		BIT(13)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_CRC_ERR		BIT(12)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_FRM_ERR		BIT(11)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_STF_ERR		BIT(10)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_TX_WRN		BIT(9)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_RX_WRN		BIT(8)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_IDLE		BIT(7)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_TXRX		BIT(6)
</I>&gt;&gt;<i> +#define FLEXCAN_EST_FLT_CONF_SHIFT	(4)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_FLT_CONF_MASK	(0x2 &lt;&lt; FLEXCAN_EST_FLT_CONF_SHIFT)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_FLT_CONF_ACTIVE	(0x0 &lt;&lt; FLEXCAN_EST_FLT_CONF_SHIFT)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_FLT_CONF_PASSIVE	(0x1 &lt;&lt; FLEXCAN_EST_FLT_CONF_SHIFT)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_BOFF_INT		BIT(2)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_ERR_INT		BIT(1)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_WAK_INT		BIT(0)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_ERR_FRAME \
</I>&gt;&gt;<i> +	(FLEXCAN_ESR_BIT1_ERR | FLEXCAN_ESR_BIT0_ERR | \
</I>&gt;&gt;<i> +	 FLEXCAN_ESR_ACK_ERR | FLEXCAN_ESR_CRC_ERR | \
</I>&gt;&gt;<i> +	 FLEXCAN_ESR_FRM_ERR | FLEXCAN_ESR_STF_ERR)
</I>&gt;&gt;<i> +#define FLEXCAN_ESR_ERR_LINE \
</I>&gt;&gt;<i> +	(FLEXCAN_ESR_TWRN_INT | FLEXCAN_ESR_RWRN_INT | FLEXCAN_ESR_BOFF_INT)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* FLEXCAN interrupt flag register (IFLAG) bits */
</I>&gt;&gt;<i> +#define FLEXCAN_TX_BUF_ID		8
</I>&gt;&gt;<i> +#define FLEXCAN_IFLAG_BUF(x)		BIT(x)
</I>&gt;&gt;<i> +#define FLEXCAN_IFLAG_RX_FIFO_OVERFLOW	BIT(7)
</I>&gt;&gt;<i> +#define FLEXCAN_IFLAG_RX_FIFO_WARN	BIT(6)
</I>&gt;&gt;<i> +#define FLEXCAN_IFLAG_RX_FIFO_AVAILABLE	BIT(5)
</I>&gt;&gt;<i> +#define FLEXCAN_IFLAG_DEFAULT \
</I>&gt;&gt;<i> +	(FLEXCAN_IFLAG_RX_FIFO_OVERFLOW | FLEXCAN_IFLAG_RX_FIFO_AVAILABLE | \
</I>&gt;&gt;<i> +	 FLEXCAN_IFLAG_BUF(FLEXCAN_TX_BUF_ID))
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* FLEXCAN message buffers */
</I>&gt;&gt;<i> +#define FLEXCAN_MB_CNT_CODE(x)		(((x) &amp; 0xf) &lt;&lt; 24)
</I>&gt;&gt;<i> +#define FLEXCAN_MB_CNT_SRR		BIT(22)
</I>&gt;&gt;<i> +#define FLEXCAN_MB_CNT_IDE		BIT(21)
</I>&gt;&gt;<i> +#define FLEXCAN_MB_CNT_RTR		BIT(20)
</I>&gt;&gt;<i> +#define FLEXCAN_MB_CNT_LENGTH(x)	(((x) &amp; 0xf) &lt;&lt; 16)
</I>&gt;&gt;<i> +#define FLEXCAN_MB_CNT_TIMESTAMP(x)	((x) &amp; 0xffff)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#define FLEXCAN_MB_CODE_MASK		(0xf0ffffff)
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* Structure of the message buffer */
</I>&gt;&gt;<i> +struct flexcan_mb {
</I>&gt;&gt;<i> +	u32 can_ctrl;
</I>&gt;&gt;<i> +	u32 can_id;
</I>&gt;&gt;<i> +	u32 data[2];
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/* Structure of the hardware registers */
</I>&gt;&gt;<i> +struct flexcan_regs {
</I>&gt;&gt;<i> +	u32 mcr;		/* 0x00 */
</I>&gt;&gt;<i> +	u32 ctrl;		/* 0x04 */
</I>&gt;&gt;<i> +	u32 timer;		/* 0x08 */
</I>&gt;&gt;<i> +	u32 _reserved1;		/* 0x0c */
</I>&gt;&gt;<i> +	u32 rxgmask;		/* 0x10 */
</I>&gt;&gt;<i> +	u32 rx14mask;		/* 0x14 */
</I>&gt;&gt;<i> +	u32 rx15mask;		/* 0x18 */
</I>&gt;&gt;<i> +	u32 ecr;		/* 0x1c */
</I>&gt;&gt;<i> +	u32 esr;		/* 0x20 */
</I>&gt;&gt;<i> +	u32 imask2;		/* 0x24 */
</I>&gt;&gt;<i> +	u32 imask1;		/* 0x28 */
</I>&gt;&gt;<i> +	u32 iflag2;		/* 0x2c */
</I>&gt;&gt;<i> +	u32 iflag1;		/* 0x30 */
</I>&gt;&gt;<i> +	u32 _reserved2[19];
</I>&gt;&gt;<i> +	struct flexcan_mb cantxfg[64];
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +struct flexcan_priv {
</I>&gt;&gt;<i> +	struct can_priv can;
</I>&gt;&gt;<i> +	struct net_device *dev;
</I>&gt;&gt;<i> +	struct napi_struct napi;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	void __iomem *base;
</I>&gt;&gt;<i> +	u32 reg_esr;
</I>&gt;&gt;<i> +	u32 reg_ctrl_default;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	struct clk *clk;
</I>&gt;&gt;<i> +	struct flexcan_platform_data *pdata;
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static struct can_bittiming_const flexcan_bittiming_const = {
</I>&gt;&gt;<i> +	.name = DRV_NAME,
</I>&gt;&gt;<i> +	.tseg1_min = 4,
</I>&gt;&gt;<i> +	.tseg1_max = 16,
</I>&gt;&gt;<i> +	.tseg2_min = 2,
</I>&gt;&gt;<i> +	.tseg2_max = 8,
</I>&gt;&gt;<i> +	.sjw_max = 4,
</I>&gt;&gt;<i> +	.brp_min = 1,
</I>&gt;&gt;<i> +	.brp_max = 256,
</I>&gt;&gt;<i> +	.brp_inc = 1,
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * Swtich transceiver on or off
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +static void flexcan_transceiver_switch(const struct flexcan_priv *priv, int on)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	if (priv-&gt;pdata &amp;&amp; priv-&gt;pdata-&gt;transceiver_switch)
</I>&gt;&gt;<i> +		priv-&gt;pdata-&gt;transceiver_switch(on);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline void flexcan_chip_enable(struct flexcan_priv *priv)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;&gt;<i> +	u32 reg;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	reg = readl(&amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +	reg &amp;= ~FLEXCAN_MCR_MDIS;
</I>&gt;&gt;<i> +	writel(reg, &amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	udelay(10);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static inline void flexcan_chip_disable(struct flexcan_priv *priv)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;&gt;<i> +	u32 reg;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	reg = readl(&amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +	reg |= FLEXCAN_MCR_MDIS;
</I>&gt;&gt;<i> +	writel(reg, &amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int flexcan_get_berr_counter(const struct net_device *dev,
</I>&gt;&gt;<i> +				    struct can_berr_counter *bec)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	const struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;&gt;<i> +	u32 reg = readl(&amp;regs-&gt;ecr);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	bec-&gt;txerr = (reg &gt;&gt; 0) &amp; 0xff;
</I>&gt;&gt;<i> +	bec-&gt;rxerr = (reg &gt;&gt; 8) &amp; 0xff;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int flexcan_start_xmit(struct sk_buff *skb, struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	const struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	struct net_device_stats *stats = &amp;dev-&gt;stats;
</I>&gt;&gt;<i> +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;&gt;<i> +	struct can_frame *frame = (struct can_frame *)skb-&gt;data;
</I>&gt;&gt;<i> +	u32 can_id;
</I>&gt;&gt;<i> +	u32 ctrl = FLEXCAN_MB_CNT_CODE(0xc) | (frame-&gt;can_dlc &lt;&lt; 16);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (can_dropped_invalid_skb(dev, skb))
</I>&gt;&gt;<i> +		return NETDEV_TX_OK;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	netif_stop_queue(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (frame-&gt;can_id &amp; CAN_EFF_FLAG) {
</I>&gt;&gt;<i> +		can_id = frame-&gt;can_id &amp; CAN_EFF_MASK;
</I>&gt;&gt;<i> +		ctrl |= FLEXCAN_MB_CNT_IDE | FLEXCAN_MB_CNT_SRR;
</I>&gt;&gt;<i> +	} else {
</I>&gt;&gt;<i> +		can_id = (frame-&gt;can_id &amp; CAN_SFF_MASK) &lt;&lt; 18;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (frame-&gt;can_id &amp; CAN_RTR_FLAG)
</I>&gt;&gt;<i> +		ctrl |= FLEXCAN_MB_CNT_RTR;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (frame-&gt;can_dlc &gt; 0) {
</I>&gt;&gt;<i> +		u32 data;
</I>&gt;&gt;<i> +		data = frame-&gt;data[0] &lt;&lt; 24;
</I>&gt;&gt;<i> +		data |= frame-&gt;data[1] &lt;&lt; 16;
</I>&gt;&gt;<i> +		data |= frame-&gt;data[2] &lt;&lt; 8;
</I>&gt;&gt;<i> +		data |= frame-&gt;data[3];
</I>&gt;&gt;<i> +		writel(data, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].data[0]);
</I>&gt;&gt;<i> +	}
</I>&gt;<i> 
</I>&gt;<i> IIRC, in your review of J&#252;rgens patch you suggested to use be32_to_cpu here.
</I>
ACK, will change these

&gt;&gt;<i> +	if (frame-&gt;can_dlc &gt; 3) {
</I>&gt;&gt;<i> +		u32 data;
</I>&gt;&gt;<i> +		data = frame-&gt;data[4] &lt;&lt; 24;
</I>&gt;&gt;<i> +		data |= frame-&gt;data[5] &lt;&lt; 16;
</I>&gt;&gt;<i> +		data |= frame-&gt;data[6] &lt;&lt; 8;
</I>&gt;&gt;<i> +		data |= frame-&gt;data[7];
</I>&gt;&gt;<i> +		writel(data, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].data[1]);
</I>&gt;&gt;<i> +	}
</I>&gt;<i> 
</I>&gt;<i> Ditto.
</I>
ACK

&gt;&gt;<i> +	writel(can_id, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].can_id);
</I>&gt;&gt;<i> +	writel(ctrl, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].can_ctrl);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	kfree_skb(skb);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	stats-&gt;tx_bytes += frame-&gt;can_dlc;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return NETDEV_TX_OK;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void flexcan_poll_err_frame(struct net_device *dev,
</I>&gt;&gt;<i> +				   struct can_frame *cf, u32 reg_esr)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	int error_warning = 0, rx_errors = 0, tx_errors = 0;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (reg_esr &amp; FLEXCAN_ESR_BIT1_ERR) {
</I>&gt;&gt;<i> +		rx_errors = 1;
</I>&gt;&gt;<i> +		cf-&gt;can_id |= CAN_ERR_PROT | CAN_ERR_BUSERROR;
</I>&gt;&gt;<i> +		cf-&gt;data[2] |= CAN_ERR_PROT_BIT1;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (reg_esr &amp; FLEXCAN_ESR_BIT0_ERR) {
</I>&gt;&gt;<i> +		rx_errors = 1;
</I>&gt;&gt;<i> +		cf-&gt;can_id |= CAN_ERR_PROT | CAN_ERR_BUSERROR;
</I>&gt;&gt;<i> +		cf-&gt;data[2] |= CAN_ERR_PROT_BIT0;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (reg_esr &amp; FLEXCAN_ESR_FRM_ERR) {
</I>&gt;&gt;<i> +		rx_errors = 1;
</I>&gt;&gt;<i> +		cf-&gt;can_id |= CAN_ERR_PROT | CAN_ERR_BUSERROR;
</I>&gt;&gt;<i> +		cf-&gt;data[2] |= CAN_ERR_PROT_FORM;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (reg_esr &amp; FLEXCAN_ESR_STF_ERR) {
</I>&gt;&gt;<i> +		rx_errors = 1;
</I>&gt;&gt;<i> +		cf-&gt;can_id |= CAN_ERR_PROT | CAN_ERR_BUSERROR;
</I>&gt;&gt;<i> +		cf-&gt;data[2] |= CAN_ERR_PROT_STUFF;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (reg_esr &amp; FLEXCAN_ESR_ACK_ERR) {
</I>&gt;&gt;<i> +		tx_errors = 1;
</I>&gt;&gt;<i> +		cf-&gt;can_id |= CAN_ERR_ACK;
</I>&gt;<i> 
</I>&gt;<i> This is a bus-error as well. Therefore I think it should be:
</I>&gt;<i> 
</I>&gt;<i> 	if (reg_esr &amp; FLEXCAN_ESR_ACK_ERR) {
</I>&gt;<i> 		tx_errors = 1;
</I>&gt;<i> 		cf-&gt;can_id |= CAN_ERR_ACK;
</I>&gt;<i> 		cf-&gt;can_id |= CAN_ERR_PROT | CAN_ERR_BUSERROR;
</I>&gt;<i> 		cf-&gt;data[3] |= CAN_ERR_PROT_LOC_ACK; /* ACK slot */
</I>&gt;<i> 	}
</I>&gt;<i> 
</I>&gt;<i> I need to check what CAN_ERR_ACK is intended for. Then, cf-&gt;can_id could
</I>&gt;<i> be preset with &quot;CAN_ERR_PROT | CAN_ERR_BUSERROR&quot; at the beginning.
</I>&gt;<i> 
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (error_warning)
</I>&gt;&gt;<i> +		priv-&gt;can.can_stats.error_warning++;
</I>&gt;<i> 
</I>&gt;<i> Hm, error_warning is always 0 !?
</I>
this must go into the state handling function, will fix.
&gt;<i> 
</I>&gt;&gt;<i> +	if (rx_errors)
</I>&gt;&gt;<i> +		dev-&gt;stats.rx_errors++;
</I>&gt;&gt;<i> +	if (tx_errors)
</I>&gt;&gt;<i> +		dev-&gt;stats.tx_errors++;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void flexcan_poll_err(struct net_device *dev, u32 reg_esr)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct sk_buff *skb;
</I>&gt;&gt;<i> +	struct can_frame *cf;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	skb = alloc_can_err_skb(dev, &amp;cf);
</I>&gt;&gt;<i> +	if (unlikely(!skb))
</I>&gt;&gt;<i> +		return;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	flexcan_poll_err_frame(dev, cf, reg_esr);
</I>&gt;&gt;<i> +	netif_receive_skb(skb);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	dev-&gt;stats.rx_packets++;
</I>&gt;&gt;<i> +	dev-&gt;stats.rx_bytes += cf-&gt;can_dlc;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void flexcan_read_fifo(const struct net_device *dev, struct can_frame *cf)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	const struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;&gt;<i> +	struct flexcan_mb __iomem *mb = &amp;regs-&gt;cantxfg[0];
</I>&gt;&gt;<i> +	u32 reg_ctrl, reg_id;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	reg_ctrl = readl(&amp;mb-&gt;can_ctrl);
</I>&gt;&gt;<i> +	reg_id = readl(&amp;mb-&gt;can_id);
</I>&gt;&gt;<i> +	if (reg_ctrl &amp; FLEXCAN_MB_CNT_IDE)
</I>&gt;&gt;<i> +		cf-&gt;can_id = ((reg_id &gt;&gt; 0) &amp; CAN_EFF_MASK) | CAN_EFF_FLAG;
</I>&gt;&gt;<i> +	else
</I>&gt;&gt;<i> +		cf-&gt;can_id = (reg_id &gt;&gt; 18) &amp; CAN_SFF_MASK;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (reg_ctrl &amp; FLEXCAN_MB_CNT_RTR)
</I>&gt;&gt;<i> +		cf-&gt;can_id |= CAN_RTR_FLAG;
</I>&gt;&gt;<i> +	cf-&gt;can_dlc = get_can_dlc((reg_ctrl &gt;&gt; 16) &amp; 0xf);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	*(__be32 *)(cf-&gt;data + 0) = cpu_to_be32(readl(&amp;mb-&gt;data[0]));
</I>&gt;&gt;<i> +	*(__be32 *)(cf-&gt;data + 4) = cpu_to_be32(readl(&amp;mb-&gt;data[1]));
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* mark as read */
</I>&gt;&gt;<i> +	writel(FLEXCAN_IFLAG_RX_FIFO_AVAILABLE, &amp;regs-&gt;iflag1);
</I>&gt;&gt;<i> +	readl(&amp;regs-&gt;timer);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void flexcan_read_frame(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct net_device_stats *stats = &amp;dev-&gt;stats;
</I>&gt;&gt;<i> +	struct can_frame *cf;
</I>&gt;&gt;<i> +	struct sk_buff *skb;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	skb = alloc_can_skb(dev, &amp;cf);
</I>&gt;&gt;<i> +	if (unlikely(!skb)) {
</I>&gt;&gt;<i> +		stats-&gt;rx_dropped++;
</I>&gt;&gt;<i> +		return;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	flexcan_read_fifo(dev, cf);
</I>&gt;&gt;<i> +	netif_receive_skb(skb);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	stats-&gt;rx_packets++;
</I>&gt;&gt;<i> +	stats-&gt;rx_bytes += cf-&gt;can_dlc;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int flexcan_poll(struct napi_struct *napi, int quota)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct net_device *dev = napi-&gt;dev;
</I>&gt;&gt;<i> +	const struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;&gt;<i> +	u32 reg_iflag1, reg_esr;
</I>&gt;&gt;<i> +	int work_done = 0;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	reg_iflag1 = readl(&amp;regs-&gt;iflag1);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* first handle RX-FIFO */
</I>&gt;&gt;<i> +	while (reg_iflag1 &amp; FLEXCAN_IFLAG_RX_FIFO_AVAILABLE &amp;&amp;
</I>&gt;&gt;<i> +	       work_done &lt; quota) {
</I>&gt;&gt;<i> +		flexcan_read_frame(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +		work_done++;
</I>&gt;&gt;<i> +		reg_iflag1 = readl(&amp;regs-&gt;iflag1);
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/*
</I>&gt;&gt;<i> +	 * The error bits are clear on read,
</I>&gt;&gt;<i> +	 * so use saved value from irq handler.
</I>&gt;&gt;<i> +	 */
</I>&gt;&gt;<i> +	reg_esr = readl(&amp;regs-&gt;esr) | priv-&gt;reg_esr;
</I>&gt;<i> 
</I>&gt;<i> Re-reading reg_esr may cause lost of state changes.
</I>
To my understanding of the datasheet and my observation, only the error
bits are cleared on read. The bit defining the status
(FLEXCAN_ESR_FLT_CONF_MASK) == error active, error passive and bus off
are not cleared on read.

However there are two bits defining RX and TX warning level, I'll check
these.

&gt;&gt;<i> +	if (work_done &lt; quota) {
</I>&gt;&gt;<i> +		flexcan_poll_err(dev, reg_esr);
</I>&gt;<i> 
</I>&gt;<i> An error frame is created here for each call of flexcan_poll(), not only
</I>&gt;<i> in case of errors.
</I>
Doh, will fix this.

&gt;<i> 
</I>&gt;&gt;<i> +		work_done++;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (work_done &lt; quota) {
</I>&gt;&gt;<i> +		napi_complete(napi);
</I>&gt;&gt;<i> +		/* enable IRQs */
</I>&gt;&gt;<i> +		writel(FLEXCAN_IFLAG_DEFAULT, &amp;regs-&gt;imask1);
</I>&gt;&gt;<i> +		writel(priv-&gt;reg_ctrl_default, &amp;regs-&gt;ctrl);
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return work_done;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void flexcan_irq_err_state(struct net_device *dev,
</I>&gt;&gt;<i> +				  struct can_frame *cf, enum can_state new_state)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	struct can_berr_counter bec;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	flexcan_get_berr_counter(dev, &amp;bec);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	switch (priv-&gt;can.state) {
</I>&gt;&gt;<i> +	case CAN_STATE_ERROR_ACTIVE:
</I>&gt;&gt;<i> +		/*
</I>&gt;&gt;<i> +		 * from: ERROR_ACTIVE
</I>&gt;&gt;<i> +		 * to  : ERROR_WARNING, ERROR_PASSIVE, BUS_OFF
</I>&gt;&gt;<i> +		 * =&gt;  : there was a warning int
</I>&gt;&gt;<i> +		 */
</I>&gt;&gt;<i> +		if (new_state &gt;= CAN_STATE_ERROR_WARNING &amp;&amp;
</I>&gt;&gt;<i> +		    new_state &lt;= CAN_STATE_BUS_OFF) {
</I>&gt;&gt;<i> +			dev_dbg(dev-&gt;dev.parent, &quot;Error Warning IRQ\n&quot;);
</I>&gt;&gt;<i> +			priv-&gt;can.can_stats.error_warning++;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +			cf-&gt;can_id |= CAN_ERR_CRTL;
</I>&gt;&gt;<i> +			cf-&gt;data[1] = (bec.txerr &gt; bec.rxerr) ?
</I>&gt;&gt;<i> +				CAN_ERR_CRTL_TX_WARNING :
</I>&gt;&gt;<i> +				CAN_ERR_CRTL_RX_WARNING;
</I>&gt;&gt;<i> +		}
</I>&gt;&gt;<i> +	case CAN_STATE_ERROR_WARNING:	/* fallthrough */
</I>&gt;&gt;<i> +		/*
</I>&gt;&gt;<i> +		 * from: ERROR_ACTIVE, ERROR_WARNING
</I>&gt;&gt;<i> +		 * to  : ERROR_PASSIVE, BUS_OFF
</I>&gt;&gt;<i> +		 * =&gt;  : error passive int
</I>&gt;&gt;<i> +		 */
</I>&gt;&gt;<i> +		if (new_state &gt;= CAN_STATE_ERROR_PASSIVE &amp;&amp;
</I>&gt;&gt;<i> +		    new_state &lt;= CAN_STATE_BUS_OFF) {
</I>&gt;&gt;<i> +			dev_dbg(dev-&gt;dev.parent, &quot;Error Passive IRQ\n&quot;);
</I>&gt;&gt;<i> +			priv-&gt;can.can_stats.error_passive++;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +			cf-&gt;can_id |= CAN_ERR_CRTL;
</I>&gt;&gt;<i> +			cf-&gt;data[1] = (bec.txerr &gt; bec.rxerr) ?
</I>&gt;&gt;<i> +				CAN_ERR_CRTL_TX_PASSIVE :
</I>&gt;&gt;<i> +				CAN_ERR_CRTL_RX_PASSIVE;
</I>&gt;&gt;<i> +		}
</I>&gt;&gt;<i> +		break;
</I>&gt;&gt;<i> +	case CAN_STATE_BUS_OFF:
</I>&gt;&gt;<i> +		dev_err(dev-&gt;dev.parent,
</I>&gt;&gt;<i> +			&quot;BUG! hardware recovered automatically from BUS_OFF\n&quot;);
</I>&gt;&gt;<i> +		break;
</I>&gt;&gt;<i> +	default:
</I>&gt;&gt;<i> +		break;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* process state changes depending on the new state */
</I>&gt;&gt;<i> +	switch (new_state) {
</I>&gt;&gt;<i> +	case CAN_STATE_BUS_OFF:
</I>&gt;&gt;<i> +		cf-&gt;can_id |= CAN_ERR_BUSOFF;
</I>&gt;&gt;<i> +		can_bus_off(dev);
</I>&gt;&gt;<i> +		break;
</I>&gt;&gt;<i> +	default:
</I>&gt;&gt;<i> +		break;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void flexcan_irq_err(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;&gt;<i> +	struct sk_buff *skb;
</I>&gt;&gt;<i> +	struct can_frame *cf;
</I>&gt;&gt;<i> +	enum can_state new_state;
</I>&gt;&gt;<i> +	u32 reg_esr;
</I>&gt;&gt;<i> +	int flt;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	reg_esr = readl(&amp;regs-&gt;esr);
</I>&gt;<i> 
</I>&gt;<i> As discussed, reg_esr is re-read here. Should probably be passed via
</I>&gt;<i> function argument.
</I>
ACK

&gt;<i> 
</I>&gt;&gt;<i> +	writel(reg_esr, &amp;regs-&gt;esr);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	flt = reg_esr &amp; FLEXCAN_ESR_FLT_CONF_MASK;
</I>&gt;&gt;<i> +	if (likely(flt == FLEXCAN_ESR_FLT_CONF_ACTIVE)) {
</I>&gt;&gt;<i> +		if (likely(!(reg_esr &amp; (FLEXCAN_ESR_TX_WRN |
</I>&gt;&gt;<i> +					FLEXCAN_ESR_RX_WRN))))
</I>&gt;&gt;<i> +			new_state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;&gt;<i> +		else
</I>&gt;&gt;<i> +			new_state = CAN_STATE_ERROR_WARNING;
</I>&gt;&gt;<i> +	} else if (unlikely(flt == FLEXCAN_ESR_FLT_CONF_PASSIVE))
</I>&gt;&gt;<i> +		new_state = CAN_STATE_ERROR_PASSIVE;
</I>&gt;&gt;<i> +	else
</I>&gt;&gt;<i> +		new_state = CAN_STATE_BUS_OFF;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* state hasn't changed */
</I>&gt;&gt;<i> +	if (likely(new_state == priv-&gt;can.state))
</I>&gt;&gt;<i> +		return;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	skb = alloc_can_err_skb(dev, &amp;cf);
</I>&gt;&gt;<i> +	if (unlikely(!skb))
</I>&gt;&gt;<i> +		return;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	flexcan_irq_err_state(dev, cf, new_state);
</I>&gt;&gt;<i> +	netif_rx(skb);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	dev-&gt;stats.rx_packets++;
</I>&gt;&gt;<i> +	dev-&gt;stats.rx_bytes += cf-&gt;can_dlc;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	priv-&gt;can.state = new_state;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static irqreturn_t flexcan_irq(int irq, void *dev_id)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct net_device *dev = dev_id;
</I>&gt;&gt;<i> +	struct net_device_stats *stats = &amp;dev-&gt;stats;
</I>&gt;&gt;<i> +	struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;&gt;<i> +	u32 reg_iflag1, reg_esr;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	reg_iflag1 = readl(&amp;regs-&gt;iflag1);
</I>&gt;&gt;<i> +	reg_esr = readl(&amp;regs-&gt;esr);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* receive or error interrupt -&gt; napi */
</I>&gt;&gt;<i> +	if ((reg_iflag1 &amp; FLEXCAN_IFLAG_RX_FIFO_AVAILABLE) ||
</I>&gt;&gt;<i> +	    (reg_esr &amp; FLEXCAN_ESR_ERR_FRAME)) {
</I>&gt;&gt;<i> +		/*
</I>&gt;&gt;<i> +		 * The error bits are cleared on read,
</I>&gt;&gt;<i> +		 * save for later use.
</I>&gt;&gt;<i> +		 */
</I>&gt;&gt;<i> +		priv-&gt;reg_esr = reg_esr;
</I>&gt;&gt;<i> +		writel(FLEXCAN_IFLAG_DEFAULT &amp; ~FLEXCAN_IFLAG_RX_FIFO_AVAILABLE,
</I>&gt;&gt;<i> +		       &amp;regs-&gt;imask1);
</I>&gt;&gt;<i> +		writel(priv-&gt;reg_ctrl_default &amp; ~FLEXCAN_CTRL_ERR_MSK,
</I>&gt;&gt;<i> +		       &amp;regs-&gt;ctrl);
</I>&gt;&gt;<i> +		napi_schedule(&amp;priv-&gt;napi);
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* FIFO overflow */
</I>&gt;&gt;<i> +	if (reg_iflag1 &amp; FLEXCAN_IFLAG_RX_FIFO_OVERFLOW) {
</I>&gt;&gt;<i> +		writel(FLEXCAN_IFLAG_RX_FIFO_OVERFLOW, &amp;regs-&gt;iflag1);
</I>&gt;&gt;<i> +		dev-&gt;stats.rx_over_errors++;
</I>&gt;&gt;<i> +		dev-&gt;stats.rx_errors++;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* transmission complete interrupt */
</I>&gt;&gt;<i> +	if (reg_iflag1 &amp; (1 &lt;&lt; FLEXCAN_TX_BUF_ID)) {
</I>&gt;&gt;<i> +		stats-&gt;tx_packets++;
</I>&gt;<i> 
</I>&gt;<i> Where is stats-&gt;tx_bytes incremented?
</I>
At the end of flexcan_start_xmit(), here the skb is already freed.

&gt;&gt;<i> +		writel((1 &lt;&lt; FLEXCAN_TX_BUF_ID), &amp;regs-&gt;iflag1);
</I>&gt;&gt;<i> +		netif_wake_queue(dev);
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* handle state changes */
</I>&gt;&gt;<i> +	flexcan_irq_err(dev);
</I>&gt;<i> 
</I>&gt;<i> This does create and send an error message for *each* interrupt, even
</I>&gt;<i> for non-error interrupts (RX and TX).
</I>
No, have a look at flexcan_irq_err(), first it will determine the
current state of the can controller and only if the state changes it
will send an error message.

&gt;<i> Also, state changes are handled in the hard-irq context, while the
</I>&gt;<i> errors are handle in the soft-irq context. This looks tricky and error
</I>&gt;<i> prune to me as both are derived from the esr register. State changes and
</I>&gt;<i> errors might not be realized in the correct order, etc. It might be
</I>&gt;<i> saver to handle both in the poll routine by a common function.
</I>
okay, will do.

&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return IRQ_HANDLED;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void flexcan_set_bittiming(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	const struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	const struct can_bittiming *bt = &amp;priv-&gt;can.bittiming;
</I>&gt;&gt;<i> +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;&gt;<i> +	u32 reg;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	reg = readl(&amp;regs-&gt;ctrl);
</I>&gt;&gt;<i> +	reg &amp;= ~(FLEXCAN_CTRL_PRESDIV(0xff) |
</I>&gt;&gt;<i> +		 FLEXCAN_CTRL_RJW(0x3) |
</I>&gt;&gt;<i> +		 FLEXCAN_CTRL_PSEG1(0x7) |
</I>&gt;&gt;<i> +		 FLEXCAN_CTRL_PSEG2(0x7) |
</I>&gt;&gt;<i> +		 FLEXCAN_CTRL_PROPSEG(0x7) |
</I>&gt;&gt;<i> +		 FLEXCAN_CTRL_LPB |
</I>&gt;&gt;<i> +		 FLEXCAN_CTRL_SMP |
</I>&gt;&gt;<i> +		 FLEXCAN_CTRL_LOM);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	reg |= FLEXCAN_CTRL_PRESDIV(bt-&gt;brp - 1) |
</I>&gt;&gt;<i> +		FLEXCAN_CTRL_PSEG1(bt-&gt;phase_seg1 - 1) |
</I>&gt;&gt;<i> +		FLEXCAN_CTRL_PSEG2(bt-&gt;phase_seg2 - 1) |
</I>&gt;&gt;<i> +		FLEXCAN_CTRL_RJW(bt-&gt;sjw - 1) |
</I>&gt;&gt;<i> +		FLEXCAN_CTRL_PROPSEG(bt-&gt;prop_seg - 1);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	if (priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_LOOPBACK)
</I>&gt;&gt;<i> +		reg |= FLEXCAN_CTRL_LPB;
</I>&gt;&gt;<i> +	if (priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_LISTENONLY)
</I>&gt;&gt;<i> +		reg |= FLEXCAN_CTRL_LOM;
</I>&gt;&gt;<i> +	if (priv-&gt;can.ctrlmode &amp; CAN_CTRLMODE_3_SAMPLES)
</I>&gt;&gt;<i> +		reg |= FLEXCAN_CTRL_SMP;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	dev_info(dev-&gt;dev.parent, &quot;writing ctrl=0x%08x\n&quot;, reg);
</I>&gt;&gt;<i> +	writel(reg, &amp;regs-&gt;ctrl);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* print chip status */
</I>&gt;&gt;<i> +	dev_dbg(dev-&gt;dev.parent, &quot;%s: mcr=0x%08x ctrl=0x%08x\n&quot;, __func__,
</I>&gt;&gt;<i> +		readl(&amp;regs-&gt;mcr), readl(&amp;regs-&gt;ctrl));
</I>&gt;<i> 
</I>&gt;<i> This seems especially useful for development. Please check the other
</I>&gt;<i> dev_dbg's as well.
</I>
They are quite good for debugging, too. Hence the &quot;dev_dbg&quot; :)
The stati are just printed during initialisation.

&gt;<i> 
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * flexcan_chip_start
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * this functions is entered with clocks enabled
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +static int flexcan_chip_start(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;&gt;<i> +	unsigned int i;
</I>&gt;&gt;<i> +	int err;
</I>&gt;&gt;<i> +	u32 reg_mcr, reg_ctrl;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* enable module */
</I>&gt;&gt;<i> +	flexcan_chip_enable(priv);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* soft reset */
</I>&gt;&gt;<i> +	writel(FLEXCAN_MCR_SOFTRST, &amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +	udelay(10);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	reg_mcr = readl(&amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +	if (reg_mcr &amp; FLEXCAN_MCR_SOFTRST) {
</I>&gt;&gt;<i> +		dev_err(dev-&gt;dev.parent,
</I>&gt;&gt;<i> +			&quot;Failed to softreset can module (mcr=0x%08x)\n&quot;, reg_mcr);
</I>&gt;&gt;<i> +		err = -ENODEV;
</I>&gt;&gt;<i> +		goto out;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	flexcan_set_bittiming(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/*
</I>&gt;&gt;<i> +	 * MCR
</I>&gt;&gt;<i> +	 *
</I>&gt;&gt;<i> +	 * enable freeze
</I>&gt;&gt;<i> +	 * enable fifo
</I>&gt;&gt;<i> +	 * halt now
</I>&gt;&gt;<i> +	 * only supervisor access
</I>&gt;&gt;<i> +	 * enable warning int
</I>&gt;&gt;<i> +	 * choose format C
</I>&gt;&gt;<i> +	 *
</I>&gt;&gt;<i> +	 */
</I>&gt;&gt;<i> +	reg_mcr = readl(&amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +	reg_mcr |= FLEXCAN_MCR_FRZ | FLEXCAN_MCR_FEN | FLEXCAN_MCR_HALT |
</I>&gt;&gt;<i> +		FLEXCAN_MCR_SUPV | FLEXCAN_MCR_WRN_EN |
</I>&gt;&gt;<i> +		FLEXCAN_MCR_IDAM_C;
</I>&gt;&gt;<i> +	dev_dbg(dev-&gt;dev.parent, &quot;%s: writing mcr=0x%08x&quot;, __func__, reg_mcr);
</I>&gt;&gt;<i> +	writel(reg_mcr, &amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/*
</I>&gt;&gt;<i> +	 * CTRL
</I>&gt;&gt;<i> +	 *
</I>&gt;&gt;<i> +	 * enable bus off interrupt
</I>&gt;&gt;<i> +	 * disable auto busoff recovery
</I>&gt;&gt;<i> +	 * enable tx and rx warning interrupt
</I>&gt;&gt;<i> +	 * transmit lowest buffer first
</I>&gt;&gt;<i> +	 */
</I>&gt;&gt;<i> +	reg_ctrl = readl(&amp;regs-&gt;ctrl);
</I>&gt;&gt;<i> +	reg_ctrl |= FLEXCAN_CTRL_BOFF_MSK |FLEXCAN_CTRL_BOFF_REC |
</I>&gt;&gt;<i> +		FLEXCAN_CTRL_TWRN_MSK | FLEXCAN_CTRL_RWRN_MSK |
</I>&gt;&gt;<i> +		FLEXCAN_CTRL_LBUF;
</I>&gt;&gt;<i> +	/*
</I>&gt;&gt;<i> +	 * TODO: for now turn on the error interrupt, otherwise we
</I>&gt;&gt;<i> +	 * don't get any warning or bus passive interrupts.
</I>&gt;&gt;<i> +	 */
</I>&gt;&gt;<i> +	reg_ctrl |= FLEXCAN_CTRL_ERR_MSK;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* save for later use */
</I>&gt;&gt;<i> +	priv-&gt;reg_ctrl_default = reg_ctrl;
</I>&gt;&gt;<i> +	dev_dbg(dev-&gt;dev.parent, &quot;%s: writing ctrl=0x%08x&quot;, __func__, reg_ctrl);
</I>&gt;&gt;<i> +	writel(reg_ctrl, &amp;regs-&gt;ctrl);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	for (i = 0; i &lt; ARRAY_SIZE(regs-&gt;cantxfg); i++) {
</I>&gt;&gt;<i> +		writel(0, &amp;regs-&gt;cantxfg[i].can_ctrl);
</I>&gt;&gt;<i> +		writel(0, &amp;regs-&gt;cantxfg[i].can_id);
</I>&gt;&gt;<i> +		writel(0, &amp;regs-&gt;cantxfg[i].data[0]);
</I>&gt;&gt;<i> +		writel(0, &amp;regs-&gt;cantxfg[i].data[1]);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +		/* put MB into rx queue */
</I>&gt;&gt;<i> +		writel(FLEXCAN_MB_CNT_CODE(0x4), &amp;regs-&gt;cantxfg[i].can_ctrl);
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* acceptance mask/acceptance code (accept everything) */
</I>&gt;&gt;<i> +	writel(0x0, &amp;regs-&gt;rxgmask);
</I>&gt;&gt;<i> +	writel(0x0, &amp;regs-&gt;rx14mask);
</I>&gt;&gt;<i> +	writel(0x0, &amp;regs-&gt;rx15mask);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	flexcan_transceiver_switch(priv, 1);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* synchronize with the can bus */
</I>&gt;&gt;<i> +	reg_mcr = readl(&amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +	reg_mcr &amp;= ~FLEXCAN_MCR_HALT;
</I>&gt;&gt;<i> +	writel(reg_mcr, &amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	priv-&gt;can.state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* enable FIFO interrupts */
</I>&gt;&gt;<i> +	writel(FLEXCAN_IFLAG_DEFAULT, &amp;regs-&gt;imask1);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* print chip status */
</I>&gt;&gt;<i> +	dev_dbg(dev-&gt;dev.parent, &quot;%s: mcr=0x%08x ctrl=0x%08x\n&quot;, __func__,
</I>&gt;&gt;<i> +		readl(&amp;regs-&gt;mcr), readl(&amp;regs-&gt;ctrl));
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return 0;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + out:
</I>&gt;&gt;<i> +	flexcan_chip_disable(priv);
</I>&gt;&gt;<i> +	return err;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * flexcan_chip_stop
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * this functions is entered with clocks enabled
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +static void flexcan_chip_stop(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;&gt;<i> +	u32 reg;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* Disable all interrupts */
</I>&gt;&gt;<i> +	writel(0, &amp;regs-&gt;imask1);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* Disable + halt module */
</I>&gt;&gt;<i> +	reg = readl(&amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +	reg |= FLEXCAN_MCR_MDIS | FLEXCAN_MCR_HALT;
</I>&gt;&gt;<i> +	writel(reg, &amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	flexcan_transceiver_switch(priv, 0);
</I>&gt;&gt;<i> +	priv-&gt;can.state = CAN_STATE_STOPPED;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int flexcan_open(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	int err;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	clk_enable(priv-&gt;clk);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	err = open_candev(dev);
</I>&gt;&gt;<i> +	if (err)
</I>&gt;&gt;<i> +		goto out;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	err = request_irq(dev-&gt;irq, flexcan_irq, IRQF_SHARED, dev-&gt;name, dev);
</I>&gt;&gt;<i> +	if (err)
</I>&gt;&gt;<i> +		goto out_close;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* start chip and queuing */
</I>&gt;&gt;<i> +	err = flexcan_chip_start(dev);
</I>&gt;&gt;<i> +	if (err)
</I>&gt;&gt;<i> +		goto out_close;
</I>&gt;&gt;<i> +	napi_enable(&amp;priv-&gt;napi);
</I>&gt;&gt;<i> +	netif_start_queue(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return 0;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + out_close:
</I>&gt;&gt;<i> +	close_candev(dev);
</I>&gt;&gt;<i> + out:
</I>&gt;&gt;<i> +	clk_disable(priv-&gt;clk);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return err;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int flexcan_close(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	netif_stop_queue(dev);
</I>&gt;&gt;<i> +	napi_disable(&amp;priv-&gt;napi);
</I>&gt;&gt;<i> +	flexcan_chip_stop(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	free_irq(dev-&gt;irq, dev);
</I>&gt;&gt;<i> +	clk_disable(priv-&gt;clk);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	close_candev(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int flexcan_set_mode(struct net_device *dev, enum can_mode mode)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	int err;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	switch (mode) {
</I>&gt;&gt;<i> +	case CAN_MODE_START:
</I>&gt;&gt;<i> +		err = flexcan_chip_start(dev);
</I>&gt;&gt;<i> +		if (err)
</I>&gt;&gt;<i> +			return err;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +		netif_wake_queue(dev);
</I>&gt;&gt;<i> +		break;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	default:
</I>&gt;&gt;<i> +		return -EOPNOTSUPP;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static const struct net_device_ops flexcan_netdev_ops = {
</I>&gt;&gt;<i> +	.ndo_open	= flexcan_open,
</I>&gt;&gt;<i> +	.ndo_stop	= flexcan_close,
</I>&gt;&gt;<i> +	.ndo_start_xmit	= flexcan_start_xmit,
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int __devinit register_flexcandev(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;&gt;<i> +	u32 reg, err;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	clk_enable(priv-&gt;clk);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* select &quot;bus clock&quot;, chip must be disabled */
</I>&gt;&gt;<i> +	flexcan_chip_disable(priv);
</I>&gt;&gt;<i> +	reg = readl(&amp;regs-&gt;ctrl);
</I>&gt;&gt;<i> +	reg |= FLEXCAN_CTRL_CLK_SRC;
</I>&gt;&gt;<i> +	writel(reg, &amp;regs-&gt;ctrl);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	flexcan_chip_enable(priv);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/* set freeze, halt and activate FIFO, restrict register access */
</I>&gt;&gt;<i> +	reg = readl(&amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +	reg |= FLEXCAN_MCR_FRZ | FLEXCAN_MCR_HALT |
</I>&gt;&gt;<i> +		FLEXCAN_MCR_FEN | FLEXCAN_MCR_SUPV;
</I>&gt;&gt;<i> +	writel(reg, &amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	/*
</I>&gt;&gt;<i> +	 * Currently we only support newer versions of this core
</I>&gt;&gt;<i> +	 * featuring a RX FIFO. Older cores found on some Coldfire
</I>&gt;&gt;<i> +	 * derivates are not yet supported.
</I>&gt;&gt;<i> +	 */
</I>&gt;&gt;<i> +	reg = readl(&amp;regs-&gt;mcr);
</I>&gt;&gt;<i> +	if (!(reg &amp; FLEXCAN_MCR_FEN)) {
</I>&gt;&gt;<i> +		dev_err(dev-&gt;dev.parent,
</I>&gt;&gt;<i> +			&quot;Could not enable RX FIFO, unsupported core\n&quot;);
</I>&gt;&gt;<i> +		err = -ENODEV;
</I>&gt;&gt;<i> +		goto out;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	err = register_candev(dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + out:
</I>&gt;&gt;<i> +	/* disable core and turn off clocks */
</I>&gt;&gt;<i> +	flexcan_chip_disable(priv);
</I>&gt;&gt;<i> +	clk_disable(priv-&gt;clk);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return err;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void __devexit unregister_flexcandev(struct net_device *dev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	unregister_candev(dev);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int __devinit flexcan_probe(struct platform_device *pdev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct net_device *dev;
</I>&gt;&gt;<i> +	struct flexcan_priv *priv;
</I>&gt;&gt;<i> +	struct resource *mem;
</I>&gt;&gt;<i> +	struct clk *clk;
</I>&gt;&gt;<i> +	void __iomem *base;
</I>&gt;&gt;<i> +	resource_size_t mem_size;
</I>&gt;&gt;<i> +	int err, irq;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	clk = clk_get(&amp;pdev-&gt;dev, NULL);
</I>&gt;&gt;<i> +	if (IS_ERR(clk)) {
</I>&gt;&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;no clock defined\n&quot;);
</I>&gt;&gt;<i> +		err = PTR_ERR(clk);
</I>&gt;&gt;<i> +		goto failed_clock;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
</I>&gt;&gt;<i> +	irq = platform_get_irq(pdev, 0);
</I>&gt;&gt;<i> +	if (!mem || irq &lt;= 0) {
</I>&gt;&gt;<i> +		err = -ENODEV;
</I>&gt;&gt;<i> +		goto failed_get;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	mem_size = resource_size(mem);
</I>&gt;&gt;<i> +	if (!request_mem_region(mem-&gt;start, mem_size, pdev-&gt;name)) {
</I>&gt;&gt;<i> +		err = -EBUSY;
</I>&gt;&gt;<i> +		goto failed_req;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	base = ioremap(mem-&gt;start, mem_size);
</I>&gt;&gt;<i> +	if (!base) {
</I>&gt;&gt;<i> +		err = -ENOMEM;
</I>&gt;&gt;<i> +		goto failed_map;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	dev = alloc_candev(sizeof(struct flexcan_priv), 0);
</I>&gt;&gt;<i> +	if (!dev) {
</I>&gt;&gt;<i> +		err = -ENOMEM;
</I>&gt;&gt;<i> +		goto failed_alloc;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	dev-&gt;netdev_ops = &amp;flexcan_netdev_ops;
</I>&gt;&gt;<i> +	dev-&gt;irq = irq;
</I>&gt;&gt;<i> +	dev-&gt;flags |= IFF_ECHO; /* we support local echo in hardware */
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	priv-&gt;can.clock.freq = clk_get_rate(clk);
</I>&gt;&gt;<i> +	priv-&gt;can.bittiming_const = &amp;flexcan_bittiming_const;
</I>&gt;&gt;<i> +	priv-&gt;can.do_set_mode = flexcan_set_mode;
</I>&gt;&gt;<i> +	priv-&gt;can.do_get_berr_counter = flexcan_get_berr_counter;
</I>&gt;&gt;<i> +	priv-&gt;can.ctrlmode_supported = CAN_CTRLMODE_LOOPBACK |
</I>&gt;&gt;<i> +		CAN_CTRLMODE_LISTENONLY	| CAN_CTRLMODE_3_SAMPLES;
</I>&gt;&gt;<i> +	priv-&gt;base = base;
</I>&gt;&gt;<i> +	priv-&gt;dev = dev;
</I>&gt;&gt;<i> +	priv-&gt;clk = clk;
</I>&gt;&gt;<i> +	priv-&gt;pdata = pdev-&gt;dev.platform_data;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	netif_napi_add(dev, &amp;priv-&gt;napi, flexcan_poll, FLEXCAN_NAPI_WEIGHT);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	dev_set_drvdata(&amp;pdev-&gt;dev, dev);
</I>&gt;&gt;<i> +	SET_NETDEV_DEV(dev, &amp;pdev-&gt;dev);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	err = register_flexcandev(dev);
</I>&gt;&gt;<i> +	if (err) {
</I>&gt;&gt;<i> +		dev_err(&amp;pdev-&gt;dev, &quot;registering netdev failed\n&quot;);
</I>&gt;&gt;<i> +		goto failed_register;
</I>&gt;&gt;<i> +	}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	dev_info(&amp;pdev-&gt;dev, &quot;device registered (reg_base=%p, irq=%d)\n&quot;,
</I>&gt;&gt;<i> +		 priv-&gt;base, dev-&gt;irq);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return 0;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> + failed_register:
</I>&gt;&gt;<i> +	free_candev(dev);
</I>&gt;&gt;<i> + failed_alloc:
</I>&gt;&gt;<i> +	iounmap(base);
</I>&gt;&gt;<i> + failed_map:
</I>&gt;&gt;<i> +	release_mem_region(mem-&gt;start, mem_size);
</I>&gt;&gt;<i> + failed_req:
</I>&gt;&gt;<i> +	clk_put(clk);
</I>&gt;&gt;<i> + failed_get:
</I>&gt;&gt;<i> + failed_clock:
</I>&gt;&gt;<i> +	return err;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int __devexit flexcan_remove(struct platform_device *pdev)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	struct net_device *dev = platform_get_drvdata(pdev);
</I>&gt;&gt;<i> +	struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;&gt;<i> +	struct resource *mem;
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	unregister_flexcandev(dev);
</I>&gt;&gt;<i> +	platform_set_drvdata(pdev, NULL);
</I>&gt;&gt;<i> +	free_candev(dev);
</I>&gt;&gt;<i> +	iounmap(priv-&gt;base);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	mem = platform_get_resource(pdev, IORESOURCE_MEM, 0);
</I>&gt;&gt;<i> +	release_mem_region(mem-&gt;start, resource_size(mem));
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	clk_put(priv-&gt;clk);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +	return 0;
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static struct platform_driver flexcan_driver = {
</I>&gt;&gt;<i> +	.driver.name = DRV_NAME,
</I>&gt;&gt;<i> +	.probe = flexcan_probe,
</I>&gt;&gt;<i> +	.remove = __devexit_p(flexcan_remove),
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static int __init flexcan_init(void)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	pr_info(&quot;%s netdevice driver\n&quot;, DRV_NAME);
</I>&gt;&gt;<i> +	return platform_driver_register(&amp;flexcan_driver);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +static void __exit flexcan_exit(void)
</I>&gt;&gt;<i> +{
</I>&gt;&gt;<i> +	platform_driver_unregister(&amp;flexcan_driver);
</I>&gt;&gt;<i> +	pr_info(&quot;%s: driver removed\n&quot;, DRV_NAME);
</I>&gt;&gt;<i> +}
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +module_init(flexcan_init);
</I>&gt;&gt;<i> +module_exit(flexcan_exit);
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +MODULE_AUTHOR(&quot;Sascha Hauer &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">kernel at pengutronix.de</A>&gt;, &quot;
</I>&gt;&gt;<i> +	      &quot;Marc Kleine-Budde &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">kernel at pengutronix.de</A>&gt;&quot;);
</I>&gt;&gt;<i> +MODULE_LICENSE(&quot;GPL v2&quot;);
</I>&gt;&gt;<i> +MODULE_DESCRIPTION(&quot;CAN port driver for flexcan based chip&quot;);
</I>&gt;&gt;<i> diff --git a/include/linux/can/platform/flexcan.h b/include/linux/can/platform/flexcan.h
</I>&gt;&gt;<i> new file mode 100644
</I>&gt;&gt;<i> index 0000000..72b713a
</I>&gt;&gt;<i> --- /dev/null
</I>&gt;&gt;<i> +++ b/include/linux/can/platform/flexcan.h
</I>&gt;&gt;<i> @@ -0,0 +1,20 @@
</I>&gt;&gt;<i> +/*
</I>&gt;&gt;<i> + * Copyright (C) 2010 Marc Kleine-Budde &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">kernel at pengutronix.de</A>&gt;
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + * This file is released under the GPLv2
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#ifndef __CAN_PLATFORM_FLEXCAN_H
</I>&gt;&gt;<i> +#define __CAN_PLATFORM_FLEXCAN_H
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +/**
</I>&gt;&gt;<i> + * struct flexcan_platform_data - flex CAN controller platform data
</I>&gt;&gt;<i> + * @transceiver_enable:         - called to power on/off the transceiver
</I>&gt;&gt;<i> + *
</I>&gt;&gt;<i> + */
</I>&gt;&gt;<i> +struct flexcan_platform_data {
</I>&gt;&gt;<i> +	void (*transceiver_switch)(int enable);
</I>&gt;&gt;<i> +};
</I>&gt;&gt;<i> +
</I>&gt;&gt;<i> +#endif /* __CAN_PLATFORM_FLEXCAN_H */
</I>&gt;<i> 
</I>&gt;<i> Wolfgang.
</I>
cheers, Marc
-- 
Pengutronix e.K.                  | Marc Kleine-Budde           |
Industrial Linux Solutions        | Phone: +49-231-2826-924     |
Vertretung West/Dortmund          | Fax:   +49-5121-206917-5555 |
Amtsgericht Hildesheim, HRA 2686  | <A HREF="http://www.pengutronix.de">http://www.pengutronix.de</A>   |


-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 260 bytes
Desc: OpenPGP digital signature
URL: &lt;<A HREF="https://lists.berlios.de/pipermail/socketcan-core/attachments/20100716/8c091175/attachment.pgp">https://lists.berlios.de/pipermail/socketcan-core/attachments/20100716/8c091175/attachment.pgp</A>&gt;
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="004459.html">[PATCH] CAN: Add Flexcan CAN controller driver
</A></li>
	<LI>Next message: <A HREF="004461.html">[PATCH] CAN: Add Flexcan CAN controller driver
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#4460">[ date ]</a>
              <a href="thread.html#4460">[ thread ]</a>
              <a href="subject.html#4460">[ subject ]</a>
              <a href="author.html#4460">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
