# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 6/task2 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/RAM8x16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:33 on Mar 13,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/RAM8x16.v 
# -- Compiling module RAM8x16
# 
# Top level modules:
# 	RAM8x16
# End time: 19:48:33 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 6/task2 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/hourCount.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:33 on Mar 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/hourCount.sv 
# -- Compiling module hourCount
# -- Compiling module hourCount_testbench
# 
# Top level modules:
# 	hourCount_testbench
# End time: 19:48:33 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 6/task2 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:33 on Mar 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_testbench
# 
# Top level modules:
# 	DE1_SoC_testbench
# End time: 19:48:33 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 6/task2 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:33 on Mar 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv 
# -- Compiling module dataPathUnit
# -- Compiling module dataPathUnit_testbench
# 
# Top level modules:
# 	dataPathUnit_testbench
# End time: 19:48:33 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 6/task2 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/controlUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:33 on Mar 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/controlUnit.sv 
# -- Compiling module controlUnit
# -- Compiling module controlUnit_testbench
# 
# Top level modules:
# 	controlUnit_testbench
# End time: 19:48:33 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 6/task2 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/clockdivider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:33 on Mar 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/clockdivider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 19:48:33 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 6/task2 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/carIncrCounter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:33 on Mar 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/carIncrCounter.sv 
# -- Compiling module carIncrCounter
# -- Compiling module carIncrCounter_testbench
# 
# Top level modules:
# 	carIncrCounter_testbench
# End time: 19:48:33 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 6/task2 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/carCount.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:33 on Mar 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/carCount.sv 
# -- Compiling module carCount
# -- Compiling module carCount_testbench
# 
# Top level modules:
# 	carCount_testbench
# End time: 19:48:33 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/egeen/Desktop/School/EE\ 371/Labs/Lab\ 6/task2 {C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/addrIter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:48:33 on Mar 13,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2" C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/addrIter.sv 
# -- Compiling module addrIter
# -- Compiling module addrIter_testbench
# 
# Top level modules:
# 	addrIter_testbench
# End time: 19:48:33 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.dataPathUnit_testbench
# vsim work.dataPathUnit_testbench 
# Start time: 19:48:36 on Mar 13,2023
# Loading sv_std.std
# Loading work.dataPathUnit_testbench
# Loading work.dataPathUnit
# Loading work.RAM8x16
# ** Error: (vsim-3033) C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/RAM8x16.v(66): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /dataPathUnit_testbench/dut/ram File: C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/RAM8x16.v
#         Searched libraries:
#             C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/simulation/modelsim/rtl_work
# Error loading design
# End time: 19:48:36 on Mar 13,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vsim work.dataPathUnit_testbench -Lf altera_mf_ver
# vsim work.dataPathUnit_testbench -Lf altera_mf_ver 
# Start time: 19:48:49 on Mar 13,2023
# Loading sv_std.std
# Loading work.dataPathUnit_testbench
# Loading work.dataPathUnit
# Loading work.RAM8x16
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/RAM8x16.v(66): [PCDPC] - Port size (8) does not match connection size (4) for port 'data_a'. The port definition is at: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v(47597).
#    Time: 0 ps  Iteration: 0  Instance: /dataPathUnit_testbench/dut/ram/altsyncram_component File: /build/swbuild/SJ/nightly/17.0std/595/l64/work/modelsim/eda/sim_lib/altera_mf.v
add wave -position end  sim:/dataPathUnit_testbench/CLOCK_50
add wave -position end  sim:/dataPathUnit_testbench/CLOCK_PERIOD
add wave -position end  sim:/dataPathUnit_testbench/addr_in
add wave -position end  sim:/dataPathUnit_testbench/clk
add wave -position end  sim:/dataPathUnit_testbench/endGameHexOut
add wave -position end  sim:/dataPathUnit_testbench/hexout0
add wave -position end  sim:/dataPathUnit_testbench/hexout1
add wave -position end  sim:/dataPathUnit_testbench/hexout2
add wave -position end  sim:/dataPathUnit_testbench/hexout3
add wave -position end  sim:/dataPathUnit_testbench/hexout4
add wave -position end  sim:/dataPathUnit_testbench/hexout5
add wave -position end  sim:/dataPathUnit_testbench/in
add wave -position end  sim:/dataPathUnit_testbench/incr_in
add wave -position end  sim:/dataPathUnit_testbench/reset
add wave -position end  sim:/dataPathUnit_testbench/rushEnded
add wave -position end  sim:/dataPathUnit_testbench/slowClk
add wave -position end  sim:/dataPathUnit_testbench/startRush
add wave -position end  sim:/dataPathUnit_testbench/stopRush
add wave -position end  sim:/dataPathUnit_testbench/time_in
run -all
# ** Note: $stop    : C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv(342)
#    Time: 1150 ps  Iteration: 1  Instance: /dataPathUnit_testbench
# Break in Module dataPathUnit_testbench at C:/Users/egeen/Desktop/School/EE 371/Labs/Lab 6/task2/dataPathUnit.sv line 342
add wave -position 1  sim:/dataPathUnit_testbench/dut/clk
run -all
# End time: 19:52:19 on Mar 13,2023, Elapsed time: 0:03:30
# Errors: 0, Warnings: 1
