
BluePill.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003f44  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004c4  08004050  08004050  00014050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004514  08004514  000201dc  2**0
                  CONTENTS
  4 .ARM          00000000  08004514  08004514  000201dc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004514  08004514  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004514  08004514  00014514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004518  08004518  00014518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  0800451c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009f0  200001dc  080046f8  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000bcc  080046f8  00020bcc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000eb91  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002199  00000000  00000000  0002ed96  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a50  00000000  00000000  00030f30  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000970  00000000  00000000  00031980  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018e97  00000000  00000000  000322f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000a245  00000000  00000000  0004b187  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000857bd  00000000  00000000  000553cc  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000dab89  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000033ac  00000000  00000000  000dac04  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001dc 	.word	0x200001dc
 8000128:	00000000 	.word	0x00000000
 800012c:	08004038 	.word	0x08004038

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001e0 	.word	0x200001e0
 8000148:	08004038 	.word	0x08004038

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <FL_uart_decode>:
 */

#include "FL.h"

int FL_uart_decode()
{
 8000160:	b580      	push	{r7, lr}
 8000162:	b084      	sub	sp, #16
 8000164:	af00      	add	r7, sp, #0
	FL_debug("Entered FL_uart_decode function");
 8000166:	4846      	ldr	r0, [pc, #280]	; (8000280 <FL_uart_decode+0x120>)
 8000168:	f000 f950 	bl	800040c <FL_debug>

	char delim[2] = ","; 	// This string will be used to parse the main input string
 800016c:	232c      	movs	r3, #44	; 0x2c
 800016e:	80bb      	strh	r3, [r7, #4]
	char *token;			// This pointer will hold current parsed string
	memset(arg_buffer, '\0', sizeof(arg_buffer));
 8000170:	2228      	movs	r2, #40	; 0x28
 8000172:	2100      	movs	r1, #0
 8000174:	4843      	ldr	r0, [pc, #268]	; (8000284 <FL_uart_decode+0x124>)
 8000176:	f002 fea2 	bl	8002ebe <memset>
	memset(single_arg, '\0',  sizeof(single_arg));
 800017a:	2280      	movs	r2, #128	; 0x80
 800017c:	2100      	movs	r1, #0
 800017e:	4842      	ldr	r0, [pc, #264]	; (8000288 <FL_uart_decode+0x128>)
 8000180:	f002 fe9d 	bl	8002ebe <memset>
	arg_cnt = 0;
 8000184:	4b41      	ldr	r3, [pc, #260]	; (800028c <FL_uart_decode+0x12c>)
 8000186:	2200      	movs	r2, #0
 8000188:	601a      	str	r2, [r3, #0]
	 * source 2, storing the token:
	 * https://www.tutorialspoint.com/c_standard_library/c_function_strtok.htm
	 */

	/* get the first token */
	token = strtok(input.line_rx_buffer, delim);
 800018a:	1d3b      	adds	r3, r7, #4
 800018c:	4619      	mov	r1, r3
 800018e:	4840      	ldr	r0, [pc, #256]	; (8000290 <FL_uart_decode+0x130>)
 8000190:	f002 ff36 	bl	8003000 <strtok>
 8000194:	60f8      	str	r0, [r7, #12]

	/* walk through other tokens */
	while( token != NULL ) {
 8000196:	e012      	b.n	80001be <FL_uart_decode+0x5e>
		printf( " %s\n", token );
 8000198:	68f9      	ldr	r1, [r7, #12]
 800019a:	483e      	ldr	r0, [pc, #248]	; (8000294 <FL_uart_decode+0x134>)
 800019c:	f002 fe98 	bl	8002ed0 <iprintf>
		arg_buffer[arg_cnt++] = token; // Store the token for later use
 80001a0:	4b3a      	ldr	r3, [pc, #232]	; (800028c <FL_uart_decode+0x12c>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	1c5a      	adds	r2, r3, #1
 80001a6:	4939      	ldr	r1, [pc, #228]	; (800028c <FL_uart_decode+0x12c>)
 80001a8:	600a      	str	r2, [r1, #0]
 80001aa:	4936      	ldr	r1, [pc, #216]	; (8000284 <FL_uart_decode+0x124>)
 80001ac:	68fa      	ldr	r2, [r7, #12]
 80001ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		token = strtok(NULL, delim);
 80001b2:	1d3b      	adds	r3, r7, #4
 80001b4:	4619      	mov	r1, r3
 80001b6:	2000      	movs	r0, #0
 80001b8:	f002 ff22 	bl	8003000 <strtok>
 80001bc:	60f8      	str	r0, [r7, #12]
	while( token != NULL ) {
 80001be:	68fb      	ldr	r3, [r7, #12]
 80001c0:	2b00      	cmp	r3, #0
 80001c2:	d1e9      	bne.n	8000198 <FL_uart_decode+0x38>
	}

	// Some debugging
	int i;
	if(debug_enable)
 80001c4:	4b34      	ldr	r3, [pc, #208]	; (8000298 <FL_uart_decode+0x138>)
 80001c6:	781b      	ldrb	r3, [r3, #0]
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d013      	beq.n	80001f4 <FL_uart_decode+0x94>
	{
		for(i = 0; i < arg_cnt; i++)
 80001cc:	2300      	movs	r3, #0
 80001ce:	60bb      	str	r3, [r7, #8]
 80001d0:	e00b      	b.n	80001ea <FL_uart_decode+0x8a>
		{
			printf("Arg buffer [%d] = %s", i, arg_buffer[i]);
 80001d2:	4a2c      	ldr	r2, [pc, #176]	; (8000284 <FL_uart_decode+0x124>)
 80001d4:	68bb      	ldr	r3, [r7, #8]
 80001d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80001da:	461a      	mov	r2, r3
 80001dc:	68b9      	ldr	r1, [r7, #8]
 80001de:	482f      	ldr	r0, [pc, #188]	; (800029c <FL_uart_decode+0x13c>)
 80001e0:	f002 fe76 	bl	8002ed0 <iprintf>
		for(i = 0; i < arg_cnt; i++)
 80001e4:	68bb      	ldr	r3, [r7, #8]
 80001e6:	3301      	adds	r3, #1
 80001e8:	60bb      	str	r3, [r7, #8]
 80001ea:	4b28      	ldr	r3, [pc, #160]	; (800028c <FL_uart_decode+0x12c>)
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	68ba      	ldr	r2, [r7, #8]
 80001f0:	429a      	cmp	r2, r3
 80001f2:	dbee      	blt.n	80001d2 <FL_uart_decode+0x72>
		}
	}

	// The first argument is the name of the command
	// Determine which command is sent
	command.cmd_no = FL_get_cmd(arg_buffer[0]);
 80001f4:	4b23      	ldr	r3, [pc, #140]	; (8000284 <FL_uart_decode+0x124>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	4618      	mov	r0, r3
 80001fa:	f000 f861 	bl	80002c0 <FL_get_cmd>
 80001fe:	4602      	mov	r2, r0
 8000200:	4b27      	ldr	r3, [pc, #156]	; (80002a0 <FL_uart_decode+0x140>)
 8000202:	601a      	str	r2, [r3, #0]

	if(command.cmd_no == COMMAND_ERROR)
 8000204:	4b26      	ldr	r3, [pc, #152]	; (80002a0 <FL_uart_decode+0x140>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	2b00      	cmp	r3, #0
 800020a:	d107      	bne.n	800021c <FL_uart_decode+0xbc>
	{
		FL_error_handler("FL.c", "FL_uart_decode","Unsupported Command");
 800020c:	4a25      	ldr	r2, [pc, #148]	; (80002a4 <FL_uart_decode+0x144>)
 800020e:	4926      	ldr	r1, [pc, #152]	; (80002a8 <FL_uart_decode+0x148>)
 8000210:	4826      	ldr	r0, [pc, #152]	; (80002ac <FL_uart_decode+0x14c>)
 8000212:	f000 f8e3 	bl	80003dc <FL_error_handler>
		return -1;
 8000216:	f04f 33ff 	mov.w	r3, #4294967295
 800021a:	e02c      	b.n	8000276 <FL_uart_decode+0x116>

	/*
	 * Preparation for argument conversion
	 * Each command has its own arguments and should be parsed accordingly
	 */
	arg_cnt--; 	// The first argument is the command name, compensate for it
 800021c:	4b1b      	ldr	r3, [pc, #108]	; (800028c <FL_uart_decode+0x12c>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	3b01      	subs	r3, #1
 8000222:	4a1a      	ldr	r2, [pc, #104]	; (800028c <FL_uart_decode+0x12c>)
 8000224:	6013      	str	r3, [r2, #0]

	switch(command.cmd_no)
 8000226:	4b1e      	ldr	r3, [pc, #120]	; (80002a0 <FL_uart_decode+0x140>)
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	2b01      	cmp	r3, #1
 800022c:	d002      	beq.n	8000234 <FL_uart_decode+0xd4>
 800022e:	2b02      	cmp	r3, #2
 8000230:	d01c      	beq.n	800026c <FL_uart_decode+0x10c>
 8000232:	e017      	b.n	8000264 <FL_uart_decode+0x104>
	{
		case COMMAND_SET_RES:
		{
			if(arg_cnt != SET_RES_ARGS)
 8000234:	4b15      	ldr	r3, [pc, #84]	; (800028c <FL_uart_decode+0x12c>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	2b02      	cmp	r3, #2
 800023a:	d00c      	beq.n	8000256 <FL_uart_decode+0xf6>
			{
				FL_error_handler("FL.c", "FL_uart_decode","Wrong number of arguments arguments\n");
 800023c:	4a1c      	ldr	r2, [pc, #112]	; (80002b0 <FL_uart_decode+0x150>)
 800023e:	491a      	ldr	r1, [pc, #104]	; (80002a8 <FL_uart_decode+0x148>)
 8000240:	481a      	ldr	r0, [pc, #104]	; (80002ac <FL_uart_decode+0x14c>)
 8000242:	f000 f8cb 	bl	80003dc <FL_error_handler>
				printf("Expected %d arguments, got %d arguments\n", SET_RES_ARGS, arg_cnt);
 8000246:	4b11      	ldr	r3, [pc, #68]	; (800028c <FL_uart_decode+0x12c>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	461a      	mov	r2, r3
 800024c:	2102      	movs	r1, #2
 800024e:	4819      	ldr	r0, [pc, #100]	; (80002b4 <FL_uart_decode+0x154>)
 8000250:	f002 fe3e 	bl	8002ed0 <iprintf>
			}
			else
			{
				FL_convert_args(command.cmd_no, arg_buffer);
			}
		}break;
 8000254:	e00b      	b.n	800026e <FL_uart_decode+0x10e>
				FL_convert_args(command.cmd_no, arg_buffer);
 8000256:	4b12      	ldr	r3, [pc, #72]	; (80002a0 <FL_uart_decode+0x140>)
 8000258:	681b      	ldr	r3, [r3, #0]
 800025a:	490a      	ldr	r1, [pc, #40]	; (8000284 <FL_uart_decode+0x124>)
 800025c:	4618      	mov	r0, r3
 800025e:	f000 f873 	bl	8000348 <FL_convert_args>
		}break;
 8000262:	e004      	b.n	800026e <FL_uart_decode+0x10e>
		{
			// No arguments to gather
		}break;
		default:
		{
			FL_debug("Don't know about this default case1");
 8000264:	4814      	ldr	r0, [pc, #80]	; (80002b8 <FL_uart_decode+0x158>)
 8000266:	f000 f8d1 	bl	800040c <FL_debug>
 800026a:	e000      	b.n	800026e <FL_uart_decode+0x10e>
		}break;
 800026c:	bf00      	nop
		}
	}
	FL_debug("Exiting FL_uart_decode function");
 800026e:	4813      	ldr	r0, [pc, #76]	; (80002bc <FL_uart_decode+0x15c>)
 8000270:	f000 f8cc 	bl	800040c <FL_debug>
	return 0;
 8000274:	2300      	movs	r3, #0
}
 8000276:	4618      	mov	r0, r3
 8000278:	3710      	adds	r7, #16
 800027a:	46bd      	mov	sp, r7
 800027c:	bd80      	pop	{r7, pc}
 800027e:	bf00      	nop
 8000280:	08004050 	.word	0x08004050
 8000284:	20000680 	.word	0x20000680
 8000288:	200006ac 	.word	0x200006ac
 800028c:	20000204 	.word	0x20000204
 8000290:	20000209 	.word	0x20000209
 8000294:	08004070 	.word	0x08004070
 8000298:	2000072c 	.word	0x2000072c
 800029c:	08004078 	.word	0x08004078
 80002a0:	20000618 	.word	0x20000618
 80002a4:	08004090 	.word	0x08004090
 80002a8:	080040a4 	.word	0x080040a4
 80002ac:	080040b4 	.word	0x080040b4
 80002b0:	080040bc 	.word	0x080040bc
 80002b4:	080040e4 	.word	0x080040e4
 80002b8:	08004110 	.word	0x08004110
 80002bc:	08004134 	.word	0x08004134

080002c0 <FL_get_cmd>:
/*
 *  This function takes the first argument passed to the FL and tries to
 *  determine which command is sent
 */
int FL_get_cmd(char *str)
{
 80002c0:	b580      	push	{r7, lr}
 80002c2:	b088      	sub	sp, #32
 80002c4:	af00      	add	r7, sp, #0
 80002c6:	6078      	str	r0, [r7, #4]
	FL_debug("Entered FL_get_cmd function");
 80002c8:	481a      	ldr	r0, [pc, #104]	; (8000334 <FL_get_cmd+0x74>)
 80002ca:	f000 f89f 	bl	800040c <FL_debug>

	char set_res[] = "set_res";
 80002ce:	4a1a      	ldr	r2, [pc, #104]	; (8000338 <FL_get_cmd+0x78>)
 80002d0:	f107 0314 	add.w	r3, r7, #20
 80002d4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80002d8:	e883 0003 	stmia.w	r3, {r0, r1}
	char i2c_scan[] = "i2c_scan";
 80002dc:	4a17      	ldr	r2, [pc, #92]	; (800033c <FL_get_cmd+0x7c>)
 80002de:	f107 0308 	add.w	r3, r7, #8
 80002e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80002e4:	c303      	stmia	r3!, {r0, r1}
 80002e6:	701a      	strb	r2, [r3, #0]
	int ret = COMMAND_ERROR;
 80002e8:	2300      	movs	r3, #0
 80002ea:	61fb      	str	r3, [r7, #28]

	if(strcmp(str, set_res) == 0)
 80002ec:	f107 0314 	add.w	r3, r7, #20
 80002f0:	4619      	mov	r1, r3
 80002f2:	6878      	ldr	r0, [r7, #4]
 80002f4:	f7ff ff2a 	bl	800014c <strcmp>
 80002f8:	4603      	mov	r3, r0
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d104      	bne.n	8000308 <FL_get_cmd+0x48>
	{
		FL_debug("command = set_res");
 80002fe:	4810      	ldr	r0, [pc, #64]	; (8000340 <FL_get_cmd+0x80>)
 8000300:	f000 f884 	bl	800040c <FL_debug>
		ret = COMMAND_SET_RES;
 8000304:	2301      	movs	r3, #1
 8000306:	61fb      	str	r3, [r7, #28]
	}

	if(strcmp(str, i2c_scan) == 0)
 8000308:	f107 0308 	add.w	r3, r7, #8
 800030c:	4619      	mov	r1, r3
 800030e:	6878      	ldr	r0, [r7, #4]
 8000310:	f7ff ff1c 	bl	800014c <strcmp>
 8000314:	4603      	mov	r3, r0
 8000316:	2b00      	cmp	r3, #0
 8000318:	d104      	bne.n	8000324 <FL_get_cmd+0x64>
	{
		FL_debug("command = set_res");
 800031a:	4809      	ldr	r0, [pc, #36]	; (8000340 <FL_get_cmd+0x80>)
 800031c:	f000 f876 	bl	800040c <FL_debug>
		ret = COMMAND_I2C_SCAN;
 8000320:	2302      	movs	r3, #2
 8000322:	61fb      	str	r3, [r7, #28]
//		{
//			FL_debug("command = unrecognized");
//			ret = COMMAND_ERROR;
//		}

	FL_debug("Exiting FL_get_cmd function");
 8000324:	4807      	ldr	r0, [pc, #28]	; (8000344 <FL_get_cmd+0x84>)
 8000326:	f000 f871 	bl	800040c <FL_debug>
	return ret;
 800032a:	69fb      	ldr	r3, [r7, #28]
}
 800032c:	4618      	mov	r0, r3
 800032e:	3720      	adds	r7, #32
 8000330:	46bd      	mov	sp, r7
 8000332:	bd80      	pop	{r7, pc}
 8000334:	08004154 	.word	0x08004154
 8000338:	080041a0 	.word	0x080041a0
 800033c:	080041a8 	.word	0x080041a8
 8000340:	08004170 	.word	0x08004170
 8000344:	08004184 	.word	0x08004184

08000348 <FL_convert_args>:

int FL_convert_args(int cmd_no, char **args)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
 8000350:	6039      	str	r1, [r7, #0]
	FL_debug("Entered FL_convert_args function");
 8000352:	481c      	ldr	r0, [pc, #112]	; (80003c4 <FL_convert_args+0x7c>)
 8000354:	f000 f85a 	bl	800040c <FL_debug>
	switch(cmd_no)
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	2b01      	cmp	r3, #1
 800035c:	d12a      	bne.n	80003b4 <FL_convert_args+0x6c>
	{
		case COMMAND_SET_RES:
		{
			// Copy a string from args into single_arg.
			// See FL.h for more details
			strcpy(single_arg, args[1]);
 800035e:	683b      	ldr	r3, [r7, #0]
 8000360:	3304      	adds	r3, #4
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	4619      	mov	r1, r3
 8000366:	4818      	ldr	r0, [pc, #96]	; (80003c8 <FL_convert_args+0x80>)
 8000368:	f002 fe42 	bl	8002ff0 <strcpy>
			if(debug_enable)
 800036c:	4b17      	ldr	r3, [pc, #92]	; (80003cc <FL_convert_args+0x84>)
 800036e:	781b      	ldrb	r3, [r3, #0]
 8000370:	2b00      	cmp	r3, #0
 8000372:	d003      	beq.n	800037c <FL_convert_args+0x34>
				printf("Single arg = %s", single_arg);
 8000374:	4914      	ldr	r1, [pc, #80]	; (80003c8 <FL_convert_args+0x80>)
 8000376:	4816      	ldr	r0, [pc, #88]	; (80003d0 <FL_convert_args+0x88>)
 8000378:	f002 fdaa 	bl	8002ed0 <iprintf>
			command.set_res_cmd.digipot_no = atoi(single_arg);
 800037c:	4812      	ldr	r0, [pc, #72]	; (80003c8 <FL_convert_args+0x80>)
 800037e:	f002 fd65 	bl	8002e4c <atoi>
 8000382:	4602      	mov	r2, r0
 8000384:	4b13      	ldr	r3, [pc, #76]	; (80003d4 <FL_convert_args+0x8c>)
 8000386:	65da      	str	r2, [r3, #92]	; 0x5c

			strcpy(single_arg, args[2]);
 8000388:	683b      	ldr	r3, [r7, #0]
 800038a:	3308      	adds	r3, #8
 800038c:	681b      	ldr	r3, [r3, #0]
 800038e:	4619      	mov	r1, r3
 8000390:	480d      	ldr	r0, [pc, #52]	; (80003c8 <FL_convert_args+0x80>)
 8000392:	f002 fe2d 	bl	8002ff0 <strcpy>
			if(debug_enable)
 8000396:	4b0d      	ldr	r3, [pc, #52]	; (80003cc <FL_convert_args+0x84>)
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	2b00      	cmp	r3, #0
 800039c:	d003      	beq.n	80003a6 <FL_convert_args+0x5e>
				printf("Single arg = %s", single_arg);
 800039e:	490a      	ldr	r1, [pc, #40]	; (80003c8 <FL_convert_args+0x80>)
 80003a0:	480b      	ldr	r0, [pc, #44]	; (80003d0 <FL_convert_args+0x88>)
 80003a2:	f002 fd95 	bl	8002ed0 <iprintf>
			command.set_res_cmd.res = atoi(single_arg);
 80003a6:	4808      	ldr	r0, [pc, #32]	; (80003c8 <FL_convert_args+0x80>)
 80003a8:	f002 fd50 	bl	8002e4c <atoi>
 80003ac:	4602      	mov	r2, r0
 80003ae:	4b09      	ldr	r3, [pc, #36]	; (80003d4 <FL_convert_args+0x8c>)
 80003b0:	661a      	str	r2, [r3, #96]	; 0x60

		}break;
 80003b2:	e002      	b.n	80003ba <FL_convert_args+0x72>
		default:
		{
			FL_debug("Don't know about this default case2");
 80003b4:	4808      	ldr	r0, [pc, #32]	; (80003d8 <FL_convert_args+0x90>)
 80003b6:	f000 f829 	bl	800040c <FL_debug>
		}
	}

	return 0;
 80003ba:	2300      	movs	r3, #0
	FL_debug("Exiting FL_convert_args function");
}
 80003bc:	4618      	mov	r0, r3
 80003be:	3708      	adds	r7, #8
 80003c0:	46bd      	mov	sp, r7
 80003c2:	bd80      	pop	{r7, pc}
 80003c4:	080041b4 	.word	0x080041b4
 80003c8:	200006ac 	.word	0x200006ac
 80003cc:	2000072c 	.word	0x2000072c
 80003d0:	080041d8 	.word	0x080041d8
 80003d4:	20000618 	.word	0x20000618
 80003d8:	080041e8 	.word	0x080041e8

080003dc <FL_error_handler>:


void FL_error_handler(char *file_name, char *function_name, char *msg)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b084      	sub	sp, #16
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	60f8      	str	r0, [r7, #12]
 80003e4:	60b9      	str	r1, [r7, #8]
 80003e6:	607a      	str	r2, [r7, #4]
	printf("ERROR in %s\t%s\n", file_name, function_name);
 80003e8:	68ba      	ldr	r2, [r7, #8]
 80003ea:	68f9      	ldr	r1, [r7, #12]
 80003ec:	4805      	ldr	r0, [pc, #20]	; (8000404 <FL_error_handler+0x28>)
 80003ee:	f002 fd6f 	bl	8002ed0 <iprintf>
	printf("message:\t%s\n", msg);
 80003f2:	6879      	ldr	r1, [r7, #4]
 80003f4:	4804      	ldr	r0, [pc, #16]	; (8000408 <FL_error_handler+0x2c>)
 80003f6:	f002 fd6b 	bl	8002ed0 <iprintf>
}
 80003fa:	bf00      	nop
 80003fc:	3710      	adds	r7, #16
 80003fe:	46bd      	mov	sp, r7
 8000400:	bd80      	pop	{r7, pc}
 8000402:	bf00      	nop
 8000404:	0800420c 	.word	0x0800420c
 8000408:	0800421c 	.word	0x0800421c

0800040c <FL_debug>:

void FL_debug(char *s)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
	if(debug_enable)
 8000414:	4b05      	ldr	r3, [pc, #20]	; (800042c <FL_debug+0x20>)
 8000416:	781b      	ldrb	r3, [r3, #0]
 8000418:	2b00      	cmp	r3, #0
 800041a:	d002      	beq.n	8000422 <FL_debug+0x16>
	{
		printf("%s\n",s);
 800041c:	6878      	ldr	r0, [r7, #4]
 800041e:	f002 fddf 	bl	8002fe0 <puts>
	}
}
 8000422:	bf00      	nop
 8000424:	3708      	adds	r7, #8
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
 800042a:	bf00      	nop
 800042c:	2000072c 	.word	0x2000072c

08000430 <IOL_set_res>:
 */

#include "IOL.h"

void IOL_set_res()
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b084      	sub	sp, #16
 8000434:	af02      	add	r7, sp, #8
	uint8_t wiper = 0x00;
 8000436:	2300      	movs	r3, #0
 8000438:	71fb      	strb	r3, [r7, #7]

	switch(command.set_res_cmd.digipot_no) /* According to the datasheet, the following values are the memory addresses of the individual subdigipots */
 800043a:	4b1d      	ldr	r3, [pc, #116]	; (80004b0 <IOL_set_res+0x80>)
 800043c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800043e:	2b03      	cmp	r3, #3
 8000440:	d816      	bhi.n	8000470 <IOL_set_res+0x40>
 8000442:	a201      	add	r2, pc, #4	; (adr r2, 8000448 <IOL_set_res+0x18>)
 8000444:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000448:	08000459 	.word	0x08000459
 800044c:	0800045f 	.word	0x0800045f
 8000450:	08000465 	.word	0x08000465
 8000454:	0800046b 	.word	0x0800046b
	{
		case 0: wiper = 0x00; break;
 8000458:	2300      	movs	r3, #0
 800045a:	71fb      	strb	r3, [r7, #7]
 800045c:	e010      	b.n	8000480 <IOL_set_res+0x50>
		case 1: wiper = 0x01; break;
 800045e:	2301      	movs	r3, #1
 8000460:	71fb      	strb	r3, [r7, #7]
 8000462:	e00d      	b.n	8000480 <IOL_set_res+0x50>
		case 2: wiper = 0x06; break;
 8000464:	2306      	movs	r3, #6
 8000466:	71fb      	strb	r3, [r7, #7]
 8000468:	e00a      	b.n	8000480 <IOL_set_res+0x50>
		case 3: wiper = 0x07; break;
 800046a:	2307      	movs	r3, #7
 800046c:	71fb      	strb	r3, [r7, #7]
 800046e:	e007      	b.n	8000480 <IOL_set_res+0x50>
		default:
		{
			FL_error_handler("IOL.c", "IOL_set_res", "Unsupported digipot number");
 8000470:	4a10      	ldr	r2, [pc, #64]	; (80004b4 <IOL_set_res+0x84>)
 8000472:	4911      	ldr	r1, [pc, #68]	; (80004b8 <IOL_set_res+0x88>)
 8000474:	4811      	ldr	r0, [pc, #68]	; (80004bc <IOL_set_res+0x8c>)
 8000476:	f7ff ffb1 	bl	80003dc <FL_error_handler>
			wiper = 0x00;
 800047a:	2300      	movs	r3, #0
 800047c:	71fb      	strb	r3, [r7, #7]
		}break;
 800047e:	bf00      	nop
	}

	uint16_t addr = 0x2c << 1;
 8000480:	2358      	movs	r3, #88	; 0x58
 8000482:	80bb      	strh	r3, [r7, #4]
	uint8_t tx[] = { wiper, command.set_res_cmd.res};
 8000484:	79fb      	ldrb	r3, [r7, #7]
 8000486:	703b      	strb	r3, [r7, #0]
 8000488:	4b09      	ldr	r3, [pc, #36]	; (80004b0 <IOL_set_res+0x80>)
 800048a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800048c:	b2db      	uxtb	r3, r3
 800048e:	707b      	strb	r3, [r7, #1]
	uint16_t num = 2;
 8000490:	2302      	movs	r3, #2
 8000492:	807b      	strh	r3, [r7, #2]
	HAL_I2C_Master_Transmit(&command.i2c_scan_cmd.i2c_handle, addr, tx, num, HAL_MAX_DELAY );
 8000494:	8878      	ldrh	r0, [r7, #2]
 8000496:	463a      	mov	r2, r7
 8000498:	88b9      	ldrh	r1, [r7, #4]
 800049a:	f04f 33ff 	mov.w	r3, #4294967295
 800049e:	9300      	str	r3, [sp, #0]
 80004a0:	4603      	mov	r3, r0
 80004a2:	4807      	ldr	r0, [pc, #28]	; (80004c0 <IOL_set_res+0x90>)
 80004a4:	f001 f842 	bl	800152c <HAL_I2C_Master_Transmit>

}
 80004a8:	bf00      	nop
 80004aa:	3708      	adds	r7, #8
 80004ac:	46bd      	mov	sp, r7
 80004ae:	bd80      	pop	{r7, pc}
 80004b0:	20000618 	.word	0x20000618
 80004b4:	0800422c 	.word	0x0800422c
 80004b8:	08004248 	.word	0x08004248
 80004bc:	08004254 	.word	0x08004254
 80004c0:	2000061c 	.word	0x2000061c

080004c4 <IOL_i2c_scan>:



void IOL_i2c_scan()
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	b082      	sub	sp, #8
 80004c8:	af00      	add	r7, sp, #0
	printf("Scanning I2C bus:\r\n");
 80004ca:	4819      	ldr	r0, [pc, #100]	; (8000530 <IOL_i2c_scan+0x6c>)
 80004cc:	f002 fd88 	bl	8002fe0 <puts>
	HAL_StatusTypeDef result;
	uint8_t i;
	for (i=1; i<128; i++)
 80004d0:	2301      	movs	r3, #1
 80004d2:	71fb      	strb	r3, [r7, #7]
 80004d4:	e020      	b.n	8000518 <IOL_i2c_scan+0x54>
	   * &hi2c1 is the handle
	   * (uint16_t)(i<<1) is the i2c address left aligned
	   * retries 2
	   * timeout 2
	   */
	  result = HAL_I2C_IsDeviceReady(&command.i2c_scan_cmd.i2c_handle, (uint16_t)(i<<1), 2, 2);
 80004d6:	79fb      	ldrb	r3, [r7, #7]
 80004d8:	b29b      	uxth	r3, r3
 80004da:	005b      	lsls	r3, r3, #1
 80004dc:	b299      	uxth	r1, r3
 80004de:	2302      	movs	r3, #2
 80004e0:	2202      	movs	r2, #2
 80004e2:	4814      	ldr	r0, [pc, #80]	; (8000534 <IOL_i2c_scan+0x70>)
 80004e4:	f001 f920 	bl	8001728 <HAL_I2C_IsDeviceReady>
 80004e8:	4603      	mov	r3, r0
 80004ea:	71bb      	strb	r3, [r7, #6]
	  if (result != HAL_OK) // HAL_ERROR or HAL_BUSY or HAL_TIMEOUT
 80004ec:	79bb      	ldrb	r3, [r7, #6]
 80004ee:	2b00      	cmp	r3, #0
 80004f0:	d002      	beq.n	80004f8 <IOL_i2c_scan+0x34>
	  {
		  printf("."); // No ACK received at that address
 80004f2:	202e      	movs	r0, #46	; 0x2e
 80004f4:	f002 fd04 	bl	8002f00 <putchar>
	  }
	  if (result == HAL_OK)
 80004f8:	79bb      	ldrb	r3, [r7, #6]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d109      	bne.n	8000512 <IOL_i2c_scan+0x4e>
	  {
		  printf("0x%X", i); // Received an ACK at that address
 80004fe:	79fb      	ldrb	r3, [r7, #7]
 8000500:	4619      	mov	r1, r3
 8000502:	480d      	ldr	r0, [pc, #52]	; (8000538 <IOL_i2c_scan+0x74>)
 8000504:	f002 fce4 	bl	8002ed0 <iprintf>
		  command.i2c_scan_cmd.addr = i;
 8000508:	79fb      	ldrb	r3, [r7, #7]
 800050a:	b29a      	uxth	r2, r3
 800050c:	4b0b      	ldr	r3, [pc, #44]	; (800053c <IOL_i2c_scan+0x78>)
 800050e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
	for (i=1; i<128; i++)
 8000512:	79fb      	ldrb	r3, [r7, #7]
 8000514:	3301      	adds	r3, #1
 8000516:	71fb      	strb	r3, [r7, #7]
 8000518:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800051c:	2b00      	cmp	r3, #0
 800051e:	dada      	bge.n	80004d6 <IOL_i2c_scan+0x12>
	  }
	}
	printf("\r\n");
 8000520:	4807      	ldr	r0, [pc, #28]	; (8000540 <IOL_i2c_scan+0x7c>)
 8000522:	f002 fd5d 	bl	8002fe0 <puts>
}
 8000526:	bf00      	nop
 8000528:	3708      	adds	r7, #8
 800052a:	46bd      	mov	sp, r7
 800052c:	bd80      	pop	{r7, pc}
 800052e:	bf00      	nop
 8000530:	0800425c 	.word	0x0800425c
 8000534:	2000061c 	.word	0x2000061c
 8000538:	08004270 	.word	0x08004270
 800053c:	20000618 	.word	0x20000618
 8000540:	08004278 	.word	0x08004278

08000544 <LL_exec>:


#include "LL.h"

int LL_exec()
{
 8000544:	b580      	push	{r7, lr}
 8000546:	af00      	add	r7, sp, #0
	switch(command.cmd_no)
 8000548:	4b0c      	ldr	r3, [pc, #48]	; (800057c <LL_exec+0x38>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	2b01      	cmp	r3, #1
 800054e:	d002      	beq.n	8000556 <LL_exec+0x12>
 8000550:	2b02      	cmp	r3, #2
 8000552:	d006      	beq.n	8000562 <LL_exec+0x1e>
 8000554:	e00b      	b.n	800056e <LL_exec+0x2a>
	{
	case COMMAND_SET_RES:
	{
		IOL_set_res();
 8000556:	f7ff ff6b 	bl	8000430 <IOL_set_res>
		printf("Executed COMMAND_SET_RES\n");
 800055a:	4809      	ldr	r0, [pc, #36]	; (8000580 <LL_exec+0x3c>)
 800055c:	f002 fd40 	bl	8002fe0 <puts>
	}break;
 8000560:	e008      	b.n	8000574 <LL_exec+0x30>
	case COMMAND_I2C_SCAN:
	{
		IOL_i2c_scan();
 8000562:	f7ff ffaf 	bl	80004c4 <IOL_i2c_scan>
		printf("Executed COMMAND_SET_RES\n");
 8000566:	4806      	ldr	r0, [pc, #24]	; (8000580 <LL_exec+0x3c>)
 8000568:	f002 fd3a 	bl	8002fe0 <puts>
	}break;
 800056c:	e002      	b.n	8000574 <LL_exec+0x30>
	default:
	{
		printf("Dunno 3\n");
 800056e:	4805      	ldr	r0, [pc, #20]	; (8000584 <LL_exec+0x40>)
 8000570:	f002 fd36 	bl	8002fe0 <puts>
	}
	}
	return 0;
 8000574:	2300      	movs	r3, #0
}
 8000576:	4618      	mov	r0, r3
 8000578:	bd80      	pop	{r7, pc}
 800057a:	bf00      	nop
 800057c:	20000618 	.word	0x20000618
 8000580:	0800427c 	.word	0x0800427c
 8000584:	08004298 	.word	0x08004298

08000588 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b082      	sub	sp, #8
 800058c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800058e:	f000 fb55 	bl	8000c3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000592:	f000 f877 	bl	8000684 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000596:	f000 f913 	bl	80007c0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800059a:	f000 f8e7 	bl	800076c <MX_USART2_UART_Init>
  MX_I2C2_Init();
 800059e:	f000 f8b7 	bl	8000710 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */

	int i;
	int error;

	for(i = 0; i < LINE_BUFLEN; i++)
 80005a2:	2300      	movs	r3, #0
 80005a4:	607b      	str	r3, [r7, #4]
 80005a6:	e008      	b.n	80005ba <main+0x32>
		input.line_rx_buffer[i] = 0;
 80005a8:	4a29      	ldr	r2, [pc, #164]	; (8000650 <main+0xc8>)
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	4413      	add	r3, r2
 80005ae:	3301      	adds	r3, #1
 80005b0:	2200      	movs	r2, #0
 80005b2:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < LINE_BUFLEN; i++)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	3301      	adds	r3, #1
 80005b8:	607b      	str	r3, [r7, #4]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80005c0:	dbf2      	blt.n	80005a8 <main+0x20>

	// Reset some stuff
	input.byte_buffer_rx[0] = 0;
 80005c2:	4b23      	ldr	r3, [pc, #140]	; (8000650 <main+0xc8>)
 80005c4:	2200      	movs	r2, #0
 80005c6:	701a      	strb	r2, [r3, #0]
	input.char_counter = 0;
 80005c8:	4b21      	ldr	r3, [pc, #132]	; (8000650 <main+0xc8>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
	input.command_execute_flag = FALSE;
 80005d0:	4b1f      	ldr	r3, [pc, #124]	; (8000650 <main+0xc8>)
 80005d2:	2200      	movs	r2, #0
 80005d4:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
	debug_enable = FALSE;
 80005d8:	4b1e      	ldr	r3, [pc, #120]	; (8000654 <main+0xcc>)
 80005da:	2200      	movs	r2, #0
 80005dc:	701a      	strb	r2, [r3, #0]
	command.i2c_scan_cmd.i2c_handle = hi2c2;
 80005de:	4b1e      	ldr	r3, [pc, #120]	; (8000658 <main+0xd0>)
 80005e0:	4a1e      	ldr	r2, [pc, #120]	; (800065c <main+0xd4>)
 80005e2:	3304      	adds	r3, #4
 80005e4:	4611      	mov	r1, r2
 80005e6:	2254      	movs	r2, #84	; 0x54
 80005e8:	4618      	mov	r0, r3
 80005ea:	f002 fc5d 	bl	8002ea8 <memcpy>
	HAL_UART_Receive_IT(&huart2, input.byte_buffer_rx, BYTE_BUFLEN);
 80005ee:	2201      	movs	r2, #1
 80005f0:	4917      	ldr	r1, [pc, #92]	; (8000650 <main+0xc8>)
 80005f2:	481b      	ldr	r0, [pc, #108]	; (8000660 <main+0xd8>)
 80005f4:	f002 f8c9 	bl	800278a <HAL_UART_Receive_IT>

	FL_debug("starting the main function");
 80005f8:	481a      	ldr	r0, [pc, #104]	; (8000664 <main+0xdc>)
 80005fa:	f7ff ff07 	bl	800040c <FL_debug>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(input.command_execute_flag == TRUE)
 80005fe:	4b14      	ldr	r3, [pc, #80]	; (8000650 <main+0xc8>)
 8000600:	f893 340c 	ldrb.w	r3, [r3, #1036]	; 0x40c
 8000604:	2bff      	cmp	r3, #255	; 0xff
 8000606:	d1fa      	bne.n	80005fe <main+0x76>
	  {
		  input.command_execute_flag = FALSE;
 8000608:	4b11      	ldr	r3, [pc, #68]	; (8000650 <main+0xc8>)
 800060a:	2200      	movs	r2, #0
 800060c:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
		  error = FL_uart_decode();
 8000610:	f7ff fda6 	bl	8000160 <FL_uart_decode>
 8000614:	6038      	str	r0, [r7, #0]

		  if(error)
 8000616:	683b      	ldr	r3, [r7, #0]
 8000618:	2b00      	cmp	r3, #0
 800061a:	d004      	beq.n	8000626 <main+0x9e>
		  {
			  FL_error_handler("main.c", "main", "FL_uart_decode() returned an error\n");
 800061c:	4a12      	ldr	r2, [pc, #72]	; (8000668 <main+0xe0>)
 800061e:	4913      	ldr	r1, [pc, #76]	; (800066c <main+0xe4>)
 8000620:	4813      	ldr	r0, [pc, #76]	; (8000670 <main+0xe8>)
 8000622:	f7ff fedb 	bl	80003dc <FL_error_handler>
		  }

		  printf("back in main.c\n");
 8000626:	4813      	ldr	r0, [pc, #76]	; (8000674 <main+0xec>)
 8000628:	f002 fcda 	bl	8002fe0 <puts>
		  printf("Command set_res contents:\n");
 800062c:	4812      	ldr	r0, [pc, #72]	; (8000678 <main+0xf0>)
 800062e:	f002 fcd7 	bl	8002fe0 <puts>
		  printf("\tdigipot   : %d\n", command.set_res_cmd.digipot_no);
 8000632:	4b09      	ldr	r3, [pc, #36]	; (8000658 <main+0xd0>)
 8000634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000636:	4619      	mov	r1, r3
 8000638:	4810      	ldr	r0, [pc, #64]	; (800067c <main+0xf4>)
 800063a:	f002 fc49 	bl	8002ed0 <iprintf>
		  printf("\tresistance: %d\n", command.set_res_cmd.res);
 800063e:	4b06      	ldr	r3, [pc, #24]	; (8000658 <main+0xd0>)
 8000640:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000642:	4619      	mov	r1, r3
 8000644:	480e      	ldr	r0, [pc, #56]	; (8000680 <main+0xf8>)
 8000646:	f002 fc43 	bl	8002ed0 <iprintf>

		  LL_exec();
 800064a:	f7ff ff7b 	bl	8000544 <LL_exec>
	  if(input.command_execute_flag == TRUE)
 800064e:	e7d6      	b.n	80005fe <main+0x76>
 8000650:	20000208 	.word	0x20000208
 8000654:	2000072c 	.word	0x2000072c
 8000658:	20000618 	.word	0x20000618
 800065c:	20000b30 	.word	0x20000b30
 8000660:	20000b84 	.word	0x20000b84
 8000664:	080042a0 	.word	0x080042a0
 8000668:	080042bc 	.word	0x080042bc
 800066c:	080042e0 	.word	0x080042e0
 8000670:	080042e8 	.word	0x080042e8
 8000674:	080042f0 	.word	0x080042f0
 8000678:	08004300 	.word	0x08004300
 800067c:	0800431c 	.word	0x0800431c
 8000680:	08004330 	.word	0x08004330

08000684 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b090      	sub	sp, #64	; 0x40
 8000688:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800068a:	f107 0318 	add.w	r3, r7, #24
 800068e:	2228      	movs	r2, #40	; 0x28
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f002 fc13 	bl	8002ebe <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000698:	1d3b      	adds	r3, r7, #4
 800069a:	2200      	movs	r2, #0
 800069c:	601a      	str	r2, [r3, #0]
 800069e:	605a      	str	r2, [r3, #4]
 80006a0:	609a      	str	r2, [r3, #8]
 80006a2:	60da      	str	r2, [r3, #12]
 80006a4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006a6:	2301      	movs	r3, #1
 80006a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80006b0:	2300      	movs	r3, #0
 80006b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b4:	2301      	movs	r3, #1
 80006b6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b8:	2302      	movs	r3, #2
 80006ba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80006c0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80006c2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80006c6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c8:	f107 0318 	add.w	r3, r7, #24
 80006cc:	4618      	mov	r0, r3
 80006ce:	f001 fb61 	bl	8001d94 <HAL_RCC_OscConfig>
 80006d2:	4603      	mov	r3, r0
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d001      	beq.n	80006dc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80006d8:	f000 f8b2 	bl	8000840 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006dc:	230f      	movs	r3, #15
 80006de:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e0:	2302      	movs	r3, #2
 80006e2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e4:	2300      	movs	r3, #0
 80006e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ee:	2300      	movs	r3, #0
 80006f0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006f2:	1d3b      	adds	r3, r7, #4
 80006f4:	2102      	movs	r1, #2
 80006f6:	4618      	mov	r0, r3
 80006f8:	f001 fdcc 	bl	8002294 <HAL_RCC_ClockConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000702:	f000 f89d 	bl	8000840 <Error_Handler>
  }
}
 8000706:	bf00      	nop
 8000708:	3740      	adds	r7, #64	; 0x40
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
	...

08000710 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000714:	4b12      	ldr	r3, [pc, #72]	; (8000760 <MX_I2C2_Init+0x50>)
 8000716:	4a13      	ldr	r2, [pc, #76]	; (8000764 <MX_I2C2_Init+0x54>)
 8000718:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800071a:	4b11      	ldr	r3, [pc, #68]	; (8000760 <MX_I2C2_Init+0x50>)
 800071c:	4a12      	ldr	r2, [pc, #72]	; (8000768 <MX_I2C2_Init+0x58>)
 800071e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000720:	4b0f      	ldr	r3, [pc, #60]	; (8000760 <MX_I2C2_Init+0x50>)
 8000722:	2200      	movs	r2, #0
 8000724:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000726:	4b0e      	ldr	r3, [pc, #56]	; (8000760 <MX_I2C2_Init+0x50>)
 8000728:	2200      	movs	r2, #0
 800072a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800072c:	4b0c      	ldr	r3, [pc, #48]	; (8000760 <MX_I2C2_Init+0x50>)
 800072e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000732:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000734:	4b0a      	ldr	r3, [pc, #40]	; (8000760 <MX_I2C2_Init+0x50>)
 8000736:	2200      	movs	r2, #0
 8000738:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800073a:	4b09      	ldr	r3, [pc, #36]	; (8000760 <MX_I2C2_Init+0x50>)
 800073c:	2200      	movs	r2, #0
 800073e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000740:	4b07      	ldr	r3, [pc, #28]	; (8000760 <MX_I2C2_Init+0x50>)
 8000742:	2200      	movs	r2, #0
 8000744:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000746:	4b06      	ldr	r3, [pc, #24]	; (8000760 <MX_I2C2_Init+0x50>)
 8000748:	2200      	movs	r2, #0
 800074a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800074c:	4804      	ldr	r0, [pc, #16]	; (8000760 <MX_I2C2_Init+0x50>)
 800074e:	f000 fdb5 	bl	80012bc <HAL_I2C_Init>
 8000752:	4603      	mov	r3, r0
 8000754:	2b00      	cmp	r3, #0
 8000756:	d001      	beq.n	800075c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000758:	f000 f872 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800075c:	bf00      	nop
 800075e:	bd80      	pop	{r7, pc}
 8000760:	20000b30 	.word	0x20000b30
 8000764:	40005800 	.word	0x40005800
 8000768:	000186a0 	.word	0x000186a0

0800076c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000770:	4b11      	ldr	r3, [pc, #68]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000772:	4a12      	ldr	r2, [pc, #72]	; (80007bc <MX_USART2_UART_Init+0x50>)
 8000774:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000776:	4b10      	ldr	r3, [pc, #64]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000778:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800077c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800077e:	4b0e      	ldr	r3, [pc, #56]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000780:	2200      	movs	r2, #0
 8000782:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000784:	4b0c      	ldr	r3, [pc, #48]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000786:	2200      	movs	r2, #0
 8000788:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800078a:	4b0b      	ldr	r3, [pc, #44]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 800078c:	2200      	movs	r2, #0
 800078e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000790:	4b09      	ldr	r3, [pc, #36]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000792:	220c      	movs	r2, #12
 8000794:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000796:	4b08      	ldr	r3, [pc, #32]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 8000798:	2200      	movs	r2, #0
 800079a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800079c:	4b06      	ldr	r3, [pc, #24]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 800079e:	2200      	movs	r2, #0
 80007a0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007a2:	4805      	ldr	r0, [pc, #20]	; (80007b8 <MX_USART2_UART_Init+0x4c>)
 80007a4:	f001 ff12 	bl	80025cc <HAL_UART_Init>
 80007a8:	4603      	mov	r3, r0
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d001      	beq.n	80007b2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007ae:	f000 f847 	bl	8000840 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007b2:	bf00      	nop
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	20000b84 	.word	0x20000b84
 80007bc:	40004400 	.word	0x40004400

080007c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b085      	sub	sp, #20
 80007c4:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007c6:	4b14      	ldr	r3, [pc, #80]	; (8000818 <MX_GPIO_Init+0x58>)
 80007c8:	699b      	ldr	r3, [r3, #24]
 80007ca:	4a13      	ldr	r2, [pc, #76]	; (8000818 <MX_GPIO_Init+0x58>)
 80007cc:	f043 0320 	orr.w	r3, r3, #32
 80007d0:	6193      	str	r3, [r2, #24]
 80007d2:	4b11      	ldr	r3, [pc, #68]	; (8000818 <MX_GPIO_Init+0x58>)
 80007d4:	699b      	ldr	r3, [r3, #24]
 80007d6:	f003 0320 	and.w	r3, r3, #32
 80007da:	60fb      	str	r3, [r7, #12]
 80007dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007de:	4b0e      	ldr	r3, [pc, #56]	; (8000818 <MX_GPIO_Init+0x58>)
 80007e0:	699b      	ldr	r3, [r3, #24]
 80007e2:	4a0d      	ldr	r2, [pc, #52]	; (8000818 <MX_GPIO_Init+0x58>)
 80007e4:	f043 0304 	orr.w	r3, r3, #4
 80007e8:	6193      	str	r3, [r2, #24]
 80007ea:	4b0b      	ldr	r3, [pc, #44]	; (8000818 <MX_GPIO_Init+0x58>)
 80007ec:	699b      	ldr	r3, [r3, #24]
 80007ee:	f003 0304 	and.w	r3, r3, #4
 80007f2:	60bb      	str	r3, [r7, #8]
 80007f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007f6:	4b08      	ldr	r3, [pc, #32]	; (8000818 <MX_GPIO_Init+0x58>)
 80007f8:	699b      	ldr	r3, [r3, #24]
 80007fa:	4a07      	ldr	r2, [pc, #28]	; (8000818 <MX_GPIO_Init+0x58>)
 80007fc:	f043 0308 	orr.w	r3, r3, #8
 8000800:	6193      	str	r3, [r2, #24]
 8000802:	4b05      	ldr	r3, [pc, #20]	; (8000818 <MX_GPIO_Init+0x58>)
 8000804:	699b      	ldr	r3, [r3, #24]
 8000806:	f003 0308 	and.w	r3, r3, #8
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]

}
 800080e:	bf00      	nop
 8000810:	3714      	adds	r7, #20
 8000812:	46bd      	mov	sp, r7
 8000814:	bc80      	pop	{r7}
 8000816:	4770      	bx	lr
 8000818:	40021000 	.word	0x40021000

0800081c <__io_putchar>:
	#define USART_PRINTF int fputc(int ch, FILE *f)		//With other compiler printf calls fputc()
#endif /* __GNUC__ */

//Retargets the C library printf function to the USART
USART_PRINTF
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)&ch, 1, 0xFFFF);	//Write character to UART2
 8000824:	1d39      	adds	r1, r7, #4
 8000826:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800082a:	2201      	movs	r2, #1
 800082c:	4803      	ldr	r0, [pc, #12]	; (800083c <__io_putchar+0x20>)
 800082e:	f001 ff1a 	bl	8002666 <HAL_UART_Transmit>
	return ch;												//Return the character
 8000832:	687b      	ldr	r3, [r7, #4]
}
 8000834:	4618      	mov	r0, r3
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	20000b84 	.word	0x20000b84

08000840 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000840:	b480      	push	{r7}
 8000842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000844:	bf00      	nop
 8000846:	46bd      	mov	sp, r7
 8000848:	bc80      	pop	{r7}
 800084a:	4770      	bx	lr

0800084c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800084c:	b480      	push	{r7}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000852:	4b15      	ldr	r3, [pc, #84]	; (80008a8 <HAL_MspInit+0x5c>)
 8000854:	699b      	ldr	r3, [r3, #24]
 8000856:	4a14      	ldr	r2, [pc, #80]	; (80008a8 <HAL_MspInit+0x5c>)
 8000858:	f043 0301 	orr.w	r3, r3, #1
 800085c:	6193      	str	r3, [r2, #24]
 800085e:	4b12      	ldr	r3, [pc, #72]	; (80008a8 <HAL_MspInit+0x5c>)
 8000860:	699b      	ldr	r3, [r3, #24]
 8000862:	f003 0301 	and.w	r3, r3, #1
 8000866:	60bb      	str	r3, [r7, #8]
 8000868:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800086a:	4b0f      	ldr	r3, [pc, #60]	; (80008a8 <HAL_MspInit+0x5c>)
 800086c:	69db      	ldr	r3, [r3, #28]
 800086e:	4a0e      	ldr	r2, [pc, #56]	; (80008a8 <HAL_MspInit+0x5c>)
 8000870:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000874:	61d3      	str	r3, [r2, #28]
 8000876:	4b0c      	ldr	r3, [pc, #48]	; (80008a8 <HAL_MspInit+0x5c>)
 8000878:	69db      	ldr	r3, [r3, #28]
 800087a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800087e:	607b      	str	r3, [r7, #4]
 8000880:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000882:	4b0a      	ldr	r3, [pc, #40]	; (80008ac <HAL_MspInit+0x60>)
 8000884:	685b      	ldr	r3, [r3, #4]
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	68fb      	ldr	r3, [r7, #12]
 800088a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800088e:	60fb      	str	r3, [r7, #12]
 8000890:	68fb      	ldr	r3, [r7, #12]
 8000892:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000896:	60fb      	str	r3, [r7, #12]
 8000898:	4a04      	ldr	r2, [pc, #16]	; (80008ac <HAL_MspInit+0x60>)
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800089e:	bf00      	nop
 80008a0:	3714      	adds	r7, #20
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bc80      	pop	{r7}
 80008a6:	4770      	bx	lr
 80008a8:	40021000 	.word	0x40021000
 80008ac:	40010000 	.word	0x40010000

080008b0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b088      	sub	sp, #32
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008b8:	f107 0310 	add.w	r3, r7, #16
 80008bc:	2200      	movs	r2, #0
 80008be:	601a      	str	r2, [r3, #0]
 80008c0:	605a      	str	r2, [r3, #4]
 80008c2:	609a      	str	r2, [r3, #8]
 80008c4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	4a16      	ldr	r2, [pc, #88]	; (8000924 <HAL_I2C_MspInit+0x74>)
 80008cc:	4293      	cmp	r3, r2
 80008ce:	d124      	bne.n	800091a <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d0:	4b15      	ldr	r3, [pc, #84]	; (8000928 <HAL_I2C_MspInit+0x78>)
 80008d2:	699b      	ldr	r3, [r3, #24]
 80008d4:	4a14      	ldr	r2, [pc, #80]	; (8000928 <HAL_I2C_MspInit+0x78>)
 80008d6:	f043 0308 	orr.w	r3, r3, #8
 80008da:	6193      	str	r3, [r2, #24]
 80008dc:	4b12      	ldr	r3, [pc, #72]	; (8000928 <HAL_I2C_MspInit+0x78>)
 80008de:	699b      	ldr	r3, [r3, #24]
 80008e0:	f003 0308 	and.w	r3, r3, #8
 80008e4:	60fb      	str	r3, [r7, #12]
 80008e6:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80008e8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80008ec:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80008ee:	2312      	movs	r3, #18
 80008f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80008f2:	2303      	movs	r3, #3
 80008f4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008f6:	f107 0310 	add.w	r3, r7, #16
 80008fa:	4619      	mov	r1, r3
 80008fc:	480b      	ldr	r0, [pc, #44]	; (800092c <HAL_I2C_MspInit+0x7c>)
 80008fe:	f000 fb83 	bl	8001008 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000902:	4b09      	ldr	r3, [pc, #36]	; (8000928 <HAL_I2C_MspInit+0x78>)
 8000904:	69db      	ldr	r3, [r3, #28]
 8000906:	4a08      	ldr	r2, [pc, #32]	; (8000928 <HAL_I2C_MspInit+0x78>)
 8000908:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800090c:	61d3      	str	r3, [r2, #28]
 800090e:	4b06      	ldr	r3, [pc, #24]	; (8000928 <HAL_I2C_MspInit+0x78>)
 8000910:	69db      	ldr	r3, [r3, #28]
 8000912:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000916:	60bb      	str	r3, [r7, #8]
 8000918:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800091a:	bf00      	nop
 800091c:	3720      	adds	r7, #32
 800091e:	46bd      	mov	sp, r7
 8000920:	bd80      	pop	{r7, pc}
 8000922:	bf00      	nop
 8000924:	40005800 	.word	0x40005800
 8000928:	40021000 	.word	0x40021000
 800092c:	40010c00 	.word	0x40010c00

08000930 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b088      	sub	sp, #32
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000938:	f107 0310 	add.w	r3, r7, #16
 800093c:	2200      	movs	r2, #0
 800093e:	601a      	str	r2, [r3, #0]
 8000940:	605a      	str	r2, [r3, #4]
 8000942:	609a      	str	r2, [r3, #8]
 8000944:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	4a1f      	ldr	r2, [pc, #124]	; (80009c8 <HAL_UART_MspInit+0x98>)
 800094c:	4293      	cmp	r3, r2
 800094e:	d137      	bne.n	80009c0 <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000950:	4b1e      	ldr	r3, [pc, #120]	; (80009cc <HAL_UART_MspInit+0x9c>)
 8000952:	69db      	ldr	r3, [r3, #28]
 8000954:	4a1d      	ldr	r2, [pc, #116]	; (80009cc <HAL_UART_MspInit+0x9c>)
 8000956:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800095a:	61d3      	str	r3, [r2, #28]
 800095c:	4b1b      	ldr	r3, [pc, #108]	; (80009cc <HAL_UART_MspInit+0x9c>)
 800095e:	69db      	ldr	r3, [r3, #28]
 8000960:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000964:	60fb      	str	r3, [r7, #12]
 8000966:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000968:	4b18      	ldr	r3, [pc, #96]	; (80009cc <HAL_UART_MspInit+0x9c>)
 800096a:	699b      	ldr	r3, [r3, #24]
 800096c:	4a17      	ldr	r2, [pc, #92]	; (80009cc <HAL_UART_MspInit+0x9c>)
 800096e:	f043 0304 	orr.w	r3, r3, #4
 8000972:	6193      	str	r3, [r2, #24]
 8000974:	4b15      	ldr	r3, [pc, #84]	; (80009cc <HAL_UART_MspInit+0x9c>)
 8000976:	699b      	ldr	r3, [r3, #24]
 8000978:	f003 0304 	and.w	r3, r3, #4
 800097c:	60bb      	str	r3, [r7, #8]
 800097e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000980:	2304      	movs	r3, #4
 8000982:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000984:	2302      	movs	r3, #2
 8000986:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000988:	2303      	movs	r3, #3
 800098a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098c:	f107 0310 	add.w	r3, r7, #16
 8000990:	4619      	mov	r1, r3
 8000992:	480f      	ldr	r0, [pc, #60]	; (80009d0 <HAL_UART_MspInit+0xa0>)
 8000994:	f000 fb38 	bl	8001008 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000998:	2308      	movs	r3, #8
 800099a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800099c:	2300      	movs	r3, #0
 800099e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a0:	2300      	movs	r3, #0
 80009a2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a4:	f107 0310 	add.w	r3, r7, #16
 80009a8:	4619      	mov	r1, r3
 80009aa:	4809      	ldr	r0, [pc, #36]	; (80009d0 <HAL_UART_MspInit+0xa0>)
 80009ac:	f000 fb2c 	bl	8001008 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80009b0:	2200      	movs	r2, #0
 80009b2:	2100      	movs	r1, #0
 80009b4:	2026      	movs	r0, #38	; 0x26
 80009b6:	f000 fa7a 	bl	8000eae <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80009ba:	2026      	movs	r0, #38	; 0x26
 80009bc:	f000 fa93 	bl	8000ee6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009c0:	bf00      	nop
 80009c2:	3720      	adds	r7, #32
 80009c4:	46bd      	mov	sp, r7
 80009c6:	bd80      	pop	{r7, pc}
 80009c8:	40004400 	.word	0x40004400
 80009cc:	40021000 	.word	0x40021000
 80009d0:	40010800 	.word	0x40010800

080009d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009d4:	b480      	push	{r7}
 80009d6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80009d8:	bf00      	nop
 80009da:	46bd      	mov	sp, r7
 80009dc:	bc80      	pop	{r7}
 80009de:	4770      	bx	lr

080009e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009e0:	b480      	push	{r7}
 80009e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009e4:	e7fe      	b.n	80009e4 <HardFault_Handler+0x4>

080009e6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009e6:	b480      	push	{r7}
 80009e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009ea:	e7fe      	b.n	80009ea <MemManage_Handler+0x4>

080009ec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009f0:	e7fe      	b.n	80009f0 <BusFault_Handler+0x4>

080009f2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009f2:	b480      	push	{r7}
 80009f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009f6:	e7fe      	b.n	80009f6 <UsageFault_Handler+0x4>

080009f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009f8:	b480      	push	{r7}
 80009fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009fc:	bf00      	nop
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bc80      	pop	{r7}
 8000a02:	4770      	bx	lr

08000a04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a04:	b480      	push	{r7}
 8000a06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a08:	bf00      	nop
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr

08000a10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a10:	b480      	push	{r7}
 8000a12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a14:	bf00      	nop
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bc80      	pop	{r7}
 8000a1a:	4770      	bx	lr

08000a1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a1c:	b580      	push	{r7, lr}
 8000a1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a20:	f000 f952 	bl	8000cc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a24:	bf00      	nop
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	char uart_char = USART2->DR;
 8000a2e:	4b1a      	ldr	r3, [pc, #104]	; (8000a98 <USART2_IRQHandler+0x70>)
 8000a30:	685b      	ldr	r3, [r3, #4]
 8000a32:	71fb      	strb	r3, [r7, #7]
	//This way we ignore the '\n' character
	if(uart_char != LINE_FEED)
 8000a34:	79fb      	ldrb	r3, [r7, #7]
 8000a36:	2b0a      	cmp	r3, #10
 8000a38:	d026      	beq.n	8000a88 <USART2_IRQHandler+0x60>
	{
		//Check for CR and LF characters
		if((uart_char == CARRIAGE_RETURN) || (uart_char == '.'))
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	2b0d      	cmp	r3, #13
 8000a3e:	d002      	beq.n	8000a46 <USART2_IRQHandler+0x1e>
 8000a40:	79fb      	ldrb	r3, [r7, #7]
 8000a42:	2b2e      	cmp	r3, #46	; 0x2e
 8000a44:	d10e      	bne.n	8000a64 <USART2_IRQHandler+0x3c>
		{
			input.command_execute_flag = TRUE;
 8000a46:	4b15      	ldr	r3, [pc, #84]	; (8000a9c <USART2_IRQHandler+0x74>)
 8000a48:	22ff      	movs	r2, #255	; 0xff
 8000a4a:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
			// Store the message length for processing
			input.msglen = input.char_counter;
 8000a4e:	4b13      	ldr	r3, [pc, #76]	; (8000a9c <USART2_IRQHandler+0x74>)
 8000a50:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8000a54:	4a11      	ldr	r2, [pc, #68]	; (8000a9c <USART2_IRQHandler+0x74>)
 8000a56:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
			// Reset the counter for the next line
			input.char_counter = 0;
 8000a5a:	4b10      	ldr	r3, [pc, #64]	; (8000a9c <USART2_IRQHandler+0x74>)
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	f8c3 2408 	str.w	r2, [r3, #1032]	; 0x408
 8000a62:	e011      	b.n	8000a88 <USART2_IRQHandler+0x60>
			//Gently exit interrupt
		}
		else
		{
			input.command_execute_flag = FALSE;
 8000a64:	4b0d      	ldr	r3, [pc, #52]	; (8000a9c <USART2_IRQHandler+0x74>)
 8000a66:	2200      	movs	r2, #0
 8000a68:	f883 240c 	strb.w	r2, [r3, #1036]	; 0x40c
			input.line_rx_buffer[input.char_counter] = uart_char;
 8000a6c:	4b0b      	ldr	r3, [pc, #44]	; (8000a9c <USART2_IRQHandler+0x74>)
 8000a6e:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8000a72:	4a0a      	ldr	r2, [pc, #40]	; (8000a9c <USART2_IRQHandler+0x74>)
 8000a74:	4413      	add	r3, r2
 8000a76:	79fa      	ldrb	r2, [r7, #7]
 8000a78:	705a      	strb	r2, [r3, #1]
			input.char_counter++;
 8000a7a:	4b08      	ldr	r3, [pc, #32]	; (8000a9c <USART2_IRQHandler+0x74>)
 8000a7c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	; 0x408
 8000a80:	3301      	adds	r3, #1
 8000a82:	4a06      	ldr	r2, [pc, #24]	; (8000a9c <USART2_IRQHandler+0x74>)
 8000a84:	f8c2 3408 	str.w	r3, [r2, #1032]	; 0x408
		}
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000a88:	4805      	ldr	r0, [pc, #20]	; (8000aa0 <USART2_IRQHandler+0x78>)
 8000a8a:	f001 fed3 	bl	8002834 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000a8e:	bf00      	nop
 8000a90:	3708      	adds	r7, #8
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	40004400 	.word	0x40004400
 8000a9c:	20000208 	.word	0x20000208
 8000aa0:	20000b84 	.word	0x20000b84

08000aa4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	60f8      	str	r0, [r7, #12]
 8000aac:	60b9      	str	r1, [r7, #8]
 8000aae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	617b      	str	r3, [r7, #20]
 8000ab4:	e00a      	b.n	8000acc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000ab6:	f3af 8000 	nop.w
 8000aba:	4601      	mov	r1, r0
 8000abc:	68bb      	ldr	r3, [r7, #8]
 8000abe:	1c5a      	adds	r2, r3, #1
 8000ac0:	60ba      	str	r2, [r7, #8]
 8000ac2:	b2ca      	uxtb	r2, r1
 8000ac4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	3301      	adds	r3, #1
 8000aca:	617b      	str	r3, [r7, #20]
 8000acc:	697a      	ldr	r2, [r7, #20]
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	429a      	cmp	r2, r3
 8000ad2:	dbf0      	blt.n	8000ab6 <_read+0x12>
	}

return len;
 8000ad4:	687b      	ldr	r3, [r7, #4]
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	3718      	adds	r7, #24
 8000ada:	46bd      	mov	sp, r7
 8000adc:	bd80      	pop	{r7, pc}

08000ade <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ade:	b580      	push	{r7, lr}
 8000ae0:	b086      	sub	sp, #24
 8000ae2:	af00      	add	r7, sp, #0
 8000ae4:	60f8      	str	r0, [r7, #12]
 8000ae6:	60b9      	str	r1, [r7, #8]
 8000ae8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aea:	2300      	movs	r3, #0
 8000aec:	617b      	str	r3, [r7, #20]
 8000aee:	e009      	b.n	8000b04 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000af0:	68bb      	ldr	r3, [r7, #8]
 8000af2:	1c5a      	adds	r2, r3, #1
 8000af4:	60ba      	str	r2, [r7, #8]
 8000af6:	781b      	ldrb	r3, [r3, #0]
 8000af8:	4618      	mov	r0, r3
 8000afa:	f7ff fe8f 	bl	800081c <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000afe:	697b      	ldr	r3, [r7, #20]
 8000b00:	3301      	adds	r3, #1
 8000b02:	617b      	str	r3, [r7, #20]
 8000b04:	697a      	ldr	r2, [r7, #20]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	429a      	cmp	r2, r3
 8000b0a:	dbf1      	blt.n	8000af0 <_write+0x12>
	}
	return len;
 8000b0c:	687b      	ldr	r3, [r7, #4]
}
 8000b0e:	4618      	mov	r0, r3
 8000b10:	3718      	adds	r7, #24
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bd80      	pop	{r7, pc}

08000b16 <_close>:

int _close(int file)
{
 8000b16:	b480      	push	{r7}
 8000b18:	b083      	sub	sp, #12
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
	return -1;
 8000b1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b22:	4618      	mov	r0, r3
 8000b24:	370c      	adds	r7, #12
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bc80      	pop	{r7}
 8000b2a:	4770      	bx	lr

08000b2c <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b2c:	b480      	push	{r7}
 8000b2e:	b083      	sub	sp, #12
 8000b30:	af00      	add	r7, sp, #0
 8000b32:	6078      	str	r0, [r7, #4]
 8000b34:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b3c:	605a      	str	r2, [r3, #4]
	return 0;
 8000b3e:	2300      	movs	r3, #0
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	370c      	adds	r7, #12
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bc80      	pop	{r7}
 8000b48:	4770      	bx	lr

08000b4a <_isatty>:

int _isatty(int file)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	b083      	sub	sp, #12
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	6078      	str	r0, [r7, #4]
	return 1;
 8000b52:	2301      	movs	r3, #1
}
 8000b54:	4618      	mov	r0, r3
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	bc80      	pop	{r7}
 8000b5c:	4770      	bx	lr

08000b5e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b5e:	b480      	push	{r7}
 8000b60:	b085      	sub	sp, #20
 8000b62:	af00      	add	r7, sp, #0
 8000b64:	60f8      	str	r0, [r7, #12]
 8000b66:	60b9      	str	r1, [r7, #8]
 8000b68:	607a      	str	r2, [r7, #4]
	return 0;
 8000b6a:	2300      	movs	r3, #0
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	3714      	adds	r7, #20
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bc80      	pop	{r7}
 8000b74:	4770      	bx	lr
	...

08000b78 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	b086      	sub	sp, #24
 8000b7c:	af00      	add	r7, sp, #0
 8000b7e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b80:	4a14      	ldr	r2, [pc, #80]	; (8000bd4 <_sbrk+0x5c>)
 8000b82:	4b15      	ldr	r3, [pc, #84]	; (8000bd8 <_sbrk+0x60>)
 8000b84:	1ad3      	subs	r3, r2, r3
 8000b86:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b8c:	4b13      	ldr	r3, [pc, #76]	; (8000bdc <_sbrk+0x64>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d102      	bne.n	8000b9a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b94:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <_sbrk+0x64>)
 8000b96:	4a12      	ldr	r2, [pc, #72]	; (8000be0 <_sbrk+0x68>)
 8000b98:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b9a:	4b10      	ldr	r3, [pc, #64]	; (8000bdc <_sbrk+0x64>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4413      	add	r3, r2
 8000ba2:	693a      	ldr	r2, [r7, #16]
 8000ba4:	429a      	cmp	r2, r3
 8000ba6:	d207      	bcs.n	8000bb8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba8:	f002 f954 	bl	8002e54 <__errno>
 8000bac:	4602      	mov	r2, r0
 8000bae:	230c      	movs	r3, #12
 8000bb0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000bb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000bb6:	e009      	b.n	8000bcc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb8:	4b08      	ldr	r3, [pc, #32]	; (8000bdc <_sbrk+0x64>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bbe:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <_sbrk+0x64>)
 8000bc0:	681a      	ldr	r2, [r3, #0]
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	4413      	add	r3, r2
 8000bc6:	4a05      	ldr	r2, [pc, #20]	; (8000bdc <_sbrk+0x64>)
 8000bc8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bca:	68fb      	ldr	r3, [r7, #12]
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	3718      	adds	r7, #24
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	bd80      	pop	{r7, pc}
 8000bd4:	20005000 	.word	0x20005000
 8000bd8:	00000400 	.word	0x00000400
 8000bdc:	200001f8 	.word	0x200001f8
 8000be0:	20000bd0 	.word	0x20000bd0

08000be4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	bc80      	pop	{r7}
 8000bee:	4770      	bx	lr

08000bf0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000bf0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000bf2:	e003      	b.n	8000bfc <LoopCopyDataInit>

08000bf4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000bf4:	4b0b      	ldr	r3, [pc, #44]	; (8000c24 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8000bf6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8000bf8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8000bfa:	3104      	adds	r1, #4

08000bfc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000bfc:	480a      	ldr	r0, [pc, #40]	; (8000c28 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000bfe:	4b0b      	ldr	r3, [pc, #44]	; (8000c2c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000c00:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000c02:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000c04:	d3f6      	bcc.n	8000bf4 <CopyDataInit>
  ldr r2, =_sbss
 8000c06:	4a0a      	ldr	r2, [pc, #40]	; (8000c30 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8000c08:	e002      	b.n	8000c10 <LoopFillZerobss>

08000c0a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8000c0a:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000c0c:	f842 3b04 	str.w	r3, [r2], #4

08000c10 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000c10:	4b08      	ldr	r3, [pc, #32]	; (8000c34 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000c12:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000c14:	d3f9      	bcc.n	8000c0a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c16:	f7ff ffe5 	bl	8000be4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c1a:	f002 f921 	bl	8002e60 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c1e:	f7ff fcb3 	bl	8000588 <main>
  bx lr
 8000c22:	4770      	bx	lr
  ldr r3, =_sidata
 8000c24:	0800451c 	.word	0x0800451c
  ldr r0, =_sdata
 8000c28:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000c2c:	200001dc 	.word	0x200001dc
  ldr r2, =_sbss
 8000c30:	200001dc 	.word	0x200001dc
  ldr r3, = _ebss
 8000c34:	20000bcc 	.word	0x20000bcc

08000c38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c38:	e7fe      	b.n	8000c38 <ADC1_2_IRQHandler>
	...

08000c3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c40:	4b08      	ldr	r3, [pc, #32]	; (8000c64 <HAL_Init+0x28>)
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	4a07      	ldr	r2, [pc, #28]	; (8000c64 <HAL_Init+0x28>)
 8000c46:	f043 0310 	orr.w	r3, r3, #16
 8000c4a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c4c:	2003      	movs	r0, #3
 8000c4e:	f000 f923 	bl	8000e98 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c52:	2000      	movs	r0, #0
 8000c54:	f000 f808 	bl	8000c68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c58:	f7ff fdf8 	bl	800084c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c5c:	2300      	movs	r3, #0
}
 8000c5e:	4618      	mov	r0, r3
 8000c60:	bd80      	pop	{r7, pc}
 8000c62:	bf00      	nop
 8000c64:	40022000 	.word	0x40022000

08000c68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b082      	sub	sp, #8
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c70:	4b12      	ldr	r3, [pc, #72]	; (8000cbc <HAL_InitTick+0x54>)
 8000c72:	681a      	ldr	r2, [r3, #0]
 8000c74:	4b12      	ldr	r3, [pc, #72]	; (8000cc0 <HAL_InitTick+0x58>)
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	4619      	mov	r1, r3
 8000c7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c86:	4618      	mov	r0, r3
 8000c88:	f000 f93b 	bl	8000f02 <HAL_SYSTICK_Config>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	d001      	beq.n	8000c96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c92:	2301      	movs	r3, #1
 8000c94:	e00e      	b.n	8000cb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	2b0f      	cmp	r3, #15
 8000c9a:	d80a      	bhi.n	8000cb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	6879      	ldr	r1, [r7, #4]
 8000ca0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ca4:	f000 f903 	bl	8000eae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ca8:	4a06      	ldr	r2, [pc, #24]	; (8000cc4 <HAL_InitTick+0x5c>)
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	e000      	b.n	8000cb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cb2:	2301      	movs	r3, #1
}
 8000cb4:	4618      	mov	r0, r3
 8000cb6:	3708      	adds	r7, #8
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	20000000 	.word	0x20000000
 8000cc0:	20000008 	.word	0x20000008
 8000cc4:	20000004 	.word	0x20000004

08000cc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ccc:	4b05      	ldr	r3, [pc, #20]	; (8000ce4 <HAL_IncTick+0x1c>)
 8000cce:	781b      	ldrb	r3, [r3, #0]
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	4b05      	ldr	r3, [pc, #20]	; (8000ce8 <HAL_IncTick+0x20>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	4413      	add	r3, r2
 8000cd8:	4a03      	ldr	r2, [pc, #12]	; (8000ce8 <HAL_IncTick+0x20>)
 8000cda:	6013      	str	r3, [r2, #0]
}
 8000cdc:	bf00      	nop
 8000cde:	46bd      	mov	sp, r7
 8000ce0:	bc80      	pop	{r7}
 8000ce2:	4770      	bx	lr
 8000ce4:	20000008 	.word	0x20000008
 8000ce8:	20000bc4 	.word	0x20000bc4

08000cec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  return uwTick;
 8000cf0:	4b02      	ldr	r3, [pc, #8]	; (8000cfc <HAL_GetTick+0x10>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	bc80      	pop	{r7}
 8000cfa:	4770      	bx	lr
 8000cfc:	20000bc4 	.word	0x20000bc4

08000d00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d00:	b480      	push	{r7}
 8000d02:	b085      	sub	sp, #20
 8000d04:	af00      	add	r7, sp, #0
 8000d06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	f003 0307 	and.w	r3, r3, #7
 8000d0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d10:	4b0c      	ldr	r3, [pc, #48]	; (8000d44 <__NVIC_SetPriorityGrouping+0x44>)
 8000d12:	68db      	ldr	r3, [r3, #12]
 8000d14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d16:	68ba      	ldr	r2, [r7, #8]
 8000d18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d20:	68fb      	ldr	r3, [r7, #12]
 8000d22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d32:	4a04      	ldr	r2, [pc, #16]	; (8000d44 <__NVIC_SetPriorityGrouping+0x44>)
 8000d34:	68bb      	ldr	r3, [r7, #8]
 8000d36:	60d3      	str	r3, [r2, #12]
}
 8000d38:	bf00      	nop
 8000d3a:	3714      	adds	r7, #20
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bc80      	pop	{r7}
 8000d40:	4770      	bx	lr
 8000d42:	bf00      	nop
 8000d44:	e000ed00 	.word	0xe000ed00

08000d48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d4c:	4b04      	ldr	r3, [pc, #16]	; (8000d60 <__NVIC_GetPriorityGrouping+0x18>)
 8000d4e:	68db      	ldr	r3, [r3, #12]
 8000d50:	0a1b      	lsrs	r3, r3, #8
 8000d52:	f003 0307 	and.w	r3, r3, #7
}
 8000d56:	4618      	mov	r0, r3
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bc80      	pop	{r7}
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000ed00 	.word	0xe000ed00

08000d64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d64:	b480      	push	{r7}
 8000d66:	b083      	sub	sp, #12
 8000d68:	af00      	add	r7, sp, #0
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	db0b      	blt.n	8000d8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d76:	79fb      	ldrb	r3, [r7, #7]
 8000d78:	f003 021f 	and.w	r2, r3, #31
 8000d7c:	4906      	ldr	r1, [pc, #24]	; (8000d98 <__NVIC_EnableIRQ+0x34>)
 8000d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d82:	095b      	lsrs	r3, r3, #5
 8000d84:	2001      	movs	r0, #1
 8000d86:	fa00 f202 	lsl.w	r2, r0, r2
 8000d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d8e:	bf00      	nop
 8000d90:	370c      	adds	r7, #12
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bc80      	pop	{r7}
 8000d96:	4770      	bx	lr
 8000d98:	e000e100 	.word	0xe000e100

08000d9c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	6039      	str	r1, [r7, #0]
 8000da6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000da8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dac:	2b00      	cmp	r3, #0
 8000dae:	db0a      	blt.n	8000dc6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000db0:	683b      	ldr	r3, [r7, #0]
 8000db2:	b2da      	uxtb	r2, r3
 8000db4:	490c      	ldr	r1, [pc, #48]	; (8000de8 <__NVIC_SetPriority+0x4c>)
 8000db6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dba:	0112      	lsls	r2, r2, #4
 8000dbc:	b2d2      	uxtb	r2, r2
 8000dbe:	440b      	add	r3, r1
 8000dc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dc4:	e00a      	b.n	8000ddc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	b2da      	uxtb	r2, r3
 8000dca:	4908      	ldr	r1, [pc, #32]	; (8000dec <__NVIC_SetPriority+0x50>)
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	f003 030f 	and.w	r3, r3, #15
 8000dd2:	3b04      	subs	r3, #4
 8000dd4:	0112      	lsls	r2, r2, #4
 8000dd6:	b2d2      	uxtb	r2, r2
 8000dd8:	440b      	add	r3, r1
 8000dda:	761a      	strb	r2, [r3, #24]
}
 8000ddc:	bf00      	nop
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	bc80      	pop	{r7}
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	e000e100 	.word	0xe000e100
 8000dec:	e000ed00 	.word	0xe000ed00

08000df0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b089      	sub	sp, #36	; 0x24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60f8      	str	r0, [r7, #12]
 8000df8:	60b9      	str	r1, [r7, #8]
 8000dfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dfc:	68fb      	ldr	r3, [r7, #12]
 8000dfe:	f003 0307 	and.w	r3, r3, #7
 8000e02:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e04:	69fb      	ldr	r3, [r7, #28]
 8000e06:	f1c3 0307 	rsb	r3, r3, #7
 8000e0a:	2b04      	cmp	r3, #4
 8000e0c:	bf28      	it	cs
 8000e0e:	2304      	movcs	r3, #4
 8000e10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	3304      	adds	r3, #4
 8000e16:	2b06      	cmp	r3, #6
 8000e18:	d902      	bls.n	8000e20 <NVIC_EncodePriority+0x30>
 8000e1a:	69fb      	ldr	r3, [r7, #28]
 8000e1c:	3b03      	subs	r3, #3
 8000e1e:	e000      	b.n	8000e22 <NVIC_EncodePriority+0x32>
 8000e20:	2300      	movs	r3, #0
 8000e22:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e24:	f04f 32ff 	mov.w	r2, #4294967295
 8000e28:	69bb      	ldr	r3, [r7, #24]
 8000e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e2e:	43da      	mvns	r2, r3
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	401a      	ands	r2, r3
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e38:	f04f 31ff 	mov.w	r1, #4294967295
 8000e3c:	697b      	ldr	r3, [r7, #20]
 8000e3e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e42:	43d9      	mvns	r1, r3
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e48:	4313      	orrs	r3, r2
         );
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	3724      	adds	r7, #36	; 0x24
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	bc80      	pop	{r7}
 8000e52:	4770      	bx	lr

08000e54 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	3b01      	subs	r3, #1
 8000e60:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e64:	d301      	bcc.n	8000e6a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e66:	2301      	movs	r3, #1
 8000e68:	e00f      	b.n	8000e8a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e6a:	4a0a      	ldr	r2, [pc, #40]	; (8000e94 <SysTick_Config+0x40>)
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	3b01      	subs	r3, #1
 8000e70:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e72:	210f      	movs	r1, #15
 8000e74:	f04f 30ff 	mov.w	r0, #4294967295
 8000e78:	f7ff ff90 	bl	8000d9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e7c:	4b05      	ldr	r3, [pc, #20]	; (8000e94 <SysTick_Config+0x40>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e82:	4b04      	ldr	r3, [pc, #16]	; (8000e94 <SysTick_Config+0x40>)
 8000e84:	2207      	movs	r2, #7
 8000e86:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e88:	2300      	movs	r3, #0
}
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	e000e010 	.word	0xe000e010

08000e98 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ea0:	6878      	ldr	r0, [r7, #4]
 8000ea2:	f7ff ff2d 	bl	8000d00 <__NVIC_SetPriorityGrouping>
}
 8000ea6:	bf00      	nop
 8000ea8:	3708      	adds	r7, #8
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	bd80      	pop	{r7, pc}

08000eae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eae:	b580      	push	{r7, lr}
 8000eb0:	b086      	sub	sp, #24
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	60b9      	str	r1, [r7, #8]
 8000eb8:	607a      	str	r2, [r7, #4]
 8000eba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ec0:	f7ff ff42 	bl	8000d48 <__NVIC_GetPriorityGrouping>
 8000ec4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ec6:	687a      	ldr	r2, [r7, #4]
 8000ec8:	68b9      	ldr	r1, [r7, #8]
 8000eca:	6978      	ldr	r0, [r7, #20]
 8000ecc:	f7ff ff90 	bl	8000df0 <NVIC_EncodePriority>
 8000ed0:	4602      	mov	r2, r0
 8000ed2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ed6:	4611      	mov	r1, r2
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff ff5f 	bl	8000d9c <__NVIC_SetPriority>
}
 8000ede:	bf00      	nop
 8000ee0:	3718      	adds	r7, #24
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}

08000ee6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ee6:	b580      	push	{r7, lr}
 8000ee8:	b082      	sub	sp, #8
 8000eea:	af00      	add	r7, sp, #0
 8000eec:	4603      	mov	r3, r0
 8000eee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ef0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff ff35 	bl	8000d64 <__NVIC_EnableIRQ>
}
 8000efa:	bf00      	nop
 8000efc:	3708      	adds	r7, #8
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bd80      	pop	{r7, pc}

08000f02 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f02:	b580      	push	{r7, lr}
 8000f04:	b082      	sub	sp, #8
 8000f06:	af00      	add	r7, sp, #0
 8000f08:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f0a:	6878      	ldr	r0, [r7, #4]
 8000f0c:	f7ff ffa2 	bl	8000e54 <SysTick_Config>
 8000f10:	4603      	mov	r3, r0
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	3708      	adds	r7, #8
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
	...

08000f1c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	b084      	sub	sp, #16
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f24:	2300      	movs	r3, #0
 8000f26:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000f2e:	2b02      	cmp	r3, #2
 8000f30:	d005      	beq.n	8000f3e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	2204      	movs	r2, #4
 8000f36:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	73fb      	strb	r3, [r7, #15]
 8000f3c:	e051      	b.n	8000fe2 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	681b      	ldr	r3, [r3, #0]
 8000f42:	681a      	ldr	r2, [r3, #0]
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	f022 020e 	bic.w	r2, r2, #14
 8000f4c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	681a      	ldr	r2, [r3, #0]
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	f022 0201 	bic.w	r2, r2, #1
 8000f5c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	4a22      	ldr	r2, [pc, #136]	; (8000fec <HAL_DMA_Abort_IT+0xd0>)
 8000f64:	4293      	cmp	r3, r2
 8000f66:	d029      	beq.n	8000fbc <HAL_DMA_Abort_IT+0xa0>
 8000f68:	687b      	ldr	r3, [r7, #4]
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a20      	ldr	r2, [pc, #128]	; (8000ff0 <HAL_DMA_Abort_IT+0xd4>)
 8000f6e:	4293      	cmp	r3, r2
 8000f70:	d022      	beq.n	8000fb8 <HAL_DMA_Abort_IT+0x9c>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	4a1f      	ldr	r2, [pc, #124]	; (8000ff4 <HAL_DMA_Abort_IT+0xd8>)
 8000f78:	4293      	cmp	r3, r2
 8000f7a:	d01a      	beq.n	8000fb2 <HAL_DMA_Abort_IT+0x96>
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a1d      	ldr	r2, [pc, #116]	; (8000ff8 <HAL_DMA_Abort_IT+0xdc>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d012      	beq.n	8000fac <HAL_DMA_Abort_IT+0x90>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a1c      	ldr	r2, [pc, #112]	; (8000ffc <HAL_DMA_Abort_IT+0xe0>)
 8000f8c:	4293      	cmp	r3, r2
 8000f8e:	d00a      	beq.n	8000fa6 <HAL_DMA_Abort_IT+0x8a>
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	4a1a      	ldr	r2, [pc, #104]	; (8001000 <HAL_DMA_Abort_IT+0xe4>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d102      	bne.n	8000fa0 <HAL_DMA_Abort_IT+0x84>
 8000f9a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8000f9e:	e00e      	b.n	8000fbe <HAL_DMA_Abort_IT+0xa2>
 8000fa0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000fa4:	e00b      	b.n	8000fbe <HAL_DMA_Abort_IT+0xa2>
 8000fa6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000faa:	e008      	b.n	8000fbe <HAL_DMA_Abort_IT+0xa2>
 8000fac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fb0:	e005      	b.n	8000fbe <HAL_DMA_Abort_IT+0xa2>
 8000fb2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fb6:	e002      	b.n	8000fbe <HAL_DMA_Abort_IT+0xa2>
 8000fb8:	2310      	movs	r3, #16
 8000fba:	e000      	b.n	8000fbe <HAL_DMA_Abort_IT+0xa2>
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	4a11      	ldr	r2, [pc, #68]	; (8001004 <HAL_DMA_Abort_IT+0xe8>)
 8000fc0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	2200      	movs	r2, #0
 8000fce:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d003      	beq.n	8000fe2 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fde:	6878      	ldr	r0, [r7, #4]
 8000fe0:	4798      	blx	r3
    } 
  }
  return status;
 8000fe2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40020008 	.word	0x40020008
 8000ff0:	4002001c 	.word	0x4002001c
 8000ff4:	40020030 	.word	0x40020030
 8000ff8:	40020044 	.word	0x40020044
 8000ffc:	40020058 	.word	0x40020058
 8001000:	4002006c 	.word	0x4002006c
 8001004:	40020000 	.word	0x40020000

08001008 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001008:	b480      	push	{r7}
 800100a:	b08b      	sub	sp, #44	; 0x2c
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001012:	2300      	movs	r3, #0
 8001014:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001016:	2300      	movs	r3, #0
 8001018:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800101a:	e127      	b.n	800126c <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800101c:	2201      	movs	r2, #1
 800101e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	681b      	ldr	r3, [r3, #0]
 800102a:	69fa      	ldr	r2, [r7, #28]
 800102c:	4013      	ands	r3, r2
 800102e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	69fb      	ldr	r3, [r7, #28]
 8001034:	429a      	cmp	r2, r3
 8001036:	f040 8116 	bne.w	8001266 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	2b12      	cmp	r3, #18
 8001040:	d034      	beq.n	80010ac <HAL_GPIO_Init+0xa4>
 8001042:	2b12      	cmp	r3, #18
 8001044:	d80d      	bhi.n	8001062 <HAL_GPIO_Init+0x5a>
 8001046:	2b02      	cmp	r3, #2
 8001048:	d02b      	beq.n	80010a2 <HAL_GPIO_Init+0x9a>
 800104a:	2b02      	cmp	r3, #2
 800104c:	d804      	bhi.n	8001058 <HAL_GPIO_Init+0x50>
 800104e:	2b00      	cmp	r3, #0
 8001050:	d031      	beq.n	80010b6 <HAL_GPIO_Init+0xae>
 8001052:	2b01      	cmp	r3, #1
 8001054:	d01c      	beq.n	8001090 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001056:	e048      	b.n	80010ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001058:	2b03      	cmp	r3, #3
 800105a:	d043      	beq.n	80010e4 <HAL_GPIO_Init+0xdc>
 800105c:	2b11      	cmp	r3, #17
 800105e:	d01b      	beq.n	8001098 <HAL_GPIO_Init+0x90>
          break;
 8001060:	e043      	b.n	80010ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8001062:	4a89      	ldr	r2, [pc, #548]	; (8001288 <HAL_GPIO_Init+0x280>)
 8001064:	4293      	cmp	r3, r2
 8001066:	d026      	beq.n	80010b6 <HAL_GPIO_Init+0xae>
 8001068:	4a87      	ldr	r2, [pc, #540]	; (8001288 <HAL_GPIO_Init+0x280>)
 800106a:	4293      	cmp	r3, r2
 800106c:	d806      	bhi.n	800107c <HAL_GPIO_Init+0x74>
 800106e:	4a87      	ldr	r2, [pc, #540]	; (800128c <HAL_GPIO_Init+0x284>)
 8001070:	4293      	cmp	r3, r2
 8001072:	d020      	beq.n	80010b6 <HAL_GPIO_Init+0xae>
 8001074:	4a86      	ldr	r2, [pc, #536]	; (8001290 <HAL_GPIO_Init+0x288>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d01d      	beq.n	80010b6 <HAL_GPIO_Init+0xae>
          break;
 800107a:	e036      	b.n	80010ea <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800107c:	4a85      	ldr	r2, [pc, #532]	; (8001294 <HAL_GPIO_Init+0x28c>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d019      	beq.n	80010b6 <HAL_GPIO_Init+0xae>
 8001082:	4a85      	ldr	r2, [pc, #532]	; (8001298 <HAL_GPIO_Init+0x290>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d016      	beq.n	80010b6 <HAL_GPIO_Init+0xae>
 8001088:	4a84      	ldr	r2, [pc, #528]	; (800129c <HAL_GPIO_Init+0x294>)
 800108a:	4293      	cmp	r3, r2
 800108c:	d013      	beq.n	80010b6 <HAL_GPIO_Init+0xae>
          break;
 800108e:	e02c      	b.n	80010ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001090:	683b      	ldr	r3, [r7, #0]
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	623b      	str	r3, [r7, #32]
          break;
 8001096:	e028      	b.n	80010ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001098:	683b      	ldr	r3, [r7, #0]
 800109a:	68db      	ldr	r3, [r3, #12]
 800109c:	3304      	adds	r3, #4
 800109e:	623b      	str	r3, [r7, #32]
          break;
 80010a0:	e023      	b.n	80010ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	68db      	ldr	r3, [r3, #12]
 80010a6:	3308      	adds	r3, #8
 80010a8:	623b      	str	r3, [r7, #32]
          break;
 80010aa:	e01e      	b.n	80010ea <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	68db      	ldr	r3, [r3, #12]
 80010b0:	330c      	adds	r3, #12
 80010b2:	623b      	str	r3, [r7, #32]
          break;
 80010b4:	e019      	b.n	80010ea <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	689b      	ldr	r3, [r3, #8]
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d102      	bne.n	80010c4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80010be:	2304      	movs	r3, #4
 80010c0:	623b      	str	r3, [r7, #32]
          break;
 80010c2:	e012      	b.n	80010ea <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80010c4:	683b      	ldr	r3, [r7, #0]
 80010c6:	689b      	ldr	r3, [r3, #8]
 80010c8:	2b01      	cmp	r3, #1
 80010ca:	d105      	bne.n	80010d8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80010cc:	2308      	movs	r3, #8
 80010ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	69fa      	ldr	r2, [r7, #28]
 80010d4:	611a      	str	r2, [r3, #16]
          break;
 80010d6:	e008      	b.n	80010ea <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80010d8:	2308      	movs	r3, #8
 80010da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	69fa      	ldr	r2, [r7, #28]
 80010e0:	615a      	str	r2, [r3, #20]
          break;
 80010e2:	e002      	b.n	80010ea <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80010e4:	2300      	movs	r3, #0
 80010e6:	623b      	str	r3, [r7, #32]
          break;
 80010e8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80010ea:	69bb      	ldr	r3, [r7, #24]
 80010ec:	2bff      	cmp	r3, #255	; 0xff
 80010ee:	d801      	bhi.n	80010f4 <HAL_GPIO_Init+0xec>
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	e001      	b.n	80010f8 <HAL_GPIO_Init+0xf0>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	3304      	adds	r3, #4
 80010f8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80010fa:	69bb      	ldr	r3, [r7, #24]
 80010fc:	2bff      	cmp	r3, #255	; 0xff
 80010fe:	d802      	bhi.n	8001106 <HAL_GPIO_Init+0xfe>
 8001100:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001102:	009b      	lsls	r3, r3, #2
 8001104:	e002      	b.n	800110c <HAL_GPIO_Init+0x104>
 8001106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001108:	3b08      	subs	r3, #8
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	210f      	movs	r1, #15
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	fa01 f303 	lsl.w	r3, r1, r3
 800111a:	43db      	mvns	r3, r3
 800111c:	401a      	ands	r2, r3
 800111e:	6a39      	ldr	r1, [r7, #32]
 8001120:	693b      	ldr	r3, [r7, #16]
 8001122:	fa01 f303 	lsl.w	r3, r1, r3
 8001126:	431a      	orrs	r2, r3
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800112c:	683b      	ldr	r3, [r7, #0]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001134:	2b00      	cmp	r3, #0
 8001136:	f000 8096 	beq.w	8001266 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800113a:	4b59      	ldr	r3, [pc, #356]	; (80012a0 <HAL_GPIO_Init+0x298>)
 800113c:	699b      	ldr	r3, [r3, #24]
 800113e:	4a58      	ldr	r2, [pc, #352]	; (80012a0 <HAL_GPIO_Init+0x298>)
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	6193      	str	r3, [r2, #24]
 8001146:	4b56      	ldr	r3, [pc, #344]	; (80012a0 <HAL_GPIO_Init+0x298>)
 8001148:	699b      	ldr	r3, [r3, #24]
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	60bb      	str	r3, [r7, #8]
 8001150:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001152:	4a54      	ldr	r2, [pc, #336]	; (80012a4 <HAL_GPIO_Init+0x29c>)
 8001154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001156:	089b      	lsrs	r3, r3, #2
 8001158:	3302      	adds	r3, #2
 800115a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800115e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001160:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001162:	f003 0303 	and.w	r3, r3, #3
 8001166:	009b      	lsls	r3, r3, #2
 8001168:	220f      	movs	r2, #15
 800116a:	fa02 f303 	lsl.w	r3, r2, r3
 800116e:	43db      	mvns	r3, r3
 8001170:	68fa      	ldr	r2, [r7, #12]
 8001172:	4013      	ands	r3, r2
 8001174:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4a4b      	ldr	r2, [pc, #300]	; (80012a8 <HAL_GPIO_Init+0x2a0>)
 800117a:	4293      	cmp	r3, r2
 800117c:	d013      	beq.n	80011a6 <HAL_GPIO_Init+0x19e>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	4a4a      	ldr	r2, [pc, #296]	; (80012ac <HAL_GPIO_Init+0x2a4>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d00d      	beq.n	80011a2 <HAL_GPIO_Init+0x19a>
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	4a49      	ldr	r2, [pc, #292]	; (80012b0 <HAL_GPIO_Init+0x2a8>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d007      	beq.n	800119e <HAL_GPIO_Init+0x196>
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	4a48      	ldr	r2, [pc, #288]	; (80012b4 <HAL_GPIO_Init+0x2ac>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d101      	bne.n	800119a <HAL_GPIO_Init+0x192>
 8001196:	2303      	movs	r3, #3
 8001198:	e006      	b.n	80011a8 <HAL_GPIO_Init+0x1a0>
 800119a:	2304      	movs	r3, #4
 800119c:	e004      	b.n	80011a8 <HAL_GPIO_Init+0x1a0>
 800119e:	2302      	movs	r3, #2
 80011a0:	e002      	b.n	80011a8 <HAL_GPIO_Init+0x1a0>
 80011a2:	2301      	movs	r3, #1
 80011a4:	e000      	b.n	80011a8 <HAL_GPIO_Init+0x1a0>
 80011a6:	2300      	movs	r3, #0
 80011a8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011aa:	f002 0203 	and.w	r2, r2, #3
 80011ae:	0092      	lsls	r2, r2, #2
 80011b0:	4093      	lsls	r3, r2
 80011b2:	68fa      	ldr	r2, [r7, #12]
 80011b4:	4313      	orrs	r3, r2
 80011b6:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80011b8:	493a      	ldr	r1, [pc, #232]	; (80012a4 <HAL_GPIO_Init+0x29c>)
 80011ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011bc:	089b      	lsrs	r3, r3, #2
 80011be:	3302      	adds	r3, #2
 80011c0:	68fa      	ldr	r2, [r7, #12]
 80011c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d006      	beq.n	80011e0 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80011d2:	4b39      	ldr	r3, [pc, #228]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 80011d4:	681a      	ldr	r2, [r3, #0]
 80011d6:	4938      	ldr	r1, [pc, #224]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 80011d8:	69bb      	ldr	r3, [r7, #24]
 80011da:	4313      	orrs	r3, r2
 80011dc:	600b      	str	r3, [r1, #0]
 80011de:	e006      	b.n	80011ee <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80011e0:	4b35      	ldr	r3, [pc, #212]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	4933      	ldr	r1, [pc, #204]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 80011ea:	4013      	ands	r3, r2
 80011ec:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d006      	beq.n	8001208 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80011fa:	4b2f      	ldr	r3, [pc, #188]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 80011fc:	685a      	ldr	r2, [r3, #4]
 80011fe:	492e      	ldr	r1, [pc, #184]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	4313      	orrs	r3, r2
 8001204:	604b      	str	r3, [r1, #4]
 8001206:	e006      	b.n	8001216 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001208:	4b2b      	ldr	r3, [pc, #172]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 800120a:	685a      	ldr	r2, [r3, #4]
 800120c:	69bb      	ldr	r3, [r7, #24]
 800120e:	43db      	mvns	r3, r3
 8001210:	4929      	ldr	r1, [pc, #164]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 8001212:	4013      	ands	r3, r2
 8001214:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800121e:	2b00      	cmp	r3, #0
 8001220:	d006      	beq.n	8001230 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001222:	4b25      	ldr	r3, [pc, #148]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 8001224:	689a      	ldr	r2, [r3, #8]
 8001226:	4924      	ldr	r1, [pc, #144]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 8001228:	69bb      	ldr	r3, [r7, #24]
 800122a:	4313      	orrs	r3, r2
 800122c:	608b      	str	r3, [r1, #8]
 800122e:	e006      	b.n	800123e <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001230:	4b21      	ldr	r3, [pc, #132]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 8001232:	689a      	ldr	r2, [r3, #8]
 8001234:	69bb      	ldr	r3, [r7, #24]
 8001236:	43db      	mvns	r3, r3
 8001238:	491f      	ldr	r1, [pc, #124]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 800123a:	4013      	ands	r3, r2
 800123c:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001246:	2b00      	cmp	r3, #0
 8001248:	d006      	beq.n	8001258 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800124a:	4b1b      	ldr	r3, [pc, #108]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 800124c:	68da      	ldr	r2, [r3, #12]
 800124e:	491a      	ldr	r1, [pc, #104]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 8001250:	69bb      	ldr	r3, [r7, #24]
 8001252:	4313      	orrs	r3, r2
 8001254:	60cb      	str	r3, [r1, #12]
 8001256:	e006      	b.n	8001266 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001258:	4b17      	ldr	r3, [pc, #92]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 800125a:	68da      	ldr	r2, [r3, #12]
 800125c:	69bb      	ldr	r3, [r7, #24]
 800125e:	43db      	mvns	r3, r3
 8001260:	4915      	ldr	r1, [pc, #84]	; (80012b8 <HAL_GPIO_Init+0x2b0>)
 8001262:	4013      	ands	r3, r2
 8001264:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001266:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001268:	3301      	adds	r3, #1
 800126a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	681a      	ldr	r2, [r3, #0]
 8001270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001272:	fa22 f303 	lsr.w	r3, r2, r3
 8001276:	2b00      	cmp	r3, #0
 8001278:	f47f aed0 	bne.w	800101c <HAL_GPIO_Init+0x14>
  }
}
 800127c:	bf00      	nop
 800127e:	372c      	adds	r7, #44	; 0x2c
 8001280:	46bd      	mov	sp, r7
 8001282:	bc80      	pop	{r7}
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	10210000 	.word	0x10210000
 800128c:	10110000 	.word	0x10110000
 8001290:	10120000 	.word	0x10120000
 8001294:	10310000 	.word	0x10310000
 8001298:	10320000 	.word	0x10320000
 800129c:	10220000 	.word	0x10220000
 80012a0:	40021000 	.word	0x40021000
 80012a4:	40010000 	.word	0x40010000
 80012a8:	40010800 	.word	0x40010800
 80012ac:	40010c00 	.word	0x40010c00
 80012b0:	40011000 	.word	0x40011000
 80012b4:	40011400 	.word	0x40011400
 80012b8:	40010400 	.word	0x40010400

080012bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	b084      	sub	sp, #16
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e11f      	b.n	800150e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d106      	bne.n	80012e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2200      	movs	r2, #0
 80012de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f7ff fae4 	bl	80008b0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2224      	movs	r2, #36	; 0x24
 80012ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	f022 0201 	bic.w	r2, r2, #1
 80012fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	681a      	ldr	r2, [r3, #0]
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800130e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800131e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001320:	f001 f90e 	bl	8002540 <HAL_RCC_GetPCLK1Freq>
 8001324:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	685b      	ldr	r3, [r3, #4]
 800132a:	4a7b      	ldr	r2, [pc, #492]	; (8001518 <HAL_I2C_Init+0x25c>)
 800132c:	4293      	cmp	r3, r2
 800132e:	d807      	bhi.n	8001340 <HAL_I2C_Init+0x84>
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	4a7a      	ldr	r2, [pc, #488]	; (800151c <HAL_I2C_Init+0x260>)
 8001334:	4293      	cmp	r3, r2
 8001336:	bf94      	ite	ls
 8001338:	2301      	movls	r3, #1
 800133a:	2300      	movhi	r3, #0
 800133c:	b2db      	uxtb	r3, r3
 800133e:	e006      	b.n	800134e <HAL_I2C_Init+0x92>
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	4a77      	ldr	r2, [pc, #476]	; (8001520 <HAL_I2C_Init+0x264>)
 8001344:	4293      	cmp	r3, r2
 8001346:	bf94      	ite	ls
 8001348:	2301      	movls	r3, #1
 800134a:	2300      	movhi	r3, #0
 800134c:	b2db      	uxtb	r3, r3
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001352:	2301      	movs	r3, #1
 8001354:	e0db      	b.n	800150e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	4a72      	ldr	r2, [pc, #456]	; (8001524 <HAL_I2C_Init+0x268>)
 800135a:	fba2 2303 	umull	r2, r3, r2, r3
 800135e:	0c9b      	lsrs	r3, r3, #18
 8001360:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	685b      	ldr	r3, [r3, #4]
 8001368:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	68ba      	ldr	r2, [r7, #8]
 8001372:	430a      	orrs	r2, r1
 8001374:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	6a1b      	ldr	r3, [r3, #32]
 800137c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	685b      	ldr	r3, [r3, #4]
 8001384:	4a64      	ldr	r2, [pc, #400]	; (8001518 <HAL_I2C_Init+0x25c>)
 8001386:	4293      	cmp	r3, r2
 8001388:	d802      	bhi.n	8001390 <HAL_I2C_Init+0xd4>
 800138a:	68bb      	ldr	r3, [r7, #8]
 800138c:	3301      	adds	r3, #1
 800138e:	e009      	b.n	80013a4 <HAL_I2C_Init+0xe8>
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001396:	fb02 f303 	mul.w	r3, r2, r3
 800139a:	4a63      	ldr	r2, [pc, #396]	; (8001528 <HAL_I2C_Init+0x26c>)
 800139c:	fba2 2303 	umull	r2, r3, r2, r3
 80013a0:	099b      	lsrs	r3, r3, #6
 80013a2:	3301      	adds	r3, #1
 80013a4:	687a      	ldr	r2, [r7, #4]
 80013a6:	6812      	ldr	r2, [r2, #0]
 80013a8:	430b      	orrs	r3, r1
 80013aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	69db      	ldr	r3, [r3, #28]
 80013b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80013b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	4956      	ldr	r1, [pc, #344]	; (8001518 <HAL_I2C_Init+0x25c>)
 80013c0:	428b      	cmp	r3, r1
 80013c2:	d80d      	bhi.n	80013e0 <HAL_I2C_Init+0x124>
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	1e59      	subs	r1, r3, #1
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	005b      	lsls	r3, r3, #1
 80013ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80013d2:	3301      	adds	r3, #1
 80013d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80013d8:	2b04      	cmp	r3, #4
 80013da:	bf38      	it	cc
 80013dc:	2304      	movcc	r3, #4
 80013de:	e04f      	b.n	8001480 <HAL_I2C_Init+0x1c4>
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	689b      	ldr	r3, [r3, #8]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d111      	bne.n	800140c <HAL_I2C_Init+0x150>
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	1e58      	subs	r0, r3, #1
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6859      	ldr	r1, [r3, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	005b      	lsls	r3, r3, #1
 80013f4:	440b      	add	r3, r1
 80013f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80013fa:	3301      	adds	r3, #1
 80013fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001400:	2b00      	cmp	r3, #0
 8001402:	bf0c      	ite	eq
 8001404:	2301      	moveq	r3, #1
 8001406:	2300      	movne	r3, #0
 8001408:	b2db      	uxtb	r3, r3
 800140a:	e012      	b.n	8001432 <HAL_I2C_Init+0x176>
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	1e58      	subs	r0, r3, #1
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	6859      	ldr	r1, [r3, #4]
 8001414:	460b      	mov	r3, r1
 8001416:	009b      	lsls	r3, r3, #2
 8001418:	440b      	add	r3, r1
 800141a:	0099      	lsls	r1, r3, #2
 800141c:	440b      	add	r3, r1
 800141e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001422:	3301      	adds	r3, #1
 8001424:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001428:	2b00      	cmp	r3, #0
 800142a:	bf0c      	ite	eq
 800142c:	2301      	moveq	r3, #1
 800142e:	2300      	movne	r3, #0
 8001430:	b2db      	uxtb	r3, r3
 8001432:	2b00      	cmp	r3, #0
 8001434:	d001      	beq.n	800143a <HAL_I2C_Init+0x17e>
 8001436:	2301      	movs	r3, #1
 8001438:	e022      	b.n	8001480 <HAL_I2C_Init+0x1c4>
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	689b      	ldr	r3, [r3, #8]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d10e      	bne.n	8001460 <HAL_I2C_Init+0x1a4>
 8001442:	68fb      	ldr	r3, [r7, #12]
 8001444:	1e58      	subs	r0, r3, #1
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	6859      	ldr	r1, [r3, #4]
 800144a:	460b      	mov	r3, r1
 800144c:	005b      	lsls	r3, r3, #1
 800144e:	440b      	add	r3, r1
 8001450:	fbb0 f3f3 	udiv	r3, r0, r3
 8001454:	3301      	adds	r3, #1
 8001456:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800145a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800145e:	e00f      	b.n	8001480 <HAL_I2C_Init+0x1c4>
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	1e58      	subs	r0, r3, #1
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6859      	ldr	r1, [r3, #4]
 8001468:	460b      	mov	r3, r1
 800146a:	009b      	lsls	r3, r3, #2
 800146c:	440b      	add	r3, r1
 800146e:	0099      	lsls	r1, r3, #2
 8001470:	440b      	add	r3, r1
 8001472:	fbb0 f3f3 	udiv	r3, r0, r3
 8001476:	3301      	adds	r3, #1
 8001478:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800147c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001480:	6879      	ldr	r1, [r7, #4]
 8001482:	6809      	ldr	r1, [r1, #0]
 8001484:	4313      	orrs	r3, r2
 8001486:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	69da      	ldr	r2, [r3, #28]
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	6a1b      	ldr	r3, [r3, #32]
 800149a:	431a      	orrs	r2, r3
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	430a      	orrs	r2, r1
 80014a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	681b      	ldr	r3, [r3, #0]
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80014ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80014b2:	687a      	ldr	r2, [r7, #4]
 80014b4:	6911      	ldr	r1, [r2, #16]
 80014b6:	687a      	ldr	r2, [r7, #4]
 80014b8:	68d2      	ldr	r2, [r2, #12]
 80014ba:	4311      	orrs	r1, r2
 80014bc:	687a      	ldr	r2, [r7, #4]
 80014be:	6812      	ldr	r2, [r2, #0]
 80014c0:	430b      	orrs	r3, r1
 80014c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	68db      	ldr	r3, [r3, #12]
 80014ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	695a      	ldr	r2, [r3, #20]
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	431a      	orrs	r2, r3
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	430a      	orrs	r2, r1
 80014de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	681a      	ldr	r2, [r3, #0]
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f042 0201 	orr.w	r2, r2, #1
 80014ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	2220      	movs	r2, #32
 80014fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2200      	movs	r2, #0
 8001502:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	2200      	movs	r2, #0
 8001508:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800150c:	2300      	movs	r3, #0
}
 800150e:	4618      	mov	r0, r3
 8001510:	3710      	adds	r7, #16
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	000186a0 	.word	0x000186a0
 800151c:	001e847f 	.word	0x001e847f
 8001520:	003d08ff 	.word	0x003d08ff
 8001524:	431bde83 	.word	0x431bde83
 8001528:	10624dd3 	.word	0x10624dd3

0800152c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800152c:	b580      	push	{r7, lr}
 800152e:	b088      	sub	sp, #32
 8001530:	af02      	add	r7, sp, #8
 8001532:	60f8      	str	r0, [r7, #12]
 8001534:	607a      	str	r2, [r7, #4]
 8001536:	461a      	mov	r2, r3
 8001538:	460b      	mov	r3, r1
 800153a:	817b      	strh	r3, [r7, #10]
 800153c:	4613      	mov	r3, r2
 800153e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001540:	f7ff fbd4 	bl	8000cec <HAL_GetTick>
 8001544:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800154c:	b2db      	uxtb	r3, r3
 800154e:	2b20      	cmp	r3, #32
 8001550:	f040 80e0 	bne.w	8001714 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001554:	697b      	ldr	r3, [r7, #20]
 8001556:	9300      	str	r3, [sp, #0]
 8001558:	2319      	movs	r3, #25
 800155a:	2201      	movs	r2, #1
 800155c:	4970      	ldr	r1, [pc, #448]	; (8001720 <HAL_I2C_Master_Transmit+0x1f4>)
 800155e:	68f8      	ldr	r0, [r7, #12]
 8001560:	f000 fa92 	bl	8001a88 <I2C_WaitOnFlagUntilTimeout>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800156a:	2302      	movs	r3, #2
 800156c:	e0d3      	b.n	8001716 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001574:	2b01      	cmp	r3, #1
 8001576:	d101      	bne.n	800157c <HAL_I2C_Master_Transmit+0x50>
 8001578:	2302      	movs	r3, #2
 800157a:	e0cc      	b.n	8001716 <HAL_I2C_Master_Transmit+0x1ea>
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	2201      	movs	r2, #1
 8001580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	2b01      	cmp	r3, #1
 8001590:	d007      	beq.n	80015a2 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	681a      	ldr	r2, [r3, #0]
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f042 0201 	orr.w	r2, r2, #1
 80015a0:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80015a2:	68fb      	ldr	r3, [r7, #12]
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80015b0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	2221      	movs	r2, #33	; 0x21
 80015b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	2210      	movs	r2, #16
 80015be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80015c2:	68fb      	ldr	r3, [r7, #12]
 80015c4:	2200      	movs	r2, #0
 80015c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	687a      	ldr	r2, [r7, #4]
 80015cc:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	893a      	ldrh	r2, [r7, #8]
 80015d2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80015d8:	b29a      	uxth	r2, r3
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	4a50      	ldr	r2, [pc, #320]	; (8001724 <HAL_I2C_Master_Transmit+0x1f8>)
 80015e2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80015e4:	8979      	ldrh	r1, [r7, #10]
 80015e6:	697b      	ldr	r3, [r7, #20]
 80015e8:	6a3a      	ldr	r2, [r7, #32]
 80015ea:	68f8      	ldr	r0, [r7, #12]
 80015ec:	f000 f9ca 	bl	8001984 <I2C_MasterRequestWrite>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d001      	beq.n	80015fa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80015f6:	2301      	movs	r3, #1
 80015f8:	e08d      	b.n	8001716 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80015fa:	2300      	movs	r3, #0
 80015fc:	613b      	str	r3, [r7, #16]
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	695b      	ldr	r3, [r3, #20]
 8001604:	613b      	str	r3, [r7, #16]
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	613b      	str	r3, [r7, #16]
 800160e:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8001610:	e066      	b.n	80016e0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001612:	697a      	ldr	r2, [r7, #20]
 8001614:	6a39      	ldr	r1, [r7, #32]
 8001616:	68f8      	ldr	r0, [r7, #12]
 8001618:	f000 fb0c 	bl	8001c34 <I2C_WaitOnTXEFlagUntilTimeout>
 800161c:	4603      	mov	r3, r0
 800161e:	2b00      	cmp	r3, #0
 8001620:	d00d      	beq.n	800163e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001626:	2b04      	cmp	r3, #4
 8001628:	d107      	bne.n	800163a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	681a      	ldr	r2, [r3, #0]
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001638:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800163a:	2301      	movs	r3, #1
 800163c:	e06b      	b.n	8001716 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001642:	781a      	ldrb	r2, [r3, #0]
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800164e:	1c5a      	adds	r2, r3, #1
 8001650:	68fb      	ldr	r3, [r7, #12]
 8001652:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8001658:	b29b      	uxth	r3, r3
 800165a:	3b01      	subs	r3, #1
 800165c:	b29a      	uxth	r2, r3
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001666:	3b01      	subs	r3, #1
 8001668:	b29a      	uxth	r2, r3
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	695b      	ldr	r3, [r3, #20]
 8001674:	f003 0304 	and.w	r3, r3, #4
 8001678:	2b04      	cmp	r3, #4
 800167a:	d11b      	bne.n	80016b4 <HAL_I2C_Master_Transmit+0x188>
 800167c:	68fb      	ldr	r3, [r7, #12]
 800167e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001680:	2b00      	cmp	r3, #0
 8001682:	d017      	beq.n	80016b4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001688:	781a      	ldrb	r2, [r3, #0]
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001694:	1c5a      	adds	r2, r3, #1
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800169e:	b29b      	uxth	r3, r3
 80016a0:	3b01      	subs	r3, #1
 80016a2:	b29a      	uxth	r2, r3
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016ac:	3b01      	subs	r3, #1
 80016ae:	b29a      	uxth	r2, r3
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80016b4:	697a      	ldr	r2, [r7, #20]
 80016b6:	6a39      	ldr	r1, [r7, #32]
 80016b8:	68f8      	ldr	r0, [r7, #12]
 80016ba:	f000 fafc 	bl	8001cb6 <I2C_WaitOnBTFFlagUntilTimeout>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d00d      	beq.n	80016e0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80016c4:	68fb      	ldr	r3, [r7, #12]
 80016c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c8:	2b04      	cmp	r3, #4
 80016ca:	d107      	bne.n	80016dc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016da:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	e01a      	b.n	8001716 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d194      	bne.n	8001612 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	681a      	ldr	r2, [r3, #0]
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80016f6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	2220      	movs	r2, #32
 80016fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	2200      	movs	r2, #0
 8001704:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	2200      	movs	r2, #0
 800170c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8001710:	2300      	movs	r3, #0
 8001712:	e000      	b.n	8001716 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8001714:	2302      	movs	r3, #2
  }
}
 8001716:	4618      	mov	r0, r3
 8001718:	3718      	adds	r7, #24
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	00100002 	.word	0x00100002
 8001724:	ffff0000 	.word	0xffff0000

08001728 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b08a      	sub	sp, #40	; 0x28
 800172c:	af02      	add	r7, sp, #8
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	607a      	str	r2, [r7, #4]
 8001732:	603b      	str	r3, [r7, #0]
 8001734:	460b      	mov	r3, r1
 8001736:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8001738:	f7ff fad8 	bl	8000cec <HAL_GetTick>
 800173c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800173e:	2301      	movs	r3, #1
 8001740:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001748:	b2db      	uxtb	r3, r3
 800174a:	2b20      	cmp	r3, #32
 800174c:	f040 8111 	bne.w	8001972 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001750:	69fb      	ldr	r3, [r7, #28]
 8001752:	9300      	str	r3, [sp, #0]
 8001754:	2319      	movs	r3, #25
 8001756:	2201      	movs	r2, #1
 8001758:	4988      	ldr	r1, [pc, #544]	; (800197c <HAL_I2C_IsDeviceReady+0x254>)
 800175a:	68f8      	ldr	r0, [r7, #12]
 800175c:	f000 f994 	bl	8001a88 <I2C_WaitOnFlagUntilTimeout>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8001766:	2302      	movs	r3, #2
 8001768:	e104      	b.n	8001974 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001770:	2b01      	cmp	r3, #1
 8001772:	d101      	bne.n	8001778 <HAL_I2C_IsDeviceReady+0x50>
 8001774:	2302      	movs	r3, #2
 8001776:	e0fd      	b.n	8001974 <HAL_I2C_IsDeviceReady+0x24c>
 8001778:	68fb      	ldr	r3, [r7, #12]
 800177a:	2201      	movs	r2, #1
 800177c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 0301 	and.w	r3, r3, #1
 800178a:	2b01      	cmp	r3, #1
 800178c:	d007      	beq.n	800179e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	f042 0201 	orr.w	r2, r2, #1
 800179c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80017ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	2224      	movs	r2, #36	; 0x24
 80017b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	2200      	movs	r2, #0
 80017ba:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	4a70      	ldr	r2, [pc, #448]	; (8001980 <HAL_I2C_IsDeviceReady+0x258>)
 80017c0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80017d0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80017d2:	69fb      	ldr	r3, [r7, #28]
 80017d4:	9300      	str	r3, [sp, #0]
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	2200      	movs	r2, #0
 80017da:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80017de:	68f8      	ldr	r0, [r7, #12]
 80017e0:	f000 f952 	bl	8001a88 <I2C_WaitOnFlagUntilTimeout>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d00d      	beq.n	8001806 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017f4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80017f8:	d103      	bne.n	8001802 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001800:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 8001802:	2303      	movs	r3, #3
 8001804:	e0b6      	b.n	8001974 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001806:	897b      	ldrh	r3, [r7, #10]
 8001808:	b2db      	uxtb	r3, r3
 800180a:	461a      	mov	r2, r3
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001814:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8001816:	f7ff fa69 	bl	8000cec <HAL_GetTick>
 800181a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	695b      	ldr	r3, [r3, #20]
 8001822:	f003 0302 	and.w	r3, r3, #2
 8001826:	2b02      	cmp	r3, #2
 8001828:	bf0c      	ite	eq
 800182a:	2301      	moveq	r3, #1
 800182c:	2300      	movne	r3, #0
 800182e:	b2db      	uxtb	r3, r3
 8001830:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	695b      	ldr	r3, [r3, #20]
 8001838:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800183c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001840:	bf0c      	ite	eq
 8001842:	2301      	moveq	r3, #1
 8001844:	2300      	movne	r3, #0
 8001846:	b2db      	uxtb	r3, r3
 8001848:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800184a:	e025      	b.n	8001898 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800184c:	f7ff fa4e 	bl	8000cec <HAL_GetTick>
 8001850:	4602      	mov	r2, r0
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	1ad3      	subs	r3, r2, r3
 8001856:	683a      	ldr	r2, [r7, #0]
 8001858:	429a      	cmp	r2, r3
 800185a:	d302      	bcc.n	8001862 <HAL_I2C_IsDeviceReady+0x13a>
 800185c:	683b      	ldr	r3, [r7, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d103      	bne.n	800186a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	22a0      	movs	r2, #160	; 0xa0
 8001866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	695b      	ldr	r3, [r3, #20]
 8001870:	f003 0302 	and.w	r3, r3, #2
 8001874:	2b02      	cmp	r3, #2
 8001876:	bf0c      	ite	eq
 8001878:	2301      	moveq	r3, #1
 800187a:	2300      	movne	r3, #0
 800187c:	b2db      	uxtb	r3, r3
 800187e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	695b      	ldr	r3, [r3, #20]
 8001886:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800188a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800188e:	bf0c      	ite	eq
 8001890:	2301      	moveq	r3, #1
 8001892:	2300      	movne	r3, #0
 8001894:	b2db      	uxtb	r3, r3
 8001896:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800189e:	b2db      	uxtb	r3, r3
 80018a0:	2ba0      	cmp	r3, #160	; 0xa0
 80018a2:	d005      	beq.n	80018b0 <HAL_I2C_IsDeviceReady+0x188>
 80018a4:	7dfb      	ldrb	r3, [r7, #23]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d102      	bne.n	80018b0 <HAL_I2C_IsDeviceReady+0x188>
 80018aa:	7dbb      	ldrb	r3, [r7, #22]
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d0cd      	beq.n	800184c <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	2220      	movs	r2, #32
 80018b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	695b      	ldr	r3, [r3, #20]
 80018be:	f003 0302 	and.w	r3, r3, #2
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d129      	bne.n	800191a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	681a      	ldr	r2, [r3, #0]
 80018cc:	68fb      	ldr	r3, [r7, #12]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80018d4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80018d6:	2300      	movs	r3, #0
 80018d8:	613b      	str	r3, [r7, #16]
 80018da:	68fb      	ldr	r3, [r7, #12]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	695b      	ldr	r3, [r3, #20]
 80018e0:	613b      	str	r3, [r7, #16]
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	613b      	str	r3, [r7, #16]
 80018ea:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80018ec:	69fb      	ldr	r3, [r7, #28]
 80018ee:	9300      	str	r3, [sp, #0]
 80018f0:	2319      	movs	r3, #25
 80018f2:	2201      	movs	r2, #1
 80018f4:	4921      	ldr	r1, [pc, #132]	; (800197c <HAL_I2C_IsDeviceReady+0x254>)
 80018f6:	68f8      	ldr	r0, [r7, #12]
 80018f8:	f000 f8c6 	bl	8001a88 <I2C_WaitOnFlagUntilTimeout>
 80018fc:	4603      	mov	r3, r0
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d001      	beq.n	8001906 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8001902:	2301      	movs	r3, #1
 8001904:	e036      	b.n	8001974 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	2220      	movs	r2, #32
 800190a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	2200      	movs	r2, #0
 8001912:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8001916:	2300      	movs	r3, #0
 8001918:	e02c      	b.n	8001974 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	681a      	ldr	r2, [r3, #0]
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001928:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001932:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001934:	69fb      	ldr	r3, [r7, #28]
 8001936:	9300      	str	r3, [sp, #0]
 8001938:	2319      	movs	r3, #25
 800193a:	2201      	movs	r2, #1
 800193c:	490f      	ldr	r1, [pc, #60]	; (800197c <HAL_I2C_IsDeviceReady+0x254>)
 800193e:	68f8      	ldr	r0, [r7, #12]
 8001940:	f000 f8a2 	bl	8001a88 <I2C_WaitOnFlagUntilTimeout>
 8001944:	4603      	mov	r3, r0
 8001946:	2b00      	cmp	r3, #0
 8001948:	d001      	beq.n	800194e <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 800194a:	2301      	movs	r3, #1
 800194c:	e012      	b.n	8001974 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	3301      	adds	r3, #1
 8001952:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8001954:	69ba      	ldr	r2, [r7, #24]
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	429a      	cmp	r2, r3
 800195a:	f4ff af32 	bcc.w	80017c2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2220      	movs	r2, #32
 8001962:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	2200      	movs	r2, #0
 800196a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800196e:	2301      	movs	r3, #1
 8001970:	e000      	b.n	8001974 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8001972:	2302      	movs	r3, #2
  }
}
 8001974:	4618      	mov	r0, r3
 8001976:	3720      	adds	r7, #32
 8001978:	46bd      	mov	sp, r7
 800197a:	bd80      	pop	{r7, pc}
 800197c:	00100002 	.word	0x00100002
 8001980:	ffff0000 	.word	0xffff0000

08001984 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b088      	sub	sp, #32
 8001988:	af02      	add	r7, sp, #8
 800198a:	60f8      	str	r0, [r7, #12]
 800198c:	607a      	str	r2, [r7, #4]
 800198e:	603b      	str	r3, [r7, #0]
 8001990:	460b      	mov	r3, r1
 8001992:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001998:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800199a:	697b      	ldr	r3, [r7, #20]
 800199c:	2b08      	cmp	r3, #8
 800199e:	d006      	beq.n	80019ae <I2C_MasterRequestWrite+0x2a>
 80019a0:	697b      	ldr	r3, [r7, #20]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d003      	beq.n	80019ae <I2C_MasterRequestWrite+0x2a>
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80019ac:	d108      	bne.n	80019c0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	681a      	ldr	r2, [r3, #0]
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80019bc:	601a      	str	r2, [r3, #0]
 80019be:	e00b      	b.n	80019d8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c4:	2b12      	cmp	r3, #18
 80019c6:	d107      	bne.n	80019d8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	681a      	ldr	r2, [r3, #0]
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80019d6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	9300      	str	r3, [sp, #0]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2200      	movs	r2, #0
 80019e0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80019e4:	68f8      	ldr	r0, [r7, #12]
 80019e6:	f000 f84f 	bl	8001a88 <I2C_WaitOnFlagUntilTimeout>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d00d      	beq.n	8001a0c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80019fe:	d103      	bne.n	8001a08 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a06:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e035      	b.n	8001a78 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	691b      	ldr	r3, [r3, #16]
 8001a10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001a14:	d108      	bne.n	8001a28 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001a16:	897b      	ldrh	r3, [r7, #10]
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8001a24:	611a      	str	r2, [r3, #16]
 8001a26:	e01b      	b.n	8001a60 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001a28:	897b      	ldrh	r3, [r7, #10]
 8001a2a:	11db      	asrs	r3, r3, #7
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	f003 0306 	and.w	r3, r3, #6
 8001a32:	b2db      	uxtb	r3, r3
 8001a34:	f063 030f 	orn	r3, r3, #15
 8001a38:	b2da      	uxtb	r2, r3
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	490e      	ldr	r1, [pc, #56]	; (8001a80 <I2C_MasterRequestWrite+0xfc>)
 8001a46:	68f8      	ldr	r0, [r7, #12]
 8001a48:	f000 f875 	bl	8001b36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e010      	b.n	8001a78 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001a56:	897b      	ldrh	r3, [r7, #10]
 8001a58:	b2da      	uxtb	r2, r3
 8001a5a:	68fb      	ldr	r3, [r7, #12]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	687a      	ldr	r2, [r7, #4]
 8001a64:	4907      	ldr	r1, [pc, #28]	; (8001a84 <I2C_MasterRequestWrite+0x100>)
 8001a66:	68f8      	ldr	r0, [r7, #12]
 8001a68:	f000 f865 	bl	8001b36 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e000      	b.n	8001a78 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8001a76:	2300      	movs	r3, #0
}
 8001a78:	4618      	mov	r0, r3
 8001a7a:	3718      	adds	r7, #24
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	00010008 	.word	0x00010008
 8001a84:	00010002 	.word	0x00010002

08001a88 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b084      	sub	sp, #16
 8001a8c:	af00      	add	r7, sp, #0
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	60b9      	str	r1, [r7, #8]
 8001a92:	603b      	str	r3, [r7, #0]
 8001a94:	4613      	mov	r3, r2
 8001a96:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001a98:	e025      	b.n	8001ae6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001aa0:	d021      	beq.n	8001ae6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001aa2:	f7ff f923 	bl	8000cec <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	683a      	ldr	r2, [r7, #0]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d302      	bcc.n	8001ab8 <I2C_WaitOnFlagUntilTimeout+0x30>
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d116      	bne.n	8001ae6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	2200      	movs	r2, #0
 8001abc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2220      	movs	r2, #32
 8001ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	2200      	movs	r2, #0
 8001aca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	f043 0220 	orr.w	r2, r3, #32
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	2200      	movs	r2, #0
 8001ade:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	e023      	b.n	8001b2e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001ae6:	68bb      	ldr	r3, [r7, #8]
 8001ae8:	0c1b      	lsrs	r3, r3, #16
 8001aea:	b2db      	uxtb	r3, r3
 8001aec:	2b01      	cmp	r3, #1
 8001aee:	d10d      	bne.n	8001b0c <I2C_WaitOnFlagUntilTimeout+0x84>
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	695b      	ldr	r3, [r3, #20]
 8001af6:	43da      	mvns	r2, r3
 8001af8:	68bb      	ldr	r3, [r7, #8]
 8001afa:	4013      	ands	r3, r2
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	bf0c      	ite	eq
 8001b02:	2301      	moveq	r3, #1
 8001b04:	2300      	movne	r3, #0
 8001b06:	b2db      	uxtb	r3, r3
 8001b08:	461a      	mov	r2, r3
 8001b0a:	e00c      	b.n	8001b26 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	699b      	ldr	r3, [r3, #24]
 8001b12:	43da      	mvns	r2, r3
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	4013      	ands	r3, r2
 8001b18:	b29b      	uxth	r3, r3
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	bf0c      	ite	eq
 8001b1e:	2301      	moveq	r3, #1
 8001b20:	2300      	movne	r3, #0
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	461a      	mov	r2, r3
 8001b26:	79fb      	ldrb	r3, [r7, #7]
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d0b6      	beq.n	8001a9a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}

08001b36 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8001b36:	b580      	push	{r7, lr}
 8001b38:	b084      	sub	sp, #16
 8001b3a:	af00      	add	r7, sp, #0
 8001b3c:	60f8      	str	r0, [r7, #12]
 8001b3e:	60b9      	str	r1, [r7, #8]
 8001b40:	607a      	str	r2, [r7, #4]
 8001b42:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001b44:	e051      	b.n	8001bea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	695b      	ldr	r3, [r3, #20]
 8001b4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001b54:	d123      	bne.n	8001b9e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	681a      	ldr	r2, [r3, #0]
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001b64:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001b6e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	2200      	movs	r2, #0
 8001b74:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	2220      	movs	r2, #32
 8001b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2200      	movs	r2, #0
 8001b82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	f043 0204 	orr.w	r2, r3, #4
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2200      	movs	r2, #0
 8001b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	e046      	b.n	8001c2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ba4:	d021      	beq.n	8001bea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001ba6:	f7ff f8a1 	bl	8000cec <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d302      	bcc.n	8001bbc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d116      	bne.n	8001bea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	2220      	movs	r2, #32
 8001bc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	2200      	movs	r2, #0
 8001bce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd6:	f043 0220 	orr.w	r2, r3, #32
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	2200      	movs	r2, #0
 8001be2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e020      	b.n	8001c2c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	0c1b      	lsrs	r3, r3, #16
 8001bee:	b2db      	uxtb	r3, r3
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d10c      	bne.n	8001c0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8001bf4:	68fb      	ldr	r3, [r7, #12]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	695b      	ldr	r3, [r3, #20]
 8001bfa:	43da      	mvns	r2, r3
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	4013      	ands	r3, r2
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	bf14      	ite	ne
 8001c06:	2301      	movne	r3, #1
 8001c08:	2300      	moveq	r3, #0
 8001c0a:	b2db      	uxtb	r3, r3
 8001c0c:	e00b      	b.n	8001c26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	43da      	mvns	r2, r3
 8001c16:	68bb      	ldr	r3, [r7, #8]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	b29b      	uxth	r3, r3
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	bf14      	ite	ne
 8001c20:	2301      	movne	r3, #1
 8001c22:	2300      	moveq	r3, #0
 8001c24:	b2db      	uxtb	r3, r3
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d18d      	bne.n	8001b46 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8001c2a:	2300      	movs	r3, #0
}
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	3710      	adds	r7, #16
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bd80      	pop	{r7, pc}

08001c34 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b084      	sub	sp, #16
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c40:	e02d      	b.n	8001c9e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001c42:	68f8      	ldr	r0, [r7, #12]
 8001c44:	f000 f878 	bl	8001d38 <I2C_IsAcknowledgeFailed>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d001      	beq.n	8001c52 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e02d      	b.n	8001cae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c58:	d021      	beq.n	8001c9e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001c5a:	f7ff f847 	bl	8000cec <HAL_GetTick>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	1ad3      	subs	r3, r2, r3
 8001c64:	68ba      	ldr	r2, [r7, #8]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d302      	bcc.n	8001c70 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8001c6a:	68bb      	ldr	r3, [r7, #8]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d116      	bne.n	8001c9e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	2200      	movs	r2, #0
 8001c74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	2220      	movs	r2, #32
 8001c7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	2200      	movs	r2, #0
 8001c82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8a:	f043 0220 	orr.w	r2, r3, #32
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	2200      	movs	r2, #0
 8001c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	e007      	b.n	8001cae <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	695b      	ldr	r3, [r3, #20]
 8001ca4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ca8:	2b80      	cmp	r3, #128	; 0x80
 8001caa:	d1ca      	bne.n	8001c42 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3710      	adds	r7, #16
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	bd80      	pop	{r7, pc}

08001cb6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	b084      	sub	sp, #16
 8001cba:	af00      	add	r7, sp, #0
 8001cbc:	60f8      	str	r0, [r7, #12]
 8001cbe:	60b9      	str	r1, [r7, #8]
 8001cc0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001cc2:	e02d      	b.n	8001d20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001cc4:	68f8      	ldr	r0, [r7, #12]
 8001cc6:	f000 f837 	bl	8001d38 <I2C_IsAcknowledgeFailed>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	e02d      	b.n	8001d30 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cda:	d021      	beq.n	8001d20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001cdc:	f7ff f806 	bl	8000cec <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	68ba      	ldr	r2, [r7, #8]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	d302      	bcc.n	8001cf2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8001cec:	68bb      	ldr	r3, [r7, #8]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d116      	bne.n	8001d20 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	2220      	movs	r2, #32
 8001cfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	2200      	movs	r2, #0
 8001d04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0c:	f043 0220 	orr.w	r2, r3, #32
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2200      	movs	r2, #0
 8001d18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	e007      	b.n	8001d30 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	f003 0304 	and.w	r3, r3, #4
 8001d2a:	2b04      	cmp	r3, #4
 8001d2c:	d1ca      	bne.n	8001cc4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8001d2e:	2300      	movs	r3, #0
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	3710      	adds	r7, #16
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}

08001d38 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	695b      	ldr	r3, [r3, #20]
 8001d46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001d4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001d4e:	d11b      	bne.n	8001d88 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8001d58:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	2220      	movs	r2, #32
 8001d64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d74:	f043 0204 	orr.w	r2, r3, #4
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8001d84:	2301      	movs	r3, #1
 8001d86:	e000      	b.n	8001d8a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8001d88:	2300      	movs	r3, #0
}
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	370c      	adds	r7, #12
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bc80      	pop	{r7}
 8001d92:	4770      	bx	lr

08001d94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b086      	sub	sp, #24
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d101      	bne.n	8001da6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001da2:	2301      	movs	r3, #1
 8001da4:	e26c      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f003 0301 	and.w	r3, r3, #1
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	f000 8087 	beq.w	8001ec2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001db4:	4b92      	ldr	r3, [pc, #584]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f003 030c 	and.w	r3, r3, #12
 8001dbc:	2b04      	cmp	r3, #4
 8001dbe:	d00c      	beq.n	8001dda <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001dc0:	4b8f      	ldr	r3, [pc, #572]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	f003 030c 	and.w	r3, r3, #12
 8001dc8:	2b08      	cmp	r3, #8
 8001dca:	d112      	bne.n	8001df2 <HAL_RCC_OscConfig+0x5e>
 8001dcc:	4b8c      	ldr	r3, [pc, #560]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dd8:	d10b      	bne.n	8001df2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001dda:	4b89      	ldr	r3, [pc, #548]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d06c      	beq.n	8001ec0 <HAL_RCC_OscConfig+0x12c>
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d168      	bne.n	8001ec0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001dee:	2301      	movs	r3, #1
 8001df0:	e246      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	685b      	ldr	r3, [r3, #4]
 8001df6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001dfa:	d106      	bne.n	8001e0a <HAL_RCC_OscConfig+0x76>
 8001dfc:	4b80      	ldr	r3, [pc, #512]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	4a7f      	ldr	r2, [pc, #508]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e06:	6013      	str	r3, [r2, #0]
 8001e08:	e02e      	b.n	8001e68 <HAL_RCC_OscConfig+0xd4>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	685b      	ldr	r3, [r3, #4]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d10c      	bne.n	8001e2c <HAL_RCC_OscConfig+0x98>
 8001e12:	4b7b      	ldr	r3, [pc, #492]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	4a7a      	ldr	r2, [pc, #488]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e18:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e1c:	6013      	str	r3, [r2, #0]
 8001e1e:	4b78      	ldr	r3, [pc, #480]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a77      	ldr	r2, [pc, #476]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e24:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e28:	6013      	str	r3, [r2, #0]
 8001e2a:	e01d      	b.n	8001e68 <HAL_RCC_OscConfig+0xd4>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e34:	d10c      	bne.n	8001e50 <HAL_RCC_OscConfig+0xbc>
 8001e36:	4b72      	ldr	r3, [pc, #456]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a71      	ldr	r2, [pc, #452]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e40:	6013      	str	r3, [r2, #0]
 8001e42:	4b6f      	ldr	r3, [pc, #444]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4a6e      	ldr	r2, [pc, #440]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e4c:	6013      	str	r3, [r2, #0]
 8001e4e:	e00b      	b.n	8001e68 <HAL_RCC_OscConfig+0xd4>
 8001e50:	4b6b      	ldr	r3, [pc, #428]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	4a6a      	ldr	r2, [pc, #424]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e5a:	6013      	str	r3, [r2, #0]
 8001e5c:	4b68      	ldr	r3, [pc, #416]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e5e:	681b      	ldr	r3, [r3, #0]
 8001e60:	4a67      	ldr	r2, [pc, #412]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	685b      	ldr	r3, [r3, #4]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d013      	beq.n	8001e98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e70:	f7fe ff3c 	bl	8000cec <HAL_GetTick>
 8001e74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e76:	e008      	b.n	8001e8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001e78:	f7fe ff38 	bl	8000cec <HAL_GetTick>
 8001e7c:	4602      	mov	r2, r0
 8001e7e:	693b      	ldr	r3, [r7, #16]
 8001e80:	1ad3      	subs	r3, r2, r3
 8001e82:	2b64      	cmp	r3, #100	; 0x64
 8001e84:	d901      	bls.n	8001e8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001e86:	2303      	movs	r3, #3
 8001e88:	e1fa      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e8a:	4b5d      	ldr	r3, [pc, #372]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d0f0      	beq.n	8001e78 <HAL_RCC_OscConfig+0xe4>
 8001e96:	e014      	b.n	8001ec2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e98:	f7fe ff28 	bl	8000cec <HAL_GetTick>
 8001e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001e9e:	e008      	b.n	8001eb2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ea0:	f7fe ff24 	bl	8000cec <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	693b      	ldr	r3, [r7, #16]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	2b64      	cmp	r3, #100	; 0x64
 8001eac:	d901      	bls.n	8001eb2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001eae:	2303      	movs	r3, #3
 8001eb0:	e1e6      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eb2:	4b53      	ldr	r3, [pc, #332]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d1f0      	bne.n	8001ea0 <HAL_RCC_OscConfig+0x10c>
 8001ebe:	e000      	b.n	8001ec2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ec0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0302 	and.w	r3, r3, #2
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d063      	beq.n	8001f96 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ece:	4b4c      	ldr	r3, [pc, #304]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f003 030c 	and.w	r3, r3, #12
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d00b      	beq.n	8001ef2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001eda:	4b49      	ldr	r3, [pc, #292]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f003 030c 	and.w	r3, r3, #12
 8001ee2:	2b08      	cmp	r3, #8
 8001ee4:	d11c      	bne.n	8001f20 <HAL_RCC_OscConfig+0x18c>
 8001ee6:	4b46      	ldr	r3, [pc, #280]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d116      	bne.n	8001f20 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ef2:	4b43      	ldr	r3, [pc, #268]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0302 	and.w	r3, r3, #2
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d005      	beq.n	8001f0a <HAL_RCC_OscConfig+0x176>
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	691b      	ldr	r3, [r3, #16]
 8001f02:	2b01      	cmp	r3, #1
 8001f04:	d001      	beq.n	8001f0a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e1ba      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f0a:	4b3d      	ldr	r3, [pc, #244]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	695b      	ldr	r3, [r3, #20]
 8001f16:	00db      	lsls	r3, r3, #3
 8001f18:	4939      	ldr	r1, [pc, #228]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f1e:	e03a      	b.n	8001f96 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	691b      	ldr	r3, [r3, #16]
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d020      	beq.n	8001f6a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f28:	4b36      	ldr	r3, [pc, #216]	; (8002004 <HAL_RCC_OscConfig+0x270>)
 8001f2a:	2201      	movs	r2, #1
 8001f2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f2e:	f7fe fedd 	bl	8000cec <HAL_GetTick>
 8001f32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f34:	e008      	b.n	8001f48 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f36:	f7fe fed9 	bl	8000cec <HAL_GetTick>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	693b      	ldr	r3, [r7, #16]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	2b02      	cmp	r3, #2
 8001f42:	d901      	bls.n	8001f48 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e19b      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f48:	4b2d      	ldr	r3, [pc, #180]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 0302 	and.w	r3, r3, #2
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d0f0      	beq.n	8001f36 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f54:	4b2a      	ldr	r3, [pc, #168]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	695b      	ldr	r3, [r3, #20]
 8001f60:	00db      	lsls	r3, r3, #3
 8001f62:	4927      	ldr	r1, [pc, #156]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001f64:	4313      	orrs	r3, r2
 8001f66:	600b      	str	r3, [r1, #0]
 8001f68:	e015      	b.n	8001f96 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f6a:	4b26      	ldr	r3, [pc, #152]	; (8002004 <HAL_RCC_OscConfig+0x270>)
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f70:	f7fe febc 	bl	8000cec <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f76:	e008      	b.n	8001f8a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f78:	f7fe feb8 	bl	8000cec <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b02      	cmp	r3, #2
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e17a      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f8a:	4b1d      	ldr	r3, [pc, #116]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f003 0302 	and.w	r3, r3, #2
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d1f0      	bne.n	8001f78 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0308 	and.w	r3, r3, #8
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d03a      	beq.n	8002018 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	699b      	ldr	r3, [r3, #24]
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d019      	beq.n	8001fde <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001faa:	4b17      	ldr	r3, [pc, #92]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001fac:	2201      	movs	r2, #1
 8001fae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fb0:	f7fe fe9c 	bl	8000cec <HAL_GetTick>
 8001fb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fb6:	e008      	b.n	8001fca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fb8:	f7fe fe98 	bl	8000cec <HAL_GetTick>
 8001fbc:	4602      	mov	r2, r0
 8001fbe:	693b      	ldr	r3, [r7, #16]
 8001fc0:	1ad3      	subs	r3, r2, r3
 8001fc2:	2b02      	cmp	r3, #2
 8001fc4:	d901      	bls.n	8001fca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001fc6:	2303      	movs	r3, #3
 8001fc8:	e15a      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fca:	4b0d      	ldr	r3, [pc, #52]	; (8002000 <HAL_RCC_OscConfig+0x26c>)
 8001fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fce:	f003 0302 	and.w	r3, r3, #2
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d0f0      	beq.n	8001fb8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001fd6:	2001      	movs	r0, #1
 8001fd8:	f000 fada 	bl	8002590 <RCC_Delay>
 8001fdc:	e01c      	b.n	8002018 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fde:	4b0a      	ldr	r3, [pc, #40]	; (8002008 <HAL_RCC_OscConfig+0x274>)
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fe4:	f7fe fe82 	bl	8000cec <HAL_GetTick>
 8001fe8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fea:	e00f      	b.n	800200c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001fec:	f7fe fe7e 	bl	8000cec <HAL_GetTick>
 8001ff0:	4602      	mov	r2, r0
 8001ff2:	693b      	ldr	r3, [r7, #16]
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d908      	bls.n	800200c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	e140      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
 8001ffe:	bf00      	nop
 8002000:	40021000 	.word	0x40021000
 8002004:	42420000 	.word	0x42420000
 8002008:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800200c:	4b9e      	ldr	r3, [pc, #632]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 800200e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002010:	f003 0302 	and.w	r3, r3, #2
 8002014:	2b00      	cmp	r3, #0
 8002016:	d1e9      	bne.n	8001fec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f003 0304 	and.w	r3, r3, #4
 8002020:	2b00      	cmp	r3, #0
 8002022:	f000 80a6 	beq.w	8002172 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002026:	2300      	movs	r3, #0
 8002028:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800202a:	4b97      	ldr	r3, [pc, #604]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 800202c:	69db      	ldr	r3, [r3, #28]
 800202e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002032:	2b00      	cmp	r3, #0
 8002034:	d10d      	bne.n	8002052 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002036:	4b94      	ldr	r3, [pc, #592]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 8002038:	69db      	ldr	r3, [r3, #28]
 800203a:	4a93      	ldr	r2, [pc, #588]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 800203c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002040:	61d3      	str	r3, [r2, #28]
 8002042:	4b91      	ldr	r3, [pc, #580]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 8002044:	69db      	ldr	r3, [r3, #28]
 8002046:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800204a:	60bb      	str	r3, [r7, #8]
 800204c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800204e:	2301      	movs	r3, #1
 8002050:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002052:	4b8e      	ldr	r3, [pc, #568]	; (800228c <HAL_RCC_OscConfig+0x4f8>)
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800205a:	2b00      	cmp	r3, #0
 800205c:	d118      	bne.n	8002090 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800205e:	4b8b      	ldr	r3, [pc, #556]	; (800228c <HAL_RCC_OscConfig+0x4f8>)
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a8a      	ldr	r2, [pc, #552]	; (800228c <HAL_RCC_OscConfig+0x4f8>)
 8002064:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002068:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800206a:	f7fe fe3f 	bl	8000cec <HAL_GetTick>
 800206e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002070:	e008      	b.n	8002084 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002072:	f7fe fe3b 	bl	8000cec <HAL_GetTick>
 8002076:	4602      	mov	r2, r0
 8002078:	693b      	ldr	r3, [r7, #16]
 800207a:	1ad3      	subs	r3, r2, r3
 800207c:	2b64      	cmp	r3, #100	; 0x64
 800207e:	d901      	bls.n	8002084 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002080:	2303      	movs	r3, #3
 8002082:	e0fd      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002084:	4b81      	ldr	r3, [pc, #516]	; (800228c <HAL_RCC_OscConfig+0x4f8>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800208c:	2b00      	cmp	r3, #0
 800208e:	d0f0      	beq.n	8002072 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	68db      	ldr	r3, [r3, #12]
 8002094:	2b01      	cmp	r3, #1
 8002096:	d106      	bne.n	80020a6 <HAL_RCC_OscConfig+0x312>
 8002098:	4b7b      	ldr	r3, [pc, #492]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	4a7a      	ldr	r2, [pc, #488]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 800209e:	f043 0301 	orr.w	r3, r3, #1
 80020a2:	6213      	str	r3, [r2, #32]
 80020a4:	e02d      	b.n	8002102 <HAL_RCC_OscConfig+0x36e>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d10c      	bne.n	80020c8 <HAL_RCC_OscConfig+0x334>
 80020ae:	4b76      	ldr	r3, [pc, #472]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80020b0:	6a1b      	ldr	r3, [r3, #32]
 80020b2:	4a75      	ldr	r2, [pc, #468]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80020b4:	f023 0301 	bic.w	r3, r3, #1
 80020b8:	6213      	str	r3, [r2, #32]
 80020ba:	4b73      	ldr	r3, [pc, #460]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80020bc:	6a1b      	ldr	r3, [r3, #32]
 80020be:	4a72      	ldr	r2, [pc, #456]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80020c0:	f023 0304 	bic.w	r3, r3, #4
 80020c4:	6213      	str	r3, [r2, #32]
 80020c6:	e01c      	b.n	8002102 <HAL_RCC_OscConfig+0x36e>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	68db      	ldr	r3, [r3, #12]
 80020cc:	2b05      	cmp	r3, #5
 80020ce:	d10c      	bne.n	80020ea <HAL_RCC_OscConfig+0x356>
 80020d0:	4b6d      	ldr	r3, [pc, #436]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80020d2:	6a1b      	ldr	r3, [r3, #32]
 80020d4:	4a6c      	ldr	r2, [pc, #432]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80020d6:	f043 0304 	orr.w	r3, r3, #4
 80020da:	6213      	str	r3, [r2, #32]
 80020dc:	4b6a      	ldr	r3, [pc, #424]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80020de:	6a1b      	ldr	r3, [r3, #32]
 80020e0:	4a69      	ldr	r2, [pc, #420]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80020e2:	f043 0301 	orr.w	r3, r3, #1
 80020e6:	6213      	str	r3, [r2, #32]
 80020e8:	e00b      	b.n	8002102 <HAL_RCC_OscConfig+0x36e>
 80020ea:	4b67      	ldr	r3, [pc, #412]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80020ec:	6a1b      	ldr	r3, [r3, #32]
 80020ee:	4a66      	ldr	r2, [pc, #408]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80020f0:	f023 0301 	bic.w	r3, r3, #1
 80020f4:	6213      	str	r3, [r2, #32]
 80020f6:	4b64      	ldr	r3, [pc, #400]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80020f8:	6a1b      	ldr	r3, [r3, #32]
 80020fa:	4a63      	ldr	r2, [pc, #396]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80020fc:	f023 0304 	bic.w	r3, r3, #4
 8002100:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	68db      	ldr	r3, [r3, #12]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d015      	beq.n	8002136 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800210a:	f7fe fdef 	bl	8000cec <HAL_GetTick>
 800210e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002110:	e00a      	b.n	8002128 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002112:	f7fe fdeb 	bl	8000cec <HAL_GetTick>
 8002116:	4602      	mov	r2, r0
 8002118:	693b      	ldr	r3, [r7, #16]
 800211a:	1ad3      	subs	r3, r2, r3
 800211c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002120:	4293      	cmp	r3, r2
 8002122:	d901      	bls.n	8002128 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e0ab      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002128:	4b57      	ldr	r3, [pc, #348]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 800212a:	6a1b      	ldr	r3, [r3, #32]
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d0ee      	beq.n	8002112 <HAL_RCC_OscConfig+0x37e>
 8002134:	e014      	b.n	8002160 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002136:	f7fe fdd9 	bl	8000cec <HAL_GetTick>
 800213a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800213c:	e00a      	b.n	8002154 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800213e:	f7fe fdd5 	bl	8000cec <HAL_GetTick>
 8002142:	4602      	mov	r2, r0
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	1ad3      	subs	r3, r2, r3
 8002148:	f241 3288 	movw	r2, #5000	; 0x1388
 800214c:	4293      	cmp	r3, r2
 800214e:	d901      	bls.n	8002154 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e095      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002154:	4b4c      	ldr	r3, [pc, #304]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 8002156:	6a1b      	ldr	r3, [r3, #32]
 8002158:	f003 0302 	and.w	r3, r3, #2
 800215c:	2b00      	cmp	r3, #0
 800215e:	d1ee      	bne.n	800213e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002160:	7dfb      	ldrb	r3, [r7, #23]
 8002162:	2b01      	cmp	r3, #1
 8002164:	d105      	bne.n	8002172 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002166:	4b48      	ldr	r3, [pc, #288]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	4a47      	ldr	r2, [pc, #284]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 800216c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002170:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	69db      	ldr	r3, [r3, #28]
 8002176:	2b00      	cmp	r3, #0
 8002178:	f000 8081 	beq.w	800227e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800217c:	4b42      	ldr	r3, [pc, #264]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f003 030c 	and.w	r3, r3, #12
 8002184:	2b08      	cmp	r3, #8
 8002186:	d061      	beq.n	800224c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	69db      	ldr	r3, [r3, #28]
 800218c:	2b02      	cmp	r3, #2
 800218e:	d146      	bne.n	800221e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002190:	4b3f      	ldr	r3, [pc, #252]	; (8002290 <HAL_RCC_OscConfig+0x4fc>)
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002196:	f7fe fda9 	bl	8000cec <HAL_GetTick>
 800219a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800219c:	e008      	b.n	80021b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800219e:	f7fe fda5 	bl	8000cec <HAL_GetTick>
 80021a2:	4602      	mov	r2, r0
 80021a4:	693b      	ldr	r3, [r7, #16]
 80021a6:	1ad3      	subs	r3, r2, r3
 80021a8:	2b02      	cmp	r3, #2
 80021aa:	d901      	bls.n	80021b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80021ac:	2303      	movs	r3, #3
 80021ae:	e067      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021b0:	4b35      	ldr	r3, [pc, #212]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d1f0      	bne.n	800219e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021c4:	d108      	bne.n	80021d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021c6:	4b30      	ldr	r3, [pc, #192]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	689b      	ldr	r3, [r3, #8]
 80021d2:	492d      	ldr	r1, [pc, #180]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80021d4:	4313      	orrs	r3, r2
 80021d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80021d8:	4b2b      	ldr	r3, [pc, #172]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6a19      	ldr	r1, [r3, #32]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021e8:	430b      	orrs	r3, r1
 80021ea:	4927      	ldr	r1, [pc, #156]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 80021ec:	4313      	orrs	r3, r2
 80021ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021f0:	4b27      	ldr	r3, [pc, #156]	; (8002290 <HAL_RCC_OscConfig+0x4fc>)
 80021f2:	2201      	movs	r2, #1
 80021f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f6:	f7fe fd79 	bl	8000cec <HAL_GetTick>
 80021fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80021fc:	e008      	b.n	8002210 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80021fe:	f7fe fd75 	bl	8000cec <HAL_GetTick>
 8002202:	4602      	mov	r2, r0
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	1ad3      	subs	r3, r2, r3
 8002208:	2b02      	cmp	r3, #2
 800220a:	d901      	bls.n	8002210 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800220c:	2303      	movs	r3, #3
 800220e:	e037      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002210:	4b1d      	ldr	r3, [pc, #116]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002218:	2b00      	cmp	r3, #0
 800221a:	d0f0      	beq.n	80021fe <HAL_RCC_OscConfig+0x46a>
 800221c:	e02f      	b.n	800227e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800221e:	4b1c      	ldr	r3, [pc, #112]	; (8002290 <HAL_RCC_OscConfig+0x4fc>)
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002224:	f7fe fd62 	bl	8000cec <HAL_GetTick>
 8002228:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800222a:	e008      	b.n	800223e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800222c:	f7fe fd5e 	bl	8000cec <HAL_GetTick>
 8002230:	4602      	mov	r2, r0
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	2b02      	cmp	r3, #2
 8002238:	d901      	bls.n	800223e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	e020      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800223e:	4b12      	ldr	r3, [pc, #72]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002246:	2b00      	cmp	r3, #0
 8002248:	d1f0      	bne.n	800222c <HAL_RCC_OscConfig+0x498>
 800224a:	e018      	b.n	800227e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	69db      	ldr	r3, [r3, #28]
 8002250:	2b01      	cmp	r3, #1
 8002252:	d101      	bne.n	8002258 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	e013      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002258:	4b0b      	ldr	r3, [pc, #44]	; (8002288 <HAL_RCC_OscConfig+0x4f4>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	6a1b      	ldr	r3, [r3, #32]
 8002268:	429a      	cmp	r2, r3
 800226a:	d106      	bne.n	800227a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002276:	429a      	cmp	r2, r3
 8002278:	d001      	beq.n	800227e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800227a:	2301      	movs	r3, #1
 800227c:	e000      	b.n	8002280 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	3718      	adds	r7, #24
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	40021000 	.word	0x40021000
 800228c:	40007000 	.word	0x40007000
 8002290:	42420060 	.word	0x42420060

08002294 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b084      	sub	sp, #16
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
 800229c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e0d0      	b.n	800244a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80022a8:	4b6a      	ldr	r3, [pc, #424]	; (8002454 <HAL_RCC_ClockConfig+0x1c0>)
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	f003 0307 	and.w	r3, r3, #7
 80022b0:	683a      	ldr	r2, [r7, #0]
 80022b2:	429a      	cmp	r2, r3
 80022b4:	d910      	bls.n	80022d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022b6:	4b67      	ldr	r3, [pc, #412]	; (8002454 <HAL_RCC_ClockConfig+0x1c0>)
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	f023 0207 	bic.w	r2, r3, #7
 80022be:	4965      	ldr	r1, [pc, #404]	; (8002454 <HAL_RCC_ClockConfig+0x1c0>)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80022c6:	4b63      	ldr	r3, [pc, #396]	; (8002454 <HAL_RCC_ClockConfig+0x1c0>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0307 	and.w	r3, r3, #7
 80022ce:	683a      	ldr	r2, [r7, #0]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d001      	beq.n	80022d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80022d4:	2301      	movs	r3, #1
 80022d6:	e0b8      	b.n	800244a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0302 	and.w	r3, r3, #2
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d020      	beq.n	8002326 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	681b      	ldr	r3, [r3, #0]
 80022e8:	f003 0304 	and.w	r3, r3, #4
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d005      	beq.n	80022fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022f0:	4b59      	ldr	r3, [pc, #356]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	4a58      	ldr	r2, [pc, #352]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 80022f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80022fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f003 0308 	and.w	r3, r3, #8
 8002304:	2b00      	cmp	r3, #0
 8002306:	d005      	beq.n	8002314 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002308:	4b53      	ldr	r3, [pc, #332]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	4a52      	ldr	r2, [pc, #328]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 800230e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002312:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002314:	4b50      	ldr	r3, [pc, #320]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	689b      	ldr	r3, [r3, #8]
 8002320:	494d      	ldr	r1, [pc, #308]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 8002322:	4313      	orrs	r3, r2
 8002324:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	2b00      	cmp	r3, #0
 8002330:	d040      	beq.n	80023b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	2b01      	cmp	r3, #1
 8002338:	d107      	bne.n	800234a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800233a:	4b47      	ldr	r3, [pc, #284]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d115      	bne.n	8002372 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e07f      	b.n	800244a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	2b02      	cmp	r3, #2
 8002350:	d107      	bne.n	8002362 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002352:	4b41      	ldr	r3, [pc, #260]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800235a:	2b00      	cmp	r3, #0
 800235c:	d109      	bne.n	8002372 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e073      	b.n	800244a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002362:	4b3d      	ldr	r3, [pc, #244]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d101      	bne.n	8002372 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800236e:	2301      	movs	r3, #1
 8002370:	e06b      	b.n	800244a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002372:	4b39      	ldr	r3, [pc, #228]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 8002374:	685b      	ldr	r3, [r3, #4]
 8002376:	f023 0203 	bic.w	r2, r3, #3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	685b      	ldr	r3, [r3, #4]
 800237e:	4936      	ldr	r1, [pc, #216]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 8002380:	4313      	orrs	r3, r2
 8002382:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002384:	f7fe fcb2 	bl	8000cec <HAL_GetTick>
 8002388:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800238a:	e00a      	b.n	80023a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800238c:	f7fe fcae 	bl	8000cec <HAL_GetTick>
 8002390:	4602      	mov	r2, r0
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	1ad3      	subs	r3, r2, r3
 8002396:	f241 3288 	movw	r2, #5000	; 0x1388
 800239a:	4293      	cmp	r3, r2
 800239c:	d901      	bls.n	80023a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800239e:	2303      	movs	r3, #3
 80023a0:	e053      	b.n	800244a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023a2:	4b2d      	ldr	r3, [pc, #180]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	f003 020c 	and.w	r2, r3, #12
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	685b      	ldr	r3, [r3, #4]
 80023ae:	009b      	lsls	r3, r3, #2
 80023b0:	429a      	cmp	r2, r3
 80023b2:	d1eb      	bne.n	800238c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80023b4:	4b27      	ldr	r3, [pc, #156]	; (8002454 <HAL_RCC_ClockConfig+0x1c0>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f003 0307 	and.w	r3, r3, #7
 80023bc:	683a      	ldr	r2, [r7, #0]
 80023be:	429a      	cmp	r2, r3
 80023c0:	d210      	bcs.n	80023e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023c2:	4b24      	ldr	r3, [pc, #144]	; (8002454 <HAL_RCC_ClockConfig+0x1c0>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f023 0207 	bic.w	r2, r3, #7
 80023ca:	4922      	ldr	r1, [pc, #136]	; (8002454 <HAL_RCC_ClockConfig+0x1c0>)
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	4313      	orrs	r3, r2
 80023d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d2:	4b20      	ldr	r3, [pc, #128]	; (8002454 <HAL_RCC_ClockConfig+0x1c0>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0307 	and.w	r3, r3, #7
 80023da:	683a      	ldr	r2, [r7, #0]
 80023dc:	429a      	cmp	r2, r3
 80023de:	d001      	beq.n	80023e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80023e0:	2301      	movs	r3, #1
 80023e2:	e032      	b.n	800244a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f003 0304 	and.w	r3, r3, #4
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d008      	beq.n	8002402 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023f0:	4b19      	ldr	r3, [pc, #100]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	4916      	ldr	r1, [pc, #88]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 80023fe:	4313      	orrs	r3, r2
 8002400:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 0308 	and.w	r3, r3, #8
 800240a:	2b00      	cmp	r3, #0
 800240c:	d009      	beq.n	8002422 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800240e:	4b12      	ldr	r3, [pc, #72]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	691b      	ldr	r3, [r3, #16]
 800241a:	00db      	lsls	r3, r3, #3
 800241c:	490e      	ldr	r1, [pc, #56]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 800241e:	4313      	orrs	r3, r2
 8002420:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002422:	f000 f821 	bl	8002468 <HAL_RCC_GetSysClockFreq>
 8002426:	4601      	mov	r1, r0
 8002428:	4b0b      	ldr	r3, [pc, #44]	; (8002458 <HAL_RCC_ClockConfig+0x1c4>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	091b      	lsrs	r3, r3, #4
 800242e:	f003 030f 	and.w	r3, r3, #15
 8002432:	4a0a      	ldr	r2, [pc, #40]	; (800245c <HAL_RCC_ClockConfig+0x1c8>)
 8002434:	5cd3      	ldrb	r3, [r2, r3]
 8002436:	fa21 f303 	lsr.w	r3, r1, r3
 800243a:	4a09      	ldr	r2, [pc, #36]	; (8002460 <HAL_RCC_ClockConfig+0x1cc>)
 800243c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800243e:	4b09      	ldr	r3, [pc, #36]	; (8002464 <HAL_RCC_ClockConfig+0x1d0>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4618      	mov	r0, r3
 8002444:	f7fe fc10 	bl	8000c68 <HAL_InitTick>

  return HAL_OK;
 8002448:	2300      	movs	r3, #0
}
 800244a:	4618      	mov	r0, r3
 800244c:	3710      	adds	r7, #16
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	40022000 	.word	0x40022000
 8002458:	40021000 	.word	0x40021000
 800245c:	08004358 	.word	0x08004358
 8002460:	20000000 	.word	0x20000000
 8002464:	20000004 	.word	0x20000004

08002468 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002468:	b490      	push	{r4, r7}
 800246a:	b08a      	sub	sp, #40	; 0x28
 800246c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800246e:	4b2a      	ldr	r3, [pc, #168]	; (8002518 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002470:	1d3c      	adds	r4, r7, #4
 8002472:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002474:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002478:	4b28      	ldr	r3, [pc, #160]	; (800251c <HAL_RCC_GetSysClockFreq+0xb4>)
 800247a:	881b      	ldrh	r3, [r3, #0]
 800247c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800247e:	2300      	movs	r3, #0
 8002480:	61fb      	str	r3, [r7, #28]
 8002482:	2300      	movs	r3, #0
 8002484:	61bb      	str	r3, [r7, #24]
 8002486:	2300      	movs	r3, #0
 8002488:	627b      	str	r3, [r7, #36]	; 0x24
 800248a:	2300      	movs	r3, #0
 800248c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800248e:	2300      	movs	r3, #0
 8002490:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002492:	4b23      	ldr	r3, [pc, #140]	; (8002520 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002494:	685b      	ldr	r3, [r3, #4]
 8002496:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	f003 030c 	and.w	r3, r3, #12
 800249e:	2b04      	cmp	r3, #4
 80024a0:	d002      	beq.n	80024a8 <HAL_RCC_GetSysClockFreq+0x40>
 80024a2:	2b08      	cmp	r3, #8
 80024a4:	d003      	beq.n	80024ae <HAL_RCC_GetSysClockFreq+0x46>
 80024a6:	e02d      	b.n	8002504 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80024a8:	4b1e      	ldr	r3, [pc, #120]	; (8002524 <HAL_RCC_GetSysClockFreq+0xbc>)
 80024aa:	623b      	str	r3, [r7, #32]
      break;
 80024ac:	e02d      	b.n	800250a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80024ae:	69fb      	ldr	r3, [r7, #28]
 80024b0:	0c9b      	lsrs	r3, r3, #18
 80024b2:	f003 030f 	and.w	r3, r3, #15
 80024b6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80024ba:	4413      	add	r3, r2
 80024bc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80024c0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d013      	beq.n	80024f4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80024cc:	4b14      	ldr	r3, [pc, #80]	; (8002520 <HAL_RCC_GetSysClockFreq+0xb8>)
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	0c5b      	lsrs	r3, r3, #17
 80024d2:	f003 0301 	and.w	r3, r3, #1
 80024d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80024da:	4413      	add	r3, r2
 80024dc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80024e0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	4a0f      	ldr	r2, [pc, #60]	; (8002524 <HAL_RCC_GetSysClockFreq+0xbc>)
 80024e6:	fb02 f203 	mul.w	r2, r2, r3
 80024ea:	69bb      	ldr	r3, [r7, #24]
 80024ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80024f0:	627b      	str	r3, [r7, #36]	; 0x24
 80024f2:	e004      	b.n	80024fe <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80024f4:	697b      	ldr	r3, [r7, #20]
 80024f6:	4a0c      	ldr	r2, [pc, #48]	; (8002528 <HAL_RCC_GetSysClockFreq+0xc0>)
 80024f8:	fb02 f303 	mul.w	r3, r2, r3
 80024fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80024fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002500:	623b      	str	r3, [r7, #32]
      break;
 8002502:	e002      	b.n	800250a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002504:	4b07      	ldr	r3, [pc, #28]	; (8002524 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002506:	623b      	str	r3, [r7, #32]
      break;
 8002508:	bf00      	nop
    }
  }
  return sysclockfreq;
 800250a:	6a3b      	ldr	r3, [r7, #32]
}
 800250c:	4618      	mov	r0, r3
 800250e:	3728      	adds	r7, #40	; 0x28
 8002510:	46bd      	mov	sp, r7
 8002512:	bc90      	pop	{r4, r7}
 8002514:	4770      	bx	lr
 8002516:	bf00      	nop
 8002518:	08004344 	.word	0x08004344
 800251c:	08004354 	.word	0x08004354
 8002520:	40021000 	.word	0x40021000
 8002524:	007a1200 	.word	0x007a1200
 8002528:	003d0900 	.word	0x003d0900

0800252c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002530:	4b02      	ldr	r3, [pc, #8]	; (800253c <HAL_RCC_GetHCLKFreq+0x10>)
 8002532:	681b      	ldr	r3, [r3, #0]
}
 8002534:	4618      	mov	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	bc80      	pop	{r7}
 800253a:	4770      	bx	lr
 800253c:	20000000 	.word	0x20000000

08002540 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002540:	b580      	push	{r7, lr}
 8002542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002544:	f7ff fff2 	bl	800252c <HAL_RCC_GetHCLKFreq>
 8002548:	4601      	mov	r1, r0
 800254a:	4b05      	ldr	r3, [pc, #20]	; (8002560 <HAL_RCC_GetPCLK1Freq+0x20>)
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	0a1b      	lsrs	r3, r3, #8
 8002550:	f003 0307 	and.w	r3, r3, #7
 8002554:	4a03      	ldr	r2, [pc, #12]	; (8002564 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002556:	5cd3      	ldrb	r3, [r2, r3]
 8002558:	fa21 f303 	lsr.w	r3, r1, r3
}
 800255c:	4618      	mov	r0, r3
 800255e:	bd80      	pop	{r7, pc}
 8002560:	40021000 	.word	0x40021000
 8002564:	08004368 	.word	0x08004368

08002568 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800256c:	f7ff ffde 	bl	800252c <HAL_RCC_GetHCLKFreq>
 8002570:	4601      	mov	r1, r0
 8002572:	4b05      	ldr	r3, [pc, #20]	; (8002588 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002574:	685b      	ldr	r3, [r3, #4]
 8002576:	0adb      	lsrs	r3, r3, #11
 8002578:	f003 0307 	and.w	r3, r3, #7
 800257c:	4a03      	ldr	r2, [pc, #12]	; (800258c <HAL_RCC_GetPCLK2Freq+0x24>)
 800257e:	5cd3      	ldrb	r3, [r2, r3]
 8002580:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002584:	4618      	mov	r0, r3
 8002586:	bd80      	pop	{r7, pc}
 8002588:	40021000 	.word	0x40021000
 800258c:	08004368 	.word	0x08004368

08002590 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002598:	4b0a      	ldr	r3, [pc, #40]	; (80025c4 <RCC_Delay+0x34>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a0a      	ldr	r2, [pc, #40]	; (80025c8 <RCC_Delay+0x38>)
 800259e:	fba2 2303 	umull	r2, r3, r2, r3
 80025a2:	0a5b      	lsrs	r3, r3, #9
 80025a4:	687a      	ldr	r2, [r7, #4]
 80025a6:	fb02 f303 	mul.w	r3, r2, r3
 80025aa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025ac:	bf00      	nop
  }
  while (Delay --);
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	1e5a      	subs	r2, r3, #1
 80025b2:	60fa      	str	r2, [r7, #12]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d1f9      	bne.n	80025ac <RCC_Delay+0x1c>
}
 80025b8:	bf00      	nop
 80025ba:	3714      	adds	r7, #20
 80025bc:	46bd      	mov	sp, r7
 80025be:	bc80      	pop	{r7}
 80025c0:	4770      	bx	lr
 80025c2:	bf00      	nop
 80025c4:	20000000 	.word	0x20000000
 80025c8:	10624dd3 	.word	0x10624dd3

080025cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d101      	bne.n	80025de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e03f      	b.n	800265e <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80025e4:	b2db      	uxtb	r3, r3
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d106      	bne.n	80025f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80025f2:	6878      	ldr	r0, [r7, #4]
 80025f4:	f7fe f99c 	bl	8000930 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	2224      	movs	r2, #36	; 0x24
 80025fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	68da      	ldr	r2, [r3, #12]
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800260e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f000 fb8d 	bl	8002d30 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	691a      	ldr	r2, [r3, #16]
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002624:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	695a      	ldr	r2, [r3, #20]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002634:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	68da      	ldr	r2, [r3, #12]
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002644:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	2220      	movs	r2, #32
 8002650:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	2220      	movs	r2, #32
 8002658:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}

08002666 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002666:	b580      	push	{r7, lr}
 8002668:	b08a      	sub	sp, #40	; 0x28
 800266a:	af02      	add	r7, sp, #8
 800266c:	60f8      	str	r0, [r7, #12]
 800266e:	60b9      	str	r1, [r7, #8]
 8002670:	603b      	str	r3, [r7, #0]
 8002672:	4613      	mov	r3, r2
 8002674:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002676:	2300      	movs	r3, #0
 8002678:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002680:	b2db      	uxtb	r3, r3
 8002682:	2b20      	cmp	r3, #32
 8002684:	d17c      	bne.n	8002780 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002686:	68bb      	ldr	r3, [r7, #8]
 8002688:	2b00      	cmp	r3, #0
 800268a:	d002      	beq.n	8002692 <HAL_UART_Transmit+0x2c>
 800268c:	88fb      	ldrh	r3, [r7, #6]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d101      	bne.n	8002696 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e075      	b.n	8002782 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800269c:	2b01      	cmp	r3, #1
 800269e:	d101      	bne.n	80026a4 <HAL_UART_Transmit+0x3e>
 80026a0:	2302      	movs	r3, #2
 80026a2:	e06e      	b.n	8002782 <HAL_UART_Transmit+0x11c>
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	2221      	movs	r2, #33	; 0x21
 80026b6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80026ba:	f7fe fb17 	bl	8000cec <HAL_GetTick>
 80026be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	88fa      	ldrh	r2, [r7, #6]
 80026c4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	88fa      	ldrh	r2, [r7, #6]
 80026ca:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	689b      	ldr	r3, [r3, #8]
 80026d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80026d4:	d108      	bne.n	80026e8 <HAL_UART_Transmit+0x82>
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	691b      	ldr	r3, [r3, #16]
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d104      	bne.n	80026e8 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80026de:	2300      	movs	r3, #0
 80026e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	61bb      	str	r3, [r7, #24]
 80026e6:	e003      	b.n	80026f0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80026e8:	68bb      	ldr	r3, [r7, #8]
 80026ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80026ec:	2300      	movs	r3, #0
 80026ee:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80026f8:	e02a      	b.n	8002750 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	9300      	str	r3, [sp, #0]
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	2200      	movs	r2, #0
 8002702:	2180      	movs	r1, #128	; 0x80
 8002704:	68f8      	ldr	r0, [r7, #12]
 8002706:	f000 f9b0 	bl	8002a6a <UART_WaitOnFlagUntilTimeout>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002710:	2303      	movs	r3, #3
 8002712:	e036      	b.n	8002782 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002714:	69fb      	ldr	r3, [r7, #28]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d10b      	bne.n	8002732 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800271a:	69bb      	ldr	r3, [r7, #24]
 800271c:	881b      	ldrh	r3, [r3, #0]
 800271e:	461a      	mov	r2, r3
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002728:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800272a:	69bb      	ldr	r3, [r7, #24]
 800272c:	3302      	adds	r3, #2
 800272e:	61bb      	str	r3, [r7, #24]
 8002730:	e007      	b.n	8002742 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	781a      	ldrb	r2, [r3, #0]
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800273c:	69fb      	ldr	r3, [r7, #28]
 800273e:	3301      	adds	r3, #1
 8002740:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002746:	b29b      	uxth	r3, r3
 8002748:	3b01      	subs	r3, #1
 800274a:	b29a      	uxth	r2, r3
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002754:	b29b      	uxth	r3, r3
 8002756:	2b00      	cmp	r3, #0
 8002758:	d1cf      	bne.n	80026fa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	9300      	str	r3, [sp, #0]
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	2200      	movs	r2, #0
 8002762:	2140      	movs	r1, #64	; 0x40
 8002764:	68f8      	ldr	r0, [r7, #12]
 8002766:	f000 f980 	bl	8002a6a <UART_WaitOnFlagUntilTimeout>
 800276a:	4603      	mov	r3, r0
 800276c:	2b00      	cmp	r3, #0
 800276e:	d001      	beq.n	8002774 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002770:	2303      	movs	r3, #3
 8002772:	e006      	b.n	8002782 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	2220      	movs	r2, #32
 8002778:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800277c:	2300      	movs	r3, #0
 800277e:	e000      	b.n	8002782 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002780:	2302      	movs	r3, #2
  }
}
 8002782:	4618      	mov	r0, r3
 8002784:	3720      	adds	r7, #32
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}

0800278a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800278a:	b480      	push	{r7}
 800278c:	b085      	sub	sp, #20
 800278e:	af00      	add	r7, sp, #0
 8002790:	60f8      	str	r0, [r7, #12]
 8002792:	60b9      	str	r1, [r7, #8]
 8002794:	4613      	mov	r3, r2
 8002796:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	2b20      	cmp	r3, #32
 80027a2:	d140      	bne.n	8002826 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80027a4:	68bb      	ldr	r3, [r7, #8]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d002      	beq.n	80027b0 <HAL_UART_Receive_IT+0x26>
 80027aa:	88fb      	ldrh	r3, [r7, #6]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d101      	bne.n	80027b4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80027b0:	2301      	movs	r3, #1
 80027b2:	e039      	b.n	8002828 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d101      	bne.n	80027c2 <HAL_UART_Receive_IT+0x38>
 80027be:	2302      	movs	r3, #2
 80027c0:	e032      	b.n	8002828 <HAL_UART_Receive_IT+0x9e>
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	2201      	movs	r2, #1
 80027c6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	68ba      	ldr	r2, [r7, #8]
 80027ce:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	88fa      	ldrh	r2, [r7, #6]
 80027d4:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	88fa      	ldrh	r2, [r7, #6]
 80027da:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	2200      	movs	r2, #0
 80027e0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	2222      	movs	r2, #34	; 0x22
 80027e6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	2200      	movs	r2, #0
 80027ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68da      	ldr	r2, [r3, #12]
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002800:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	695a      	ldr	r2, [r3, #20]
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f042 0201 	orr.w	r2, r2, #1
 8002810:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	68da      	ldr	r2, [r3, #12]
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f042 0220 	orr.w	r2, r2, #32
 8002820:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8002822:	2300      	movs	r3, #0
 8002824:	e000      	b.n	8002828 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8002826:	2302      	movs	r3, #2
  }
}
 8002828:	4618      	mov	r0, r3
 800282a:	3714      	adds	r7, #20
 800282c:	46bd      	mov	sp, r7
 800282e:	bc80      	pop	{r7}
 8002830:	4770      	bx	lr
	...

08002834 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b088      	sub	sp, #32
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68db      	ldr	r3, [r3, #12]
 800284a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	695b      	ldr	r3, [r3, #20]
 8002852:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8002854:	2300      	movs	r3, #0
 8002856:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8002858:	2300      	movs	r3, #0
 800285a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	f003 030f 	and.w	r3, r3, #15
 8002862:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8002864:	693b      	ldr	r3, [r7, #16]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d10d      	bne.n	8002886 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800286a:	69fb      	ldr	r3, [r7, #28]
 800286c:	f003 0320 	and.w	r3, r3, #32
 8002870:	2b00      	cmp	r3, #0
 8002872:	d008      	beq.n	8002886 <HAL_UART_IRQHandler+0x52>
 8002874:	69bb      	ldr	r3, [r7, #24]
 8002876:	f003 0320 	and.w	r3, r3, #32
 800287a:	2b00      	cmp	r3, #0
 800287c:	d003      	beq.n	8002886 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800287e:	6878      	ldr	r0, [r7, #4]
 8002880:	f000 f9d5 	bl	8002c2e <UART_Receive_IT>
      return;
 8002884:	e0d1      	b.n	8002a2a <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002886:	693b      	ldr	r3, [r7, #16]
 8002888:	2b00      	cmp	r3, #0
 800288a:	f000 80b0 	beq.w	80029ee <HAL_UART_IRQHandler+0x1ba>
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	f003 0301 	and.w	r3, r3, #1
 8002894:	2b00      	cmp	r3, #0
 8002896:	d105      	bne.n	80028a4 <HAL_UART_IRQHandler+0x70>
 8002898:	69bb      	ldr	r3, [r7, #24]
 800289a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800289e:	2b00      	cmp	r3, #0
 80028a0:	f000 80a5 	beq.w	80029ee <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	f003 0301 	and.w	r3, r3, #1
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d00a      	beq.n	80028c4 <HAL_UART_IRQHandler+0x90>
 80028ae:	69bb      	ldr	r3, [r7, #24]
 80028b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d005      	beq.n	80028c4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028bc:	f043 0201 	orr.w	r2, r3, #1
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	f003 0304 	and.w	r3, r3, #4
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d00a      	beq.n	80028e4 <HAL_UART_IRQHandler+0xb0>
 80028ce:	697b      	ldr	r3, [r7, #20]
 80028d0:	f003 0301 	and.w	r3, r3, #1
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d005      	beq.n	80028e4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028dc:	f043 0202 	orr.w	r2, r3, #2
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	f003 0302 	and.w	r3, r3, #2
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d00a      	beq.n	8002904 <HAL_UART_IRQHandler+0xd0>
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	f003 0301 	and.w	r3, r3, #1
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d005      	beq.n	8002904 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028fc:	f043 0204 	orr.w	r2, r3, #4
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002904:	69fb      	ldr	r3, [r7, #28]
 8002906:	f003 0308 	and.w	r3, r3, #8
 800290a:	2b00      	cmp	r3, #0
 800290c:	d00f      	beq.n	800292e <HAL_UART_IRQHandler+0xfa>
 800290e:	69bb      	ldr	r3, [r7, #24]
 8002910:	f003 0320 	and.w	r3, r3, #32
 8002914:	2b00      	cmp	r3, #0
 8002916:	d104      	bne.n	8002922 <HAL_UART_IRQHandler+0xee>
 8002918:	697b      	ldr	r3, [r7, #20]
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	2b00      	cmp	r3, #0
 8002920:	d005      	beq.n	800292e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002926:	f043 0208 	orr.w	r2, r3, #8
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002932:	2b00      	cmp	r3, #0
 8002934:	d078      	beq.n	8002a28 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002936:	69fb      	ldr	r3, [r7, #28]
 8002938:	f003 0320 	and.w	r3, r3, #32
 800293c:	2b00      	cmp	r3, #0
 800293e:	d007      	beq.n	8002950 <HAL_UART_IRQHandler+0x11c>
 8002940:	69bb      	ldr	r3, [r7, #24]
 8002942:	f003 0320 	and.w	r3, r3, #32
 8002946:	2b00      	cmp	r3, #0
 8002948:	d002      	beq.n	8002950 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f000 f96f 	bl	8002c2e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	695b      	ldr	r3, [r3, #20]
 8002956:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800295a:	2b00      	cmp	r3, #0
 800295c:	bf14      	ite	ne
 800295e:	2301      	movne	r3, #1
 8002960:	2300      	moveq	r3, #0
 8002962:	b2db      	uxtb	r3, r3
 8002964:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800296a:	f003 0308 	and.w	r3, r3, #8
 800296e:	2b00      	cmp	r3, #0
 8002970:	d102      	bne.n	8002978 <HAL_UART_IRQHandler+0x144>
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2b00      	cmp	r3, #0
 8002976:	d031      	beq.n	80029dc <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8002978:	6878      	ldr	r0, [r7, #4]
 800297a:	f000 f8c0 	bl	8002afe <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	695b      	ldr	r3, [r3, #20]
 8002984:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002988:	2b00      	cmp	r3, #0
 800298a:	d023      	beq.n	80029d4 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	695a      	ldr	r2, [r3, #20]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800299a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d013      	beq.n	80029cc <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029a8:	4a21      	ldr	r2, [pc, #132]	; (8002a30 <HAL_UART_IRQHandler+0x1fc>)
 80029aa:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029b0:	4618      	mov	r0, r3
 80029b2:	f7fe fab3 	bl	8000f1c <HAL_DMA_Abort_IT>
 80029b6:	4603      	mov	r3, r0
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d016      	beq.n	80029ea <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80029c6:	4610      	mov	r0, r2
 80029c8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029ca:	e00e      	b.n	80029ea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80029cc:	6878      	ldr	r0, [r7, #4]
 80029ce:	f000 f843 	bl	8002a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029d2:	e00a      	b.n	80029ea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 f83f 	bl	8002a58 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029da:	e006      	b.n	80029ea <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	f000 f83b 	bl	8002a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	2200      	movs	r2, #0
 80029e6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80029e8:	e01e      	b.n	8002a28 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80029ea:	bf00      	nop
    return;
 80029ec:	e01c      	b.n	8002a28 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d008      	beq.n	8002a0a <HAL_UART_IRQHandler+0x1d6>
 80029f8:	69bb      	ldr	r3, [r7, #24]
 80029fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d003      	beq.n	8002a0a <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f000 f8ac 	bl	8002b60 <UART_Transmit_IT>
    return;
 8002a08:	e00f      	b.n	8002a2a <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002a0a:	69fb      	ldr	r3, [r7, #28]
 8002a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d00a      	beq.n	8002a2a <HAL_UART_IRQHandler+0x1f6>
 8002a14:	69bb      	ldr	r3, [r7, #24]
 8002a16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d005      	beq.n	8002a2a <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8002a1e:	6878      	ldr	r0, [r7, #4]
 8002a20:	f000 f8ed 	bl	8002bfe <UART_EndTransmit_IT>
    return;
 8002a24:	bf00      	nop
 8002a26:	e000      	b.n	8002a2a <HAL_UART_IRQHandler+0x1f6>
    return;
 8002a28:	bf00      	nop
  }
}
 8002a2a:	3720      	adds	r7, #32
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	bd80      	pop	{r7, pc}
 8002a30:	08002b39 	.word	0x08002b39

08002a34 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b083      	sub	sp, #12
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002a3c:	bf00      	nop
 8002a3e:	370c      	adds	r7, #12
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bc80      	pop	{r7}
 8002a44:	4770      	bx	lr

08002a46 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002a46:	b480      	push	{r7}
 8002a48:	b083      	sub	sp, #12
 8002a4a:	af00      	add	r7, sp, #0
 8002a4c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002a4e:	bf00      	nop
 8002a50:	370c      	adds	r7, #12
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bc80      	pop	{r7}
 8002a56:	4770      	bx	lr

08002a58 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8002a60:	bf00      	nop
 8002a62:	370c      	adds	r7, #12
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bc80      	pop	{r7}
 8002a68:	4770      	bx	lr

08002a6a <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002a6a:	b580      	push	{r7, lr}
 8002a6c:	b084      	sub	sp, #16
 8002a6e:	af00      	add	r7, sp, #0
 8002a70:	60f8      	str	r0, [r7, #12]
 8002a72:	60b9      	str	r1, [r7, #8]
 8002a74:	603b      	str	r3, [r7, #0]
 8002a76:	4613      	mov	r3, r2
 8002a78:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a7a:	e02c      	b.n	8002ad6 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a7c:	69bb      	ldr	r3, [r7, #24]
 8002a7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a82:	d028      	beq.n	8002ad6 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002a84:	69bb      	ldr	r3, [r7, #24]
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d007      	beq.n	8002a9a <UART_WaitOnFlagUntilTimeout+0x30>
 8002a8a:	f7fe f92f 	bl	8000cec <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	683b      	ldr	r3, [r7, #0]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	429a      	cmp	r2, r3
 8002a98:	d21d      	bcs.n	8002ad6 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	68da      	ldr	r2, [r3, #12]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002aa8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	695a      	ldr	r2, [r3, #20]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f022 0201 	bic.w	r2, r2, #1
 8002ab8:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	2220      	movs	r2, #32
 8002abe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	2220      	movs	r2, #32
 8002ac6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	2200      	movs	r2, #0
 8002ace:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002ad2:	2303      	movs	r3, #3
 8002ad4:	e00f      	b.n	8002af6 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	68bb      	ldr	r3, [r7, #8]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	68ba      	ldr	r2, [r7, #8]
 8002ae2:	429a      	cmp	r2, r3
 8002ae4:	bf0c      	ite	eq
 8002ae6:	2301      	moveq	r3, #1
 8002ae8:	2300      	movne	r3, #0
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	461a      	mov	r2, r3
 8002aee:	79fb      	ldrb	r3, [r7, #7]
 8002af0:	429a      	cmp	r2, r3
 8002af2:	d0c3      	beq.n	8002a7c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002af4:	2300      	movs	r3, #0
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	3710      	adds	r7, #16
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bd80      	pop	{r7, pc}

08002afe <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002afe:	b480      	push	{r7}
 8002b00:	b083      	sub	sp, #12
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68da      	ldr	r2, [r3, #12]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002b14:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	695a      	ldr	r2, [r3, #20]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f022 0201 	bic.w	r2, r2, #1
 8002b24:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2220      	movs	r2, #32
 8002b2a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bc80      	pop	{r7}
 8002b36:	4770      	bx	lr

08002b38 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b44:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002b52:	68f8      	ldr	r0, [r7, #12]
 8002b54:	f7ff ff80 	bl	8002a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002b58:	bf00      	nop
 8002b5a:	3710      	adds	r7, #16
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}

08002b60 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002b6e:	b2db      	uxtb	r3, r3
 8002b70:	2b21      	cmp	r3, #33	; 0x21
 8002b72:	d13e      	bne.n	8002bf2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	689b      	ldr	r3, [r3, #8]
 8002b78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b7c:	d114      	bne.n	8002ba8 <UART_Transmit_IT+0x48>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	691b      	ldr	r3, [r3, #16]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d110      	bne.n	8002ba8 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a1b      	ldr	r3, [r3, #32]
 8002b8a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	881b      	ldrh	r3, [r3, #0]
 8002b90:	461a      	mov	r2, r3
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002b9a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6a1b      	ldr	r3, [r3, #32]
 8002ba0:	1c9a      	adds	r2, r3, #2
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	621a      	str	r2, [r3, #32]
 8002ba6:	e008      	b.n	8002bba <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a1b      	ldr	r3, [r3, #32]
 8002bac:	1c59      	adds	r1, r3, #1
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	6211      	str	r1, [r2, #32]
 8002bb2:	781a      	ldrb	r2, [r3, #0]
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002bbe:	b29b      	uxth	r3, r3
 8002bc0:	3b01      	subs	r3, #1
 8002bc2:	b29b      	uxth	r3, r3
 8002bc4:	687a      	ldr	r2, [r7, #4]
 8002bc6:	4619      	mov	r1, r3
 8002bc8:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d10f      	bne.n	8002bee <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	68da      	ldr	r2, [r3, #12]
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002bdc:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	68da      	ldr	r2, [r3, #12]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002bec:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	e000      	b.n	8002bf4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002bf2:	2302      	movs	r3, #2
  }
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3714      	adds	r7, #20
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bc80      	pop	{r7}
 8002bfc:	4770      	bx	lr

08002bfe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002bfe:	b580      	push	{r7, lr}
 8002c00:	b082      	sub	sp, #8
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	68da      	ldr	r2, [r3, #12]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002c14:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2220      	movs	r2, #32
 8002c1a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	f7ff ff08 	bl	8002a34 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002c24:	2300      	movs	r3, #0
}
 8002c26:	4618      	mov	r0, r3
 8002c28:	3708      	adds	r7, #8
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	bd80      	pop	{r7, pc}

08002c2e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002c2e:	b580      	push	{r7, lr}
 8002c30:	b084      	sub	sp, #16
 8002c32:	af00      	add	r7, sp, #0
 8002c34:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	2b22      	cmp	r3, #34	; 0x22
 8002c40:	d170      	bne.n	8002d24 <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c4a:	d117      	bne.n	8002c7c <UART_Receive_IT+0x4e>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	691b      	ldr	r3, [r3, #16]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d113      	bne.n	8002c7c <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 8002c54:	2300      	movs	r3, #0
 8002c56:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5c:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	b29b      	uxth	r3, r3
 8002c66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002c6a:	b29a      	uxth	r2, r3
 8002c6c:	68bb      	ldr	r3, [r7, #8]
 8002c6e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c74:	1c9a      	adds	r2, r3, #2
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	629a      	str	r2, [r3, #40]	; 0x28
 8002c7a:	e026      	b.n	8002cca <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c80:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8002c82:	2300      	movs	r3, #0
 8002c84:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c8e:	d007      	beq.n	8002ca0 <UART_Receive_IT+0x72>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d10a      	bne.n	8002cae <UART_Receive_IT+0x80>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d106      	bne.n	8002cae <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	b2da      	uxtb	r2, r3
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	701a      	strb	r2, [r3, #0]
 8002cac:	e008      	b.n	8002cc0 <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	b2db      	uxtb	r3, r3
 8002cb6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002cba:	b2da      	uxtb	r2, r3
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cc4:	1c5a      	adds	r2, r3, #1
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002cce:	b29b      	uxth	r3, r3
 8002cd0:	3b01      	subs	r3, #1
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d120      	bne.n	8002d20 <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	68da      	ldr	r2, [r3, #12]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f022 0220 	bic.w	r2, r2, #32
 8002cec:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68da      	ldr	r2, [r3, #12]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002cfc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	695a      	ldr	r2, [r3, #20]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f022 0201 	bic.w	r2, r2, #1
 8002d0c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	2220      	movs	r2, #32
 8002d12:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7ff fe95 	bl	8002a46 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
 8002d1e:	e002      	b.n	8002d26 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 8002d20:	2300      	movs	r3, #0
 8002d22:	e000      	b.n	8002d26 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 8002d24:	2302      	movs	r3, #2
  }
}
 8002d26:	4618      	mov	r0, r3
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
	...

08002d30 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002d30:	b580      	push	{r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	691b      	ldr	r3, [r3, #16]
 8002d3e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	68da      	ldr	r2, [r3, #12]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689a      	ldr	r2, [r3, #8]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	691b      	ldr	r3, [r3, #16]
 8002d56:	431a      	orrs	r2, r3
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	695b      	ldr	r3, [r3, #20]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	68db      	ldr	r3, [r3, #12]
 8002d66:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8002d6a:	f023 030c 	bic.w	r3, r3, #12
 8002d6e:	687a      	ldr	r2, [r7, #4]
 8002d70:	6812      	ldr	r2, [r2, #0]
 8002d72:	68b9      	ldr	r1, [r7, #8]
 8002d74:	430b      	orrs	r3, r1
 8002d76:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	699a      	ldr	r2, [r3, #24]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	430a      	orrs	r2, r1
 8002d8c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a2c      	ldr	r2, [pc, #176]	; (8002e44 <UART_SetConfig+0x114>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d103      	bne.n	8002da0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002d98:	f7ff fbe6 	bl	8002568 <HAL_RCC_GetPCLK2Freq>
 8002d9c:	60f8      	str	r0, [r7, #12]
 8002d9e:	e002      	b.n	8002da6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002da0:	f7ff fbce 	bl	8002540 <HAL_RCC_GetPCLK1Freq>
 8002da4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002da6:	68fa      	ldr	r2, [r7, #12]
 8002da8:	4613      	mov	r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	4413      	add	r3, r2
 8002dae:	009a      	lsls	r2, r3, #2
 8002db0:	441a      	add	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dbc:	4a22      	ldr	r2, [pc, #136]	; (8002e48 <UART_SetConfig+0x118>)
 8002dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc2:	095b      	lsrs	r3, r3, #5
 8002dc4:	0119      	lsls	r1, r3, #4
 8002dc6:	68fa      	ldr	r2, [r7, #12]
 8002dc8:	4613      	mov	r3, r2
 8002dca:	009b      	lsls	r3, r3, #2
 8002dcc:	4413      	add	r3, r2
 8002dce:	009a      	lsls	r2, r3, #2
 8002dd0:	441a      	add	r2, r3
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	685b      	ldr	r3, [r3, #4]
 8002dd6:	009b      	lsls	r3, r3, #2
 8002dd8:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ddc:	4b1a      	ldr	r3, [pc, #104]	; (8002e48 <UART_SetConfig+0x118>)
 8002dde:	fba3 0302 	umull	r0, r3, r3, r2
 8002de2:	095b      	lsrs	r3, r3, #5
 8002de4:	2064      	movs	r0, #100	; 0x64
 8002de6:	fb00 f303 	mul.w	r3, r0, r3
 8002dea:	1ad3      	subs	r3, r2, r3
 8002dec:	011b      	lsls	r3, r3, #4
 8002dee:	3332      	adds	r3, #50	; 0x32
 8002df0:	4a15      	ldr	r2, [pc, #84]	; (8002e48 <UART_SetConfig+0x118>)
 8002df2:	fba2 2303 	umull	r2, r3, r2, r3
 8002df6:	095b      	lsrs	r3, r3, #5
 8002df8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002dfc:	4419      	add	r1, r3
 8002dfe:	68fa      	ldr	r2, [r7, #12]
 8002e00:	4613      	mov	r3, r2
 8002e02:	009b      	lsls	r3, r3, #2
 8002e04:	4413      	add	r3, r2
 8002e06:	009a      	lsls	r2, r3, #2
 8002e08:	441a      	add	r2, r3
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	685b      	ldr	r3, [r3, #4]
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e14:	4b0c      	ldr	r3, [pc, #48]	; (8002e48 <UART_SetConfig+0x118>)
 8002e16:	fba3 0302 	umull	r0, r3, r3, r2
 8002e1a:	095b      	lsrs	r3, r3, #5
 8002e1c:	2064      	movs	r0, #100	; 0x64
 8002e1e:	fb00 f303 	mul.w	r3, r0, r3
 8002e22:	1ad3      	subs	r3, r2, r3
 8002e24:	011b      	lsls	r3, r3, #4
 8002e26:	3332      	adds	r3, #50	; 0x32
 8002e28:	4a07      	ldr	r2, [pc, #28]	; (8002e48 <UART_SetConfig+0x118>)
 8002e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002e2e:	095b      	lsrs	r3, r3, #5
 8002e30:	f003 020f 	and.w	r2, r3, #15
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	440a      	add	r2, r1
 8002e3a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002e3c:	bf00      	nop
 8002e3e:	3710      	adds	r7, #16
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40013800 	.word	0x40013800
 8002e48:	51eb851f 	.word	0x51eb851f

08002e4c <atoi>:
 8002e4c:	220a      	movs	r2, #10
 8002e4e:	2100      	movs	r1, #0
 8002e50:	f000 b9a6 	b.w	80031a0 <strtol>

08002e54 <__errno>:
 8002e54:	4b01      	ldr	r3, [pc, #4]	; (8002e5c <__errno+0x8>)
 8002e56:	6818      	ldr	r0, [r3, #0]
 8002e58:	4770      	bx	lr
 8002e5a:	bf00      	nop
 8002e5c:	2000000c 	.word	0x2000000c

08002e60 <__libc_init_array>:
 8002e60:	b570      	push	{r4, r5, r6, lr}
 8002e62:	2500      	movs	r5, #0
 8002e64:	4e0c      	ldr	r6, [pc, #48]	; (8002e98 <__libc_init_array+0x38>)
 8002e66:	4c0d      	ldr	r4, [pc, #52]	; (8002e9c <__libc_init_array+0x3c>)
 8002e68:	1ba4      	subs	r4, r4, r6
 8002e6a:	10a4      	asrs	r4, r4, #2
 8002e6c:	42a5      	cmp	r5, r4
 8002e6e:	d109      	bne.n	8002e84 <__libc_init_array+0x24>
 8002e70:	f001 f8e2 	bl	8004038 <_init>
 8002e74:	2500      	movs	r5, #0
 8002e76:	4e0a      	ldr	r6, [pc, #40]	; (8002ea0 <__libc_init_array+0x40>)
 8002e78:	4c0a      	ldr	r4, [pc, #40]	; (8002ea4 <__libc_init_array+0x44>)
 8002e7a:	1ba4      	subs	r4, r4, r6
 8002e7c:	10a4      	asrs	r4, r4, #2
 8002e7e:	42a5      	cmp	r5, r4
 8002e80:	d105      	bne.n	8002e8e <__libc_init_array+0x2e>
 8002e82:	bd70      	pop	{r4, r5, r6, pc}
 8002e84:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e88:	4798      	blx	r3
 8002e8a:	3501      	adds	r5, #1
 8002e8c:	e7ee      	b.n	8002e6c <__libc_init_array+0xc>
 8002e8e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002e92:	4798      	blx	r3
 8002e94:	3501      	adds	r5, #1
 8002e96:	e7f2      	b.n	8002e7e <__libc_init_array+0x1e>
 8002e98:	08004514 	.word	0x08004514
 8002e9c:	08004514 	.word	0x08004514
 8002ea0:	08004514 	.word	0x08004514
 8002ea4:	08004518 	.word	0x08004518

08002ea8 <memcpy>:
 8002ea8:	b510      	push	{r4, lr}
 8002eaa:	1e43      	subs	r3, r0, #1
 8002eac:	440a      	add	r2, r1
 8002eae:	4291      	cmp	r1, r2
 8002eb0:	d100      	bne.n	8002eb4 <memcpy+0xc>
 8002eb2:	bd10      	pop	{r4, pc}
 8002eb4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002eb8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002ebc:	e7f7      	b.n	8002eae <memcpy+0x6>

08002ebe <memset>:
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	4402      	add	r2, r0
 8002ec2:	4293      	cmp	r3, r2
 8002ec4:	d100      	bne.n	8002ec8 <memset+0xa>
 8002ec6:	4770      	bx	lr
 8002ec8:	f803 1b01 	strb.w	r1, [r3], #1
 8002ecc:	e7f9      	b.n	8002ec2 <memset+0x4>
	...

08002ed0 <iprintf>:
 8002ed0:	b40f      	push	{r0, r1, r2, r3}
 8002ed2:	4b0a      	ldr	r3, [pc, #40]	; (8002efc <iprintf+0x2c>)
 8002ed4:	b513      	push	{r0, r1, r4, lr}
 8002ed6:	681c      	ldr	r4, [r3, #0]
 8002ed8:	b124      	cbz	r4, 8002ee4 <iprintf+0x14>
 8002eda:	69a3      	ldr	r3, [r4, #24]
 8002edc:	b913      	cbnz	r3, 8002ee4 <iprintf+0x14>
 8002ede:	4620      	mov	r0, r4
 8002ee0:	f000 fb24 	bl	800352c <__sinit>
 8002ee4:	ab05      	add	r3, sp, #20
 8002ee6:	9a04      	ldr	r2, [sp, #16]
 8002ee8:	68a1      	ldr	r1, [r4, #8]
 8002eea:	4620      	mov	r0, r4
 8002eec:	9301      	str	r3, [sp, #4]
 8002eee:	f000 fcf7 	bl	80038e0 <_vfiprintf_r>
 8002ef2:	b002      	add	sp, #8
 8002ef4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ef8:	b004      	add	sp, #16
 8002efa:	4770      	bx	lr
 8002efc:	2000000c 	.word	0x2000000c

08002f00 <putchar>:
 8002f00:	b538      	push	{r3, r4, r5, lr}
 8002f02:	4b08      	ldr	r3, [pc, #32]	; (8002f24 <putchar+0x24>)
 8002f04:	4605      	mov	r5, r0
 8002f06:	681c      	ldr	r4, [r3, #0]
 8002f08:	b124      	cbz	r4, 8002f14 <putchar+0x14>
 8002f0a:	69a3      	ldr	r3, [r4, #24]
 8002f0c:	b913      	cbnz	r3, 8002f14 <putchar+0x14>
 8002f0e:	4620      	mov	r0, r4
 8002f10:	f000 fb0c 	bl	800352c <__sinit>
 8002f14:	68a2      	ldr	r2, [r4, #8]
 8002f16:	4629      	mov	r1, r5
 8002f18:	4620      	mov	r0, r4
 8002f1a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002f1e:	f000 bf7d 	b.w	8003e1c <_putc_r>
 8002f22:	bf00      	nop
 8002f24:	2000000c 	.word	0x2000000c

08002f28 <_puts_r>:
 8002f28:	b570      	push	{r4, r5, r6, lr}
 8002f2a:	460e      	mov	r6, r1
 8002f2c:	4605      	mov	r5, r0
 8002f2e:	b118      	cbz	r0, 8002f38 <_puts_r+0x10>
 8002f30:	6983      	ldr	r3, [r0, #24]
 8002f32:	b90b      	cbnz	r3, 8002f38 <_puts_r+0x10>
 8002f34:	f000 fafa 	bl	800352c <__sinit>
 8002f38:	69ab      	ldr	r3, [r5, #24]
 8002f3a:	68ac      	ldr	r4, [r5, #8]
 8002f3c:	b913      	cbnz	r3, 8002f44 <_puts_r+0x1c>
 8002f3e:	4628      	mov	r0, r5
 8002f40:	f000 faf4 	bl	800352c <__sinit>
 8002f44:	4b23      	ldr	r3, [pc, #140]	; (8002fd4 <_puts_r+0xac>)
 8002f46:	429c      	cmp	r4, r3
 8002f48:	d117      	bne.n	8002f7a <_puts_r+0x52>
 8002f4a:	686c      	ldr	r4, [r5, #4]
 8002f4c:	89a3      	ldrh	r3, [r4, #12]
 8002f4e:	071b      	lsls	r3, r3, #28
 8002f50:	d51d      	bpl.n	8002f8e <_puts_r+0x66>
 8002f52:	6923      	ldr	r3, [r4, #16]
 8002f54:	b1db      	cbz	r3, 8002f8e <_puts_r+0x66>
 8002f56:	3e01      	subs	r6, #1
 8002f58:	68a3      	ldr	r3, [r4, #8]
 8002f5a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002f5e:	3b01      	subs	r3, #1
 8002f60:	60a3      	str	r3, [r4, #8]
 8002f62:	b9e9      	cbnz	r1, 8002fa0 <_puts_r+0x78>
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	da2e      	bge.n	8002fc6 <_puts_r+0x9e>
 8002f68:	4622      	mov	r2, r4
 8002f6a:	210a      	movs	r1, #10
 8002f6c:	4628      	mov	r0, r5
 8002f6e:	f000 f92d 	bl	80031cc <__swbuf_r>
 8002f72:	3001      	adds	r0, #1
 8002f74:	d011      	beq.n	8002f9a <_puts_r+0x72>
 8002f76:	200a      	movs	r0, #10
 8002f78:	e011      	b.n	8002f9e <_puts_r+0x76>
 8002f7a:	4b17      	ldr	r3, [pc, #92]	; (8002fd8 <_puts_r+0xb0>)
 8002f7c:	429c      	cmp	r4, r3
 8002f7e:	d101      	bne.n	8002f84 <_puts_r+0x5c>
 8002f80:	68ac      	ldr	r4, [r5, #8]
 8002f82:	e7e3      	b.n	8002f4c <_puts_r+0x24>
 8002f84:	4b15      	ldr	r3, [pc, #84]	; (8002fdc <_puts_r+0xb4>)
 8002f86:	429c      	cmp	r4, r3
 8002f88:	bf08      	it	eq
 8002f8a:	68ec      	ldreq	r4, [r5, #12]
 8002f8c:	e7de      	b.n	8002f4c <_puts_r+0x24>
 8002f8e:	4621      	mov	r1, r4
 8002f90:	4628      	mov	r0, r5
 8002f92:	f000 f96d 	bl	8003270 <__swsetup_r>
 8002f96:	2800      	cmp	r0, #0
 8002f98:	d0dd      	beq.n	8002f56 <_puts_r+0x2e>
 8002f9a:	f04f 30ff 	mov.w	r0, #4294967295
 8002f9e:	bd70      	pop	{r4, r5, r6, pc}
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	da04      	bge.n	8002fae <_puts_r+0x86>
 8002fa4:	69a2      	ldr	r2, [r4, #24]
 8002fa6:	429a      	cmp	r2, r3
 8002fa8:	dc06      	bgt.n	8002fb8 <_puts_r+0x90>
 8002faa:	290a      	cmp	r1, #10
 8002fac:	d004      	beq.n	8002fb8 <_puts_r+0x90>
 8002fae:	6823      	ldr	r3, [r4, #0]
 8002fb0:	1c5a      	adds	r2, r3, #1
 8002fb2:	6022      	str	r2, [r4, #0]
 8002fb4:	7019      	strb	r1, [r3, #0]
 8002fb6:	e7cf      	b.n	8002f58 <_puts_r+0x30>
 8002fb8:	4622      	mov	r2, r4
 8002fba:	4628      	mov	r0, r5
 8002fbc:	f000 f906 	bl	80031cc <__swbuf_r>
 8002fc0:	3001      	adds	r0, #1
 8002fc2:	d1c9      	bne.n	8002f58 <_puts_r+0x30>
 8002fc4:	e7e9      	b.n	8002f9a <_puts_r+0x72>
 8002fc6:	200a      	movs	r0, #10
 8002fc8:	6823      	ldr	r3, [r4, #0]
 8002fca:	1c5a      	adds	r2, r3, #1
 8002fcc:	6022      	str	r2, [r4, #0]
 8002fce:	7018      	strb	r0, [r3, #0]
 8002fd0:	e7e5      	b.n	8002f9e <_puts_r+0x76>
 8002fd2:	bf00      	nop
 8002fd4:	08004394 	.word	0x08004394
 8002fd8:	080043b4 	.word	0x080043b4
 8002fdc:	08004374 	.word	0x08004374

08002fe0 <puts>:
 8002fe0:	4b02      	ldr	r3, [pc, #8]	; (8002fec <puts+0xc>)
 8002fe2:	4601      	mov	r1, r0
 8002fe4:	6818      	ldr	r0, [r3, #0]
 8002fe6:	f7ff bf9f 	b.w	8002f28 <_puts_r>
 8002fea:	bf00      	nop
 8002fec:	2000000c 	.word	0x2000000c

08002ff0 <strcpy>:
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002ff6:	f803 2b01 	strb.w	r2, [r3], #1
 8002ffa:	2a00      	cmp	r2, #0
 8002ffc:	d1f9      	bne.n	8002ff2 <strcpy+0x2>
 8002ffe:	4770      	bx	lr

08003000 <strtok>:
 8003000:	4b13      	ldr	r3, [pc, #76]	; (8003050 <strtok+0x50>)
 8003002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003006:	681d      	ldr	r5, [r3, #0]
 8003008:	4606      	mov	r6, r0
 800300a:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800300c:	460f      	mov	r7, r1
 800300e:	b9b4      	cbnz	r4, 800303e <strtok+0x3e>
 8003010:	2050      	movs	r0, #80	; 0x50
 8003012:	f000 fb7d 	bl	8003710 <malloc>
 8003016:	65a8      	str	r0, [r5, #88]	; 0x58
 8003018:	e9c0 4400 	strd	r4, r4, [r0]
 800301c:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8003020:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8003024:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8003028:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800302c:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8003030:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8003034:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8003038:	6184      	str	r4, [r0, #24]
 800303a:	7704      	strb	r4, [r0, #28]
 800303c:	6244      	str	r4, [r0, #36]	; 0x24
 800303e:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8003040:	4639      	mov	r1, r7
 8003042:	4630      	mov	r0, r6
 8003044:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003048:	2301      	movs	r3, #1
 800304a:	f000 b803 	b.w	8003054 <__strtok_r>
 800304e:	bf00      	nop
 8003050:	2000000c 	.word	0x2000000c

08003054 <__strtok_r>:
 8003054:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003056:	b918      	cbnz	r0, 8003060 <__strtok_r+0xc>
 8003058:	6810      	ldr	r0, [r2, #0]
 800305a:	b908      	cbnz	r0, 8003060 <__strtok_r+0xc>
 800305c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800305e:	4620      	mov	r0, r4
 8003060:	4604      	mov	r4, r0
 8003062:	460f      	mov	r7, r1
 8003064:	f814 5b01 	ldrb.w	r5, [r4], #1
 8003068:	f817 6b01 	ldrb.w	r6, [r7], #1
 800306c:	b91e      	cbnz	r6, 8003076 <__strtok_r+0x22>
 800306e:	b96d      	cbnz	r5, 800308c <__strtok_r+0x38>
 8003070:	6015      	str	r5, [r2, #0]
 8003072:	4628      	mov	r0, r5
 8003074:	e7f2      	b.n	800305c <__strtok_r+0x8>
 8003076:	42b5      	cmp	r5, r6
 8003078:	d1f6      	bne.n	8003068 <__strtok_r+0x14>
 800307a:	2b00      	cmp	r3, #0
 800307c:	d1ef      	bne.n	800305e <__strtok_r+0xa>
 800307e:	6014      	str	r4, [r2, #0]
 8003080:	7003      	strb	r3, [r0, #0]
 8003082:	e7eb      	b.n	800305c <__strtok_r+0x8>
 8003084:	462b      	mov	r3, r5
 8003086:	e00d      	b.n	80030a4 <__strtok_r+0x50>
 8003088:	b926      	cbnz	r6, 8003094 <__strtok_r+0x40>
 800308a:	461c      	mov	r4, r3
 800308c:	4623      	mov	r3, r4
 800308e:	460f      	mov	r7, r1
 8003090:	f813 5b01 	ldrb.w	r5, [r3], #1
 8003094:	f817 6b01 	ldrb.w	r6, [r7], #1
 8003098:	42b5      	cmp	r5, r6
 800309a:	d1f5      	bne.n	8003088 <__strtok_r+0x34>
 800309c:	2d00      	cmp	r5, #0
 800309e:	d0f1      	beq.n	8003084 <__strtok_r+0x30>
 80030a0:	2100      	movs	r1, #0
 80030a2:	7021      	strb	r1, [r4, #0]
 80030a4:	6013      	str	r3, [r2, #0]
 80030a6:	e7d9      	b.n	800305c <__strtok_r+0x8>

080030a8 <_strtol_l.isra.0>:
 80030a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030ac:	4680      	mov	r8, r0
 80030ae:	4689      	mov	r9, r1
 80030b0:	4692      	mov	sl, r2
 80030b2:	461e      	mov	r6, r3
 80030b4:	460f      	mov	r7, r1
 80030b6:	463d      	mov	r5, r7
 80030b8:	9808      	ldr	r0, [sp, #32]
 80030ba:	f815 4b01 	ldrb.w	r4, [r5], #1
 80030be:	f000 fabf 	bl	8003640 <__locale_ctype_ptr_l>
 80030c2:	4420      	add	r0, r4
 80030c4:	7843      	ldrb	r3, [r0, #1]
 80030c6:	f013 0308 	ands.w	r3, r3, #8
 80030ca:	d132      	bne.n	8003132 <_strtol_l.isra.0+0x8a>
 80030cc:	2c2d      	cmp	r4, #45	; 0x2d
 80030ce:	d132      	bne.n	8003136 <_strtol_l.isra.0+0x8e>
 80030d0:	2201      	movs	r2, #1
 80030d2:	787c      	ldrb	r4, [r7, #1]
 80030d4:	1cbd      	adds	r5, r7, #2
 80030d6:	2e00      	cmp	r6, #0
 80030d8:	d05d      	beq.n	8003196 <_strtol_l.isra.0+0xee>
 80030da:	2e10      	cmp	r6, #16
 80030dc:	d109      	bne.n	80030f2 <_strtol_l.isra.0+0x4a>
 80030de:	2c30      	cmp	r4, #48	; 0x30
 80030e0:	d107      	bne.n	80030f2 <_strtol_l.isra.0+0x4a>
 80030e2:	782b      	ldrb	r3, [r5, #0]
 80030e4:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80030e8:	2b58      	cmp	r3, #88	; 0x58
 80030ea:	d14f      	bne.n	800318c <_strtol_l.isra.0+0xe4>
 80030ec:	2610      	movs	r6, #16
 80030ee:	786c      	ldrb	r4, [r5, #1]
 80030f0:	3502      	adds	r5, #2
 80030f2:	2a00      	cmp	r2, #0
 80030f4:	bf14      	ite	ne
 80030f6:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 80030fa:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 80030fe:	2700      	movs	r7, #0
 8003100:	fbb1 fcf6 	udiv	ip, r1, r6
 8003104:	4638      	mov	r0, r7
 8003106:	fb06 1e1c 	mls	lr, r6, ip, r1
 800310a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800310e:	2b09      	cmp	r3, #9
 8003110:	d817      	bhi.n	8003142 <_strtol_l.isra.0+0x9a>
 8003112:	461c      	mov	r4, r3
 8003114:	42a6      	cmp	r6, r4
 8003116:	dd23      	ble.n	8003160 <_strtol_l.isra.0+0xb8>
 8003118:	1c7b      	adds	r3, r7, #1
 800311a:	d007      	beq.n	800312c <_strtol_l.isra.0+0x84>
 800311c:	4584      	cmp	ip, r0
 800311e:	d31c      	bcc.n	800315a <_strtol_l.isra.0+0xb2>
 8003120:	d101      	bne.n	8003126 <_strtol_l.isra.0+0x7e>
 8003122:	45a6      	cmp	lr, r4
 8003124:	db19      	blt.n	800315a <_strtol_l.isra.0+0xb2>
 8003126:	2701      	movs	r7, #1
 8003128:	fb00 4006 	mla	r0, r0, r6, r4
 800312c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003130:	e7eb      	b.n	800310a <_strtol_l.isra.0+0x62>
 8003132:	462f      	mov	r7, r5
 8003134:	e7bf      	b.n	80030b6 <_strtol_l.isra.0+0xe>
 8003136:	2c2b      	cmp	r4, #43	; 0x2b
 8003138:	bf04      	itt	eq
 800313a:	1cbd      	addeq	r5, r7, #2
 800313c:	787c      	ldrbeq	r4, [r7, #1]
 800313e:	461a      	mov	r2, r3
 8003140:	e7c9      	b.n	80030d6 <_strtol_l.isra.0+0x2e>
 8003142:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8003146:	2b19      	cmp	r3, #25
 8003148:	d801      	bhi.n	800314e <_strtol_l.isra.0+0xa6>
 800314a:	3c37      	subs	r4, #55	; 0x37
 800314c:	e7e2      	b.n	8003114 <_strtol_l.isra.0+0x6c>
 800314e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8003152:	2b19      	cmp	r3, #25
 8003154:	d804      	bhi.n	8003160 <_strtol_l.isra.0+0xb8>
 8003156:	3c57      	subs	r4, #87	; 0x57
 8003158:	e7dc      	b.n	8003114 <_strtol_l.isra.0+0x6c>
 800315a:	f04f 37ff 	mov.w	r7, #4294967295
 800315e:	e7e5      	b.n	800312c <_strtol_l.isra.0+0x84>
 8003160:	1c7b      	adds	r3, r7, #1
 8003162:	d108      	bne.n	8003176 <_strtol_l.isra.0+0xce>
 8003164:	2322      	movs	r3, #34	; 0x22
 8003166:	4608      	mov	r0, r1
 8003168:	f8c8 3000 	str.w	r3, [r8]
 800316c:	f1ba 0f00 	cmp.w	sl, #0
 8003170:	d107      	bne.n	8003182 <_strtol_l.isra.0+0xda>
 8003172:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003176:	b102      	cbz	r2, 800317a <_strtol_l.isra.0+0xd2>
 8003178:	4240      	negs	r0, r0
 800317a:	f1ba 0f00 	cmp.w	sl, #0
 800317e:	d0f8      	beq.n	8003172 <_strtol_l.isra.0+0xca>
 8003180:	b10f      	cbz	r7, 8003186 <_strtol_l.isra.0+0xde>
 8003182:	f105 39ff 	add.w	r9, r5, #4294967295
 8003186:	f8ca 9000 	str.w	r9, [sl]
 800318a:	e7f2      	b.n	8003172 <_strtol_l.isra.0+0xca>
 800318c:	2430      	movs	r4, #48	; 0x30
 800318e:	2e00      	cmp	r6, #0
 8003190:	d1af      	bne.n	80030f2 <_strtol_l.isra.0+0x4a>
 8003192:	2608      	movs	r6, #8
 8003194:	e7ad      	b.n	80030f2 <_strtol_l.isra.0+0x4a>
 8003196:	2c30      	cmp	r4, #48	; 0x30
 8003198:	d0a3      	beq.n	80030e2 <_strtol_l.isra.0+0x3a>
 800319a:	260a      	movs	r6, #10
 800319c:	e7a9      	b.n	80030f2 <_strtol_l.isra.0+0x4a>
	...

080031a0 <strtol>:
 80031a0:	4b08      	ldr	r3, [pc, #32]	; (80031c4 <strtol+0x24>)
 80031a2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80031a4:	681c      	ldr	r4, [r3, #0]
 80031a6:	4d08      	ldr	r5, [pc, #32]	; (80031c8 <strtol+0x28>)
 80031a8:	6a23      	ldr	r3, [r4, #32]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	bf08      	it	eq
 80031ae:	462b      	moveq	r3, r5
 80031b0:	9300      	str	r3, [sp, #0]
 80031b2:	4613      	mov	r3, r2
 80031b4:	460a      	mov	r2, r1
 80031b6:	4601      	mov	r1, r0
 80031b8:	4620      	mov	r0, r4
 80031ba:	f7ff ff75 	bl	80030a8 <_strtol_l.isra.0>
 80031be:	b003      	add	sp, #12
 80031c0:	bd30      	pop	{r4, r5, pc}
 80031c2:	bf00      	nop
 80031c4:	2000000c 	.word	0x2000000c
 80031c8:	20000070 	.word	0x20000070

080031cc <__swbuf_r>:
 80031cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ce:	460e      	mov	r6, r1
 80031d0:	4614      	mov	r4, r2
 80031d2:	4605      	mov	r5, r0
 80031d4:	b118      	cbz	r0, 80031de <__swbuf_r+0x12>
 80031d6:	6983      	ldr	r3, [r0, #24]
 80031d8:	b90b      	cbnz	r3, 80031de <__swbuf_r+0x12>
 80031da:	f000 f9a7 	bl	800352c <__sinit>
 80031de:	4b21      	ldr	r3, [pc, #132]	; (8003264 <__swbuf_r+0x98>)
 80031e0:	429c      	cmp	r4, r3
 80031e2:	d12a      	bne.n	800323a <__swbuf_r+0x6e>
 80031e4:	686c      	ldr	r4, [r5, #4]
 80031e6:	69a3      	ldr	r3, [r4, #24]
 80031e8:	60a3      	str	r3, [r4, #8]
 80031ea:	89a3      	ldrh	r3, [r4, #12]
 80031ec:	071a      	lsls	r2, r3, #28
 80031ee:	d52e      	bpl.n	800324e <__swbuf_r+0x82>
 80031f0:	6923      	ldr	r3, [r4, #16]
 80031f2:	b363      	cbz	r3, 800324e <__swbuf_r+0x82>
 80031f4:	6923      	ldr	r3, [r4, #16]
 80031f6:	6820      	ldr	r0, [r4, #0]
 80031f8:	b2f6      	uxtb	r6, r6
 80031fa:	1ac0      	subs	r0, r0, r3
 80031fc:	6963      	ldr	r3, [r4, #20]
 80031fe:	4637      	mov	r7, r6
 8003200:	4283      	cmp	r3, r0
 8003202:	dc04      	bgt.n	800320e <__swbuf_r+0x42>
 8003204:	4621      	mov	r1, r4
 8003206:	4628      	mov	r0, r5
 8003208:	f000 f926 	bl	8003458 <_fflush_r>
 800320c:	bb28      	cbnz	r0, 800325a <__swbuf_r+0x8e>
 800320e:	68a3      	ldr	r3, [r4, #8]
 8003210:	3001      	adds	r0, #1
 8003212:	3b01      	subs	r3, #1
 8003214:	60a3      	str	r3, [r4, #8]
 8003216:	6823      	ldr	r3, [r4, #0]
 8003218:	1c5a      	adds	r2, r3, #1
 800321a:	6022      	str	r2, [r4, #0]
 800321c:	701e      	strb	r6, [r3, #0]
 800321e:	6963      	ldr	r3, [r4, #20]
 8003220:	4283      	cmp	r3, r0
 8003222:	d004      	beq.n	800322e <__swbuf_r+0x62>
 8003224:	89a3      	ldrh	r3, [r4, #12]
 8003226:	07db      	lsls	r3, r3, #31
 8003228:	d519      	bpl.n	800325e <__swbuf_r+0x92>
 800322a:	2e0a      	cmp	r6, #10
 800322c:	d117      	bne.n	800325e <__swbuf_r+0x92>
 800322e:	4621      	mov	r1, r4
 8003230:	4628      	mov	r0, r5
 8003232:	f000 f911 	bl	8003458 <_fflush_r>
 8003236:	b190      	cbz	r0, 800325e <__swbuf_r+0x92>
 8003238:	e00f      	b.n	800325a <__swbuf_r+0x8e>
 800323a:	4b0b      	ldr	r3, [pc, #44]	; (8003268 <__swbuf_r+0x9c>)
 800323c:	429c      	cmp	r4, r3
 800323e:	d101      	bne.n	8003244 <__swbuf_r+0x78>
 8003240:	68ac      	ldr	r4, [r5, #8]
 8003242:	e7d0      	b.n	80031e6 <__swbuf_r+0x1a>
 8003244:	4b09      	ldr	r3, [pc, #36]	; (800326c <__swbuf_r+0xa0>)
 8003246:	429c      	cmp	r4, r3
 8003248:	bf08      	it	eq
 800324a:	68ec      	ldreq	r4, [r5, #12]
 800324c:	e7cb      	b.n	80031e6 <__swbuf_r+0x1a>
 800324e:	4621      	mov	r1, r4
 8003250:	4628      	mov	r0, r5
 8003252:	f000 f80d 	bl	8003270 <__swsetup_r>
 8003256:	2800      	cmp	r0, #0
 8003258:	d0cc      	beq.n	80031f4 <__swbuf_r+0x28>
 800325a:	f04f 37ff 	mov.w	r7, #4294967295
 800325e:	4638      	mov	r0, r7
 8003260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003262:	bf00      	nop
 8003264:	08004394 	.word	0x08004394
 8003268:	080043b4 	.word	0x080043b4
 800326c:	08004374 	.word	0x08004374

08003270 <__swsetup_r>:
 8003270:	4b32      	ldr	r3, [pc, #200]	; (800333c <__swsetup_r+0xcc>)
 8003272:	b570      	push	{r4, r5, r6, lr}
 8003274:	681d      	ldr	r5, [r3, #0]
 8003276:	4606      	mov	r6, r0
 8003278:	460c      	mov	r4, r1
 800327a:	b125      	cbz	r5, 8003286 <__swsetup_r+0x16>
 800327c:	69ab      	ldr	r3, [r5, #24]
 800327e:	b913      	cbnz	r3, 8003286 <__swsetup_r+0x16>
 8003280:	4628      	mov	r0, r5
 8003282:	f000 f953 	bl	800352c <__sinit>
 8003286:	4b2e      	ldr	r3, [pc, #184]	; (8003340 <__swsetup_r+0xd0>)
 8003288:	429c      	cmp	r4, r3
 800328a:	d10f      	bne.n	80032ac <__swsetup_r+0x3c>
 800328c:	686c      	ldr	r4, [r5, #4]
 800328e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003292:	b29a      	uxth	r2, r3
 8003294:	0715      	lsls	r5, r2, #28
 8003296:	d42c      	bmi.n	80032f2 <__swsetup_r+0x82>
 8003298:	06d0      	lsls	r0, r2, #27
 800329a:	d411      	bmi.n	80032c0 <__swsetup_r+0x50>
 800329c:	2209      	movs	r2, #9
 800329e:	6032      	str	r2, [r6, #0]
 80032a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80032a4:	81a3      	strh	r3, [r4, #12]
 80032a6:	f04f 30ff 	mov.w	r0, #4294967295
 80032aa:	e03e      	b.n	800332a <__swsetup_r+0xba>
 80032ac:	4b25      	ldr	r3, [pc, #148]	; (8003344 <__swsetup_r+0xd4>)
 80032ae:	429c      	cmp	r4, r3
 80032b0:	d101      	bne.n	80032b6 <__swsetup_r+0x46>
 80032b2:	68ac      	ldr	r4, [r5, #8]
 80032b4:	e7eb      	b.n	800328e <__swsetup_r+0x1e>
 80032b6:	4b24      	ldr	r3, [pc, #144]	; (8003348 <__swsetup_r+0xd8>)
 80032b8:	429c      	cmp	r4, r3
 80032ba:	bf08      	it	eq
 80032bc:	68ec      	ldreq	r4, [r5, #12]
 80032be:	e7e6      	b.n	800328e <__swsetup_r+0x1e>
 80032c0:	0751      	lsls	r1, r2, #29
 80032c2:	d512      	bpl.n	80032ea <__swsetup_r+0x7a>
 80032c4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80032c6:	b141      	cbz	r1, 80032da <__swsetup_r+0x6a>
 80032c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80032cc:	4299      	cmp	r1, r3
 80032ce:	d002      	beq.n	80032d6 <__swsetup_r+0x66>
 80032d0:	4630      	mov	r0, r6
 80032d2:	f000 fa37 	bl	8003744 <_free_r>
 80032d6:	2300      	movs	r3, #0
 80032d8:	6363      	str	r3, [r4, #52]	; 0x34
 80032da:	89a3      	ldrh	r3, [r4, #12]
 80032dc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80032e0:	81a3      	strh	r3, [r4, #12]
 80032e2:	2300      	movs	r3, #0
 80032e4:	6063      	str	r3, [r4, #4]
 80032e6:	6923      	ldr	r3, [r4, #16]
 80032e8:	6023      	str	r3, [r4, #0]
 80032ea:	89a3      	ldrh	r3, [r4, #12]
 80032ec:	f043 0308 	orr.w	r3, r3, #8
 80032f0:	81a3      	strh	r3, [r4, #12]
 80032f2:	6923      	ldr	r3, [r4, #16]
 80032f4:	b94b      	cbnz	r3, 800330a <__swsetup_r+0x9a>
 80032f6:	89a3      	ldrh	r3, [r4, #12]
 80032f8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80032fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003300:	d003      	beq.n	800330a <__swsetup_r+0x9a>
 8003302:	4621      	mov	r1, r4
 8003304:	4630      	mov	r0, r6
 8003306:	f000 f9c3 	bl	8003690 <__smakebuf_r>
 800330a:	89a2      	ldrh	r2, [r4, #12]
 800330c:	f012 0301 	ands.w	r3, r2, #1
 8003310:	d00c      	beq.n	800332c <__swsetup_r+0xbc>
 8003312:	2300      	movs	r3, #0
 8003314:	60a3      	str	r3, [r4, #8]
 8003316:	6963      	ldr	r3, [r4, #20]
 8003318:	425b      	negs	r3, r3
 800331a:	61a3      	str	r3, [r4, #24]
 800331c:	6923      	ldr	r3, [r4, #16]
 800331e:	b953      	cbnz	r3, 8003336 <__swsetup_r+0xc6>
 8003320:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003324:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003328:	d1ba      	bne.n	80032a0 <__swsetup_r+0x30>
 800332a:	bd70      	pop	{r4, r5, r6, pc}
 800332c:	0792      	lsls	r2, r2, #30
 800332e:	bf58      	it	pl
 8003330:	6963      	ldrpl	r3, [r4, #20]
 8003332:	60a3      	str	r3, [r4, #8]
 8003334:	e7f2      	b.n	800331c <__swsetup_r+0xac>
 8003336:	2000      	movs	r0, #0
 8003338:	e7f7      	b.n	800332a <__swsetup_r+0xba>
 800333a:	bf00      	nop
 800333c:	2000000c 	.word	0x2000000c
 8003340:	08004394 	.word	0x08004394
 8003344:	080043b4 	.word	0x080043b4
 8003348:	08004374 	.word	0x08004374

0800334c <__sflush_r>:
 800334c:	898a      	ldrh	r2, [r1, #12]
 800334e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003352:	4605      	mov	r5, r0
 8003354:	0710      	lsls	r0, r2, #28
 8003356:	460c      	mov	r4, r1
 8003358:	d458      	bmi.n	800340c <__sflush_r+0xc0>
 800335a:	684b      	ldr	r3, [r1, #4]
 800335c:	2b00      	cmp	r3, #0
 800335e:	dc05      	bgt.n	800336c <__sflush_r+0x20>
 8003360:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003362:	2b00      	cmp	r3, #0
 8003364:	dc02      	bgt.n	800336c <__sflush_r+0x20>
 8003366:	2000      	movs	r0, #0
 8003368:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800336c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800336e:	2e00      	cmp	r6, #0
 8003370:	d0f9      	beq.n	8003366 <__sflush_r+0x1a>
 8003372:	2300      	movs	r3, #0
 8003374:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003378:	682f      	ldr	r7, [r5, #0]
 800337a:	6a21      	ldr	r1, [r4, #32]
 800337c:	602b      	str	r3, [r5, #0]
 800337e:	d032      	beq.n	80033e6 <__sflush_r+0x9a>
 8003380:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003382:	89a3      	ldrh	r3, [r4, #12]
 8003384:	075a      	lsls	r2, r3, #29
 8003386:	d505      	bpl.n	8003394 <__sflush_r+0x48>
 8003388:	6863      	ldr	r3, [r4, #4]
 800338a:	1ac0      	subs	r0, r0, r3
 800338c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800338e:	b10b      	cbz	r3, 8003394 <__sflush_r+0x48>
 8003390:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003392:	1ac0      	subs	r0, r0, r3
 8003394:	2300      	movs	r3, #0
 8003396:	4602      	mov	r2, r0
 8003398:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800339a:	6a21      	ldr	r1, [r4, #32]
 800339c:	4628      	mov	r0, r5
 800339e:	47b0      	blx	r6
 80033a0:	1c43      	adds	r3, r0, #1
 80033a2:	89a3      	ldrh	r3, [r4, #12]
 80033a4:	d106      	bne.n	80033b4 <__sflush_r+0x68>
 80033a6:	6829      	ldr	r1, [r5, #0]
 80033a8:	291d      	cmp	r1, #29
 80033aa:	d848      	bhi.n	800343e <__sflush_r+0xf2>
 80033ac:	4a29      	ldr	r2, [pc, #164]	; (8003454 <__sflush_r+0x108>)
 80033ae:	40ca      	lsrs	r2, r1
 80033b0:	07d6      	lsls	r6, r2, #31
 80033b2:	d544      	bpl.n	800343e <__sflush_r+0xf2>
 80033b4:	2200      	movs	r2, #0
 80033b6:	6062      	str	r2, [r4, #4]
 80033b8:	6922      	ldr	r2, [r4, #16]
 80033ba:	04d9      	lsls	r1, r3, #19
 80033bc:	6022      	str	r2, [r4, #0]
 80033be:	d504      	bpl.n	80033ca <__sflush_r+0x7e>
 80033c0:	1c42      	adds	r2, r0, #1
 80033c2:	d101      	bne.n	80033c8 <__sflush_r+0x7c>
 80033c4:	682b      	ldr	r3, [r5, #0]
 80033c6:	b903      	cbnz	r3, 80033ca <__sflush_r+0x7e>
 80033c8:	6560      	str	r0, [r4, #84]	; 0x54
 80033ca:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80033cc:	602f      	str	r7, [r5, #0]
 80033ce:	2900      	cmp	r1, #0
 80033d0:	d0c9      	beq.n	8003366 <__sflush_r+0x1a>
 80033d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80033d6:	4299      	cmp	r1, r3
 80033d8:	d002      	beq.n	80033e0 <__sflush_r+0x94>
 80033da:	4628      	mov	r0, r5
 80033dc:	f000 f9b2 	bl	8003744 <_free_r>
 80033e0:	2000      	movs	r0, #0
 80033e2:	6360      	str	r0, [r4, #52]	; 0x34
 80033e4:	e7c0      	b.n	8003368 <__sflush_r+0x1c>
 80033e6:	2301      	movs	r3, #1
 80033e8:	4628      	mov	r0, r5
 80033ea:	47b0      	blx	r6
 80033ec:	1c41      	adds	r1, r0, #1
 80033ee:	d1c8      	bne.n	8003382 <__sflush_r+0x36>
 80033f0:	682b      	ldr	r3, [r5, #0]
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d0c5      	beq.n	8003382 <__sflush_r+0x36>
 80033f6:	2b1d      	cmp	r3, #29
 80033f8:	d001      	beq.n	80033fe <__sflush_r+0xb2>
 80033fa:	2b16      	cmp	r3, #22
 80033fc:	d101      	bne.n	8003402 <__sflush_r+0xb6>
 80033fe:	602f      	str	r7, [r5, #0]
 8003400:	e7b1      	b.n	8003366 <__sflush_r+0x1a>
 8003402:	89a3      	ldrh	r3, [r4, #12]
 8003404:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003408:	81a3      	strh	r3, [r4, #12]
 800340a:	e7ad      	b.n	8003368 <__sflush_r+0x1c>
 800340c:	690f      	ldr	r7, [r1, #16]
 800340e:	2f00      	cmp	r7, #0
 8003410:	d0a9      	beq.n	8003366 <__sflush_r+0x1a>
 8003412:	0793      	lsls	r3, r2, #30
 8003414:	bf18      	it	ne
 8003416:	2300      	movne	r3, #0
 8003418:	680e      	ldr	r6, [r1, #0]
 800341a:	bf08      	it	eq
 800341c:	694b      	ldreq	r3, [r1, #20]
 800341e:	eba6 0807 	sub.w	r8, r6, r7
 8003422:	600f      	str	r7, [r1, #0]
 8003424:	608b      	str	r3, [r1, #8]
 8003426:	f1b8 0f00 	cmp.w	r8, #0
 800342a:	dd9c      	ble.n	8003366 <__sflush_r+0x1a>
 800342c:	4643      	mov	r3, r8
 800342e:	463a      	mov	r2, r7
 8003430:	6a21      	ldr	r1, [r4, #32]
 8003432:	4628      	mov	r0, r5
 8003434:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003436:	47b0      	blx	r6
 8003438:	2800      	cmp	r0, #0
 800343a:	dc06      	bgt.n	800344a <__sflush_r+0xfe>
 800343c:	89a3      	ldrh	r3, [r4, #12]
 800343e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003442:	81a3      	strh	r3, [r4, #12]
 8003444:	f04f 30ff 	mov.w	r0, #4294967295
 8003448:	e78e      	b.n	8003368 <__sflush_r+0x1c>
 800344a:	4407      	add	r7, r0
 800344c:	eba8 0800 	sub.w	r8, r8, r0
 8003450:	e7e9      	b.n	8003426 <__sflush_r+0xda>
 8003452:	bf00      	nop
 8003454:	20400001 	.word	0x20400001

08003458 <_fflush_r>:
 8003458:	b538      	push	{r3, r4, r5, lr}
 800345a:	690b      	ldr	r3, [r1, #16]
 800345c:	4605      	mov	r5, r0
 800345e:	460c      	mov	r4, r1
 8003460:	b1db      	cbz	r3, 800349a <_fflush_r+0x42>
 8003462:	b118      	cbz	r0, 800346c <_fflush_r+0x14>
 8003464:	6983      	ldr	r3, [r0, #24]
 8003466:	b90b      	cbnz	r3, 800346c <_fflush_r+0x14>
 8003468:	f000 f860 	bl	800352c <__sinit>
 800346c:	4b0c      	ldr	r3, [pc, #48]	; (80034a0 <_fflush_r+0x48>)
 800346e:	429c      	cmp	r4, r3
 8003470:	d109      	bne.n	8003486 <_fflush_r+0x2e>
 8003472:	686c      	ldr	r4, [r5, #4]
 8003474:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003478:	b17b      	cbz	r3, 800349a <_fflush_r+0x42>
 800347a:	4621      	mov	r1, r4
 800347c:	4628      	mov	r0, r5
 800347e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003482:	f7ff bf63 	b.w	800334c <__sflush_r>
 8003486:	4b07      	ldr	r3, [pc, #28]	; (80034a4 <_fflush_r+0x4c>)
 8003488:	429c      	cmp	r4, r3
 800348a:	d101      	bne.n	8003490 <_fflush_r+0x38>
 800348c:	68ac      	ldr	r4, [r5, #8]
 800348e:	e7f1      	b.n	8003474 <_fflush_r+0x1c>
 8003490:	4b05      	ldr	r3, [pc, #20]	; (80034a8 <_fflush_r+0x50>)
 8003492:	429c      	cmp	r4, r3
 8003494:	bf08      	it	eq
 8003496:	68ec      	ldreq	r4, [r5, #12]
 8003498:	e7ec      	b.n	8003474 <_fflush_r+0x1c>
 800349a:	2000      	movs	r0, #0
 800349c:	bd38      	pop	{r3, r4, r5, pc}
 800349e:	bf00      	nop
 80034a0:	08004394 	.word	0x08004394
 80034a4:	080043b4 	.word	0x080043b4
 80034a8:	08004374 	.word	0x08004374

080034ac <std>:
 80034ac:	2300      	movs	r3, #0
 80034ae:	b510      	push	{r4, lr}
 80034b0:	4604      	mov	r4, r0
 80034b2:	e9c0 3300 	strd	r3, r3, [r0]
 80034b6:	6083      	str	r3, [r0, #8]
 80034b8:	8181      	strh	r1, [r0, #12]
 80034ba:	6643      	str	r3, [r0, #100]	; 0x64
 80034bc:	81c2      	strh	r2, [r0, #14]
 80034be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80034c2:	6183      	str	r3, [r0, #24]
 80034c4:	4619      	mov	r1, r3
 80034c6:	2208      	movs	r2, #8
 80034c8:	305c      	adds	r0, #92	; 0x5c
 80034ca:	f7ff fcf8 	bl	8002ebe <memset>
 80034ce:	4b05      	ldr	r3, [pc, #20]	; (80034e4 <std+0x38>)
 80034d0:	6224      	str	r4, [r4, #32]
 80034d2:	6263      	str	r3, [r4, #36]	; 0x24
 80034d4:	4b04      	ldr	r3, [pc, #16]	; (80034e8 <std+0x3c>)
 80034d6:	62a3      	str	r3, [r4, #40]	; 0x28
 80034d8:	4b04      	ldr	r3, [pc, #16]	; (80034ec <std+0x40>)
 80034da:	62e3      	str	r3, [r4, #44]	; 0x2c
 80034dc:	4b04      	ldr	r3, [pc, #16]	; (80034f0 <std+0x44>)
 80034de:	6323      	str	r3, [r4, #48]	; 0x30
 80034e0:	bd10      	pop	{r4, pc}
 80034e2:	bf00      	nop
 80034e4:	08003ea9 	.word	0x08003ea9
 80034e8:	08003ecb 	.word	0x08003ecb
 80034ec:	08003f03 	.word	0x08003f03
 80034f0:	08003f27 	.word	0x08003f27

080034f4 <_cleanup_r>:
 80034f4:	4901      	ldr	r1, [pc, #4]	; (80034fc <_cleanup_r+0x8>)
 80034f6:	f000 b885 	b.w	8003604 <_fwalk_reent>
 80034fa:	bf00      	nop
 80034fc:	08003459 	.word	0x08003459

08003500 <__sfmoreglue>:
 8003500:	b570      	push	{r4, r5, r6, lr}
 8003502:	2568      	movs	r5, #104	; 0x68
 8003504:	1e4a      	subs	r2, r1, #1
 8003506:	4355      	muls	r5, r2
 8003508:	460e      	mov	r6, r1
 800350a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800350e:	f000 f965 	bl	80037dc <_malloc_r>
 8003512:	4604      	mov	r4, r0
 8003514:	b140      	cbz	r0, 8003528 <__sfmoreglue+0x28>
 8003516:	2100      	movs	r1, #0
 8003518:	e9c0 1600 	strd	r1, r6, [r0]
 800351c:	300c      	adds	r0, #12
 800351e:	60a0      	str	r0, [r4, #8]
 8003520:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003524:	f7ff fccb 	bl	8002ebe <memset>
 8003528:	4620      	mov	r0, r4
 800352a:	bd70      	pop	{r4, r5, r6, pc}

0800352c <__sinit>:
 800352c:	6983      	ldr	r3, [r0, #24]
 800352e:	b510      	push	{r4, lr}
 8003530:	4604      	mov	r4, r0
 8003532:	bb33      	cbnz	r3, 8003582 <__sinit+0x56>
 8003534:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8003538:	6503      	str	r3, [r0, #80]	; 0x50
 800353a:	4b12      	ldr	r3, [pc, #72]	; (8003584 <__sinit+0x58>)
 800353c:	4a12      	ldr	r2, [pc, #72]	; (8003588 <__sinit+0x5c>)
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	6282      	str	r2, [r0, #40]	; 0x28
 8003542:	4298      	cmp	r0, r3
 8003544:	bf04      	itt	eq
 8003546:	2301      	moveq	r3, #1
 8003548:	6183      	streq	r3, [r0, #24]
 800354a:	f000 f81f 	bl	800358c <__sfp>
 800354e:	6060      	str	r0, [r4, #4]
 8003550:	4620      	mov	r0, r4
 8003552:	f000 f81b 	bl	800358c <__sfp>
 8003556:	60a0      	str	r0, [r4, #8]
 8003558:	4620      	mov	r0, r4
 800355a:	f000 f817 	bl	800358c <__sfp>
 800355e:	2200      	movs	r2, #0
 8003560:	60e0      	str	r0, [r4, #12]
 8003562:	2104      	movs	r1, #4
 8003564:	6860      	ldr	r0, [r4, #4]
 8003566:	f7ff ffa1 	bl	80034ac <std>
 800356a:	2201      	movs	r2, #1
 800356c:	2109      	movs	r1, #9
 800356e:	68a0      	ldr	r0, [r4, #8]
 8003570:	f7ff ff9c 	bl	80034ac <std>
 8003574:	2202      	movs	r2, #2
 8003576:	2112      	movs	r1, #18
 8003578:	68e0      	ldr	r0, [r4, #12]
 800357a:	f7ff ff97 	bl	80034ac <std>
 800357e:	2301      	movs	r3, #1
 8003580:	61a3      	str	r3, [r4, #24]
 8003582:	bd10      	pop	{r4, pc}
 8003584:	08004370 	.word	0x08004370
 8003588:	080034f5 	.word	0x080034f5

0800358c <__sfp>:
 800358c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800358e:	4b1b      	ldr	r3, [pc, #108]	; (80035fc <__sfp+0x70>)
 8003590:	4607      	mov	r7, r0
 8003592:	681e      	ldr	r6, [r3, #0]
 8003594:	69b3      	ldr	r3, [r6, #24]
 8003596:	b913      	cbnz	r3, 800359e <__sfp+0x12>
 8003598:	4630      	mov	r0, r6
 800359a:	f7ff ffc7 	bl	800352c <__sinit>
 800359e:	3648      	adds	r6, #72	; 0x48
 80035a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80035a4:	3b01      	subs	r3, #1
 80035a6:	d503      	bpl.n	80035b0 <__sfp+0x24>
 80035a8:	6833      	ldr	r3, [r6, #0]
 80035aa:	b133      	cbz	r3, 80035ba <__sfp+0x2e>
 80035ac:	6836      	ldr	r6, [r6, #0]
 80035ae:	e7f7      	b.n	80035a0 <__sfp+0x14>
 80035b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80035b4:	b16d      	cbz	r5, 80035d2 <__sfp+0x46>
 80035b6:	3468      	adds	r4, #104	; 0x68
 80035b8:	e7f4      	b.n	80035a4 <__sfp+0x18>
 80035ba:	2104      	movs	r1, #4
 80035bc:	4638      	mov	r0, r7
 80035be:	f7ff ff9f 	bl	8003500 <__sfmoreglue>
 80035c2:	6030      	str	r0, [r6, #0]
 80035c4:	2800      	cmp	r0, #0
 80035c6:	d1f1      	bne.n	80035ac <__sfp+0x20>
 80035c8:	230c      	movs	r3, #12
 80035ca:	4604      	mov	r4, r0
 80035cc:	603b      	str	r3, [r7, #0]
 80035ce:	4620      	mov	r0, r4
 80035d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035d2:	4b0b      	ldr	r3, [pc, #44]	; (8003600 <__sfp+0x74>)
 80035d4:	6665      	str	r5, [r4, #100]	; 0x64
 80035d6:	e9c4 5500 	strd	r5, r5, [r4]
 80035da:	60a5      	str	r5, [r4, #8]
 80035dc:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80035e0:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80035e4:	2208      	movs	r2, #8
 80035e6:	4629      	mov	r1, r5
 80035e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80035ec:	f7ff fc67 	bl	8002ebe <memset>
 80035f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80035f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80035f8:	e7e9      	b.n	80035ce <__sfp+0x42>
 80035fa:	bf00      	nop
 80035fc:	08004370 	.word	0x08004370
 8003600:	ffff0001 	.word	0xffff0001

08003604 <_fwalk_reent>:
 8003604:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003608:	4680      	mov	r8, r0
 800360a:	4689      	mov	r9, r1
 800360c:	2600      	movs	r6, #0
 800360e:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003612:	b914      	cbnz	r4, 800361a <_fwalk_reent+0x16>
 8003614:	4630      	mov	r0, r6
 8003616:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800361a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800361e:	3f01      	subs	r7, #1
 8003620:	d501      	bpl.n	8003626 <_fwalk_reent+0x22>
 8003622:	6824      	ldr	r4, [r4, #0]
 8003624:	e7f5      	b.n	8003612 <_fwalk_reent+0xe>
 8003626:	89ab      	ldrh	r3, [r5, #12]
 8003628:	2b01      	cmp	r3, #1
 800362a:	d907      	bls.n	800363c <_fwalk_reent+0x38>
 800362c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003630:	3301      	adds	r3, #1
 8003632:	d003      	beq.n	800363c <_fwalk_reent+0x38>
 8003634:	4629      	mov	r1, r5
 8003636:	4640      	mov	r0, r8
 8003638:	47c8      	blx	r9
 800363a:	4306      	orrs	r6, r0
 800363c:	3568      	adds	r5, #104	; 0x68
 800363e:	e7ee      	b.n	800361e <_fwalk_reent+0x1a>

08003640 <__locale_ctype_ptr_l>:
 8003640:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8003644:	4770      	bx	lr

08003646 <__swhatbuf_r>:
 8003646:	b570      	push	{r4, r5, r6, lr}
 8003648:	460e      	mov	r6, r1
 800364a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800364e:	b096      	sub	sp, #88	; 0x58
 8003650:	2900      	cmp	r1, #0
 8003652:	4614      	mov	r4, r2
 8003654:	461d      	mov	r5, r3
 8003656:	da07      	bge.n	8003668 <__swhatbuf_r+0x22>
 8003658:	2300      	movs	r3, #0
 800365a:	602b      	str	r3, [r5, #0]
 800365c:	89b3      	ldrh	r3, [r6, #12]
 800365e:	061a      	lsls	r2, r3, #24
 8003660:	d410      	bmi.n	8003684 <__swhatbuf_r+0x3e>
 8003662:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003666:	e00e      	b.n	8003686 <__swhatbuf_r+0x40>
 8003668:	466a      	mov	r2, sp
 800366a:	f000 fc8f 	bl	8003f8c <_fstat_r>
 800366e:	2800      	cmp	r0, #0
 8003670:	dbf2      	blt.n	8003658 <__swhatbuf_r+0x12>
 8003672:	9a01      	ldr	r2, [sp, #4]
 8003674:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003678:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800367c:	425a      	negs	r2, r3
 800367e:	415a      	adcs	r2, r3
 8003680:	602a      	str	r2, [r5, #0]
 8003682:	e7ee      	b.n	8003662 <__swhatbuf_r+0x1c>
 8003684:	2340      	movs	r3, #64	; 0x40
 8003686:	2000      	movs	r0, #0
 8003688:	6023      	str	r3, [r4, #0]
 800368a:	b016      	add	sp, #88	; 0x58
 800368c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003690 <__smakebuf_r>:
 8003690:	898b      	ldrh	r3, [r1, #12]
 8003692:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003694:	079d      	lsls	r5, r3, #30
 8003696:	4606      	mov	r6, r0
 8003698:	460c      	mov	r4, r1
 800369a:	d507      	bpl.n	80036ac <__smakebuf_r+0x1c>
 800369c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80036a0:	6023      	str	r3, [r4, #0]
 80036a2:	6123      	str	r3, [r4, #16]
 80036a4:	2301      	movs	r3, #1
 80036a6:	6163      	str	r3, [r4, #20]
 80036a8:	b002      	add	sp, #8
 80036aa:	bd70      	pop	{r4, r5, r6, pc}
 80036ac:	ab01      	add	r3, sp, #4
 80036ae:	466a      	mov	r2, sp
 80036b0:	f7ff ffc9 	bl	8003646 <__swhatbuf_r>
 80036b4:	9900      	ldr	r1, [sp, #0]
 80036b6:	4605      	mov	r5, r0
 80036b8:	4630      	mov	r0, r6
 80036ba:	f000 f88f 	bl	80037dc <_malloc_r>
 80036be:	b948      	cbnz	r0, 80036d4 <__smakebuf_r+0x44>
 80036c0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80036c4:	059a      	lsls	r2, r3, #22
 80036c6:	d4ef      	bmi.n	80036a8 <__smakebuf_r+0x18>
 80036c8:	f023 0303 	bic.w	r3, r3, #3
 80036cc:	f043 0302 	orr.w	r3, r3, #2
 80036d0:	81a3      	strh	r3, [r4, #12]
 80036d2:	e7e3      	b.n	800369c <__smakebuf_r+0xc>
 80036d4:	4b0d      	ldr	r3, [pc, #52]	; (800370c <__smakebuf_r+0x7c>)
 80036d6:	62b3      	str	r3, [r6, #40]	; 0x28
 80036d8:	89a3      	ldrh	r3, [r4, #12]
 80036da:	6020      	str	r0, [r4, #0]
 80036dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036e0:	81a3      	strh	r3, [r4, #12]
 80036e2:	9b00      	ldr	r3, [sp, #0]
 80036e4:	6120      	str	r0, [r4, #16]
 80036e6:	6163      	str	r3, [r4, #20]
 80036e8:	9b01      	ldr	r3, [sp, #4]
 80036ea:	b15b      	cbz	r3, 8003704 <__smakebuf_r+0x74>
 80036ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80036f0:	4630      	mov	r0, r6
 80036f2:	f000 fc5d 	bl	8003fb0 <_isatty_r>
 80036f6:	b128      	cbz	r0, 8003704 <__smakebuf_r+0x74>
 80036f8:	89a3      	ldrh	r3, [r4, #12]
 80036fa:	f023 0303 	bic.w	r3, r3, #3
 80036fe:	f043 0301 	orr.w	r3, r3, #1
 8003702:	81a3      	strh	r3, [r4, #12]
 8003704:	89a3      	ldrh	r3, [r4, #12]
 8003706:	431d      	orrs	r5, r3
 8003708:	81a5      	strh	r5, [r4, #12]
 800370a:	e7cd      	b.n	80036a8 <__smakebuf_r+0x18>
 800370c:	080034f5 	.word	0x080034f5

08003710 <malloc>:
 8003710:	4b02      	ldr	r3, [pc, #8]	; (800371c <malloc+0xc>)
 8003712:	4601      	mov	r1, r0
 8003714:	6818      	ldr	r0, [r3, #0]
 8003716:	f000 b861 	b.w	80037dc <_malloc_r>
 800371a:	bf00      	nop
 800371c:	2000000c 	.word	0x2000000c

08003720 <__ascii_mbtowc>:
 8003720:	b082      	sub	sp, #8
 8003722:	b901      	cbnz	r1, 8003726 <__ascii_mbtowc+0x6>
 8003724:	a901      	add	r1, sp, #4
 8003726:	b142      	cbz	r2, 800373a <__ascii_mbtowc+0x1a>
 8003728:	b14b      	cbz	r3, 800373e <__ascii_mbtowc+0x1e>
 800372a:	7813      	ldrb	r3, [r2, #0]
 800372c:	600b      	str	r3, [r1, #0]
 800372e:	7812      	ldrb	r2, [r2, #0]
 8003730:	1c10      	adds	r0, r2, #0
 8003732:	bf18      	it	ne
 8003734:	2001      	movne	r0, #1
 8003736:	b002      	add	sp, #8
 8003738:	4770      	bx	lr
 800373a:	4610      	mov	r0, r2
 800373c:	e7fb      	b.n	8003736 <__ascii_mbtowc+0x16>
 800373e:	f06f 0001 	mvn.w	r0, #1
 8003742:	e7f8      	b.n	8003736 <__ascii_mbtowc+0x16>

08003744 <_free_r>:
 8003744:	b538      	push	{r3, r4, r5, lr}
 8003746:	4605      	mov	r5, r0
 8003748:	2900      	cmp	r1, #0
 800374a:	d043      	beq.n	80037d4 <_free_r+0x90>
 800374c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003750:	1f0c      	subs	r4, r1, #4
 8003752:	2b00      	cmp	r3, #0
 8003754:	bfb8      	it	lt
 8003756:	18e4      	addlt	r4, r4, r3
 8003758:	f000 fc5a 	bl	8004010 <__malloc_lock>
 800375c:	4a1e      	ldr	r2, [pc, #120]	; (80037d8 <_free_r+0x94>)
 800375e:	6813      	ldr	r3, [r2, #0]
 8003760:	4610      	mov	r0, r2
 8003762:	b933      	cbnz	r3, 8003772 <_free_r+0x2e>
 8003764:	6063      	str	r3, [r4, #4]
 8003766:	6014      	str	r4, [r2, #0]
 8003768:	4628      	mov	r0, r5
 800376a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800376e:	f000 bc50 	b.w	8004012 <__malloc_unlock>
 8003772:	42a3      	cmp	r3, r4
 8003774:	d90b      	bls.n	800378e <_free_r+0x4a>
 8003776:	6821      	ldr	r1, [r4, #0]
 8003778:	1862      	adds	r2, r4, r1
 800377a:	4293      	cmp	r3, r2
 800377c:	bf01      	itttt	eq
 800377e:	681a      	ldreq	r2, [r3, #0]
 8003780:	685b      	ldreq	r3, [r3, #4]
 8003782:	1852      	addeq	r2, r2, r1
 8003784:	6022      	streq	r2, [r4, #0]
 8003786:	6063      	str	r3, [r4, #4]
 8003788:	6004      	str	r4, [r0, #0]
 800378a:	e7ed      	b.n	8003768 <_free_r+0x24>
 800378c:	4613      	mov	r3, r2
 800378e:	685a      	ldr	r2, [r3, #4]
 8003790:	b10a      	cbz	r2, 8003796 <_free_r+0x52>
 8003792:	42a2      	cmp	r2, r4
 8003794:	d9fa      	bls.n	800378c <_free_r+0x48>
 8003796:	6819      	ldr	r1, [r3, #0]
 8003798:	1858      	adds	r0, r3, r1
 800379a:	42a0      	cmp	r0, r4
 800379c:	d10b      	bne.n	80037b6 <_free_r+0x72>
 800379e:	6820      	ldr	r0, [r4, #0]
 80037a0:	4401      	add	r1, r0
 80037a2:	1858      	adds	r0, r3, r1
 80037a4:	4282      	cmp	r2, r0
 80037a6:	6019      	str	r1, [r3, #0]
 80037a8:	d1de      	bne.n	8003768 <_free_r+0x24>
 80037aa:	6810      	ldr	r0, [r2, #0]
 80037ac:	6852      	ldr	r2, [r2, #4]
 80037ae:	4401      	add	r1, r0
 80037b0:	6019      	str	r1, [r3, #0]
 80037b2:	605a      	str	r2, [r3, #4]
 80037b4:	e7d8      	b.n	8003768 <_free_r+0x24>
 80037b6:	d902      	bls.n	80037be <_free_r+0x7a>
 80037b8:	230c      	movs	r3, #12
 80037ba:	602b      	str	r3, [r5, #0]
 80037bc:	e7d4      	b.n	8003768 <_free_r+0x24>
 80037be:	6820      	ldr	r0, [r4, #0]
 80037c0:	1821      	adds	r1, r4, r0
 80037c2:	428a      	cmp	r2, r1
 80037c4:	bf01      	itttt	eq
 80037c6:	6811      	ldreq	r1, [r2, #0]
 80037c8:	6852      	ldreq	r2, [r2, #4]
 80037ca:	1809      	addeq	r1, r1, r0
 80037cc:	6021      	streq	r1, [r4, #0]
 80037ce:	6062      	str	r2, [r4, #4]
 80037d0:	605c      	str	r4, [r3, #4]
 80037d2:	e7c9      	b.n	8003768 <_free_r+0x24>
 80037d4:	bd38      	pop	{r3, r4, r5, pc}
 80037d6:	bf00      	nop
 80037d8:	200001fc 	.word	0x200001fc

080037dc <_malloc_r>:
 80037dc:	b570      	push	{r4, r5, r6, lr}
 80037de:	1ccd      	adds	r5, r1, #3
 80037e0:	f025 0503 	bic.w	r5, r5, #3
 80037e4:	3508      	adds	r5, #8
 80037e6:	2d0c      	cmp	r5, #12
 80037e8:	bf38      	it	cc
 80037ea:	250c      	movcc	r5, #12
 80037ec:	2d00      	cmp	r5, #0
 80037ee:	4606      	mov	r6, r0
 80037f0:	db01      	blt.n	80037f6 <_malloc_r+0x1a>
 80037f2:	42a9      	cmp	r1, r5
 80037f4:	d903      	bls.n	80037fe <_malloc_r+0x22>
 80037f6:	230c      	movs	r3, #12
 80037f8:	6033      	str	r3, [r6, #0]
 80037fa:	2000      	movs	r0, #0
 80037fc:	bd70      	pop	{r4, r5, r6, pc}
 80037fe:	f000 fc07 	bl	8004010 <__malloc_lock>
 8003802:	4a21      	ldr	r2, [pc, #132]	; (8003888 <_malloc_r+0xac>)
 8003804:	6814      	ldr	r4, [r2, #0]
 8003806:	4621      	mov	r1, r4
 8003808:	b991      	cbnz	r1, 8003830 <_malloc_r+0x54>
 800380a:	4c20      	ldr	r4, [pc, #128]	; (800388c <_malloc_r+0xb0>)
 800380c:	6823      	ldr	r3, [r4, #0]
 800380e:	b91b      	cbnz	r3, 8003818 <_malloc_r+0x3c>
 8003810:	4630      	mov	r0, r6
 8003812:	f000 fb39 	bl	8003e88 <_sbrk_r>
 8003816:	6020      	str	r0, [r4, #0]
 8003818:	4629      	mov	r1, r5
 800381a:	4630      	mov	r0, r6
 800381c:	f000 fb34 	bl	8003e88 <_sbrk_r>
 8003820:	1c43      	adds	r3, r0, #1
 8003822:	d124      	bne.n	800386e <_malloc_r+0x92>
 8003824:	230c      	movs	r3, #12
 8003826:	4630      	mov	r0, r6
 8003828:	6033      	str	r3, [r6, #0]
 800382a:	f000 fbf2 	bl	8004012 <__malloc_unlock>
 800382e:	e7e4      	b.n	80037fa <_malloc_r+0x1e>
 8003830:	680b      	ldr	r3, [r1, #0]
 8003832:	1b5b      	subs	r3, r3, r5
 8003834:	d418      	bmi.n	8003868 <_malloc_r+0x8c>
 8003836:	2b0b      	cmp	r3, #11
 8003838:	d90f      	bls.n	800385a <_malloc_r+0x7e>
 800383a:	600b      	str	r3, [r1, #0]
 800383c:	18cc      	adds	r4, r1, r3
 800383e:	50cd      	str	r5, [r1, r3]
 8003840:	4630      	mov	r0, r6
 8003842:	f000 fbe6 	bl	8004012 <__malloc_unlock>
 8003846:	f104 000b 	add.w	r0, r4, #11
 800384a:	1d23      	adds	r3, r4, #4
 800384c:	f020 0007 	bic.w	r0, r0, #7
 8003850:	1ac3      	subs	r3, r0, r3
 8003852:	d0d3      	beq.n	80037fc <_malloc_r+0x20>
 8003854:	425a      	negs	r2, r3
 8003856:	50e2      	str	r2, [r4, r3]
 8003858:	e7d0      	b.n	80037fc <_malloc_r+0x20>
 800385a:	684b      	ldr	r3, [r1, #4]
 800385c:	428c      	cmp	r4, r1
 800385e:	bf16      	itet	ne
 8003860:	6063      	strne	r3, [r4, #4]
 8003862:	6013      	streq	r3, [r2, #0]
 8003864:	460c      	movne	r4, r1
 8003866:	e7eb      	b.n	8003840 <_malloc_r+0x64>
 8003868:	460c      	mov	r4, r1
 800386a:	6849      	ldr	r1, [r1, #4]
 800386c:	e7cc      	b.n	8003808 <_malloc_r+0x2c>
 800386e:	1cc4      	adds	r4, r0, #3
 8003870:	f024 0403 	bic.w	r4, r4, #3
 8003874:	42a0      	cmp	r0, r4
 8003876:	d005      	beq.n	8003884 <_malloc_r+0xa8>
 8003878:	1a21      	subs	r1, r4, r0
 800387a:	4630      	mov	r0, r6
 800387c:	f000 fb04 	bl	8003e88 <_sbrk_r>
 8003880:	3001      	adds	r0, #1
 8003882:	d0cf      	beq.n	8003824 <_malloc_r+0x48>
 8003884:	6025      	str	r5, [r4, #0]
 8003886:	e7db      	b.n	8003840 <_malloc_r+0x64>
 8003888:	200001fc 	.word	0x200001fc
 800388c:	20000200 	.word	0x20000200

08003890 <__sfputc_r>:
 8003890:	6893      	ldr	r3, [r2, #8]
 8003892:	b410      	push	{r4}
 8003894:	3b01      	subs	r3, #1
 8003896:	2b00      	cmp	r3, #0
 8003898:	6093      	str	r3, [r2, #8]
 800389a:	da07      	bge.n	80038ac <__sfputc_r+0x1c>
 800389c:	6994      	ldr	r4, [r2, #24]
 800389e:	42a3      	cmp	r3, r4
 80038a0:	db01      	blt.n	80038a6 <__sfputc_r+0x16>
 80038a2:	290a      	cmp	r1, #10
 80038a4:	d102      	bne.n	80038ac <__sfputc_r+0x1c>
 80038a6:	bc10      	pop	{r4}
 80038a8:	f7ff bc90 	b.w	80031cc <__swbuf_r>
 80038ac:	6813      	ldr	r3, [r2, #0]
 80038ae:	1c58      	adds	r0, r3, #1
 80038b0:	6010      	str	r0, [r2, #0]
 80038b2:	7019      	strb	r1, [r3, #0]
 80038b4:	4608      	mov	r0, r1
 80038b6:	bc10      	pop	{r4}
 80038b8:	4770      	bx	lr

080038ba <__sfputs_r>:
 80038ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038bc:	4606      	mov	r6, r0
 80038be:	460f      	mov	r7, r1
 80038c0:	4614      	mov	r4, r2
 80038c2:	18d5      	adds	r5, r2, r3
 80038c4:	42ac      	cmp	r4, r5
 80038c6:	d101      	bne.n	80038cc <__sfputs_r+0x12>
 80038c8:	2000      	movs	r0, #0
 80038ca:	e007      	b.n	80038dc <__sfputs_r+0x22>
 80038cc:	463a      	mov	r2, r7
 80038ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038d2:	4630      	mov	r0, r6
 80038d4:	f7ff ffdc 	bl	8003890 <__sfputc_r>
 80038d8:	1c43      	adds	r3, r0, #1
 80038da:	d1f3      	bne.n	80038c4 <__sfputs_r+0xa>
 80038dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080038e0 <_vfiprintf_r>:
 80038e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80038e4:	460c      	mov	r4, r1
 80038e6:	b09d      	sub	sp, #116	; 0x74
 80038e8:	4617      	mov	r7, r2
 80038ea:	461d      	mov	r5, r3
 80038ec:	4606      	mov	r6, r0
 80038ee:	b118      	cbz	r0, 80038f8 <_vfiprintf_r+0x18>
 80038f0:	6983      	ldr	r3, [r0, #24]
 80038f2:	b90b      	cbnz	r3, 80038f8 <_vfiprintf_r+0x18>
 80038f4:	f7ff fe1a 	bl	800352c <__sinit>
 80038f8:	4b7c      	ldr	r3, [pc, #496]	; (8003aec <_vfiprintf_r+0x20c>)
 80038fa:	429c      	cmp	r4, r3
 80038fc:	d158      	bne.n	80039b0 <_vfiprintf_r+0xd0>
 80038fe:	6874      	ldr	r4, [r6, #4]
 8003900:	89a3      	ldrh	r3, [r4, #12]
 8003902:	0718      	lsls	r0, r3, #28
 8003904:	d55e      	bpl.n	80039c4 <_vfiprintf_r+0xe4>
 8003906:	6923      	ldr	r3, [r4, #16]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d05b      	beq.n	80039c4 <_vfiprintf_r+0xe4>
 800390c:	2300      	movs	r3, #0
 800390e:	9309      	str	r3, [sp, #36]	; 0x24
 8003910:	2320      	movs	r3, #32
 8003912:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003916:	2330      	movs	r3, #48	; 0x30
 8003918:	f04f 0b01 	mov.w	fp, #1
 800391c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003920:	9503      	str	r5, [sp, #12]
 8003922:	46b8      	mov	r8, r7
 8003924:	4645      	mov	r5, r8
 8003926:	f815 3b01 	ldrb.w	r3, [r5], #1
 800392a:	b10b      	cbz	r3, 8003930 <_vfiprintf_r+0x50>
 800392c:	2b25      	cmp	r3, #37	; 0x25
 800392e:	d154      	bne.n	80039da <_vfiprintf_r+0xfa>
 8003930:	ebb8 0a07 	subs.w	sl, r8, r7
 8003934:	d00b      	beq.n	800394e <_vfiprintf_r+0x6e>
 8003936:	4653      	mov	r3, sl
 8003938:	463a      	mov	r2, r7
 800393a:	4621      	mov	r1, r4
 800393c:	4630      	mov	r0, r6
 800393e:	f7ff ffbc 	bl	80038ba <__sfputs_r>
 8003942:	3001      	adds	r0, #1
 8003944:	f000 80c2 	beq.w	8003acc <_vfiprintf_r+0x1ec>
 8003948:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800394a:	4453      	add	r3, sl
 800394c:	9309      	str	r3, [sp, #36]	; 0x24
 800394e:	f898 3000 	ldrb.w	r3, [r8]
 8003952:	2b00      	cmp	r3, #0
 8003954:	f000 80ba 	beq.w	8003acc <_vfiprintf_r+0x1ec>
 8003958:	2300      	movs	r3, #0
 800395a:	f04f 32ff 	mov.w	r2, #4294967295
 800395e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003962:	9304      	str	r3, [sp, #16]
 8003964:	9307      	str	r3, [sp, #28]
 8003966:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800396a:	931a      	str	r3, [sp, #104]	; 0x68
 800396c:	46a8      	mov	r8, r5
 800396e:	2205      	movs	r2, #5
 8003970:	f818 1b01 	ldrb.w	r1, [r8], #1
 8003974:	485e      	ldr	r0, [pc, #376]	; (8003af0 <_vfiprintf_r+0x210>)
 8003976:	f000 fb3d 	bl	8003ff4 <memchr>
 800397a:	9b04      	ldr	r3, [sp, #16]
 800397c:	bb78      	cbnz	r0, 80039de <_vfiprintf_r+0xfe>
 800397e:	06d9      	lsls	r1, r3, #27
 8003980:	bf44      	itt	mi
 8003982:	2220      	movmi	r2, #32
 8003984:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003988:	071a      	lsls	r2, r3, #28
 800398a:	bf44      	itt	mi
 800398c:	222b      	movmi	r2, #43	; 0x2b
 800398e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003992:	782a      	ldrb	r2, [r5, #0]
 8003994:	2a2a      	cmp	r2, #42	; 0x2a
 8003996:	d02a      	beq.n	80039ee <_vfiprintf_r+0x10e>
 8003998:	46a8      	mov	r8, r5
 800399a:	2000      	movs	r0, #0
 800399c:	250a      	movs	r5, #10
 800399e:	9a07      	ldr	r2, [sp, #28]
 80039a0:	4641      	mov	r1, r8
 80039a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80039a6:	3b30      	subs	r3, #48	; 0x30
 80039a8:	2b09      	cmp	r3, #9
 80039aa:	d969      	bls.n	8003a80 <_vfiprintf_r+0x1a0>
 80039ac:	b360      	cbz	r0, 8003a08 <_vfiprintf_r+0x128>
 80039ae:	e024      	b.n	80039fa <_vfiprintf_r+0x11a>
 80039b0:	4b50      	ldr	r3, [pc, #320]	; (8003af4 <_vfiprintf_r+0x214>)
 80039b2:	429c      	cmp	r4, r3
 80039b4:	d101      	bne.n	80039ba <_vfiprintf_r+0xda>
 80039b6:	68b4      	ldr	r4, [r6, #8]
 80039b8:	e7a2      	b.n	8003900 <_vfiprintf_r+0x20>
 80039ba:	4b4f      	ldr	r3, [pc, #316]	; (8003af8 <_vfiprintf_r+0x218>)
 80039bc:	429c      	cmp	r4, r3
 80039be:	bf08      	it	eq
 80039c0:	68f4      	ldreq	r4, [r6, #12]
 80039c2:	e79d      	b.n	8003900 <_vfiprintf_r+0x20>
 80039c4:	4621      	mov	r1, r4
 80039c6:	4630      	mov	r0, r6
 80039c8:	f7ff fc52 	bl	8003270 <__swsetup_r>
 80039cc:	2800      	cmp	r0, #0
 80039ce:	d09d      	beq.n	800390c <_vfiprintf_r+0x2c>
 80039d0:	f04f 30ff 	mov.w	r0, #4294967295
 80039d4:	b01d      	add	sp, #116	; 0x74
 80039d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039da:	46a8      	mov	r8, r5
 80039dc:	e7a2      	b.n	8003924 <_vfiprintf_r+0x44>
 80039de:	4a44      	ldr	r2, [pc, #272]	; (8003af0 <_vfiprintf_r+0x210>)
 80039e0:	4645      	mov	r5, r8
 80039e2:	1a80      	subs	r0, r0, r2
 80039e4:	fa0b f000 	lsl.w	r0, fp, r0
 80039e8:	4318      	orrs	r0, r3
 80039ea:	9004      	str	r0, [sp, #16]
 80039ec:	e7be      	b.n	800396c <_vfiprintf_r+0x8c>
 80039ee:	9a03      	ldr	r2, [sp, #12]
 80039f0:	1d11      	adds	r1, r2, #4
 80039f2:	6812      	ldr	r2, [r2, #0]
 80039f4:	9103      	str	r1, [sp, #12]
 80039f6:	2a00      	cmp	r2, #0
 80039f8:	db01      	blt.n	80039fe <_vfiprintf_r+0x11e>
 80039fa:	9207      	str	r2, [sp, #28]
 80039fc:	e004      	b.n	8003a08 <_vfiprintf_r+0x128>
 80039fe:	4252      	negs	r2, r2
 8003a00:	f043 0302 	orr.w	r3, r3, #2
 8003a04:	9207      	str	r2, [sp, #28]
 8003a06:	9304      	str	r3, [sp, #16]
 8003a08:	f898 3000 	ldrb.w	r3, [r8]
 8003a0c:	2b2e      	cmp	r3, #46	; 0x2e
 8003a0e:	d10e      	bne.n	8003a2e <_vfiprintf_r+0x14e>
 8003a10:	f898 3001 	ldrb.w	r3, [r8, #1]
 8003a14:	2b2a      	cmp	r3, #42	; 0x2a
 8003a16:	d138      	bne.n	8003a8a <_vfiprintf_r+0x1aa>
 8003a18:	9b03      	ldr	r3, [sp, #12]
 8003a1a:	f108 0802 	add.w	r8, r8, #2
 8003a1e:	1d1a      	adds	r2, r3, #4
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	9203      	str	r2, [sp, #12]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	bfb8      	it	lt
 8003a28:	f04f 33ff 	movlt.w	r3, #4294967295
 8003a2c:	9305      	str	r3, [sp, #20]
 8003a2e:	4d33      	ldr	r5, [pc, #204]	; (8003afc <_vfiprintf_r+0x21c>)
 8003a30:	2203      	movs	r2, #3
 8003a32:	f898 1000 	ldrb.w	r1, [r8]
 8003a36:	4628      	mov	r0, r5
 8003a38:	f000 fadc 	bl	8003ff4 <memchr>
 8003a3c:	b140      	cbz	r0, 8003a50 <_vfiprintf_r+0x170>
 8003a3e:	2340      	movs	r3, #64	; 0x40
 8003a40:	1b40      	subs	r0, r0, r5
 8003a42:	fa03 f000 	lsl.w	r0, r3, r0
 8003a46:	9b04      	ldr	r3, [sp, #16]
 8003a48:	f108 0801 	add.w	r8, r8, #1
 8003a4c:	4303      	orrs	r3, r0
 8003a4e:	9304      	str	r3, [sp, #16]
 8003a50:	f898 1000 	ldrb.w	r1, [r8]
 8003a54:	2206      	movs	r2, #6
 8003a56:	482a      	ldr	r0, [pc, #168]	; (8003b00 <_vfiprintf_r+0x220>)
 8003a58:	f108 0701 	add.w	r7, r8, #1
 8003a5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003a60:	f000 fac8 	bl	8003ff4 <memchr>
 8003a64:	2800      	cmp	r0, #0
 8003a66:	d037      	beq.n	8003ad8 <_vfiprintf_r+0x1f8>
 8003a68:	4b26      	ldr	r3, [pc, #152]	; (8003b04 <_vfiprintf_r+0x224>)
 8003a6a:	bb1b      	cbnz	r3, 8003ab4 <_vfiprintf_r+0x1d4>
 8003a6c:	9b03      	ldr	r3, [sp, #12]
 8003a6e:	3307      	adds	r3, #7
 8003a70:	f023 0307 	bic.w	r3, r3, #7
 8003a74:	3308      	adds	r3, #8
 8003a76:	9303      	str	r3, [sp, #12]
 8003a78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003a7a:	444b      	add	r3, r9
 8003a7c:	9309      	str	r3, [sp, #36]	; 0x24
 8003a7e:	e750      	b.n	8003922 <_vfiprintf_r+0x42>
 8003a80:	fb05 3202 	mla	r2, r5, r2, r3
 8003a84:	2001      	movs	r0, #1
 8003a86:	4688      	mov	r8, r1
 8003a88:	e78a      	b.n	80039a0 <_vfiprintf_r+0xc0>
 8003a8a:	2300      	movs	r3, #0
 8003a8c:	250a      	movs	r5, #10
 8003a8e:	4619      	mov	r1, r3
 8003a90:	f108 0801 	add.w	r8, r8, #1
 8003a94:	9305      	str	r3, [sp, #20]
 8003a96:	4640      	mov	r0, r8
 8003a98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003a9c:	3a30      	subs	r2, #48	; 0x30
 8003a9e:	2a09      	cmp	r2, #9
 8003aa0:	d903      	bls.n	8003aaa <_vfiprintf_r+0x1ca>
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d0c3      	beq.n	8003a2e <_vfiprintf_r+0x14e>
 8003aa6:	9105      	str	r1, [sp, #20]
 8003aa8:	e7c1      	b.n	8003a2e <_vfiprintf_r+0x14e>
 8003aaa:	fb05 2101 	mla	r1, r5, r1, r2
 8003aae:	2301      	movs	r3, #1
 8003ab0:	4680      	mov	r8, r0
 8003ab2:	e7f0      	b.n	8003a96 <_vfiprintf_r+0x1b6>
 8003ab4:	ab03      	add	r3, sp, #12
 8003ab6:	9300      	str	r3, [sp, #0]
 8003ab8:	4622      	mov	r2, r4
 8003aba:	4b13      	ldr	r3, [pc, #76]	; (8003b08 <_vfiprintf_r+0x228>)
 8003abc:	a904      	add	r1, sp, #16
 8003abe:	4630      	mov	r0, r6
 8003ac0:	f3af 8000 	nop.w
 8003ac4:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003ac8:	4681      	mov	r9, r0
 8003aca:	d1d5      	bne.n	8003a78 <_vfiprintf_r+0x198>
 8003acc:	89a3      	ldrh	r3, [r4, #12]
 8003ace:	065b      	lsls	r3, r3, #25
 8003ad0:	f53f af7e 	bmi.w	80039d0 <_vfiprintf_r+0xf0>
 8003ad4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ad6:	e77d      	b.n	80039d4 <_vfiprintf_r+0xf4>
 8003ad8:	ab03      	add	r3, sp, #12
 8003ada:	9300      	str	r3, [sp, #0]
 8003adc:	4622      	mov	r2, r4
 8003ade:	4b0a      	ldr	r3, [pc, #40]	; (8003b08 <_vfiprintf_r+0x228>)
 8003ae0:	a904      	add	r1, sp, #16
 8003ae2:	4630      	mov	r0, r6
 8003ae4:	f000 f888 	bl	8003bf8 <_printf_i>
 8003ae8:	e7ec      	b.n	8003ac4 <_vfiprintf_r+0x1e4>
 8003aea:	bf00      	nop
 8003aec:	08004394 	.word	0x08004394
 8003af0:	080043de 	.word	0x080043de
 8003af4:	080043b4 	.word	0x080043b4
 8003af8:	08004374 	.word	0x08004374
 8003afc:	080043e4 	.word	0x080043e4
 8003b00:	080043e8 	.word	0x080043e8
 8003b04:	00000000 	.word	0x00000000
 8003b08:	080038bb 	.word	0x080038bb

08003b0c <_printf_common>:
 8003b0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003b10:	4691      	mov	r9, r2
 8003b12:	461f      	mov	r7, r3
 8003b14:	688a      	ldr	r2, [r1, #8]
 8003b16:	690b      	ldr	r3, [r1, #16]
 8003b18:	4606      	mov	r6, r0
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	bfb8      	it	lt
 8003b1e:	4613      	movlt	r3, r2
 8003b20:	f8c9 3000 	str.w	r3, [r9]
 8003b24:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003b28:	460c      	mov	r4, r1
 8003b2a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003b2e:	b112      	cbz	r2, 8003b36 <_printf_common+0x2a>
 8003b30:	3301      	adds	r3, #1
 8003b32:	f8c9 3000 	str.w	r3, [r9]
 8003b36:	6823      	ldr	r3, [r4, #0]
 8003b38:	0699      	lsls	r1, r3, #26
 8003b3a:	bf42      	ittt	mi
 8003b3c:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003b40:	3302      	addmi	r3, #2
 8003b42:	f8c9 3000 	strmi.w	r3, [r9]
 8003b46:	6825      	ldr	r5, [r4, #0]
 8003b48:	f015 0506 	ands.w	r5, r5, #6
 8003b4c:	d107      	bne.n	8003b5e <_printf_common+0x52>
 8003b4e:	f104 0a19 	add.w	sl, r4, #25
 8003b52:	68e3      	ldr	r3, [r4, #12]
 8003b54:	f8d9 2000 	ldr.w	r2, [r9]
 8003b58:	1a9b      	subs	r3, r3, r2
 8003b5a:	42ab      	cmp	r3, r5
 8003b5c:	dc29      	bgt.n	8003bb2 <_printf_common+0xa6>
 8003b5e:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003b62:	6822      	ldr	r2, [r4, #0]
 8003b64:	3300      	adds	r3, #0
 8003b66:	bf18      	it	ne
 8003b68:	2301      	movne	r3, #1
 8003b6a:	0692      	lsls	r2, r2, #26
 8003b6c:	d42e      	bmi.n	8003bcc <_printf_common+0xc0>
 8003b6e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003b72:	4639      	mov	r1, r7
 8003b74:	4630      	mov	r0, r6
 8003b76:	47c0      	blx	r8
 8003b78:	3001      	adds	r0, #1
 8003b7a:	d021      	beq.n	8003bc0 <_printf_common+0xb4>
 8003b7c:	6823      	ldr	r3, [r4, #0]
 8003b7e:	68e5      	ldr	r5, [r4, #12]
 8003b80:	f003 0306 	and.w	r3, r3, #6
 8003b84:	2b04      	cmp	r3, #4
 8003b86:	bf18      	it	ne
 8003b88:	2500      	movne	r5, #0
 8003b8a:	f8d9 2000 	ldr.w	r2, [r9]
 8003b8e:	f04f 0900 	mov.w	r9, #0
 8003b92:	bf08      	it	eq
 8003b94:	1aad      	subeq	r5, r5, r2
 8003b96:	68a3      	ldr	r3, [r4, #8]
 8003b98:	6922      	ldr	r2, [r4, #16]
 8003b9a:	bf08      	it	eq
 8003b9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	bfc4      	itt	gt
 8003ba4:	1a9b      	subgt	r3, r3, r2
 8003ba6:	18ed      	addgt	r5, r5, r3
 8003ba8:	341a      	adds	r4, #26
 8003baa:	454d      	cmp	r5, r9
 8003bac:	d11a      	bne.n	8003be4 <_printf_common+0xd8>
 8003bae:	2000      	movs	r0, #0
 8003bb0:	e008      	b.n	8003bc4 <_printf_common+0xb8>
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	4652      	mov	r2, sl
 8003bb6:	4639      	mov	r1, r7
 8003bb8:	4630      	mov	r0, r6
 8003bba:	47c0      	blx	r8
 8003bbc:	3001      	adds	r0, #1
 8003bbe:	d103      	bne.n	8003bc8 <_printf_common+0xbc>
 8003bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8003bc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003bc8:	3501      	adds	r5, #1
 8003bca:	e7c2      	b.n	8003b52 <_printf_common+0x46>
 8003bcc:	2030      	movs	r0, #48	; 0x30
 8003bce:	18e1      	adds	r1, r4, r3
 8003bd0:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003bd4:	1c5a      	adds	r2, r3, #1
 8003bd6:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003bda:	4422      	add	r2, r4
 8003bdc:	3302      	adds	r3, #2
 8003bde:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003be2:	e7c4      	b.n	8003b6e <_printf_common+0x62>
 8003be4:	2301      	movs	r3, #1
 8003be6:	4622      	mov	r2, r4
 8003be8:	4639      	mov	r1, r7
 8003bea:	4630      	mov	r0, r6
 8003bec:	47c0      	blx	r8
 8003bee:	3001      	adds	r0, #1
 8003bf0:	d0e6      	beq.n	8003bc0 <_printf_common+0xb4>
 8003bf2:	f109 0901 	add.w	r9, r9, #1
 8003bf6:	e7d8      	b.n	8003baa <_printf_common+0x9e>

08003bf8 <_printf_i>:
 8003bf8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003bfc:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8003c00:	460c      	mov	r4, r1
 8003c02:	7e09      	ldrb	r1, [r1, #24]
 8003c04:	b085      	sub	sp, #20
 8003c06:	296e      	cmp	r1, #110	; 0x6e
 8003c08:	4617      	mov	r7, r2
 8003c0a:	4606      	mov	r6, r0
 8003c0c:	4698      	mov	r8, r3
 8003c0e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003c10:	f000 80b3 	beq.w	8003d7a <_printf_i+0x182>
 8003c14:	d822      	bhi.n	8003c5c <_printf_i+0x64>
 8003c16:	2963      	cmp	r1, #99	; 0x63
 8003c18:	d036      	beq.n	8003c88 <_printf_i+0x90>
 8003c1a:	d80a      	bhi.n	8003c32 <_printf_i+0x3a>
 8003c1c:	2900      	cmp	r1, #0
 8003c1e:	f000 80b9 	beq.w	8003d94 <_printf_i+0x19c>
 8003c22:	2958      	cmp	r1, #88	; 0x58
 8003c24:	f000 8083 	beq.w	8003d2e <_printf_i+0x136>
 8003c28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c2c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8003c30:	e032      	b.n	8003c98 <_printf_i+0xa0>
 8003c32:	2964      	cmp	r1, #100	; 0x64
 8003c34:	d001      	beq.n	8003c3a <_printf_i+0x42>
 8003c36:	2969      	cmp	r1, #105	; 0x69
 8003c38:	d1f6      	bne.n	8003c28 <_printf_i+0x30>
 8003c3a:	6820      	ldr	r0, [r4, #0]
 8003c3c:	6813      	ldr	r3, [r2, #0]
 8003c3e:	0605      	lsls	r5, r0, #24
 8003c40:	f103 0104 	add.w	r1, r3, #4
 8003c44:	d52a      	bpl.n	8003c9c <_printf_i+0xa4>
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	6011      	str	r1, [r2, #0]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	da03      	bge.n	8003c56 <_printf_i+0x5e>
 8003c4e:	222d      	movs	r2, #45	; 0x2d
 8003c50:	425b      	negs	r3, r3
 8003c52:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8003c56:	486f      	ldr	r0, [pc, #444]	; (8003e14 <_printf_i+0x21c>)
 8003c58:	220a      	movs	r2, #10
 8003c5a:	e039      	b.n	8003cd0 <_printf_i+0xd8>
 8003c5c:	2973      	cmp	r1, #115	; 0x73
 8003c5e:	f000 809d 	beq.w	8003d9c <_printf_i+0x1a4>
 8003c62:	d808      	bhi.n	8003c76 <_printf_i+0x7e>
 8003c64:	296f      	cmp	r1, #111	; 0x6f
 8003c66:	d020      	beq.n	8003caa <_printf_i+0xb2>
 8003c68:	2970      	cmp	r1, #112	; 0x70
 8003c6a:	d1dd      	bne.n	8003c28 <_printf_i+0x30>
 8003c6c:	6823      	ldr	r3, [r4, #0]
 8003c6e:	f043 0320 	orr.w	r3, r3, #32
 8003c72:	6023      	str	r3, [r4, #0]
 8003c74:	e003      	b.n	8003c7e <_printf_i+0x86>
 8003c76:	2975      	cmp	r1, #117	; 0x75
 8003c78:	d017      	beq.n	8003caa <_printf_i+0xb2>
 8003c7a:	2978      	cmp	r1, #120	; 0x78
 8003c7c:	d1d4      	bne.n	8003c28 <_printf_i+0x30>
 8003c7e:	2378      	movs	r3, #120	; 0x78
 8003c80:	4865      	ldr	r0, [pc, #404]	; (8003e18 <_printf_i+0x220>)
 8003c82:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003c86:	e055      	b.n	8003d34 <_printf_i+0x13c>
 8003c88:	6813      	ldr	r3, [r2, #0]
 8003c8a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003c8e:	1d19      	adds	r1, r3, #4
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	6011      	str	r1, [r2, #0]
 8003c94:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003c98:	2301      	movs	r3, #1
 8003c9a:	e08c      	b.n	8003db6 <_printf_i+0x1be>
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003ca2:	6011      	str	r1, [r2, #0]
 8003ca4:	bf18      	it	ne
 8003ca6:	b21b      	sxthne	r3, r3
 8003ca8:	e7cf      	b.n	8003c4a <_printf_i+0x52>
 8003caa:	6813      	ldr	r3, [r2, #0]
 8003cac:	6825      	ldr	r5, [r4, #0]
 8003cae:	1d18      	adds	r0, r3, #4
 8003cb0:	6010      	str	r0, [r2, #0]
 8003cb2:	0628      	lsls	r0, r5, #24
 8003cb4:	d501      	bpl.n	8003cba <_printf_i+0xc2>
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	e002      	b.n	8003cc0 <_printf_i+0xc8>
 8003cba:	0668      	lsls	r0, r5, #25
 8003cbc:	d5fb      	bpl.n	8003cb6 <_printf_i+0xbe>
 8003cbe:	881b      	ldrh	r3, [r3, #0]
 8003cc0:	296f      	cmp	r1, #111	; 0x6f
 8003cc2:	bf14      	ite	ne
 8003cc4:	220a      	movne	r2, #10
 8003cc6:	2208      	moveq	r2, #8
 8003cc8:	4852      	ldr	r0, [pc, #328]	; (8003e14 <_printf_i+0x21c>)
 8003cca:	2100      	movs	r1, #0
 8003ccc:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003cd0:	6865      	ldr	r5, [r4, #4]
 8003cd2:	2d00      	cmp	r5, #0
 8003cd4:	60a5      	str	r5, [r4, #8]
 8003cd6:	f2c0 8095 	blt.w	8003e04 <_printf_i+0x20c>
 8003cda:	6821      	ldr	r1, [r4, #0]
 8003cdc:	f021 0104 	bic.w	r1, r1, #4
 8003ce0:	6021      	str	r1, [r4, #0]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d13d      	bne.n	8003d62 <_printf_i+0x16a>
 8003ce6:	2d00      	cmp	r5, #0
 8003ce8:	f040 808e 	bne.w	8003e08 <_printf_i+0x210>
 8003cec:	4665      	mov	r5, ip
 8003cee:	2a08      	cmp	r2, #8
 8003cf0:	d10b      	bne.n	8003d0a <_printf_i+0x112>
 8003cf2:	6823      	ldr	r3, [r4, #0]
 8003cf4:	07db      	lsls	r3, r3, #31
 8003cf6:	d508      	bpl.n	8003d0a <_printf_i+0x112>
 8003cf8:	6923      	ldr	r3, [r4, #16]
 8003cfa:	6862      	ldr	r2, [r4, #4]
 8003cfc:	429a      	cmp	r2, r3
 8003cfe:	bfde      	ittt	le
 8003d00:	2330      	movle	r3, #48	; 0x30
 8003d02:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003d06:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003d0a:	ebac 0305 	sub.w	r3, ip, r5
 8003d0e:	6123      	str	r3, [r4, #16]
 8003d10:	f8cd 8000 	str.w	r8, [sp]
 8003d14:	463b      	mov	r3, r7
 8003d16:	aa03      	add	r2, sp, #12
 8003d18:	4621      	mov	r1, r4
 8003d1a:	4630      	mov	r0, r6
 8003d1c:	f7ff fef6 	bl	8003b0c <_printf_common>
 8003d20:	3001      	adds	r0, #1
 8003d22:	d14d      	bne.n	8003dc0 <_printf_i+0x1c8>
 8003d24:	f04f 30ff 	mov.w	r0, #4294967295
 8003d28:	b005      	add	sp, #20
 8003d2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003d2e:	4839      	ldr	r0, [pc, #228]	; (8003e14 <_printf_i+0x21c>)
 8003d30:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003d34:	6813      	ldr	r3, [r2, #0]
 8003d36:	6821      	ldr	r1, [r4, #0]
 8003d38:	1d1d      	adds	r5, r3, #4
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	6015      	str	r5, [r2, #0]
 8003d3e:	060a      	lsls	r2, r1, #24
 8003d40:	d50b      	bpl.n	8003d5a <_printf_i+0x162>
 8003d42:	07ca      	lsls	r2, r1, #31
 8003d44:	bf44      	itt	mi
 8003d46:	f041 0120 	orrmi.w	r1, r1, #32
 8003d4a:	6021      	strmi	r1, [r4, #0]
 8003d4c:	b91b      	cbnz	r3, 8003d56 <_printf_i+0x15e>
 8003d4e:	6822      	ldr	r2, [r4, #0]
 8003d50:	f022 0220 	bic.w	r2, r2, #32
 8003d54:	6022      	str	r2, [r4, #0]
 8003d56:	2210      	movs	r2, #16
 8003d58:	e7b7      	b.n	8003cca <_printf_i+0xd2>
 8003d5a:	064d      	lsls	r5, r1, #25
 8003d5c:	bf48      	it	mi
 8003d5e:	b29b      	uxthmi	r3, r3
 8003d60:	e7ef      	b.n	8003d42 <_printf_i+0x14a>
 8003d62:	4665      	mov	r5, ip
 8003d64:	fbb3 f1f2 	udiv	r1, r3, r2
 8003d68:	fb02 3311 	mls	r3, r2, r1, r3
 8003d6c:	5cc3      	ldrb	r3, [r0, r3]
 8003d6e:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8003d72:	460b      	mov	r3, r1
 8003d74:	2900      	cmp	r1, #0
 8003d76:	d1f5      	bne.n	8003d64 <_printf_i+0x16c>
 8003d78:	e7b9      	b.n	8003cee <_printf_i+0xf6>
 8003d7a:	6813      	ldr	r3, [r2, #0]
 8003d7c:	6825      	ldr	r5, [r4, #0]
 8003d7e:	1d18      	adds	r0, r3, #4
 8003d80:	6961      	ldr	r1, [r4, #20]
 8003d82:	6010      	str	r0, [r2, #0]
 8003d84:	0628      	lsls	r0, r5, #24
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	d501      	bpl.n	8003d8e <_printf_i+0x196>
 8003d8a:	6019      	str	r1, [r3, #0]
 8003d8c:	e002      	b.n	8003d94 <_printf_i+0x19c>
 8003d8e:	066a      	lsls	r2, r5, #25
 8003d90:	d5fb      	bpl.n	8003d8a <_printf_i+0x192>
 8003d92:	8019      	strh	r1, [r3, #0]
 8003d94:	2300      	movs	r3, #0
 8003d96:	4665      	mov	r5, ip
 8003d98:	6123      	str	r3, [r4, #16]
 8003d9a:	e7b9      	b.n	8003d10 <_printf_i+0x118>
 8003d9c:	6813      	ldr	r3, [r2, #0]
 8003d9e:	1d19      	adds	r1, r3, #4
 8003da0:	6011      	str	r1, [r2, #0]
 8003da2:	681d      	ldr	r5, [r3, #0]
 8003da4:	6862      	ldr	r2, [r4, #4]
 8003da6:	2100      	movs	r1, #0
 8003da8:	4628      	mov	r0, r5
 8003daa:	f000 f923 	bl	8003ff4 <memchr>
 8003dae:	b108      	cbz	r0, 8003db4 <_printf_i+0x1bc>
 8003db0:	1b40      	subs	r0, r0, r5
 8003db2:	6060      	str	r0, [r4, #4]
 8003db4:	6863      	ldr	r3, [r4, #4]
 8003db6:	6123      	str	r3, [r4, #16]
 8003db8:	2300      	movs	r3, #0
 8003dba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003dbe:	e7a7      	b.n	8003d10 <_printf_i+0x118>
 8003dc0:	6923      	ldr	r3, [r4, #16]
 8003dc2:	462a      	mov	r2, r5
 8003dc4:	4639      	mov	r1, r7
 8003dc6:	4630      	mov	r0, r6
 8003dc8:	47c0      	blx	r8
 8003dca:	3001      	adds	r0, #1
 8003dcc:	d0aa      	beq.n	8003d24 <_printf_i+0x12c>
 8003dce:	6823      	ldr	r3, [r4, #0]
 8003dd0:	079b      	lsls	r3, r3, #30
 8003dd2:	d413      	bmi.n	8003dfc <_printf_i+0x204>
 8003dd4:	68e0      	ldr	r0, [r4, #12]
 8003dd6:	9b03      	ldr	r3, [sp, #12]
 8003dd8:	4298      	cmp	r0, r3
 8003dda:	bfb8      	it	lt
 8003ddc:	4618      	movlt	r0, r3
 8003dde:	e7a3      	b.n	8003d28 <_printf_i+0x130>
 8003de0:	2301      	movs	r3, #1
 8003de2:	464a      	mov	r2, r9
 8003de4:	4639      	mov	r1, r7
 8003de6:	4630      	mov	r0, r6
 8003de8:	47c0      	blx	r8
 8003dea:	3001      	adds	r0, #1
 8003dec:	d09a      	beq.n	8003d24 <_printf_i+0x12c>
 8003dee:	3501      	adds	r5, #1
 8003df0:	68e3      	ldr	r3, [r4, #12]
 8003df2:	9a03      	ldr	r2, [sp, #12]
 8003df4:	1a9b      	subs	r3, r3, r2
 8003df6:	42ab      	cmp	r3, r5
 8003df8:	dcf2      	bgt.n	8003de0 <_printf_i+0x1e8>
 8003dfa:	e7eb      	b.n	8003dd4 <_printf_i+0x1dc>
 8003dfc:	2500      	movs	r5, #0
 8003dfe:	f104 0919 	add.w	r9, r4, #25
 8003e02:	e7f5      	b.n	8003df0 <_printf_i+0x1f8>
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d1ac      	bne.n	8003d62 <_printf_i+0x16a>
 8003e08:	7803      	ldrb	r3, [r0, #0]
 8003e0a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003e0e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003e12:	e76c      	b.n	8003cee <_printf_i+0xf6>
 8003e14:	080043ef 	.word	0x080043ef
 8003e18:	08004400 	.word	0x08004400

08003e1c <_putc_r>:
 8003e1c:	b570      	push	{r4, r5, r6, lr}
 8003e1e:	460d      	mov	r5, r1
 8003e20:	4614      	mov	r4, r2
 8003e22:	4606      	mov	r6, r0
 8003e24:	b118      	cbz	r0, 8003e2e <_putc_r+0x12>
 8003e26:	6983      	ldr	r3, [r0, #24]
 8003e28:	b90b      	cbnz	r3, 8003e2e <_putc_r+0x12>
 8003e2a:	f7ff fb7f 	bl	800352c <__sinit>
 8003e2e:	4b13      	ldr	r3, [pc, #76]	; (8003e7c <_putc_r+0x60>)
 8003e30:	429c      	cmp	r4, r3
 8003e32:	d112      	bne.n	8003e5a <_putc_r+0x3e>
 8003e34:	6874      	ldr	r4, [r6, #4]
 8003e36:	68a3      	ldr	r3, [r4, #8]
 8003e38:	3b01      	subs	r3, #1
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	60a3      	str	r3, [r4, #8]
 8003e3e:	da16      	bge.n	8003e6e <_putc_r+0x52>
 8003e40:	69a2      	ldr	r2, [r4, #24]
 8003e42:	4293      	cmp	r3, r2
 8003e44:	db02      	blt.n	8003e4c <_putc_r+0x30>
 8003e46:	b2eb      	uxtb	r3, r5
 8003e48:	2b0a      	cmp	r3, #10
 8003e4a:	d110      	bne.n	8003e6e <_putc_r+0x52>
 8003e4c:	4622      	mov	r2, r4
 8003e4e:	4629      	mov	r1, r5
 8003e50:	4630      	mov	r0, r6
 8003e52:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8003e56:	f7ff b9b9 	b.w	80031cc <__swbuf_r>
 8003e5a:	4b09      	ldr	r3, [pc, #36]	; (8003e80 <_putc_r+0x64>)
 8003e5c:	429c      	cmp	r4, r3
 8003e5e:	d101      	bne.n	8003e64 <_putc_r+0x48>
 8003e60:	68b4      	ldr	r4, [r6, #8]
 8003e62:	e7e8      	b.n	8003e36 <_putc_r+0x1a>
 8003e64:	4b07      	ldr	r3, [pc, #28]	; (8003e84 <_putc_r+0x68>)
 8003e66:	429c      	cmp	r4, r3
 8003e68:	bf08      	it	eq
 8003e6a:	68f4      	ldreq	r4, [r6, #12]
 8003e6c:	e7e3      	b.n	8003e36 <_putc_r+0x1a>
 8003e6e:	6823      	ldr	r3, [r4, #0]
 8003e70:	b2e8      	uxtb	r0, r5
 8003e72:	1c5a      	adds	r2, r3, #1
 8003e74:	6022      	str	r2, [r4, #0]
 8003e76:	701d      	strb	r5, [r3, #0]
 8003e78:	bd70      	pop	{r4, r5, r6, pc}
 8003e7a:	bf00      	nop
 8003e7c:	08004394 	.word	0x08004394
 8003e80:	080043b4 	.word	0x080043b4
 8003e84:	08004374 	.word	0x08004374

08003e88 <_sbrk_r>:
 8003e88:	b538      	push	{r3, r4, r5, lr}
 8003e8a:	2300      	movs	r3, #0
 8003e8c:	4c05      	ldr	r4, [pc, #20]	; (8003ea4 <_sbrk_r+0x1c>)
 8003e8e:	4605      	mov	r5, r0
 8003e90:	4608      	mov	r0, r1
 8003e92:	6023      	str	r3, [r4, #0]
 8003e94:	f7fc fe70 	bl	8000b78 <_sbrk>
 8003e98:	1c43      	adds	r3, r0, #1
 8003e9a:	d102      	bne.n	8003ea2 <_sbrk_r+0x1a>
 8003e9c:	6823      	ldr	r3, [r4, #0]
 8003e9e:	b103      	cbz	r3, 8003ea2 <_sbrk_r+0x1a>
 8003ea0:	602b      	str	r3, [r5, #0]
 8003ea2:	bd38      	pop	{r3, r4, r5, pc}
 8003ea4:	20000bc8 	.word	0x20000bc8

08003ea8 <__sread>:
 8003ea8:	b510      	push	{r4, lr}
 8003eaa:	460c      	mov	r4, r1
 8003eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003eb0:	f000 f8b0 	bl	8004014 <_read_r>
 8003eb4:	2800      	cmp	r0, #0
 8003eb6:	bfab      	itete	ge
 8003eb8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003eba:	89a3      	ldrhlt	r3, [r4, #12]
 8003ebc:	181b      	addge	r3, r3, r0
 8003ebe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003ec2:	bfac      	ite	ge
 8003ec4:	6563      	strge	r3, [r4, #84]	; 0x54
 8003ec6:	81a3      	strhlt	r3, [r4, #12]
 8003ec8:	bd10      	pop	{r4, pc}

08003eca <__swrite>:
 8003eca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ece:	461f      	mov	r7, r3
 8003ed0:	898b      	ldrh	r3, [r1, #12]
 8003ed2:	4605      	mov	r5, r0
 8003ed4:	05db      	lsls	r3, r3, #23
 8003ed6:	460c      	mov	r4, r1
 8003ed8:	4616      	mov	r6, r2
 8003eda:	d505      	bpl.n	8003ee8 <__swrite+0x1e>
 8003edc:	2302      	movs	r3, #2
 8003ede:	2200      	movs	r2, #0
 8003ee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003ee4:	f000 f874 	bl	8003fd0 <_lseek_r>
 8003ee8:	89a3      	ldrh	r3, [r4, #12]
 8003eea:	4632      	mov	r2, r6
 8003eec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003ef0:	81a3      	strh	r3, [r4, #12]
 8003ef2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003ef6:	463b      	mov	r3, r7
 8003ef8:	4628      	mov	r0, r5
 8003efa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003efe:	f000 b823 	b.w	8003f48 <_write_r>

08003f02 <__sseek>:
 8003f02:	b510      	push	{r4, lr}
 8003f04:	460c      	mov	r4, r1
 8003f06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f0a:	f000 f861 	bl	8003fd0 <_lseek_r>
 8003f0e:	1c43      	adds	r3, r0, #1
 8003f10:	89a3      	ldrh	r3, [r4, #12]
 8003f12:	bf15      	itete	ne
 8003f14:	6560      	strne	r0, [r4, #84]	; 0x54
 8003f16:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003f1a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003f1e:	81a3      	strheq	r3, [r4, #12]
 8003f20:	bf18      	it	ne
 8003f22:	81a3      	strhne	r3, [r4, #12]
 8003f24:	bd10      	pop	{r4, pc}

08003f26 <__sclose>:
 8003f26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003f2a:	f000 b81f 	b.w	8003f6c <_close_r>

08003f2e <__ascii_wctomb>:
 8003f2e:	b149      	cbz	r1, 8003f44 <__ascii_wctomb+0x16>
 8003f30:	2aff      	cmp	r2, #255	; 0xff
 8003f32:	bf8b      	itete	hi
 8003f34:	238a      	movhi	r3, #138	; 0x8a
 8003f36:	700a      	strbls	r2, [r1, #0]
 8003f38:	6003      	strhi	r3, [r0, #0]
 8003f3a:	2001      	movls	r0, #1
 8003f3c:	bf88      	it	hi
 8003f3e:	f04f 30ff 	movhi.w	r0, #4294967295
 8003f42:	4770      	bx	lr
 8003f44:	4608      	mov	r0, r1
 8003f46:	4770      	bx	lr

08003f48 <_write_r>:
 8003f48:	b538      	push	{r3, r4, r5, lr}
 8003f4a:	4605      	mov	r5, r0
 8003f4c:	4608      	mov	r0, r1
 8003f4e:	4611      	mov	r1, r2
 8003f50:	2200      	movs	r2, #0
 8003f52:	4c05      	ldr	r4, [pc, #20]	; (8003f68 <_write_r+0x20>)
 8003f54:	6022      	str	r2, [r4, #0]
 8003f56:	461a      	mov	r2, r3
 8003f58:	f7fc fdc1 	bl	8000ade <_write>
 8003f5c:	1c43      	adds	r3, r0, #1
 8003f5e:	d102      	bne.n	8003f66 <_write_r+0x1e>
 8003f60:	6823      	ldr	r3, [r4, #0]
 8003f62:	b103      	cbz	r3, 8003f66 <_write_r+0x1e>
 8003f64:	602b      	str	r3, [r5, #0]
 8003f66:	bd38      	pop	{r3, r4, r5, pc}
 8003f68:	20000bc8 	.word	0x20000bc8

08003f6c <_close_r>:
 8003f6c:	b538      	push	{r3, r4, r5, lr}
 8003f6e:	2300      	movs	r3, #0
 8003f70:	4c05      	ldr	r4, [pc, #20]	; (8003f88 <_close_r+0x1c>)
 8003f72:	4605      	mov	r5, r0
 8003f74:	4608      	mov	r0, r1
 8003f76:	6023      	str	r3, [r4, #0]
 8003f78:	f7fc fdcd 	bl	8000b16 <_close>
 8003f7c:	1c43      	adds	r3, r0, #1
 8003f7e:	d102      	bne.n	8003f86 <_close_r+0x1a>
 8003f80:	6823      	ldr	r3, [r4, #0]
 8003f82:	b103      	cbz	r3, 8003f86 <_close_r+0x1a>
 8003f84:	602b      	str	r3, [r5, #0]
 8003f86:	bd38      	pop	{r3, r4, r5, pc}
 8003f88:	20000bc8 	.word	0x20000bc8

08003f8c <_fstat_r>:
 8003f8c:	b538      	push	{r3, r4, r5, lr}
 8003f8e:	2300      	movs	r3, #0
 8003f90:	4c06      	ldr	r4, [pc, #24]	; (8003fac <_fstat_r+0x20>)
 8003f92:	4605      	mov	r5, r0
 8003f94:	4608      	mov	r0, r1
 8003f96:	4611      	mov	r1, r2
 8003f98:	6023      	str	r3, [r4, #0]
 8003f9a:	f7fc fdc7 	bl	8000b2c <_fstat>
 8003f9e:	1c43      	adds	r3, r0, #1
 8003fa0:	d102      	bne.n	8003fa8 <_fstat_r+0x1c>
 8003fa2:	6823      	ldr	r3, [r4, #0]
 8003fa4:	b103      	cbz	r3, 8003fa8 <_fstat_r+0x1c>
 8003fa6:	602b      	str	r3, [r5, #0]
 8003fa8:	bd38      	pop	{r3, r4, r5, pc}
 8003faa:	bf00      	nop
 8003fac:	20000bc8 	.word	0x20000bc8

08003fb0 <_isatty_r>:
 8003fb0:	b538      	push	{r3, r4, r5, lr}
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	4c05      	ldr	r4, [pc, #20]	; (8003fcc <_isatty_r+0x1c>)
 8003fb6:	4605      	mov	r5, r0
 8003fb8:	4608      	mov	r0, r1
 8003fba:	6023      	str	r3, [r4, #0]
 8003fbc:	f7fc fdc5 	bl	8000b4a <_isatty>
 8003fc0:	1c43      	adds	r3, r0, #1
 8003fc2:	d102      	bne.n	8003fca <_isatty_r+0x1a>
 8003fc4:	6823      	ldr	r3, [r4, #0]
 8003fc6:	b103      	cbz	r3, 8003fca <_isatty_r+0x1a>
 8003fc8:	602b      	str	r3, [r5, #0]
 8003fca:	bd38      	pop	{r3, r4, r5, pc}
 8003fcc:	20000bc8 	.word	0x20000bc8

08003fd0 <_lseek_r>:
 8003fd0:	b538      	push	{r3, r4, r5, lr}
 8003fd2:	4605      	mov	r5, r0
 8003fd4:	4608      	mov	r0, r1
 8003fd6:	4611      	mov	r1, r2
 8003fd8:	2200      	movs	r2, #0
 8003fda:	4c05      	ldr	r4, [pc, #20]	; (8003ff0 <_lseek_r+0x20>)
 8003fdc:	6022      	str	r2, [r4, #0]
 8003fde:	461a      	mov	r2, r3
 8003fe0:	f7fc fdbd 	bl	8000b5e <_lseek>
 8003fe4:	1c43      	adds	r3, r0, #1
 8003fe6:	d102      	bne.n	8003fee <_lseek_r+0x1e>
 8003fe8:	6823      	ldr	r3, [r4, #0]
 8003fea:	b103      	cbz	r3, 8003fee <_lseek_r+0x1e>
 8003fec:	602b      	str	r3, [r5, #0]
 8003fee:	bd38      	pop	{r3, r4, r5, pc}
 8003ff0:	20000bc8 	.word	0x20000bc8

08003ff4 <memchr>:
 8003ff4:	b510      	push	{r4, lr}
 8003ff6:	b2c9      	uxtb	r1, r1
 8003ff8:	4402      	add	r2, r0
 8003ffa:	4290      	cmp	r0, r2
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	d101      	bne.n	8004004 <memchr+0x10>
 8004000:	2300      	movs	r3, #0
 8004002:	e003      	b.n	800400c <memchr+0x18>
 8004004:	781c      	ldrb	r4, [r3, #0]
 8004006:	3001      	adds	r0, #1
 8004008:	428c      	cmp	r4, r1
 800400a:	d1f6      	bne.n	8003ffa <memchr+0x6>
 800400c:	4618      	mov	r0, r3
 800400e:	bd10      	pop	{r4, pc}

08004010 <__malloc_lock>:
 8004010:	4770      	bx	lr

08004012 <__malloc_unlock>:
 8004012:	4770      	bx	lr

08004014 <_read_r>:
 8004014:	b538      	push	{r3, r4, r5, lr}
 8004016:	4605      	mov	r5, r0
 8004018:	4608      	mov	r0, r1
 800401a:	4611      	mov	r1, r2
 800401c:	2200      	movs	r2, #0
 800401e:	4c05      	ldr	r4, [pc, #20]	; (8004034 <_read_r+0x20>)
 8004020:	6022      	str	r2, [r4, #0]
 8004022:	461a      	mov	r2, r3
 8004024:	f7fc fd3e 	bl	8000aa4 <_read>
 8004028:	1c43      	adds	r3, r0, #1
 800402a:	d102      	bne.n	8004032 <_read_r+0x1e>
 800402c:	6823      	ldr	r3, [r4, #0]
 800402e:	b103      	cbz	r3, 8004032 <_read_r+0x1e>
 8004030:	602b      	str	r3, [r5, #0]
 8004032:	bd38      	pop	{r3, r4, r5, pc}
 8004034:	20000bc8 	.word	0x20000bc8

08004038 <_init>:
 8004038:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800403a:	bf00      	nop
 800403c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800403e:	bc08      	pop	{r3}
 8004040:	469e      	mov	lr, r3
 8004042:	4770      	bx	lr

08004044 <_fini>:
 8004044:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004046:	bf00      	nop
 8004048:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800404a:	bc08      	pop	{r3}
 800404c:	469e      	mov	lr, r3
 800404e:	4770      	bx	lr
