Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Sep  3 00:02:00 2025
| Host         : DESKTOP-D2NNA1U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file lenet_bd_wrapper_timing_summary_routed.rpt -pb lenet_bd_wrapper_timing_summary_routed.pb -rpx lenet_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lenet_bd_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   4           
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.327        0.000                      0                41754        0.014        0.000                      0                41754        5.178        0.000                       0                 17230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 6.428}      12.857          77.779          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.327        0.000                      0                41626        0.014        0.000                      0                41626        5.178        0.000                       0                 17230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               9.392        0.000                      0                  128        0.574        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.014ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.178ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.327ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.270ns  (logic 3.495ns (28.483%)  route 8.775ns (71.517%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.752ns = ( 15.609 - 12.857 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.730     3.024    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/ap_clk
    SLICE_X73Y37         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 f  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/Q
                         net (fo=48, routed)          0.695     4.175    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/i_fu_104_reg[6][1]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.152     4.327 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/select_ln88_2_reg_484[6]_i_2/O
                         net (fo=5, routed)           0.842     5.169    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/icmp_ln91_reg_457_pp0_iter1_reg_reg[0]
    SLICE_X74Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.495 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.000     5.495    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.135 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_4/O[3]
                         net (fo=10505, routed)       4.590    10.726    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/fc1_weights_address0[6]
    SLICE_X3Y5           MUXF7 (Prop_muxf7_S_O)       0.458    11.184 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[26]_i_403/O
                         net (fo=1, routed)           0.570    11.753    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[26]_i_403_n_0
    SLICE_X2Y4           LUT6 (Prop_lut6_I3_O)        0.299    12.052 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[26]_i_192/O
                         net (fo=1, routed)           0.000    12.052    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[26]_i_192_n_0
    SLICE_X2Y4           MUXF7 (Prop_muxf7_I1_O)      0.214    12.266 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[26]_i_69/O
                         net (fo=1, routed)           0.000    12.266    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[26]_i_69_n_0
    SLICE_X2Y4           MUXF8 (Prop_muxf8_I1_O)      0.088    12.354 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[26]_i_23/O
                         net (fo=1, routed)           1.069    13.423    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[26]_i_23_n_0
    SLICE_X11Y6          LUT6 (Prop_lut6_I0_O)        0.319    13.742 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[26]_i_8/O
                         net (fo=1, routed)           0.000    13.742    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[26]_i_8_n_0
    SLICE_X11Y6          MUXF7 (Prop_muxf7_I1_O)      0.245    13.987 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[26]_i_3/O
                         net (fo=1, routed)           1.009    14.996    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[26]_i_3_n_0
    SLICE_X20Y15         LUT5 (Prop_lut5_I2_O)        0.298    15.294 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[26]_i_1/O
                         net (fo=1, routed)           0.000    15.294    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q00[26]
    SLICE_X20Y15         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.573    15.609    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/ap_clk
    SLICE_X20Y15         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[26]/C
                         clock pessimism              0.129    15.738    
                         clock uncertainty           -0.196    15.542    
    SLICE_X20Y15         FDRE (Setup_fdre_C_D)        0.079    15.621    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[26]
  -------------------------------------------------------------------
                         required time                         15.621    
                         arrival time                         -15.294    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.463ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.081ns  (logic 3.626ns (30.014%)  route 8.455ns (69.986%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 15.604 - 12.857 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.730     3.024    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/ap_clk
    SLICE_X73Y37         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 f  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/Q
                         net (fo=48, routed)          0.695     4.175    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/i_fu_104_reg[6][1]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.152     4.327 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/select_ln88_2_reg_484[6]_i_2/O
                         net (fo=5, routed)           0.842     5.169    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/icmp_ln91_reg_457_pp0_iter1_reg_reg[0]
    SLICE_X74Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.495 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.000     5.495    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.135 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_4/O[3]
                         net (fo=10505, routed)       4.276    10.411    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/fc1_weights_address0[6]
    SLICE_X6Y6           MUXF7 (Prop_muxf7_S_O)       0.474    10.885 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]_i_446/O
                         net (fo=1, routed)           0.853    11.738    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]_i_446_n_0
    SLICE_X6Y5           LUT6 (Prop_lut6_I5_O)        0.297    12.035 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[8]_i_289/O
                         net (fo=1, routed)           0.000    12.035    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[8]_i_289_n_0
    SLICE_X6Y5           MUXF7 (Prop_muxf7_I0_O)      0.209    12.244 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]_i_242/O
                         net (fo=1, routed)           0.000    12.244    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]_i_242_n_0
    SLICE_X6Y5           MUXF8 (Prop_muxf8_I1_O)      0.088    12.332 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]_i_106/O
                         net (fo=1, routed)           1.093    13.425    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]_i_106_n_0
    SLICE_X21Y13         LUT6 (Prop_lut6_I5_O)        0.319    13.744 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[8]_i_33/O
                         net (fo=1, routed)           0.000    13.744    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[8]_i_33_n_0
    SLICE_X21Y13         MUXF7 (Prop_muxf7_I1_O)      0.245    13.989 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]_i_13/O
                         net (fo=1, routed)           0.000    13.989    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]_i_13_n_0
    SLICE_X21Y13         MUXF8 (Prop_muxf8_I0_O)      0.104    14.093 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]_i_4/O
                         net (fo=1, routed)           0.696    14.789    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]_i_4_n_0
    SLICE_X21Y19         LUT6 (Prop_lut6_I5_O)        0.316    15.105 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[8]_i_1/O
                         net (fo=1, routed)           0.000    15.105    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q00[8]
    SLICE_X21Y19         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.568    15.604    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/ap_clk
    SLICE_X21Y19         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]/C
                         clock pessimism              0.129    15.733    
                         clock uncertainty           -0.196    15.537    
    SLICE_X21Y19         FDRE (Setup_fdre_C_D)        0.031    15.568    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[8]
  -------------------------------------------------------------------
                         required time                         15.568    
                         arrival time                         -15.105    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.057ns  (logic 3.657ns (30.332%)  route 8.400ns (69.668%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=5 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 15.601 - 12.857 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.730     3.024    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/ap_clk
    SLICE_X73Y37         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 f  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/Q
                         net (fo=48, routed)          0.695     4.175    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/i_fu_104_reg[6][1]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.152     4.327 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/select_ln88_2_reg_484[6]_i_2/O
                         net (fo=5, routed)           0.842     5.169    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/icmp_ln91_reg_457_pp0_iter1_reg_reg[0]
    SLICE_X74Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.495 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.000     5.495    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.075 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_4/O[2]
                         net (fo=21015, routed)       3.176     9.252    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/fc1_weights_address0[5]
    SLICE_X96Y4          LUT6 (Prop_lut6_I5_O)        0.302     9.554 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g141_b10/O
                         net (fo=1, routed)           0.000     9.554    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g141_b10_n_0
    SLICE_X96Y4          MUXF7 (Prop_muxf7_I1_O)      0.214     9.768 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]_i_440/O
                         net (fo=1, routed)           0.801    10.568    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]_i_440_n_0
    SLICE_X97Y3          LUT6 (Prop_lut6_I1_O)        0.297    10.865 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[10]_i_288/O
                         net (fo=1, routed)           0.000    10.865    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[10]_i_288_n_0
    SLICE_X97Y3          MUXF7 (Prop_muxf7_I1_O)      0.245    11.110 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]_i_241/O
                         net (fo=1, routed)           0.000    11.110    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]_i_241_n_0
    SLICE_X97Y3          MUXF8 (Prop_muxf8_I0_O)      0.104    11.214 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]_i_106/O
                         net (fo=1, routed)           1.015    12.229    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]_i_106_n_0
    SLICE_X87Y4          LUT6 (Prop_lut6_I5_O)        0.316    12.545 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[10]_i_33/O
                         net (fo=1, routed)           0.000    12.545    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[10]_i_33_n_0
    SLICE_X87Y4          MUXF7 (Prop_muxf7_I1_O)      0.245    12.790 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]_i_13/O
                         net (fo=1, routed)           0.000    12.790    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]_i_13_n_0
    SLICE_X87Y4          MUXF8 (Prop_muxf8_I0_O)      0.104    12.894 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]_i_4/O
                         net (fo=1, routed)           1.870    14.765    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]_i_4_n_0
    SLICE_X31Y16         LUT6 (Prop_lut6_I5_O)        0.316    15.081 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[10]_i_1/O
                         net (fo=1, routed)           0.000    15.081    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q00[10]
    SLICE_X31Y16         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.564    15.601    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/ap_clk
    SLICE_X31Y16         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]/C
                         clock pessimism              0.129    15.729    
                         clock uncertainty           -0.196    15.533    
    SLICE_X31Y16         FDRE (Setup_fdre_C_D)        0.031    15.564    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[10]
  -------------------------------------------------------------------
                         required time                         15.564    
                         arrival time                         -15.081    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.957ns  (logic 3.643ns (30.466%)  route 8.314ns (69.534%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=5 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 15.577 - 12.857 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.730     3.024    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/ap_clk
    SLICE_X73Y37         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 f  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/Q
                         net (fo=48, routed)          0.695     4.175    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/i_fu_104_reg[6][1]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.152     4.327 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/select_ln88_2_reg_484[6]_i_2/O
                         net (fo=5, routed)           0.842     5.169    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/icmp_ln91_reg_457_pp0_iter1_reg_reg[0]
    SLICE_X74Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.495 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.000     5.495    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.075 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_4/O[2]
                         net (fo=21015, routed)       2.975     9.050    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/fc1_weights_address0[5]
    SLICE_X110Y59        LUT6 (Prop_lut6_I5_O)        0.302     9.352 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g100_b3/O
                         net (fo=1, routed)           0.000     9.352    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g100_b3_n_0
    SLICE_X110Y59        MUXF7 (Prop_muxf7_I0_O)      0.212     9.564 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]_i_324/O
                         net (fo=1, routed)           0.932    10.497    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]_i_324_n_0
    SLICE_X112Y57        LUT6 (Prop_lut6_I1_O)        0.299    10.796 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[3]_i_259/O
                         net (fo=1, routed)           0.000    10.796    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[3]_i_259_n_0
    SLICE_X112Y57        MUXF7 (Prop_muxf7_I0_O)      0.241    11.037 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]_i_227/O
                         net (fo=1, routed)           0.000    11.037    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]_i_227_n_0
    SLICE_X112Y57        MUXF8 (Prop_muxf8_I0_O)      0.098    11.135 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]_i_99/O
                         net (fo=1, routed)           1.199    12.334    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]_i_99_n_0
    SLICE_X107Y47        LUT6 (Prop_lut6_I0_O)        0.319    12.653 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[3]_i_32/O
                         net (fo=1, routed)           0.000    12.653    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[3]_i_32_n_0
    SLICE_X107Y47        MUXF7 (Prop_muxf7_I0_O)      0.238    12.891 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]_i_13/O
                         net (fo=1, routed)           0.000    12.891    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]_i_13_n_0
    SLICE_X107Y47        MUXF8 (Prop_muxf8_I0_O)      0.104    12.995 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]_i_4/O
                         net (fo=1, routed)           1.671    14.665    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]_i_4_n_0
    SLICE_X61Y51         LUT6 (Prop_lut6_I5_O)        0.316    14.981 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[3]_i_1/O
                         net (fo=1, routed)           0.000    14.981    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q00[3]
    SLICE_X61Y51         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.541    15.577    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/ap_clk
    SLICE_X61Y51         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]/C
                         clock pessimism              0.115    15.692    
                         clock uncertainty           -0.196    15.495    
    SLICE_X61Y51         FDRE (Setup_fdre_C_D)        0.031    15.526    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.526    
                         arrival time                         -14.981    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.644ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.875ns  (logic 3.250ns (27.368%)  route 8.625ns (72.632%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=5 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.674ns = ( 15.531 - 12.857 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.730     3.024    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/ap_clk
    SLICE_X73Y37         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 f  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/Q
                         net (fo=48, routed)          0.695     4.175    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/i_fu_104_reg[6][1]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.152     4.327 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/select_ln88_2_reg_484[6]_i_2/O
                         net (fo=5, routed)           0.842     5.169    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/icmp_ln91_reg_457_pp0_iter1_reg_reg[0]
    SLICE_X74Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.495 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.000     5.495    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     5.722 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_4/O[1]
                         net (fo=21016, routed)       3.917     9.639    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/fc1_weights_address0[4]
    SLICE_X20Y2          LUT6 (Prop_lut6_I4_O)        0.303     9.942 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g260_b14/O
                         net (fo=1, routed)           0.000     9.942    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g260_b14_n_0
    SLICE_X20Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    10.151 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]_i_500/O
                         net (fo=1, routed)           0.649    10.800    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]_i_500_n_0
    SLICE_X21Y1          LUT6 (Prop_lut6_I1_O)        0.297    11.097 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[14]_i_303/O
                         net (fo=1, routed)           0.000    11.097    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[14]_i_303_n_0
    SLICE_X21Y1          MUXF7 (Prop_muxf7_I0_O)      0.238    11.335 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]_i_249/O
                         net (fo=1, routed)           0.000    11.335    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]_i_249_n_0
    SLICE_X21Y1          MUXF8 (Prop_muxf8_I0_O)      0.104    11.439 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]_i_110/O
                         net (fo=1, routed)           1.176    12.615    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]_i_110_n_0
    SLICE_X33Y9          LUT6 (Prop_lut6_I5_O)        0.316    12.931 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[14]_i_34/O
                         net (fo=1, routed)           0.000    12.931    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[14]_i_34_n_0
    SLICE_X33Y9          MUXF7 (Prop_muxf7_I0_O)      0.212    13.143 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]_i_14/O
                         net (fo=1, routed)           0.000    13.143    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]_i_14_n_0
    SLICE_X33Y9          MUXF8 (Prop_muxf8_I1_O)      0.094    13.237 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]_i_4/O
                         net (fo=1, routed)           1.346    14.583    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]_i_4_n_0
    SLICE_X32Y43         LUT6 (Prop_lut6_I5_O)        0.316    14.899 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[14]_i_1/O
                         net (fo=1, routed)           0.000    14.899    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q00[14]
    SLICE_X32Y43         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.495    15.531    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/ap_clk
    SLICE_X32Y43         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]/C
                         clock pessimism              0.129    15.660    
                         clock uncertainty           -0.196    15.464    
    SLICE_X32Y43         FDRE (Setup_fdre_C_D)        0.079    15.543    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[14]
  -------------------------------------------------------------------
                         required time                         15.543    
                         arrival time                         -14.899    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.930ns  (logic 3.117ns (26.128%)  route 8.813ns (73.873%))
  Logic Levels:           9  (CARRY4=1 LUT3=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 15.576 - 12.857 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.730     3.024    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/ap_clk
    SLICE_X73Y37         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 f  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/Q
                         net (fo=48, routed)          0.695     4.175    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/i_fu_104_reg[6][1]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.152     4.327 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/select_ln88_2_reg_484[6]_i_2/O
                         net (fo=5, routed)           0.842     5.169    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/icmp_ln91_reg_457_pp0_iter1_reg_reg[0]
    SLICE_X74Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.495 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.000     5.495    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.135 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_4/O[3]
                         net (fo=10505, routed)       3.861     9.996    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/fc1_weights_address0[6]
    SLICE_X6Y22          MUXF7 (Prop_muxf7_S_O)       0.496    10.492 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[18]_i_163/O
                         net (fo=1, routed)           0.000    10.492    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[18]_i_163_n_0
    SLICE_X6Y22          MUXF8 (Prop_muxf8_I0_O)      0.098    10.590 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[18]_i_60/O
                         net (fo=1, routed)           0.712    11.302    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[18]_i_60_n_0
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.319    11.621 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[18]_i_21/O
                         net (fo=1, routed)           0.000    11.621    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[18]_i_21_n_0
    SLICE_X6Y23          MUXF7 (Prop_muxf7_I0_O)      0.209    11.830 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[18]_i_8/O
                         net (fo=1, routed)           0.895    12.725    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[18]_i_8_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.297    13.022 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[18]_i_2/O
                         net (fo=1, routed)           1.808    14.830    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[18]_i_2_n_0
    SLICE_X55Y22         LUT6 (Prop_lut6_I0_O)        0.124    14.954 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[18]_i_1/O
                         net (fo=1, routed)           0.000    14.954    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q00[18]
    SLICE_X55Y22         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.539    15.576    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/ap_clk
    SLICE_X55Y22         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[18]/C
                         clock pessimism              0.230    15.805    
                         clock uncertainty           -0.196    15.609    
    SLICE_X55Y22         FDRE (Setup_fdre_C_D)        0.029    15.638    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[18]
  -------------------------------------------------------------------
                         required time                         15.638    
                         arrival time                         -14.954    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.829ns  (logic 3.581ns (30.272%)  route 8.248ns (69.728%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=5 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 15.595 - 12.857 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.730     3.024    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/ap_clk
    SLICE_X73Y37         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 f  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/Q
                         net (fo=48, routed)          0.695     4.175    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/i_fu_104_reg[6][1]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.152     4.327 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/select_ln88_2_reg_484[6]_i_2/O
                         net (fo=5, routed)           0.842     5.169    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/icmp_ln91_reg_457_pp0_iter1_reg_reg[0]
    SLICE_X74Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.495 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.000     5.495    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.075 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_4/O[2]
                         net (fo=21015, routed)       2.779     8.854    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/fc1_weights_address0[5]
    SLICE_X53Y2          LUT6 (Prop_lut6_I5_O)        0.302     9.156 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g469_b6/O
                         net (fo=1, routed)           0.000     9.156    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g469_b6_n_0
    SLICE_X53Y2          MUXF7 (Prop_muxf7_I1_O)      0.217     9.373 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]_i_540/O
                         net (fo=1, routed)           0.922    10.295    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]_i_540_n_0
    SLICE_X53Y1          LUT6 (Prop_lut6_I1_O)        0.299    10.594 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[6]_i_313/O
                         net (fo=1, routed)           0.000    10.594    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[6]_i_313_n_0
    SLICE_X53Y1          MUXF7 (Prop_muxf7_I0_O)      0.212    10.806 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]_i_254/O
                         net (fo=1, routed)           0.000    10.806    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]_i_254_n_0
    SLICE_X53Y1          MUXF8 (Prop_muxf8_I1_O)      0.094    10.900 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]_i_112/O
                         net (fo=1, routed)           0.876    11.777    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]_i_112_n_0
    SLICE_X63Y4          LUT6 (Prop_lut6_I1_O)        0.316    12.093 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[6]_i_35/O
                         net (fo=1, routed)           0.000    12.093    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[6]_i_35_n_0
    SLICE_X63Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    12.310 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]_i_14/O
                         net (fo=1, routed)           0.000    12.310    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]_i_14_n_0
    SLICE_X63Y4          MUXF8 (Prop_muxf8_I1_O)      0.094    12.404 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]_i_4/O
                         net (fo=1, routed)           2.134    14.537    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]_i_4_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.316    14.853 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[6]_i_1/O
                         net (fo=1, routed)           0.000    14.853    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q00[6]
    SLICE_X31Y28         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.559    15.595    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/ap_clk
    SLICE_X31Y28         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]/C
                         clock pessimism              0.129    15.724    
                         clock uncertainty           -0.196    15.528    
    SLICE_X31Y28         FDRE (Setup_fdre_C_D)        0.031    15.559    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[6]
  -------------------------------------------------------------------
                         required time                         15.559    
                         arrival time                         -14.853    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.776ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.721ns  (logic 3.611ns (30.808%)  route 8.110ns (69.192%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 15.571 - 12.857 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.730     3.024    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/ap_clk
    SLICE_X73Y37         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 f  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/Q
                         net (fo=48, routed)          0.695     4.175    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/i_fu_104_reg[6][1]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.152     4.327 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/select_ln88_2_reg_484[6]_i_2/O
                         net (fo=5, routed)           0.842     5.169    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/icmp_ln91_reg_457_pp0_iter1_reg_reg[0]
    SLICE_X74Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.495 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.000     5.495    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.135 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_4/O[3]
                         net (fo=10505, routed)       3.015     9.150    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/fc1_weights_address0[6]
    SLICE_X106Y69        MUXF7 (Prop_muxf7_S_O)       0.458     9.608 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]_i_501/O
                         net (fo=1, routed)           1.148    10.756    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]_i_501_n_0
    SLICE_X106Y72        LUT6 (Prop_lut6_I3_O)        0.299    11.055 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[19]_i_303/O
                         net (fo=1, routed)           0.000    11.055    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[19]_i_303_n_0
    SLICE_X106Y72        MUXF7 (Prop_muxf7_I0_O)      0.238    11.293 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]_i_249/O
                         net (fo=1, routed)           0.000    11.293    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]_i_249_n_0
    SLICE_X106Y72        MUXF8 (Prop_muxf8_I0_O)      0.104    11.397 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]_i_110/O
                         net (fo=1, routed)           0.884    12.281    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]_i_110_n_0
    SLICE_X105Y64        LUT6 (Prop_lut6_I5_O)        0.316    12.597 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[19]_i_34/O
                         net (fo=1, routed)           0.000    12.597    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[19]_i_34_n_0
    SLICE_X105Y64        MUXF7 (Prop_muxf7_I0_O)      0.212    12.809 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]_i_14/O
                         net (fo=1, routed)           0.000    12.809    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]_i_14_n_0
    SLICE_X105Y64        MUXF8 (Prop_muxf8_I1_O)      0.094    12.903 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]_i_4/O
                         net (fo=1, routed)           1.526    14.429    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]_i_4_n_0
    SLICE_X61Y64         LUT6 (Prop_lut6_I5_O)        0.316    14.745 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[19]_i_1/O
                         net (fo=1, routed)           0.000    14.745    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q00[19]
    SLICE_X61Y64         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.535    15.571    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/ap_clk
    SLICE_X61Y64         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]/C
                         clock pessimism              0.115    15.686    
                         clock uncertainty           -0.196    15.489    
    SLICE_X61Y64         FDRE (Setup_fdre_C_D)        0.031    15.520    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[19]
  -------------------------------------------------------------------
                         required time                         15.520    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  0.776    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.715ns  (logic 3.642ns (31.089%)  route 8.073ns (68.911%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT6=4 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 15.524 - 12.857 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.730     3.024    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/ap_clk
    SLICE_X73Y37         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 f  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/Q
                         net (fo=48, routed)          0.695     4.175    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/i_fu_104_reg[6][1]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.152     4.327 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/select_ln88_2_reg_484[6]_i_2/O
                         net (fo=5, routed)           0.842     5.169    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/icmp_ln91_reg_457_pp0_iter1_reg_reg[0]
    SLICE_X74Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.495 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.000     5.495    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.135 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_4/O[3]
                         net (fo=10505, routed)       3.076     9.211    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/fc1_weights_address0[6]
    SLICE_X37Y3          MUXF7 (Prop_muxf7_S_O)       0.478     9.689 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]_i_553/O
                         net (fo=1, routed)           0.764    10.453    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]_i_553_n_0
    SLICE_X37Y1          LUT6 (Prop_lut6_I3_O)        0.298    10.751 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[12]_i_316/O
                         net (fo=1, routed)           0.000    10.751    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[12]_i_316_n_0
    SLICE_X37Y1          MUXF7 (Prop_muxf7_I1_O)      0.245    10.996 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]_i_255/O
                         net (fo=1, routed)           0.000    10.996    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]_i_255_n_0
    SLICE_X37Y1          MUXF8 (Prop_muxf8_I0_O)      0.104    11.100 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]_i_113/O
                         net (fo=1, routed)           1.008    12.108    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]_i_113_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I3_O)        0.316    12.424 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[12]_i_35/O
                         net (fo=1, routed)           0.000    12.424    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[12]_i_35_n_0
    SLICE_X44Y4          MUXF7 (Prop_muxf7_I1_O)      0.217    12.641 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]_i_14/O
                         net (fo=1, routed)           0.000    12.641    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]_i_14_n_0
    SLICE_X44Y4          MUXF8 (Prop_muxf8_I1_O)      0.094    12.735 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]_i_4/O
                         net (fo=1, routed)           1.688    14.423    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]_i_4_n_0
    SLICE_X34Y32         LUT6 (Prop_lut6_I5_O)        0.316    14.739 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[12]_i_1/O
                         net (fo=1, routed)           0.000    14.739    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q00[12]
    SLICE_X34Y32         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.488    15.525    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/ap_clk
    SLICE_X34Y32         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]/C
                         clock pessimism              0.129    15.653    
                         clock uncertainty           -0.196    15.457    
    SLICE_X34Y32         FDRE (Setup_fdre_C_D)        0.079    15.536    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[12]
  -------------------------------------------------------------------
                         required time                         15.536    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        11.805ns  (logic 3.655ns (30.961%)  route 8.150ns (69.039%))
  Logic Levels:           12  (CARRY4=1 LUT3=1 LUT6=5 MUXF7=3 MUXF8=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.735ns = ( 15.593 - 12.857 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.730     3.024    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/ap_clk
    SLICE_X73Y37         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y37         FDRE (Prop_fdre_C_Q)         0.456     3.480 f  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/i_fu_104_reg[1]/Q
                         net (fo=48, routed)          0.695     4.175    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/i_fu_104_reg[6][1]
    SLICE_X73Y37         LUT3 (Prop_lut3_I2_O)        0.152     4.327 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/select_ln88_2_reg_484[6]_i_2/O
                         net (fo=5, routed)           0.842     5.169    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/icmp_ln91_reg_457_pp0_iter1_reg_reg[0]
    SLICE_X74Y37         LUT6 (Prop_lut6_I3_O)        0.326     5.495 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.000     5.495    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_10_n_0
    SLICE_X74Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     6.075 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g0_b0_i_4/O[2]
                         net (fo=21015, routed)       3.029     9.104    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/fc1_weights_address0[5]
    SLICE_X109Y24        LUT6 (Prop_lut6_I5_O)        0.302     9.406 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g47_b16/O
                         net (fo=1, routed)           0.000     9.406    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/g47_b16_n_0
    SLICE_X109Y24        MUXF7 (Prop_muxf7_I1_O)      0.217     9.623 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]_i_359/O
                         net (fo=1, routed)           0.596    10.219    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]_i_359_n_0
    SLICE_X111Y23        LUT6 (Prop_lut6_I0_O)        0.299    10.518 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[16]_i_268/O
                         net (fo=1, routed)           0.000    10.518    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[16]_i_268_n_0
    SLICE_X111Y23        MUXF7 (Prop_muxf7_I1_O)      0.245    10.763 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]_i_231/O
                         net (fo=1, routed)           0.000    10.763    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]_i_231_n_0
    SLICE_X111Y23        MUXF8 (Prop_muxf8_I0_O)      0.104    10.867 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]_i_101/O
                         net (fo=1, routed)           1.027    11.895    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]_i_101_n_0
    SLICE_X105Y21        LUT6 (Prop_lut6_I3_O)        0.316    12.211 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[16]_i_32/O
                         net (fo=1, routed)           0.000    12.211    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[16]_i_32_n_0
    SLICE_X105Y21        MUXF7 (Prop_muxf7_I0_O)      0.238    12.449 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]_i_13/O
                         net (fo=1, routed)           0.000    12.449    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]_i_13_n_0
    SLICE_X105Y21        MUXF8 (Prop_muxf8_I0_O)      0.104    12.553 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]_i_4/O
                         net (fo=1, routed)           1.961    14.513    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]_i_4_n_0
    SLICE_X63Y45         LUT6 (Prop_lut6_I5_O)        0.316    14.829 r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0[16]_i_1/O
                         net (fo=1, routed)           0.000    14.829    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q00[16]
    SLICE_X63Y45         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.556    15.593    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/ap_clk
    SLICE_X63Y45         FDRE                                         r  lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]/C
                         clock pessimism              0.230    15.822    
                         clock uncertainty           -0.196    15.626    
    SLICE_X63Y45         FDRE (Setup_fdre_C_D)        0.031    15.657    lenet_bd_i/top_0/inst/grp_fc_400_120_s_fu_466/grp_fc_400_120_Pipeline_VITIS_LOOP_88_1_VITIS_LOOP_91_2_fu_76/fc1_weights_U/q0_reg[16]
  -------------------------------------------------------------------
                         required time                         15.657    
                         arrival time                         -14.829    
  -------------------------------------------------------------------
                         slack                                  0.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/tmp_addr_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.148ns (48.565%)  route 0.157ns (51.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.266ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.626     0.962    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X50Y119        FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y119        FDRE (Prop_fdre_C_Q)         0.148     1.110 r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[55]/Q
                         net (fo=1, routed)           0.157     1.267    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq_n_111
    SLICE_X49Y119        FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/tmp_addr_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.900     1.266    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/ap_clk
    SLICE_X49Y119        FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/tmp_addr_reg[57]/C
                         clock pessimism             -0.039     1.227    
    SLICE_X49Y119        FDRE (Hold_fdre_C_D)         0.025     1.252    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/tmp_addr_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.267    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit_0/tmp_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/gmem_out_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.215%)  route 0.210ns (59.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.633     0.969    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit_0/ap_clk
    SLICE_X52Y109        FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit_0/tmp_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y109        FDRE (Prop_fdre_C_Q)         0.141     1.110 r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit_0/tmp_addr_reg[17]/Q
                         net (fo=2, routed)           0.210     1.320    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p2_reg[95]_0[15]
    SLICE_X49Y108        FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.909     1.275    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/ap_clk
    SLICE_X49Y108        FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p2_reg[17]/C
                         clock pessimism             -0.039     1.236    
    SLICE_X49Y108        FDRE (Hold_fdre_C_D)         0.066     1.302    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/bus_read/rreq_burst_conv/burst_sequential/rs_req/data_p2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.320    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_pp0_iter3_reg_reg[20]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.376%)  route 0.177ns (55.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.691     1.027    lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/ap_clk
    SLICE_X99Y100        FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.141     1.168 r  lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_reg[20]/Q
                         net (fo=1, routed)           0.177     1.345    lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085[20]
    SLICE_X98Y99         SRL16E                                       r  lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_pp0_iter3_reg_reg[20]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.879     1.245    lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/ap_clk
    SLICE_X98Y99         SRL16E                                       r  lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_pp0_iter3_reg_reg[20]_srl2/CLK
                         clock pessimism             -0.035     1.210    
    SLICE_X98Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.327    lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_pp0_iter3_reg_reg[20]_srl2
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_pp0_iter3_reg_reg[17]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.852%)  route 0.173ns (55.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.245ns
    Source Clock Delay      (SCD):    1.027ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.691     1.027    lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/ap_clk
    SLICE_X99Y100        FDRE                                         r  lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y100        FDRE (Prop_fdre_C_Q)         0.141     1.168 r  lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_reg[17]/Q
                         net (fo=1, routed)           0.173     1.341    lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085[17]
    SLICE_X98Y99         SRL16E                                       r  lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_pp0_iter3_reg_reg[17]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.879     1.245    lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/ap_clk
    SLICE_X98Y99         SRL16E                                       r  lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_pp0_iter3_reg_reg[17]_srl2/CLK
                         clock pessimism             -0.035     1.210    
    SLICE_X98Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.319    lenet_bd_i/top_0/inst/grp_c1_fu_368/grp_c1_Pipeline_VITIS_LOOP_28_3_VITIS_LOOP_29_4_VITIS_LOOP_30_5_fu_252/mul_4_3_reg_9085_pp0_iter3_reg_reg[17]_srl2
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/tmp_addr_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.208%)  route 0.159ns (51.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.627     0.963    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X50Y118        FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_fdre_C_Q)         0.148     1.111 r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[60]/Q
                         net (fo=1, routed)           0.159     1.270    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq_n_106
    SLICE_X49Y118        FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/tmp_addr_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.901     1.267    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/ap_clk
    SLICE_X49Y118        FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/tmp_addr_reg[62]/C
                         clock pessimism             -0.039     1.228    
    SLICE_X49Y118        FDRE (Hold_fdre_C_D)         0.019     1.247    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/tmp_addr_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.270    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/grp_m1_fu_430/v0_reg_1017_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_m1_fu_430/max1_reg_1043_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.753%)  route 0.196ns (51.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.542     0.878    lenet_bd_i/top_0/inst/grp_m1_fu_430/ap_clk
    SLICE_X51Y77         FDRE                                         r  lenet_bd_i/top_0/inst/grp_m1_fu_430/v0_reg_1017_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y77         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  lenet_bd_i/top_0/inst/grp_m1_fu_430/v0_reg_1017_reg[20]/Q
                         net (fo=1, routed)           0.196     1.214    lenet_bd_i/top_0/inst/grp_m1_fu_430/v0_reg_1017[20]
    SLICE_X48Y77         LUT3 (Prop_lut3_I2_O)        0.045     1.259 r  lenet_bd_i/top_0/inst/grp_m1_fu_430/max1_reg_1043[20]_i_1/O
                         net (fo=1, routed)           0.000     1.259    lenet_bd_i/top_0/inst/grp_m1_fu_430/max1_fu_702_p3[20]
    SLICE_X48Y77         FDRE                                         r  lenet_bd_i/top_0/inst/grp_m1_fu_430/max1_reg_1043_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.811     1.177    lenet_bd_i/top_0/inst/grp_m1_fu_430/ap_clk
    SLICE_X48Y77         FDRE                                         r  lenet_bd_i/top_0/inst/grp_m1_fu_430/max1_reg_1043_reg[20]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X48Y77         FDRE (Hold_fdre_C_D)         0.092     1.234    lenet_bd_i/top_0/inst/grp_m1_fu_430/max1_reg_1043_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_198_3_fu_508/i_reg_269_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_198_3_fu_508/argmax_fu_44_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.128ns (40.910%)  route 0.185ns (59.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.551     0.887    lenet_bd_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_198_3_fu_508/ap_clk
    SLICE_X52Y92         FDRE                                         r  lenet_bd_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_198_3_fu_508/i_reg_269_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  lenet_bd_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_198_3_fu_508/i_reg_269_reg[3]/Q
                         net (fo=1, routed)           0.185     1.199    lenet_bd_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_198_3_fu_508/i_reg_269[3]
    SLICE_X45Y92         FDRE                                         r  lenet_bd_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_198_3_fu_508/argmax_fu_44_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.823     1.189    lenet_bd_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_198_3_fu_508/ap_clk
    SLICE_X45Y92         FDRE                                         r  lenet_bd_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_198_3_fu_508/argmax_fu_44_reg[3]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X45Y92         FDRE (Hold_fdre_C_D)         0.019     1.173    lenet_bd_i/top_0/inst/grp_top_Pipeline_VITIS_LOOP_198_3_fu_508/argmax_fu_44_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_data/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.131%)  route 0.210ns (59.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.636     0.972    lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X49Y142        FDRE                                         r  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y142        FDRE (Prop_fdre_C_Q)         0.141     1.113 r  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[49]/Q
                         net (fo=1, routed)           0.210     1.323    lenet_bd_i/axi_ic_data/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[79]_1[47]
    SLICE_X50Y143        FDRE                                         r  lenet_bd_i/axi_ic_data/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.906     1.272    lenet_bd_i/axi_ic_data/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[79]_0
    SLICE_X50Y143        FDRE                                         r  lenet_bd_i/axi_ic_data/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[49]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X50Y143        FDRE (Hold_fdre_C_D)         0.063     1.296    lenet_bd_i/axi_ic_data/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i_reg[49]
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/tmp_addr_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.406%)  route 0.158ns (51.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.629     0.965    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/ap_clk
    SLICE_X50Y116        FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y116        FDRE (Prop_fdre_C_Q)         0.148     1.113 r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq/U_fifo_srl/dout_reg[39]/Q
                         net (fo=1, routed)           0.158     1.271    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/fifo_wreq_n_127
    SLICE_X49Y117        FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/tmp_addr_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.902     1.268    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/ap_clk
    SLICE_X49Y117        FDRE                                         r  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/tmp_addr_reg[41]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X49Y117        FDRE (Hold_fdre_C_D)         0.013     1.242    lenet_bd_i/top_0/inst/gmem_out_m_axi_U/store_unit_0/tmp_addr_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 lenet_bd_i/axi_ic_ctrl/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            lenet_bd_i/axi_ic_ctrl/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.919%)  route 0.114ns (41.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.641     0.977    lenet_bd_i/axi_ic_ctrl/s00_couplers/s00_regslice/inst/w.w_pipe/aclk
    SLICE_X32Y100        FDRE                                         r  lenet_bd_i/axi_ic_ctrl/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  lenet_bd_i/axi_ic_ctrl/s00_couplers/s00_regslice/inst/w.w_pipe/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.114     1.255    lenet_bd_i/axi_ic_ctrl/m00_couplers/m00_regslice/inst/w.w_pipe/D[24]
    SLICE_X35Y99         FDRE                                         r  lenet_bd_i/axi_ic_ctrl/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.826     1.192    lenet_bd_i/axi_ic_ctrl/m00_couplers/m00_regslice/inst/w.w_pipe/aclk
    SLICE_X35Y99         FDRE                                         r  lenet_bd_i/axi_ic_ctrl/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[24]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X35Y99         FDRE (Hold_fdre_C_D)         0.070     1.227    lenet_bd_i/axi_ic_ctrl/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 6.429 }
Period(ns):         12.857
Sources:            { lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         12.857      8.973      DSP48_X2Y43   lenet_bd_i/top_0/inst/grp_m1_fu_430/add_ln61_3_reg_945_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         12.857      8.973      DSP48_X2Y44   lenet_bd_i/top_0/inst/grp_m1_fu_430/empty_reg_940_reg/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.857      9.913      RAMB18_X3Y28  lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         12.857      9.913      RAMB18_X3Y28  lenet_bd_i/top_0/inst/gmem_in_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         12.857      9.913      RAMB18_X2Y30  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         12.857      9.913      RAMB18_X2Y30  lenet_bd_i/top_0/inst/gmem_out_m_axi_U/load_unit_0/buff_rdata/U_fifo_mem/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.857      10.281     RAMB36_X3Y16  lenet_bd_i/top_0/inst/grp_c2_fu_438/conv2_weights_U/q0_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.857      10.281     RAMB36_X3Y15  lenet_bd_i/top_0/inst/grp_c2_fu_438/conv2_weights_U/q0_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.857      10.281     RAMB36_X3Y17  lenet_bd_i/top_0/inst/grp_c2_fu_438/conv2_weights_U/q0_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         12.857      10.281     RAMB36_X3Y18  lenet_bd_i/top_0/inst/grp_c2_fu_438/conv2_weights_U/q0_reg_3/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y80  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y80  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y80  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y80  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y80  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y80  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y80  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y80  <hidden>
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y80  <hidden>
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         6.428       5.178      SLICE_X26Y80  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.429       5.179      SLICE_X26Y80  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.429       5.179      SLICE_X26Y80  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.429       5.179      SLICE_X26Y80  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.429       5.179      SLICE_X26Y80  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.429       5.179      SLICE_X26Y80  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.429       5.179      SLICE_X26Y80  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.429       5.179      SLICE_X26Y80  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.429       5.179      SLICE_X26Y80  <hidden>
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         6.429       5.179      SLICE_X26Y80  <hidden>
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         6.429       5.179      SLICE_X26Y80  <hidden>



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        9.392ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.392ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.718ns (26.593%)  route 1.982ns (73.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 15.490 - 12.857 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.631     2.925    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.344 f  <hidden>
                         net (fo=2, routed)           0.659     4.003    <hidden>
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.299     4.302 f  <hidden>
                         net (fo=33, routed)          1.323     5.625    <hidden>
    SLICE_X52Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.454    15.490    <hidden>
    SLICE_X52Y71         FDCE                                         r  <hidden>
                         clock pessimism              0.129    15.619    
                         clock uncertainty           -0.196    15.422    
    SLICE_X52Y71         FDCE (Recov_fdce_C_CLR)     -0.405    15.017    <hidden>
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -5.625    
  -------------------------------------------------------------------
                         slack                                  9.392    

Slack (MET) :             9.392ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.718ns (26.593%)  route 1.982ns (73.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 15.490 - 12.857 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.631     2.925    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.344 f  <hidden>
                         net (fo=2, routed)           0.659     4.003    <hidden>
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.299     4.302 f  <hidden>
                         net (fo=33, routed)          1.323     5.625    <hidden>
    SLICE_X52Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.454    15.490    <hidden>
    SLICE_X52Y71         FDCE                                         r  <hidden>
                         clock pessimism              0.129    15.619    
                         clock uncertainty           -0.196    15.422    
    SLICE_X52Y71         FDCE (Recov_fdce_C_CLR)     -0.405    15.017    <hidden>
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -5.625    
  -------------------------------------------------------------------
                         slack                                  9.392    

Slack (MET) :             9.392ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.718ns (26.593%)  route 1.982ns (73.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 15.490 - 12.857 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.631     2.925    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.344 f  <hidden>
                         net (fo=2, routed)           0.659     4.003    <hidden>
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.299     4.302 f  <hidden>
                         net (fo=33, routed)          1.323     5.625    <hidden>
    SLICE_X52Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.454    15.490    <hidden>
    SLICE_X52Y71         FDCE                                         r  <hidden>
                         clock pessimism              0.129    15.619    
                         clock uncertainty           -0.196    15.422    
    SLICE_X52Y71         FDCE (Recov_fdce_C_CLR)     -0.405    15.017    <hidden>
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -5.625    
  -------------------------------------------------------------------
                         slack                                  9.392    

Slack (MET) :             9.392ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.700ns  (logic 0.718ns (26.593%)  route 1.982ns (73.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 15.490 - 12.857 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.631     2.925    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.344 f  <hidden>
                         net (fo=2, routed)           0.659     4.003    <hidden>
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.299     4.302 f  <hidden>
                         net (fo=33, routed)          1.323     5.625    <hidden>
    SLICE_X52Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.454    15.490    <hidden>
    SLICE_X52Y71         FDCE                                         r  <hidden>
                         clock pessimism              0.129    15.619    
                         clock uncertainty           -0.196    15.422    
    SLICE_X52Y71         FDCE (Recov_fdce_C_CLR)     -0.405    15.017    <hidden>
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -5.625    
  -------------------------------------------------------------------
                         slack                                  9.392    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.718ns (26.636%)  route 1.978ns (73.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 15.490 - 12.857 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.631     2.925    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.344 f  <hidden>
                         net (fo=2, routed)           0.659     4.003    <hidden>
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.299     4.302 f  <hidden>
                         net (fo=33, routed)          1.319     5.621    <hidden>
    SLICE_X53Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.454    15.490    <hidden>
    SLICE_X53Y71         FDCE                                         r  <hidden>
                         clock pessimism              0.129    15.619    
                         clock uncertainty           -0.196    15.422    
    SLICE_X53Y71         FDCE (Recov_fdce_C_CLR)     -0.405    15.017    <hidden>
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  9.397    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.718ns (26.636%)  route 1.978ns (73.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 15.490 - 12.857 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.631     2.925    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.344 f  <hidden>
                         net (fo=2, routed)           0.659     4.003    <hidden>
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.299     4.302 f  <hidden>
                         net (fo=33, routed)          1.319     5.621    <hidden>
    SLICE_X53Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.454    15.490    <hidden>
    SLICE_X53Y71         FDCE                                         r  <hidden>
                         clock pessimism              0.129    15.619    
                         clock uncertainty           -0.196    15.422    
    SLICE_X53Y71         FDCE (Recov_fdce_C_CLR)     -0.405    15.017    <hidden>
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  9.397    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.718ns (26.636%)  route 1.978ns (73.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 15.490 - 12.857 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.631     2.925    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.344 f  <hidden>
                         net (fo=2, routed)           0.659     4.003    <hidden>
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.299     4.302 f  <hidden>
                         net (fo=33, routed)          1.319     5.621    <hidden>
    SLICE_X53Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.454    15.490    <hidden>
    SLICE_X53Y71         FDCE                                         r  <hidden>
                         clock pessimism              0.129    15.619    
                         clock uncertainty           -0.196    15.422    
    SLICE_X53Y71         FDCE (Recov_fdce_C_CLR)     -0.405    15.017    <hidden>
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  9.397    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.718ns (26.636%)  route 1.978ns (73.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 15.490 - 12.857 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.631     2.925    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.344 f  <hidden>
                         net (fo=2, routed)           0.659     4.003    <hidden>
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.299     4.302 f  <hidden>
                         net (fo=33, routed)          1.319     5.621    <hidden>
    SLICE_X53Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.454    15.490    <hidden>
    SLICE_X53Y71         FDCE                                         r  <hidden>
                         clock pessimism              0.129    15.619    
                         clock uncertainty           -0.196    15.422    
    SLICE_X53Y71         FDCE (Recov_fdce_C_CLR)     -0.405    15.017    <hidden>
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  9.397    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.718ns (26.636%)  route 1.978ns (73.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 15.490 - 12.857 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.631     2.925    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.344 f  <hidden>
                         net (fo=2, routed)           0.659     4.003    <hidden>
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.299     4.302 f  <hidden>
                         net (fo=33, routed)          1.319     5.621    <hidden>
    SLICE_X53Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.454    15.490    <hidden>
    SLICE_X53Y71         FDCE                                         r  <hidden>
                         clock pessimism              0.129    15.619    
                         clock uncertainty           -0.196    15.422    
    SLICE_X53Y71         FDCE (Recov_fdce_C_CLR)     -0.405    15.017    <hidden>
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  9.397    

Slack (MET) :             9.397ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.857ns  (clk_fpga_0 rise@12.857ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.718ns (26.636%)  route 1.978ns (73.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.633ns = ( 15.490 - 12.857 ) 
    Source Clock Delay      (SCD):    2.925ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.631     2.925    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y75         FDPE (Prop_fdpe_C_Q)         0.419     3.344 f  <hidden>
                         net (fo=2, routed)           0.659     4.003    <hidden>
    SLICE_X40Y76         LUT3 (Prop_lut3_I2_O)        0.299     4.302 f  <hidden>
                         net (fo=33, routed)          1.319     5.621    <hidden>
    SLICE_X53Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     12.857    12.857 r  
    PS7_X0Y0             PS7                          0.000    12.857 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    13.945    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    14.036 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.454    15.490    <hidden>
    SLICE_X53Y71         FDCE                                         r  <hidden>
                         clock pessimism              0.129    15.619    
                         clock uncertainty           -0.196    15.422    
    SLICE_X53Y71         FDCE (Recov_fdce_C_CLR)     -0.405    15.017    <hidden>
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                  9.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.226%)  route 0.327ns (63.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.567     0.903    <hidden>
    SLICE_X28Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  <hidden>
                         net (fo=3, routed)           0.185     1.229    <hidden>
    SLICE_X28Y79         LUT3 (Prop_lut3_I1_O)        0.045     1.274 f  <hidden>
                         net (fo=32, routed)          0.143     1.416    <hidden>
    SLICE_X27Y79         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.832     1.198    <hidden>
    SLICE_X27Y79         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.934    
    SLICE_X27Y79         FDCE (Remov_fdce_C_CLR)     -0.092     0.842    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.226%)  route 0.327ns (63.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.567     0.903    <hidden>
    SLICE_X28Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  <hidden>
                         net (fo=3, routed)           0.185     1.229    <hidden>
    SLICE_X28Y79         LUT3 (Prop_lut3_I1_O)        0.045     1.274 f  <hidden>
                         net (fo=32, routed)          0.143     1.416    <hidden>
    SLICE_X27Y79         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.832     1.198    <hidden>
    SLICE_X27Y79         FDCE                                         r  <hidden>
                         clock pessimism             -0.264     0.934    
    SLICE_X27Y79         FDCE (Remov_fdce_C_CLR)     -0.092     0.842    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.842    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.226%)  route 0.327ns (63.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.567     0.903    <hidden>
    SLICE_X28Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  <hidden>
                         net (fo=3, routed)           0.185     1.229    <hidden>
    SLICE_X28Y79         LUT3 (Prop_lut3_I1_O)        0.045     1.274 f  <hidden>
                         net (fo=32, routed)          0.143     1.416    <hidden>
    SLICE_X27Y79         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.832     1.198    <hidden>
    SLICE_X27Y79         FDPE                                         r  <hidden>
                         clock pessimism             -0.264     0.934    
    SLICE_X27Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     0.839    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.186ns (36.226%)  route 0.327ns (63.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.567     0.903    <hidden>
    SLICE_X28Y79         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y79         FDRE (Prop_fdre_C_Q)         0.141     1.044 f  <hidden>
                         net (fo=3, routed)           0.185     1.229    <hidden>
    SLICE_X28Y79         LUT3 (Prop_lut3_I1_O)        0.045     1.274 f  <hidden>
                         net (fo=32, routed)          0.143     1.416    <hidden>
    SLICE_X27Y79         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.832     1.198    <hidden>
    SLICE_X27Y79         FDPE                                         r  <hidden>
                         clock pessimism             -0.264     0.934    
    SLICE_X27Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     0.839    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.416    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.630%)  route 0.304ns (57.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.546     0.882    <hidden>
    SLICE_X37Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.128     1.010 f  <hidden>
                         net (fo=1, routed)           0.086     1.095    <hidden>
    SLICE_X37Y78         LUT3 (Prop_lut3_I0_O)        0.098     1.193 f  <hidden>
                         net (fo=33, routed)          0.219     1.412    <hidden>
    SLICE_X36Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.809     1.175    <hidden>
    SLICE_X36Y76         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.893    
    SLICE_X36Y76         FDCE (Remov_fdce_C_CLR)     -0.067     0.826    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.586ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.630%)  route 0.304ns (57.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.546     0.882    <hidden>
    SLICE_X37Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.128     1.010 f  <hidden>
                         net (fo=1, routed)           0.086     1.095    <hidden>
    SLICE_X37Y78         LUT3 (Prop_lut3_I0_O)        0.098     1.193 f  <hidden>
                         net (fo=33, routed)          0.219     1.412    <hidden>
    SLICE_X36Y76         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.809     1.175    <hidden>
    SLICE_X36Y76         FDCE                                         r  <hidden>
                         clock pessimism             -0.282     0.893    
    SLICE_X36Y76         FDCE (Remov_fdce_C_CLR)     -0.067     0.826    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.630%)  route 0.304ns (57.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.546     0.882    <hidden>
    SLICE_X37Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.128     1.010 f  <hidden>
                         net (fo=1, routed)           0.086     1.095    <hidden>
    SLICE_X37Y78         LUT3 (Prop_lut3_I0_O)        0.098     1.193 f  <hidden>
                         net (fo=33, routed)          0.219     1.412    <hidden>
    SLICE_X36Y76         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.809     1.175    <hidden>
    SLICE_X36Y76         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.893    
    SLICE_X36Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     0.822    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.630%)  route 0.304ns (57.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.546     0.882    <hidden>
    SLICE_X37Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.128     1.010 f  <hidden>
                         net (fo=1, routed)           0.086     1.095    <hidden>
    SLICE_X37Y78         LUT3 (Prop_lut3_I0_O)        0.098     1.193 f  <hidden>
                         net (fo=33, routed)          0.219     1.412    <hidden>
    SLICE_X36Y76         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.809     1.175    <hidden>
    SLICE_X36Y76         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.893    
    SLICE_X36Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     0.822    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.590ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.226ns (42.630%)  route 0.304ns (57.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.546     0.882    <hidden>
    SLICE_X37Y78         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.128     1.010 f  <hidden>
                         net (fo=1, routed)           0.086     1.095    <hidden>
    SLICE_X37Y78         LUT3 (Prop_lut3_I0_O)        0.098     1.193 f  <hidden>
                         net (fo=33, routed)          0.219     1.412    <hidden>
    SLICE_X36Y76         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.809     1.175    <hidden>
    SLICE_X36Y76         FDPE                                         r  <hidden>
                         clock pessimism             -0.282     0.893    
    SLICE_X36Y76         FDPE (Remov_fdpe_C_PRE)     -0.071     0.822    <hidden>
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.594ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.655%)  route 0.600ns (76.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.544     0.880    <hidden>
    SLICE_X40Y76         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 f  <hidden>
                         net (fo=2, routed)           0.188     1.208    <hidden>
    SLICE_X40Y76         LUT3 (Prop_lut3_I1_O)        0.045     1.253 f  <hidden>
                         net (fo=33, routed)          0.413     1.666    <hidden>
    SLICE_X50Y71         FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.808     1.174    <hidden>
    SLICE_X50Y71         FDCE                                         r  <hidden>
                         clock pessimism             -0.035     1.139    
    SLICE_X50Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.072    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.666    
  -------------------------------------------------------------------
                         slack                                  0.594    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.081ns  (logic 0.124ns (11.473%)  route 0.957ns (88.527%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.957     0.957    lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ext_reset_in
    SLICE_X27Y84         LUT1 (Prop_lut1_I0_O)        0.124     1.081 r  lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     1.081    lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X27Y84         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.515     2.694    lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X27Y84         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.369ns  (logic 0.045ns (12.200%)  route 0.324ns (87.800%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.324     0.324    lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ext_reset_in
    SLICE_X27Y84         LUT1 (Prop_lut1_I0_O)        0.045     0.369 r  lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_i_1/O
                         net (fo=1, routed)           0.000     0.369    lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/src_in
    SLICE_X27Y84         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.837     1.203    lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/dest_clk
    SLICE_X27Y84         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.499ns  (logic 0.668ns (7.033%)  route 8.831ns (92.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.688     2.982    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.762     7.262    lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.150     7.412 f  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=156, routed)         5.069    12.481    <hidden>
    SLICE_X39Y78         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.467     2.646    <hidden>
    SLICE_X39Y78         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.499ns  (logic 0.668ns (7.033%)  route 8.831ns (92.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.688     2.982    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.762     7.262    lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.150     7.412 f  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=156, routed)         5.069    12.481    <hidden>
    SLICE_X39Y78         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.467     2.646    <hidden>
    SLICE_X39Y78         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.697ns  (logic 0.668ns (7.680%)  route 8.029ns (92.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.688     2.982    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.762     7.262    lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.150     7.412 f  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=156, routed)         4.268    11.679    <hidden>
    SLICE_X27Y78         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.509     2.688    <hidden>
    SLICE_X27Y78         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.697ns  (logic 0.668ns (7.680%)  route 8.029ns (92.320%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.688     2.982    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.762     7.262    lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.150     7.412 f  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=156, routed)         4.268    11.679    <hidden>
    SLICE_X27Y78         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.509     2.688    <hidden>
    SLICE_X27Y78         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.400ns  (logic 0.668ns (7.952%)  route 7.732ns (92.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.688     2.982    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.762     7.262    lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.150     7.412 f  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=156, routed)         3.971    11.382    <hidden>
    SLICE_X26Y82         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.513     2.692    <hidden>
    SLICE_X26Y82         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.400ns  (logic 0.668ns (7.952%)  route 7.732ns (92.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.688     2.982    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.762     7.262    lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.150     7.412 f  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=156, routed)         3.971    11.382    <hidden>
    SLICE_X26Y82         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.513     2.692    <hidden>
    SLICE_X26Y82         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.367ns  (logic 0.642ns (8.714%)  route 6.725ns (91.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.688     2.982    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.762     7.262    lenet_bd_i/axi_ic_data/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.124     7.386 f  lenet_bd_i/axi_ic_data/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AADDR_Q[63]_i_1/O
                         net (fo=71, routed)          2.963    10.349    <hidden>
    SLICE_X40Y75         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.462     2.641    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.367ns  (logic 0.642ns (8.714%)  route 6.725ns (91.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.688     2.982    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.518     3.500 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          3.762     7.262    lenet_bd_i/axi_ic_data/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.124     7.386 f  lenet_bd_i/axi_ic_data/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AADDR_Q[63]_i_1/O
                         net (fo=71, routed)          2.963    10.349    <hidden>
    SLICE_X40Y75         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.462     2.641    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.111ns  (logic 0.209ns (6.718%)  route 2.902ns (93.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.569     0.905    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.661     2.729    lenet_bd_i/axi_ic_data/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.045     2.774 f  lenet_bd_i/axi_ic_data/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AADDR_Q[63]_i_1/O
                         net (fo=71, routed)          1.241     4.016    <hidden>
    SLICE_X40Y75         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.808     1.174    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.111ns  (logic 0.209ns (6.718%)  route 2.902ns (93.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.569     0.905    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.661     2.729    lenet_bd_i/axi_ic_data/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.045     2.774 f  lenet_bd_i/axi_ic_data/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AADDR_Q[63]_i_1/O
                         net (fo=71, routed)          1.241     4.016    <hidden>
    SLICE_X40Y75         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.808     1.174    <hidden>
    SLICE_X40Y75         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.738ns  (logic 0.208ns (5.564%)  route 3.530ns (94.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.569     0.905    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.661     2.729    lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.044     2.773 f  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=156, routed)         1.870     4.643    <hidden>
    SLICE_X26Y82         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.835     1.201    <hidden>
    SLICE_X26Y82         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.738ns  (logic 0.208ns (5.564%)  route 3.530ns (94.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.569     0.905    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.661     2.729    lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.044     2.773 f  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=156, routed)         1.870     4.643    <hidden>
    SLICE_X26Y82         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.835     1.201    <hidden>
    SLICE_X26Y82         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.874ns  (logic 0.208ns (5.369%)  route 3.666ns (94.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.569     0.905    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.661     2.729    lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.044     2.773 f  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=156, routed)         2.006     4.779    <hidden>
    SLICE_X27Y78         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.831     1.197    <hidden>
    SLICE_X27Y78         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.874ns  (logic 0.208ns (5.369%)  route 3.666ns (94.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.569     0.905    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.661     2.729    lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.044     2.773 f  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=156, routed)         2.006     4.779    <hidden>
    SLICE_X27Y78         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.831     1.197    <hidden>
    SLICE_X27Y78         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.226ns  (logic 0.208ns (4.922%)  route 4.018ns (95.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.569     0.905    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.661     2.729    lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.044     2.773 f  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=156, routed)         2.357     5.130    <hidden>
    SLICE_X39Y78         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.812     1.178    <hidden>
    SLICE_X39Y78         FDPE                                         r  <hidden>

Slack:                    inf
  Source:                 lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        4.226ns  (logic 0.208ns (4.922%)  route 4.018ns (95.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.569     0.905    lenet_bd_i/rst_ps7_0_77M/U0/slowest_sync_clk
    SLICE_X30Y81         FDRE                                         r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y81         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  lenet_bd_i/rst_ps7_0_77M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=93, routed)          1.661     2.729    lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.044     2.773 f  lenet_bd_i/axi_ic_data/s01_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=156, routed)         2.357     5.130    <hidden>
    SLICE_X39Y78         FDPE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.812     1.178    <hidden>
    SLICE_X39Y78         FDPE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.943ns  (logic 4.075ns (45.573%)  route 4.867ns (54.427%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.886     3.180    lenet_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y113        FDRE                                         r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.518     3.698 r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           4.867     8.565    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    12.123 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.123    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.862ns  (logic 4.048ns (51.483%)  route 3.815ns (48.517%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.886     3.180    lenet_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y113        FDRE                                         r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.518     3.698 r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           3.815     7.513    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530    11.042 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.042    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.727ns  (logic 1.395ns (51.138%)  route 1.333ns (48.862%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.654     0.990    lenet_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y113        FDRE                                         r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.164     1.154 r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           1.333     2.487    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.231     3.717 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.717    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.293ns  (logic 1.422ns (43.179%)  route 1.871ns (56.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       0.654     0.990    lenet_bd_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X30Y113        FDRE                                         r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y113        FDRE (Prop_fdre_C_Q)         0.164     1.154 r  lenet_bd_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           1.871     3.025    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     4.283 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.283    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.694     2.873    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.694     2.873    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.694     2.873    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.694     2.873    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.694     2.873    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.694     2.873    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.694     2.873    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.694     2.873    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.694     2.873    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.694     2.873    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.872     3.166    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.872     3.166    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.872     3.166    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.872     3.166    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.872     3.166    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.872     3.166    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.872     3.166    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.872     3.166    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.872     3.166    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@6.429ns period=12.857ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.195ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.386ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y35          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lenet_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lenet_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lenet_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=17235, routed)       1.872     3.166    <hidden>
    DSP48_X3Y36          DSP48E1                                      r  <hidden>





