{"Source Block": ["hdl/library/axi_dmac/address_generator.v@80:90@HdlIdDef", "assign cache = 4'b0011;\nassign len = length;\nassign size = $clog2(DMA_DATA_WIDTH/8);\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [31-BYTES_PER_BEAT_WIDTH:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\n\nreg addr_valid_d1;\nreg last = 1'b0;\n"], "Clone Blocks": [["hdl/library/axi_dmac/address_generator.v@84:94", "reg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [31-BYTES_PER_BEAT_WIDTH:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\n\nreg addr_valid_d1;\nreg last = 1'b0;\n\n// If we already asserted addr_valid we have to wait until it is accepted before\n// we can disable the address generator.\nalways @(posedge clk) begin\n"], ["hdl/library/axi_dmac/address_generator.v@77:87", "\nassign burst = 2'b01;\nassign prot = 3'b000;\nassign cache = 4'b0011;\nassign len = length;\nassign size = $clog2(DMA_DATA_WIDTH/8);\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [31-BYTES_PER_BEAT_WIDTH:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\n"], ["hdl/library/axi_dmac/address_generator.v@82:92", "assign size = $clog2(DMA_DATA_WIDTH/8);\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [31-BYTES_PER_BEAT_WIDTH:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\n\nreg addr_valid_d1;\nreg last = 1'b0;\n\n// If we already asserted addr_valid we have to wait until it is accepted before\n"], ["hdl/library/axi_dmac/address_generator.v@79:89", "assign prot = 3'b000;\nassign cache = 4'b0011;\nassign len = length;\nassign size = $clog2(DMA_DATA_WIDTH/8);\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [31-BYTES_PER_BEAT_WIDTH:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\n\nreg addr_valid_d1;\n"], ["hdl/library/axi_dmac/address_generator.v@81:91", "assign len = length;\nassign size = $clog2(DMA_DATA_WIDTH/8);\n\nreg [LENGTH_WIDTH-1:0] length = 'h0;\nreg [31-BYTES_PER_BEAT_WIDTH:0] address = 'h00;\nreg [BEATS_PER_BURST_WIDTH-1:0] last_burst_len = 'h00;\nassign addr = {address, {BYTES_PER_BEAT_WIDTH{1'b0}}};\n\nreg addr_valid_d1;\nreg last = 1'b0;\n\n"]], "Diff Content": {"Delete": [[85, "reg [31-BYTES_PER_BEAT_WIDTH:0] address = 'h00;\n"]], "Add": [[85, "reg [DMA_ADDR_WIDTH-BYTES_PER_BEAT_WIDTH-1:0] address = 'h00;\n"]]}}