// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module MUXblock (
A,B,C,Vdd,GND,Out );
input  A;
input  B;
input  C;
input  Vdd;
input  GND;
output  Out;
wire net17;
wire Vdd;
wire C;
wire net16;
wire net15;
wire A;
wire GND;
wire B;
wire Out;

NOT    
 I0  ( .Vdd( Vdd ), .In( C ), .GND( GND ), .Out( net17 ) );

AND    
 I2  ( .Vdd( Vdd ), .A( C ), .GND( GND ), .B( B ), .Out( net15 ) );

AND    
 I1  ( .Vdd( Vdd ), .A( A ), .GND( GND ), .B( net17 ), .Out( net16 ) );

OR    
 I4  ( .Vdd( Vdd ), .A( net16 ), .GND( GND ), .B( net15 ), .Out( Out ) );

endmodule

