 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 200
Design : VerilogMultiplier
Version: G-2012.06-SP2
Date   : Thu Jun 23 21:05:35 2016
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed
No paths.

1
