==20448== Cachegrind, a cache and branch-prediction profiler
==20448== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20448== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20448== Command: ./srr-large
==20448== 
--20448-- warning: L3 cache found, using its data for the LL simulation.
--20448-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20448-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20448== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20448== (see section Limitations in user manual)
==20448== NOTE: further instances of this message will not be shown
==20448== 
==20448== I   refs:      919,217,731,571
==20448== I1  misses:              2,884
==20448== LLi misses:              1,800
==20448== I1  miss rate:            0.00%
==20448== LLi miss rate:            0.00%
==20448== 
==20448== D   refs:      356,699,040,286  (240,279,389,405 rd   + 116,419,650,881 wr)
==20448== D1  misses:     18,976,190,665  ( 18,682,230,056 rd   +     293,960,609 wr)
==20448== LLd misses:            800,271  (        248,195 rd   +         552,076 wr)
==20448== D1  miss rate:             5.3% (            7.8%     +             0.3%  )
==20448== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20448== 
==20448== LL refs:        18,976,193,549  ( 18,682,232,940 rd   +     293,960,609 wr)
==20448== LL misses:             802,071  (        249,995 rd   +         552,076 wr)
==20448== LL miss rate:              0.0% (            0.0%     +             0.0%  )
