From 24e8587c2665249c4db299db7a54040b2071377f Mon Sep 17 00:00:00 2001
From: Hugues Fruchet <hugues.fruchet@st.com>
Date: Thu, 13 Jun 2019 16:29:15 +0200
Subject: [PATCH 31/32] media: v4l2: add support of pclk_max_frequency on CSI
 bus

Signed-off-by: Hugues Fruchet <hugues.fruchet@st.com>
Change-Id: Ie51188cc458567979aecf7a7cbcdaddef1dd55e5
---
 drivers/media/v4l2-core/v4l2-fwnode.c | 6 ++++++
 include/media/v4l2-fwnode.h           | 2 ++
 2 files changed, 8 insertions(+)

diff --git a/drivers/media/v4l2-core/v4l2-fwnode.c b/drivers/media/v4l2-core/v4l2-fwnode.c
index 505338e..8589abd 100644
--- a/drivers/media/v4l2-core/v4l2-fwnode.c
+++ b/drivers/media/v4l2-core/v4l2-fwnode.c
@@ -102,6 +102,9 @@ static int v4l2_fwnode_endpoint_parse_csi2_bus(struct fwnode_handle *fwnode,
 	else if (have_clk_lane || bus->num_data_lanes > 0)
 		flags |= V4L2_MBUS_CSI2_CONTINUOUS_CLOCK;
 
+	if (!fwnode_property_read_u32(fwnode, "pclk-max-frequency", &v))
+		bus->pclk_max_frequency = v;
+
 	bus->flags = flags;
 	vep->bus_type = V4L2_MBUS_CSI2;
 
@@ -185,6 +188,9 @@ v4l2_fwnode_endpoint_parse_csi1_bus(struct fwnode_handle *fwnode,
 	if (!fwnode_property_read_u32(fwnode, "clock-lanes", &v))
 		bus->clock_lane = v;
 
+	if (!fwnode_property_read_u32(fwnode, "pclk-max-frequency", &v))
+		bus->pclk_max_frequency = v;
+
 	if (bus_type == V4L2_FWNODE_BUS_TYPE_CCP2)
 		vep->bus_type = V4L2_MBUS_CCP2;
 	else
diff --git a/include/media/v4l2-fwnode.h b/include/media/v4l2-fwnode.h
index 946b48d..8ddbe7a 100644
--- a/include/media/v4l2-fwnode.h
+++ b/include/media/v4l2-fwnode.h
@@ -45,6 +45,7 @@ struct v4l2_fwnode_bus_mipi_csi2 {
 	unsigned char clock_lane;
 	unsigned short num_data_lanes;
 	bool lane_polarities[1 + V4L2_FWNODE_CSI2_MAX_DATA_LANES];
+	unsigned int pclk_max_frequency;
 };
 
 /**
@@ -77,6 +78,7 @@ struct v4l2_fwnode_bus_mipi_csi1 {
 	bool lane_polarity[2];
 	unsigned char data_lane;
 	unsigned char clock_lane;
+	unsigned int pclk_max_frequency;
 };
 
 /**
-- 
2.7.4

