// Seed: 2998801475
module module_0;
  assign id_1 = id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input  wire  id_0,
    input  wire  id_1,
    output tri   id_2,
    input  logic id_3
);
  logic id_5 = id_3;
  always_ff id_5 <= 1 < id_3;
  logic [7:0] id_6, id_7, id_8;
  or primCall (id_2, id_3, id_5, id_6, id_7, id_8);
  module_0 modCall_1 ();
  task id_9;
    id_6[1] <= 1'b0;
  endtask
endmodule
module module_2;
  wire id_2;
  assign id_1 = 1;
  wand id_3 = 1'b0;
  wire id_4;
  assign id_1 = 1'b0;
  wire id_5 = id_4;
endmodule
