Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 14:57:28 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     75.203        0.000                      0                 1569        0.056        0.000                      0                 1569       48.750        0.000                       0                   586  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              75.203        0.000                      0                 1565        0.056        0.000                      0                 1565       48.750        0.000                       0                   586  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   92.703        0.000                      0                    4        0.761        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       75.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.203ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.450ns  (logic 5.624ns (23.002%)  route 18.826ns (76.998%))
  Logic Levels:           23  (LUT3=1 LUT5=9 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X58Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=106, routed)         3.408     9.074    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.198 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.337     9.535    sm/ram_reg_i_149_n_0
    SLICE_X52Y41         MUXF7 (Prop_muxf7_S_O)       0.292     9.827 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.718    10.546    sm/ram_reg_i_116_n_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.297    10.843 r  sm/ram_reg_i_55/O
                         net (fo=32, routed)          0.721    11.563    L_reg/M_sm_ra1[2]
    SLICE_X48Y49         MUXF7 (Prop_muxf7_S_O)       0.276    11.839 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.243    13.082    sm/M_alum_a[0]
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.327    13.409 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.551    13.960    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.326    14.286 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.568    14.854    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.119    14.973 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.407    15.381    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I4_O)        0.332    15.713 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    16.140    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.264 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.589    16.852    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I4_O)        0.150    17.002 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.601    17.603    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    17.929 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.343    18.272    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.396 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.597    18.993    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.117 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.577    19.695    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.118    19.813 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.423    20.235    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.320    20.555 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.428    20.984    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.320    21.304 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.488    21.791    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.321    22.112 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.804    22.917    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326    23.243 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.603    23.845    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y55         LUT3 (Prop_lut3_I2_O)        0.326    24.171 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.032    25.203    sm/D_registers_q[7][28]_i_2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.327 r  sm/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.859    26.187    sm/D_states_q[7]_i_53_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I0_O)        0.124    26.311 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           0.747    27.057    sm/D_states_q[7]_i_25_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.124    27.181 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.878    28.059    sm/accel_edge/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.183 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.477    29.660    sm/accel_edge_n_0
    SLICE_X63Y43         FDSE                                         r  sm/D_states_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y43         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.179   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X63Y43         FDSE (Setup_fdse_C_CE)      -0.205   104.863    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.863    
                         arrival time                         -29.660    
  -------------------------------------------------------------------
                         slack                                 75.203    

Slack (MET) :             75.203ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.450ns  (logic 5.624ns (23.002%)  route 18.826ns (76.998%))
  Logic Levels:           23  (LUT3=1 LUT5=9 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X58Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=106, routed)         3.408     9.074    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.198 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.337     9.535    sm/ram_reg_i_149_n_0
    SLICE_X52Y41         MUXF7 (Prop_muxf7_S_O)       0.292     9.827 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.718    10.546    sm/ram_reg_i_116_n_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.297    10.843 r  sm/ram_reg_i_55/O
                         net (fo=32, routed)          0.721    11.563    L_reg/M_sm_ra1[2]
    SLICE_X48Y49         MUXF7 (Prop_muxf7_S_O)       0.276    11.839 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.243    13.082    sm/M_alum_a[0]
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.327    13.409 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.551    13.960    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.326    14.286 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.568    14.854    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.119    14.973 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.407    15.381    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I4_O)        0.332    15.713 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    16.140    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.264 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.589    16.852    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I4_O)        0.150    17.002 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.601    17.603    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    17.929 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.343    18.272    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.396 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.597    18.993    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.117 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.577    19.695    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.118    19.813 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.423    20.235    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.320    20.555 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.428    20.984    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.320    21.304 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.488    21.791    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.321    22.112 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.804    22.917    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326    23.243 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.603    23.845    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y55         LUT3 (Prop_lut3_I2_O)        0.326    24.171 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.032    25.203    sm/D_registers_q[7][28]_i_2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.327 r  sm/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.859    26.187    sm/D_states_q[7]_i_53_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I0_O)        0.124    26.311 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           0.747    27.057    sm/D_states_q[7]_i_25_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.124    27.181 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.878    28.059    sm/accel_edge/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.183 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.477    29.660    sm/accel_edge_n_0
    SLICE_X63Y43         FDSE                                         r  sm/D_states_q_reg[2]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y43         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.179   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X63Y43         FDSE (Setup_fdse_C_CE)      -0.205   104.863    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        104.863    
                         arrival time                         -29.660    
  -------------------------------------------------------------------
                         slack                                 75.203    

Slack (MET) :             75.203ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.450ns  (logic 5.624ns (23.002%)  route 18.826ns (76.998%))
  Logic Levels:           23  (LUT3=1 LUT5=9 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X58Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=106, routed)         3.408     9.074    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.198 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.337     9.535    sm/ram_reg_i_149_n_0
    SLICE_X52Y41         MUXF7 (Prop_muxf7_S_O)       0.292     9.827 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.718    10.546    sm/ram_reg_i_116_n_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.297    10.843 r  sm/ram_reg_i_55/O
                         net (fo=32, routed)          0.721    11.563    L_reg/M_sm_ra1[2]
    SLICE_X48Y49         MUXF7 (Prop_muxf7_S_O)       0.276    11.839 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.243    13.082    sm/M_alum_a[0]
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.327    13.409 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.551    13.960    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.326    14.286 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.568    14.854    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.119    14.973 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.407    15.381    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I4_O)        0.332    15.713 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    16.140    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.264 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.589    16.852    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I4_O)        0.150    17.002 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.601    17.603    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    17.929 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.343    18.272    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.396 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.597    18.993    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.117 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.577    19.695    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.118    19.813 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.423    20.235    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.320    20.555 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.428    20.984    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.320    21.304 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.488    21.791    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.321    22.112 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.804    22.917    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326    23.243 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.603    23.845    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y55         LUT3 (Prop_lut3_I2_O)        0.326    24.171 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.032    25.203    sm/D_registers_q[7][28]_i_2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.327 r  sm/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.859    26.187    sm/D_states_q[7]_i_53_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I0_O)        0.124    26.311 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           0.747    27.057    sm/D_states_q[7]_i_25_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.124    27.181 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.878    28.059    sm/accel_edge/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.183 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.477    29.660    sm/accel_edge_n_0
    SLICE_X63Y43         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y43         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.179   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X63Y43         FDSE (Setup_fdse_C_CE)      -0.205   104.863    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        104.863    
                         arrival time                         -29.660    
  -------------------------------------------------------------------
                         slack                                 75.203    

Slack (MET) :             75.203ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__1/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.450ns  (logic 5.624ns (23.002%)  route 18.826ns (76.998%))
  Logic Levels:           23  (LUT3=1 LUT5=9 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X58Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=106, routed)         3.408     9.074    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.198 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.337     9.535    sm/ram_reg_i_149_n_0
    SLICE_X52Y41         MUXF7 (Prop_muxf7_S_O)       0.292     9.827 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.718    10.546    sm/ram_reg_i_116_n_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.297    10.843 r  sm/ram_reg_i_55/O
                         net (fo=32, routed)          0.721    11.563    L_reg/M_sm_ra1[2]
    SLICE_X48Y49         MUXF7 (Prop_muxf7_S_O)       0.276    11.839 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.243    13.082    sm/M_alum_a[0]
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.327    13.409 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.551    13.960    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.326    14.286 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.568    14.854    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.119    14.973 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.407    15.381    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I4_O)        0.332    15.713 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    16.140    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.264 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.589    16.852    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I4_O)        0.150    17.002 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.601    17.603    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    17.929 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.343    18.272    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.396 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.597    18.993    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.117 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.577    19.695    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.118    19.813 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.423    20.235    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.320    20.555 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.428    20.984    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.320    21.304 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.488    21.791    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.321    22.112 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.804    22.917    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326    23.243 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.603    23.845    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y55         LUT3 (Prop_lut3_I2_O)        0.326    24.171 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.032    25.203    sm/D_registers_q[7][28]_i_2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.327 r  sm/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.859    26.187    sm/D_states_q[7]_i_53_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I0_O)        0.124    26.311 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           0.747    27.057    sm/D_states_q[7]_i_25_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.124    27.181 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.878    28.059    sm/accel_edge/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.183 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.477    29.660    sm/accel_edge_n_0
    SLICE_X63Y43         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y43         FDSE                                         r  sm/D_states_q_reg[2]_rep__1/C
                         clock pessimism              0.179   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X63Y43         FDSE (Setup_fdse_C_CE)      -0.205   104.863    sm/D_states_q_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                        104.863    
                         arrival time                         -29.660    
  -------------------------------------------------------------------
                         slack                                 75.203    

Slack (MET) :             75.215ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.377ns  (logic 6.360ns (26.091%)  route 18.017ns (73.909%))
  Logic Levels:           26  (LUT2=1 LUT5=12 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.740 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=98, routed)          2.240     7.980    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X62Y50         LUT2 (Prop_lut2_I0_O)        0.150     8.130 r  sm/D_states_q[7]_i_41/O
                         net (fo=7, routed)           1.329     9.459    sm/D_states_q[7]_i_41_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.332     9.791 f  sm/D_registers_q[7][17]_i_43/O
                         net (fo=1, routed)           0.811    10.603    sm/D_registers_q[7][17]_i_43_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.727 r  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.000    10.727    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I0_O)      0.209    10.936 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.599    12.535    sm/M_sm_bsel[0]
    SLICE_X48Y51         LUT5 (Prop_lut5_I3_O)        0.297    12.832 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=5, routed)           0.456    13.288    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X48Y51         LUT5 (Prop_lut5_I2_O)        0.150    13.438 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.551    13.989    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.326    14.315 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.568    14.883    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.119    15.002 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.407    15.410    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I4_O)        0.332    15.742 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    16.169    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.293 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.589    16.881    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I4_O)        0.150    17.031 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.601    17.632    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    17.958 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.343    18.301    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.425 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.597    19.022    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.146 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.577    19.724    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.118    19.842 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.423    20.264    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.320    20.584 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.428    21.013    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.320    21.333 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.488    21.820    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.321    22.141 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.804    22.946    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326    23.272 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.586    23.858    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I4_O)        0.320    24.178 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.648    24.827    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I4_O)        0.326    25.153 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.605    25.758    sm/D_states_q[7]_i_77_n_0
    SLICE_X50Y52         LUT5 (Prop_lut5_I2_O)        0.116    25.874 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.469    26.343    sm/D_states_q[7]_i_58_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.328    26.671 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.101    27.772    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I3_O)        0.124    27.896 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.810    28.706    sm/D_states_q[1]_i_4_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    28.830 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    28.830    sm/D_states_q[1]_i_2_n_0
    SLICE_X59Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    29.042 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=3, routed)           0.557    29.599    sm/D_states_d__0[1]
    SLICE_X61Y53         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.508   104.912    sm/clk_IBUF_BUFG
    SLICE_X61Y53         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.179   105.092    
                         clock uncertainty           -0.035   105.056    
    SLICE_X61Y53         FDSE (Setup_fdse_C_D)       -0.242   104.814    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.814    
                         arrival time                         -29.599    
  -------------------------------------------------------------------
                         slack                                 75.215    

Slack (MET) :             75.241ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[4]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.352ns  (logic 6.360ns (26.117%)  route 17.992ns (73.883%))
  Logic Levels:           26  (LUT2=1 LUT5=12 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.638     5.222    sm/clk_IBUF_BUFG
    SLICE_X64Y45         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.518     5.740 r  sm/D_states_q_reg[4]_rep__0/Q
                         net (fo=98, routed)          2.240     7.980    sm/D_states_q_reg[4]_rep__0_n_0
    SLICE_X62Y50         LUT2 (Prop_lut2_I0_O)        0.150     8.130 r  sm/D_states_q[7]_i_41/O
                         net (fo=7, routed)           1.329     9.459    sm/D_states_q[7]_i_41_n_0
    SLICE_X54Y43         LUT6 (Prop_lut6_I1_O)        0.332     9.791 f  sm/D_registers_q[7][17]_i_43/O
                         net (fo=1, routed)           0.811    10.603    sm/D_registers_q[7][17]_i_43_n_0
    SLICE_X54Y41         LUT6 (Prop_lut6_I1_O)        0.124    10.727 r  sm/D_registers_q[7][17]_i_28/O
                         net (fo=1, routed)           0.000    10.727    sm/D_registers_q[7][17]_i_28_n_0
    SLICE_X54Y41         MUXF7 (Prop_muxf7_I0_O)      0.209    10.936 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          1.599    12.535    sm/M_sm_bsel[0]
    SLICE_X48Y51         LUT5 (Prop_lut5_I3_O)        0.297    12.832 r  sm/D_registers_q[7][1]_i_5/O
                         net (fo=5, routed)           0.456    13.288    sm/D_states_q_reg[7]_rep_0[0]
    SLICE_X48Y51         LUT5 (Prop_lut5_I2_O)        0.150    13.438 f  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.551    13.989    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.326    14.315 f  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.568    14.883    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.119    15.002 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.407    15.410    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I4_O)        0.332    15.742 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    16.169    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.293 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.589    16.881    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I4_O)        0.150    17.031 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.601    17.632    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    17.958 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.343    18.301    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.425 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.597    19.022    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.146 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.577    19.724    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.118    19.842 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.423    20.264    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.320    20.584 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.428    21.013    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.320    21.333 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.488    21.820    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.321    22.141 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.804    22.946    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326    23.272 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.586    23.858    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I4_O)        0.320    24.178 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.648    24.827    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X50Y53         LUT6 (Prop_lut6_I4_O)        0.326    25.153 r  sm/D_states_q[7]_i_77/O
                         net (fo=1, routed)           0.605    25.758    sm/D_states_q[7]_i_77_n_0
    SLICE_X50Y52         LUT5 (Prop_lut5_I2_O)        0.116    25.874 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.469    26.343    sm/D_states_q[7]_i_58_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I1_O)        0.328    26.671 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           1.101    27.772    sm/D_states_q[7]_i_39_n_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I3_O)        0.124    27.896 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.810    28.706    sm/D_states_q[1]_i_4_n_0
    SLICE_X59Y52         LUT6 (Prop_lut6_I0_O)        0.124    28.830 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    28.830    sm/D_states_q[1]_i_2_n_0
    SLICE_X59Y52         MUXF7 (Prop_muxf7_I0_O)      0.212    29.042 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=3, routed)           0.533    29.575    sm/D_states_d__0[1]
    SLICE_X61Y52         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.509   104.913    sm/clk_IBUF_BUFG
    SLICE_X61Y52         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.179   105.093    
                         clock uncertainty           -0.035   105.057    
    SLICE_X61Y52         FDSE (Setup_fdse_C_D)       -0.242   104.815    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.815    
                         arrival time                         -29.575    
  -------------------------------------------------------------------
                         slack                                 75.241    

Slack (MET) :             75.347ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.306ns  (logic 5.624ns (23.138%)  route 18.682ns (76.862%))
  Logic Levels:           23  (LUT3=1 LUT5=9 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X58Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=106, routed)         3.408     9.074    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.198 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.337     9.535    sm/ram_reg_i_149_n_0
    SLICE_X52Y41         MUXF7 (Prop_muxf7_S_O)       0.292     9.827 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.718    10.546    sm/ram_reg_i_116_n_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.297    10.843 r  sm/ram_reg_i_55/O
                         net (fo=32, routed)          0.721    11.563    L_reg/M_sm_ra1[2]
    SLICE_X48Y49         MUXF7 (Prop_muxf7_S_O)       0.276    11.839 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.243    13.082    sm/M_alum_a[0]
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.327    13.409 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.551    13.960    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.326    14.286 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.568    14.854    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.119    14.973 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.407    15.381    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I4_O)        0.332    15.713 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    16.140    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.264 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.589    16.852    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I4_O)        0.150    17.002 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.601    17.603    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    17.929 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.343    18.272    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.396 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.597    18.993    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.117 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.577    19.695    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.118    19.813 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.423    20.235    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.320    20.555 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.428    20.984    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.320    21.304 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.488    21.791    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.321    22.112 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.804    22.917    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326    23.243 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.603    23.845    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y55         LUT3 (Prop_lut3_I2_O)        0.326    24.171 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.032    25.203    sm/D_registers_q[7][28]_i_2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.327 r  sm/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.859    26.187    sm/D_states_q[7]_i_53_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I0_O)        0.124    26.311 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           0.747    27.057    sm/D_states_q[7]_i_25_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.124    27.181 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.878    28.059    sm/accel_edge/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.183 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.333    29.516    sm/accel_edge_n_0
    SLICE_X63Y45         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y45         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.179   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X63Y45         FDRE (Setup_fdre_C_CE)      -0.205   104.863    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        104.863    
                         arrival time                         -29.516    
  -------------------------------------------------------------------
                         slack                                 75.347    

Slack (MET) :             75.347ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.306ns  (logic 5.624ns (23.138%)  route 18.682ns (76.862%))
  Logic Levels:           23  (LUT3=1 LUT5=9 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X58Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=106, routed)         3.408     9.074    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.198 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.337     9.535    sm/ram_reg_i_149_n_0
    SLICE_X52Y41         MUXF7 (Prop_muxf7_S_O)       0.292     9.827 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.718    10.546    sm/ram_reg_i_116_n_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.297    10.843 r  sm/ram_reg_i_55/O
                         net (fo=32, routed)          0.721    11.563    L_reg/M_sm_ra1[2]
    SLICE_X48Y49         MUXF7 (Prop_muxf7_S_O)       0.276    11.839 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.243    13.082    sm/M_alum_a[0]
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.327    13.409 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.551    13.960    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.326    14.286 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.568    14.854    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.119    14.973 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.407    15.381    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I4_O)        0.332    15.713 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    16.140    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.264 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.589    16.852    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I4_O)        0.150    17.002 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.601    17.603    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    17.929 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.343    18.272    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.396 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.597    18.993    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.117 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.577    19.695    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.118    19.813 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.423    20.235    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.320    20.555 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.428    20.984    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.320    21.304 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.488    21.791    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.321    22.112 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.804    22.917    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326    23.243 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.603    23.845    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y55         LUT3 (Prop_lut3_I2_O)        0.326    24.171 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.032    25.203    sm/D_registers_q[7][28]_i_2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.327 r  sm/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.859    26.187    sm/D_states_q[7]_i_53_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I0_O)        0.124    26.311 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           0.747    27.057    sm/D_states_q[7]_i_25_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.124    27.181 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.878    28.059    sm/accel_edge/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.183 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.333    29.516    sm/accel_edge_n_0
    SLICE_X63Y45         FDSE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y45         FDSE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.179   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X63Y45         FDSE (Setup_fdse_C_CE)      -0.205   104.863    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        104.863    
                         arrival time                         -29.516    
  -------------------------------------------------------------------
                         slack                                 75.347    

Slack (MET) :             75.347ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.306ns  (logic 5.624ns (23.138%)  route 18.682ns (76.862%))
  Logic Levels:           23  (LUT3=1 LUT5=9 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X58Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=106, routed)         3.408     9.074    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.198 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.337     9.535    sm/ram_reg_i_149_n_0
    SLICE_X52Y41         MUXF7 (Prop_muxf7_S_O)       0.292     9.827 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.718    10.546    sm/ram_reg_i_116_n_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.297    10.843 r  sm/ram_reg_i_55/O
                         net (fo=32, routed)          0.721    11.563    L_reg/M_sm_ra1[2]
    SLICE_X48Y49         MUXF7 (Prop_muxf7_S_O)       0.276    11.839 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.243    13.082    sm/M_alum_a[0]
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.327    13.409 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.551    13.960    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.326    14.286 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.568    14.854    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.119    14.973 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.407    15.381    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I4_O)        0.332    15.713 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    16.140    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.264 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.589    16.852    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I4_O)        0.150    17.002 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.601    17.603    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    17.929 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.343    18.272    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.396 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.597    18.993    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.117 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.577    19.695    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.118    19.813 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.423    20.235    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.320    20.555 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.428    20.984    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.320    21.304 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.488    21.791    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.321    22.112 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.804    22.917    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326    23.243 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.603    23.845    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y55         LUT3 (Prop_lut3_I2_O)        0.326    24.171 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.032    25.203    sm/D_registers_q[7][28]_i_2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.327 r  sm/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.859    26.187    sm/D_states_q[7]_i_53_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I0_O)        0.124    26.311 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           0.747    27.057    sm/D_states_q[7]_i_25_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.124    27.181 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.878    28.059    sm/accel_edge/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.183 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.333    29.516    sm/accel_edge_n_0
    SLICE_X63Y45         FDSE                                         r  sm/D_states_q_reg[5]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y45         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
                         clock pessimism              0.179   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X63Y45         FDSE (Setup_fdse_C_CE)      -0.205   104.863    sm/D_states_q_reg[5]_rep
  -------------------------------------------------------------------
                         required time                        104.863    
                         arrival time                         -29.516    
  -------------------------------------------------------------------
                         slack                                 75.347    

Slack (MET) :             75.347ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[5]_rep__0/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        24.306ns  (logic 5.624ns (23.138%)  route 18.682ns (76.862%))
  Logic Levels:           23  (LUT3=1 LUT5=9 LUT6=11 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.924ns = ( 104.924 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X58Y51         FDSE                                         r  sm/D_states_q_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y51         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  sm/D_states_q_reg[0]_rep__0/Q
                         net (fo=106, routed)         3.408     9.074    sm/D_states_q_reg[0]_rep__0_n_0
    SLICE_X51Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.198 r  sm/ram_reg_i_149/O
                         net (fo=1, routed)           0.337     9.535    sm/ram_reg_i_149_n_0
    SLICE_X52Y41         MUXF7 (Prop_muxf7_S_O)       0.292     9.827 r  sm/ram_reg_i_116/O
                         net (fo=1, routed)           0.718    10.546    sm/ram_reg_i_116_n_0
    SLICE_X52Y41         LUT6 (Prop_lut6_I5_O)        0.297    10.843 r  sm/ram_reg_i_55/O
                         net (fo=32, routed)          0.721    11.563    L_reg/M_sm_ra1[2]
    SLICE_X48Y49         MUXF7 (Prop_muxf7_S_O)       0.276    11.839 r  L_reg/ram_reg_i_44/O
                         net (fo=14, routed)          1.243    13.082    sm/M_alum_a[0]
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.327    13.409 r  sm/D_registers_q[7][5]_i_9/O
                         net (fo=3, routed)           0.551    13.960    sm/D_registers_q[7][5]_i_9_n_0
    SLICE_X47Y49         LUT6 (Prop_lut6_I5_O)        0.326    14.286 r  sm/D_registers_q[7][5]_i_4/O
                         net (fo=4, routed)           0.568    14.854    sm/D_registers_q[7][5]_i_4_n_0
    SLICE_X47Y50         LUT5 (Prop_lut5_I4_O)        0.119    14.973 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.407    15.381    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I4_O)        0.332    15.713 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    16.140    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I5_O)        0.124    16.264 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.589    16.852    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y51         LUT5 (Prop_lut5_I4_O)        0.150    17.002 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.601    17.603    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X44Y52         LUT6 (Prop_lut6_I5_O)        0.326    17.929 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.343    18.272    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124    18.396 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.597    18.993    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X43Y54         LUT6 (Prop_lut6_I5_O)        0.124    19.117 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.577    19.695    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.118    19.813 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.423    20.235    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X47Y56         LUT5 (Prop_lut5_I4_O)        0.320    20.555 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           0.428    20.984    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.320    21.304 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.488    21.791    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X47Y57         LUT5 (Prop_lut5_I4_O)        0.321    22.112 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.804    22.917    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I4_O)        0.326    23.243 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.603    23.845    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y55         LUT3 (Prop_lut3_I2_O)        0.326    24.171 f  sm/D_registers_q[7][28]_i_2/O
                         net (fo=2, routed)           1.032    25.203    sm/D_registers_q[7][28]_i_2_n_0
    SLICE_X47Y53         LUT6 (Prop_lut6_I2_O)        0.124    25.327 r  sm/D_states_q[7]_i_53/O
                         net (fo=1, routed)           0.859    26.187    sm/D_states_q[7]_i_53_n_0
    SLICE_X49Y53         LUT6 (Prop_lut6_I0_O)        0.124    26.311 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           0.747    27.057    sm/D_states_q[7]_i_25_n_0
    SLICE_X51Y51         LUT6 (Prop_lut6_I3_O)        0.124    27.181 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.878    28.059    sm/accel_edge/D_states_q_reg[4]_rep__1_0
    SLICE_X52Y52         LUT6 (Prop_lut6_I2_O)        0.124    28.183 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=27, routed)          1.333    29.516    sm/accel_edge_n_0
    SLICE_X63Y45         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.519   104.924    sm/clk_IBUF_BUFG
    SLICE_X63Y45         FDSE                                         r  sm/D_states_q_reg[5]_rep__0/C
                         clock pessimism              0.179   105.103    
                         clock uncertainty           -0.035   105.068    
    SLICE_X63Y45         FDSE (Setup_fdse_C_CE)      -0.205   104.863    sm/D_states_q_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                        104.863    
                         arrival time                         -29.516    
  -------------------------------------------------------------------
                         slack                                 75.347    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.985%)  route 0.262ns (65.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.911    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y54         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y54         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.985%)  route 0.262ns (65.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.911    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y54         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y54         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.985%)  route 0.262ns (65.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.911    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y54         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y54         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.985%)  route 0.262ns (65.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.262     1.911    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y54         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y54         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y54         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.292%)  route 0.270ns (65.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y53         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.921    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.527    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.292%)  route 0.270ns (65.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y53         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.921    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.527    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.292%)  route 0.270ns (65.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y53         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.921    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.527    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.292%)  route 0.270ns (65.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.566     1.510    sr1/clk_IBUF_BUFG
    SLICE_X57Y53         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y53         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.270     1.921    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.835     2.025    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y52         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.527    
    SLICE_X56Y52         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.354%)  route 0.324ns (69.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.324     1.972    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y54         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y54         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y54         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.354%)  route 0.324ns (69.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.508    sr3/clk_IBUF_BUFG
    SLICE_X55Y54         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y54         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.324     1.972    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y54         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.834     2.024    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y54         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.545    
    SLICE_X56Y54         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y16   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y17   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y50   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y51   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y53   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y54   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y54   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X56Y52   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y54   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X60Y54   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       92.703ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.761ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.703ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.704ns (10.240%)  route 6.171ns (89.760%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X61Y52         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=117, routed)         2.360     8.026    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X61Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.150 r  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          3.119    11.269    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.393 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.692    12.085    fifo_reset_cond/AS[0]
    SLICE_X60Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.508   104.912    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X60Y55         FDPE (Recov_fdpe_C_PRE)     -0.361   104.788    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                 92.703    

Slack (MET) :             92.703ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.704ns (10.240%)  route 6.171ns (89.760%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X61Y52         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=117, routed)         2.360     8.026    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X61Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.150 r  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          3.119    11.269    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.393 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.692    12.085    fifo_reset_cond/AS[0]
    SLICE_X60Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.508   104.912    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X60Y55         FDPE (Recov_fdpe_C_PRE)     -0.361   104.788    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                 92.703    

Slack (MET) :             92.703ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.704ns (10.240%)  route 6.171ns (89.760%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X61Y52         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=117, routed)         2.360     8.026    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X61Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.150 r  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          3.119    11.269    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.393 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.692    12.085    fifo_reset_cond/AS[0]
    SLICE_X60Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.508   104.912    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X60Y55         FDPE (Recov_fdpe_C_PRE)     -0.361   104.788    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                 92.703    

Slack (MET) :             92.703ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.704ns (10.240%)  route 6.171ns (89.760%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 104.912 - 100.000 ) 
    Source Clock Delay      (SCD):    5.210ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.626     5.210    sm/clk_IBUF_BUFG
    SLICE_X61Y52         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y52         FDSE (Prop_fdse_C_Q)         0.456     5.666 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=117, routed)         2.360     8.026    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X61Y41         LUT2 (Prop_lut2_I0_O)        0.124     8.150 r  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          3.119    11.269    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I5_O)        0.124    11.393 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.692    12.085    fifo_reset_cond/AS[0]
    SLICE_X60Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.508   104.912    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.272   105.184    
                         clock uncertainty           -0.035   105.149    
    SLICE_X60Y55         FDPE (Recov_fdpe_C_PRE)     -0.361   104.788    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.788    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                 92.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.227ns (23.756%)  route 0.729ns (76.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.596     1.540    sm/clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.128     1.668 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=112, routed)         0.478     2.146    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I1_O)        0.099     2.245 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     2.495    fifo_reset_cond/AS[0]
    SLICE_X60Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.861     2.051    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.806    
    SLICE_X60Y55         FDPE (Remov_fdpe_C_PRE)     -0.071     1.735    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.227ns (23.756%)  route 0.729ns (76.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.596     1.540    sm/clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.128     1.668 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=112, routed)         0.478     2.146    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I1_O)        0.099     2.245 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     2.495    fifo_reset_cond/AS[0]
    SLICE_X60Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.861     2.051    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.806    
    SLICE_X60Y55         FDPE (Remov_fdpe_C_PRE)     -0.071     1.735    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.227ns (23.756%)  route 0.729ns (76.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.596     1.540    sm/clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.128     1.668 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=112, routed)         0.478     2.146    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I1_O)        0.099     2.245 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     2.495    fifo_reset_cond/AS[0]
    SLICE_X60Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.861     2.051    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.806    
    SLICE_X60Y55         FDPE (Remov_fdpe_C_PRE)     -0.071     1.735    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.227ns (23.756%)  route 0.729ns (76.244%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.596     1.540    sm/clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.128     1.668 f  sm/D_states_q_reg[6]_rep/Q
                         net (fo=112, routed)         0.478     2.146    sm/D_states_q_reg[6]_rep_n_0
    SLICE_X60Y52         LUT6 (Prop_lut6_I1_O)        0.099     2.245 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     2.495    fifo_reset_cond/AS[0]
    SLICE_X60Y55         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.861     2.051    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X60Y55         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.806    
    SLICE_X60Y55         FDPE (Remov_fdpe_C_PRE)     -0.071     1.735    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.761    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.340ns  (logic 11.400ns (32.258%)  route 23.940ns (67.742%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.248     7.844    L_reg/M_sm_pac[3]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.994 f  L_reg/L_3407eb12_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.642     8.636    L_reg/L_3407eb12_remainder0_carry_i_25_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I4_O)        0.326     8.962 f  L_reg/L_3407eb12_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.833     9.794    L_reg/L_3407eb12_remainder0_carry_i_12_n_0
    SLICE_X47Y44         LUT3 (Prop_lut3_I0_O)        0.152     9.946 f  L_reg/L_3407eb12_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.652    10.598    L_reg/L_3407eb12_remainder0_carry_i_20_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.326    10.924 r  L_reg/L_3407eb12_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.995    11.920    L_reg/L_3407eb12_remainder0_carry_i_10_n_0
    SLICE_X46Y43         LUT4 (Prop_lut4_I1_O)        0.124    12.044 r  L_reg/L_3407eb12_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.044    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.577 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.577    aseg_driver/decimal_renderer/L_3407eb12_remainder0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.892 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.962    13.854    L_reg/L_3407eb12_remainder0[7]
    SLICE_X44Y45         LUT5 (Prop_lut5_I2_O)        0.307    14.161 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.233    15.394    L_reg/i__carry__1_i_10_n_0
    SLICE_X45Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.518 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.011    16.529    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124    16.653 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.886    17.539    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.150    17.689 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.827    18.517    L_reg/i__carry_i_20__0_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I1_O)        0.354    18.871 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.593    19.464    L_reg/i__carry_i_11_n_0
    SLICE_X43Y42         LUT2 (Prop_lut2_I1_O)        0.326    19.790 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.358    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.878 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.878    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.995 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.995    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.214 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.112    22.327    L_reg/L_3407eb12_remainder0_inferred__1/i__carry__2[0]
    SLICE_X41Y42         LUT5 (Prop_lut5_I2_O)        0.295    22.622 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.771    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X41Y42         LUT5 (Prop_lut5_I0_O)        0.124    22.895 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.136    24.030    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.150    24.180 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.769    24.949    L_reg/i__carry_i_13_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.355    25.304 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.807    26.112    L_reg/i__carry_i_18_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.236 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.020    27.256    L_reg/i__carry_i_13_n_0
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.153    27.409 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    27.926    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X40Y40         LUT5 (Prop_lut5_I0_O)        0.327    28.253 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.253    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.803 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.803    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.917 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.917    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.139 f  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.996    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.299    30.295 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.405    30.701    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    30.825 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.672    31.496    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    31.620 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.772    32.393    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I3_O)        0.124    32.517 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.826    33.343    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.124    33.467 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.446    36.912    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.481 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.481    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.305ns  (logic 12.396ns (35.110%)  route 22.909ns (64.890%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.521     7.116    L_reg/M_sm_pbc[8]
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.268 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           1.161     8.429    L_reg/i__carry_i_14__3_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.761 f  L_reg/L_3407eb12_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.753     9.514    L_reg/L_3407eb12_remainder0_carry_i_16__0_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.118     9.632 f  L_reg/L_3407eb12_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.793    10.426    L_reg/L_3407eb12_remainder0_carry_i_19__0_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.352    10.778 r  L_reg/L_3407eb12_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.672    11.449    L_reg/L_3407eb12_remainder0_carry_i_10__0_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.328    11.777 r  L_reg/L_3407eb12_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.777    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.310 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.311    bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.634 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.262    13.896    L_reg/L_3407eb12_remainder0_1[5]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.202 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.156    15.358    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.482 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.484    15.965    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.118    16.083 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.642    16.726    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.318    17.044 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.968    18.012    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.356    18.368 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.838    19.206    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.532 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.544    20.075    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.582 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.582    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.696 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.696    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.009 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.825    L_reg/L_3407eb12_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.306    22.131 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.565    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.404    24.093    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.149    24.242 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.043    25.285    L_reg/i__carry_i_13__1_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.354    25.639 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.818    26.456    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.328    26.784 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.651    27.435    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.152    27.587 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    27.953    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.332    28.285 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.285    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.818 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.818    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.935 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.935    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.052 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.052    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.271 f  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.096    30.367    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.295    30.662 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.942    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.066 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.595    31.661    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    31.785 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.886    32.671    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    32.795 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.224    34.019    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I2_O)        0.152    34.171 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.503    36.674    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.770    40.444 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.444    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.232ns  (logic 12.331ns (34.999%)  route 22.901ns (65.001%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.521     7.116    L_reg/M_sm_pbc[8]
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.268 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           1.161     8.429    L_reg/i__carry_i_14__3_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.761 f  L_reg/L_3407eb12_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.753     9.514    L_reg/L_3407eb12_remainder0_carry_i_16__0_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.118     9.632 f  L_reg/L_3407eb12_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.793    10.426    L_reg/L_3407eb12_remainder0_carry_i_19__0_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.352    10.778 r  L_reg/L_3407eb12_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.672    11.449    L_reg/L_3407eb12_remainder0_carry_i_10__0_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.328    11.777 r  L_reg/L_3407eb12_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.777    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.310 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.311    bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.634 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.262    13.896    L_reg/L_3407eb12_remainder0_1[5]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.202 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.156    15.358    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.482 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.484    15.965    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.118    16.083 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.642    16.726    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.318    17.044 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.968    18.012    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.356    18.368 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.838    19.206    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.532 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.544    20.075    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.582 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.582    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.696 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.696    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.009 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.825    L_reg/L_3407eb12_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.306    22.131 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.565    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.404    24.093    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.149    24.242 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.043    25.285    L_reg/i__carry_i_13__1_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.354    25.639 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.818    26.456    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.328    26.784 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.651    27.435    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.152    27.587 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    27.953    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.332    28.285 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.285    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.818 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.818    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.935 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.935    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.052 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.052    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.271 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.096    30.367    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.295    30.662 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.942    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.066 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.595    31.661    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    31.785 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.887    32.672    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.124    32.796 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.412    34.208    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I0_O)        0.146    34.354 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.306    36.660    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.711    40.371 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.371    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.128ns  (logic 11.638ns (33.129%)  route 23.490ns (66.871%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=3 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.248     7.844    L_reg/M_sm_pac[3]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.994 f  L_reg/L_3407eb12_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.642     8.636    L_reg/L_3407eb12_remainder0_carry_i_25_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I4_O)        0.326     8.962 f  L_reg/L_3407eb12_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.833     9.794    L_reg/L_3407eb12_remainder0_carry_i_12_n_0
    SLICE_X47Y44         LUT3 (Prop_lut3_I0_O)        0.152     9.946 f  L_reg/L_3407eb12_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.652    10.598    L_reg/L_3407eb12_remainder0_carry_i_20_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.326    10.924 r  L_reg/L_3407eb12_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.995    11.920    L_reg/L_3407eb12_remainder0_carry_i_10_n_0
    SLICE_X46Y43         LUT4 (Prop_lut4_I1_O)        0.124    12.044 r  L_reg/L_3407eb12_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.044    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.577 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.577    aseg_driver/decimal_renderer/L_3407eb12_remainder0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.892 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.962    13.854    L_reg/L_3407eb12_remainder0[7]
    SLICE_X44Y45         LUT5 (Prop_lut5_I2_O)        0.307    14.161 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.233    15.394    L_reg/i__carry__1_i_10_n_0
    SLICE_X45Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.518 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.011    16.529    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124    16.653 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.886    17.539    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.150    17.689 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.827    18.517    L_reg/i__carry_i_20__0_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I1_O)        0.354    18.871 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.593    19.464    L_reg/i__carry_i_11_n_0
    SLICE_X43Y42         LUT2 (Prop_lut2_I1_O)        0.326    19.790 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.358    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.878 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.878    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.995 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.995    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.214 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.112    22.327    L_reg/L_3407eb12_remainder0_inferred__1/i__carry__2[0]
    SLICE_X41Y42         LUT5 (Prop_lut5_I2_O)        0.295    22.622 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.771    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X41Y42         LUT5 (Prop_lut5_I0_O)        0.124    22.895 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.136    24.030    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.150    24.180 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.769    24.949    L_reg/i__carry_i_13_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.355    25.304 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.807    26.112    L_reg/i__carry_i_18_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.236 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.020    27.256    L_reg/i__carry_i_13_n_0
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.153    27.409 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    27.926    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X40Y40         LUT5 (Prop_lut5_I0_O)        0.327    28.253 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.253    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.803 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.803    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.917 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.917    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.139 f  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.996    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.299    30.295 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.405    30.701    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    30.825 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.672    31.496    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y41         LUT3 (Prop_lut3_I1_O)        0.124    31.620 f  L_reg/aseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.772    32.393    L_reg/aseg_OBUF[10]_inst_i_10_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I3_O)        0.124    32.517 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           0.826    33.343    L_reg/aseg_OBUF[10]_inst_i_5_n_0
    SLICE_X43Y39         LUT4 (Prop_lut4_I2_O)        0.152    33.495 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.996    36.490    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    40.268 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.268    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.107ns  (logic 12.142ns (34.585%)  route 22.965ns (65.415%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.521     7.116    L_reg/M_sm_pbc[8]
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.268 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           1.161     8.429    L_reg/i__carry_i_14__3_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.761 f  L_reg/L_3407eb12_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.753     9.514    L_reg/L_3407eb12_remainder0_carry_i_16__0_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.118     9.632 f  L_reg/L_3407eb12_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.793    10.426    L_reg/L_3407eb12_remainder0_carry_i_19__0_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.352    10.778 r  L_reg/L_3407eb12_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.672    11.449    L_reg/L_3407eb12_remainder0_carry_i_10__0_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.328    11.777 r  L_reg/L_3407eb12_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.777    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.310 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.311    bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.634 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.262    13.896    L_reg/L_3407eb12_remainder0_1[5]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.202 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.156    15.358    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.482 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.484    15.965    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.118    16.083 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.642    16.726    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.318    17.044 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.968    18.012    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.356    18.368 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.838    19.206    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.532 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.544    20.075    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.582 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.582    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.696 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.696    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.009 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.825    L_reg/L_3407eb12_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.306    22.131 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.565    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.404    24.093    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.149    24.242 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.043    25.285    L_reg/i__carry_i_13__1_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.354    25.639 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.818    26.456    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.328    26.784 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.651    27.435    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.152    27.587 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    27.953    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.332    28.285 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.285    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.818 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.818    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.935 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.935    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.052 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.052    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.271 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.096    30.367    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.295    30.662 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.942    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.066 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.595    31.661    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    31.785 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.887    32.672    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.124    32.796 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.412    34.208    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I1_O)        0.124    34.332 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.370    36.702    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    40.246 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.246    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.889ns  (logic 12.328ns (35.335%)  route 22.561ns (64.665%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.521     7.116    L_reg/M_sm_pbc[8]
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.268 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           1.161     8.429    L_reg/i__carry_i_14__3_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.761 f  L_reg/L_3407eb12_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.753     9.514    L_reg/L_3407eb12_remainder0_carry_i_16__0_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.118     9.632 f  L_reg/L_3407eb12_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.793    10.426    L_reg/L_3407eb12_remainder0_carry_i_19__0_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.352    10.778 r  L_reg/L_3407eb12_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.672    11.449    L_reg/L_3407eb12_remainder0_carry_i_10__0_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.328    11.777 r  L_reg/L_3407eb12_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.777    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.310 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.311    bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.634 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.262    13.896    L_reg/L_3407eb12_remainder0_1[5]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.202 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.156    15.358    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.482 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.484    15.965    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.118    16.083 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.642    16.726    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.318    17.044 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.968    18.012    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.356    18.368 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.838    19.206    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.532 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.544    20.075    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.582 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.582    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.696 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.696    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.009 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.825    L_reg/L_3407eb12_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.306    22.131 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.565    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.404    24.093    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.149    24.242 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.043    25.285    L_reg/i__carry_i_13__1_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.354    25.639 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.818    26.456    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.328    26.784 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.651    27.435    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.152    27.587 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    27.953    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.332    28.285 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.285    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.818 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.818    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.935 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.935    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.052 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.052    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.271 f  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.096    30.367    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.295    30.662 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.942    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.066 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.595    31.661    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    31.785 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.886    32.671    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    32.795 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.071    33.866    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I2_O)        0.153    34.019 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.308    36.327    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.701    40.028 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.028    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.796ns  (logic 11.405ns (32.778%)  route 23.390ns (67.222%))
  Logic Levels:           32  (CARRY4=8 LUT2=3 LUT3=5 LUT4=2 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.556     5.140    L_reg/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          2.248     7.844    L_reg/M_sm_pac[3]
    SLICE_X44Y44         LUT2 (Prop_lut2_I0_O)        0.150     7.994 f  L_reg/L_3407eb12_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.642     8.636    L_reg/L_3407eb12_remainder0_carry_i_25_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I4_O)        0.326     8.962 f  L_reg/L_3407eb12_remainder0_carry_i_12/O
                         net (fo=6, routed)           0.833     9.794    L_reg/L_3407eb12_remainder0_carry_i_12_n_0
    SLICE_X47Y44         LUT3 (Prop_lut3_I0_O)        0.152     9.946 f  L_reg/L_3407eb12_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.652    10.598    L_reg/L_3407eb12_remainder0_carry_i_20_n_0
    SLICE_X47Y44         LUT5 (Prop_lut5_I4_O)        0.326    10.924 r  L_reg/L_3407eb12_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.995    11.920    L_reg/L_3407eb12_remainder0_carry_i_10_n_0
    SLICE_X46Y43         LUT4 (Prop_lut4_I1_O)        0.124    12.044 r  L_reg/L_3407eb12_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.044    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.577 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.577    aseg_driver/decimal_renderer/L_3407eb12_remainder0_carry_n_0
    SLICE_X46Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.892 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_carry__0/O[3]
                         net (fo=5, routed)           0.962    13.854    L_reg/L_3407eb12_remainder0[7]
    SLICE_X44Y45         LUT5 (Prop_lut5_I2_O)        0.307    14.161 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           1.233    15.394    L_reg/i__carry__1_i_10_n_0
    SLICE_X45Y44         LUT4 (Prop_lut4_I0_O)        0.124    15.518 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           1.011    16.529    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X45Y42         LUT6 (Prop_lut6_I0_O)        0.124    16.653 f  L_reg/i__carry_i_16__0/O
                         net (fo=5, routed)           0.886    17.539    L_reg/i__carry_i_16__0_n_0
    SLICE_X44Y43         LUT3 (Prop_lut3_I0_O)        0.150    17.689 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.827    18.517    L_reg/i__carry_i_20__0_n_0
    SLICE_X43Y43         LUT3 (Prop_lut3_I1_O)        0.354    18.871 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.593    19.464    L_reg/i__carry_i_11_n_0
    SLICE_X43Y42         LUT2 (Prop_lut2_I1_O)        0.326    19.790 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.569    20.358    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X42Y42         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.878 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.878    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.995 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.995    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.214 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           1.112    22.327    L_reg/L_3407eb12_remainder0_inferred__1/i__carry__2[0]
    SLICE_X41Y42         LUT5 (Prop_lut5_I2_O)        0.295    22.622 r  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.149    22.771    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X41Y42         LUT5 (Prop_lut5_I0_O)        0.124    22.895 r  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.136    24.030    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_0
    SLICE_X42Y39         LUT2 (Prop_lut2_I0_O)        0.150    24.180 r  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.769    24.949    L_reg/i__carry_i_13_0
    SLICE_X43Y39         LUT5 (Prop_lut5_I1_O)        0.355    25.304 r  L_reg/i__carry_i_18/O
                         net (fo=2, routed)           0.807    26.112    L_reg/i__carry_i_18_n_0
    SLICE_X41Y39         LUT6 (Prop_lut6_I5_O)        0.124    26.236 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           1.020    27.256    L_reg/i__carry_i_13_n_0
    SLICE_X41Y40         LUT3 (Prop_lut3_I1_O)        0.153    27.409 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.517    27.926    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X40Y40         LUT5 (Prop_lut5_I0_O)        0.327    28.253 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.253    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.803 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.803    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.917 r  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.917    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.139 f  aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.858    29.996    aseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y42         LUT6 (Prop_lut6_I1_O)        0.299    30.295 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.405    30.701    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y41         LUT6 (Prop_lut6_I1_O)        0.124    30.825 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.812    31.636    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I1_O)        0.124    31.760 r  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.161    31.921    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X42Y40         LUT6 (Prop_lut6_I5_O)        0.124    32.045 f  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.053    33.098    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X43Y39         LUT3 (Prop_lut3_I2_O)        0.124    33.222 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.140    36.362    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    39.936 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.936    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.763ns  (logic 12.143ns (34.931%)  route 22.620ns (65.069%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.521     7.116    L_reg/M_sm_pbc[8]
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.268 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           1.161     8.429    L_reg/i__carry_i_14__3_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.761 f  L_reg/L_3407eb12_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.753     9.514    L_reg/L_3407eb12_remainder0_carry_i_16__0_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.118     9.632 f  L_reg/L_3407eb12_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.793    10.426    L_reg/L_3407eb12_remainder0_carry_i_19__0_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.352    10.778 r  L_reg/L_3407eb12_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.672    11.449    L_reg/L_3407eb12_remainder0_carry_i_10__0_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.328    11.777 r  L_reg/L_3407eb12_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.777    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.310 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.311    bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.634 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.262    13.896    L_reg/L_3407eb12_remainder0_1[5]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.202 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.156    15.358    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.482 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.484    15.965    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.118    16.083 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.642    16.726    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.318    17.044 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.968    18.012    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.356    18.368 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.838    19.206    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.532 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.544    20.075    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.582 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.582    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.696 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.696    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.009 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.825    L_reg/L_3407eb12_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.306    22.131 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.565    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.404    24.093    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.149    24.242 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.043    25.285    L_reg/i__carry_i_13__1_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.354    25.639 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.818    26.456    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.328    26.784 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.651    27.435    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.152    27.587 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    27.953    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.332    28.285 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.285    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.818 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.818    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.935 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.935    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.052 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.052    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.271 f  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.096    30.367    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.295    30.662 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.942    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.066 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.595    31.661    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    31.785 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.886    32.671    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    32.795 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.071    33.866    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I2_O)        0.124    33.990 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.367    36.357    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    39.902 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    39.902    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.687ns  (logic 12.112ns (34.918%)  route 22.575ns (65.082%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=6 LUT4=2 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.521     7.116    L_reg/M_sm_pbc[8]
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.268 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           1.161     8.429    L_reg/i__carry_i_14__3_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.761 f  L_reg/L_3407eb12_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.753     9.514    L_reg/L_3407eb12_remainder0_carry_i_16__0_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.118     9.632 f  L_reg/L_3407eb12_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.793    10.426    L_reg/L_3407eb12_remainder0_carry_i_19__0_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.352    10.778 r  L_reg/L_3407eb12_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.672    11.449    L_reg/L_3407eb12_remainder0_carry_i_10__0_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.328    11.777 r  L_reg/L_3407eb12_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.777    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.310 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.311    bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.634 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.262    13.896    L_reg/L_3407eb12_remainder0_1[5]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.202 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.156    15.358    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.482 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.484    15.965    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.118    16.083 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.642    16.726    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.318    17.044 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.968    18.012    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.356    18.368 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.838    19.206    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.532 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.544    20.075    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.582 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.582    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.696 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.696    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.009 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.825    L_reg/L_3407eb12_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.306    22.131 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.565    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.404    24.093    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.149    24.242 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.043    25.285    L_reg/i__carry_i_13__1_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.354    25.639 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.818    26.456    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.328    26.784 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.651    27.435    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.152    27.587 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    27.953    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.332    28.285 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.285    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.818 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.818    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.935 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.935    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.052 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.052    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.271 f  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.096    30.367    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.295    30.662 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.942    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.066 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.595    31.661    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    31.785 f  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.886    32.671    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.124    32.795 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=6, routed)           1.224    34.019    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X50Y44         LUT4 (Prop_lut4_I0_O)        0.124    34.143 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.170    36.312    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    39.826 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.826    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.617ns  (logic 12.108ns (34.977%)  route 22.509ns (65.023%))
  Logic Levels:           33  (CARRY4=9 LUT2=2 LUT3=7 LUT4=1 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=18, routed)          1.521     7.116    L_reg/M_sm_pbc[8]
    SLICE_X40Y50         LUT3 (Prop_lut3_I1_O)        0.152     7.268 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           1.161     8.429    L_reg/i__carry_i_14__3_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I2_O)        0.332     8.761 f  L_reg/L_3407eb12_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           0.753     9.514    L_reg/L_3407eb12_remainder0_carry_i_16__0_n_0
    SLICE_X41Y49         LUT3 (Prop_lut3_I0_O)        0.118     9.632 f  L_reg/L_3407eb12_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.793    10.426    L_reg/L_3407eb12_remainder0_carry_i_19__0_n_0
    SLICE_X42Y48         LUT5 (Prop_lut5_I3_O)        0.352    10.778 r  L_reg/L_3407eb12_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.672    11.449    L_reg/L_3407eb12_remainder0_carry_i_10__0_n_0
    SLICE_X42Y49         LUT4 (Prop_lut4_I1_O)        0.328    11.777 r  L_reg/L_3407eb12_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.777    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.310 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.001    12.311    bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.634 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_carry__0/O[1]
                         net (fo=6, routed)           1.262    13.896    L_reg/L_3407eb12_remainder0_1[5]
    SLICE_X39Y49         LUT3 (Prop_lut3_I2_O)        0.306    14.202 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=8, routed)           1.156    15.358    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X36Y48         LUT6 (Prop_lut6_I5_O)        0.124    15.482 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.484    15.965    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I3_O)        0.118    16.083 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           0.642    16.726    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X38Y49         LUT5 (Prop_lut5_I4_O)        0.318    17.044 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.968    18.012    L_reg/i__carry_i_19__1_n_0
    SLICE_X40Y47         LUT3 (Prop_lut3_I0_O)        0.356    18.368 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           0.838    19.206    L_reg/i__carry_i_11__1_n_0
    SLICE_X40Y46         LUT2 (Prop_lut2_I1_O)        0.326    19.532 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.544    20.075    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X39Y46         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.582 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.582    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.696 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.696    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.009 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.816    21.825    L_reg/L_3407eb12_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.306    22.131 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.433    22.565    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X37Y47         LUT5 (Prop_lut5_I0_O)        0.124    22.689 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.404    24.093    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__0/i__carry__0_0
    SLICE_X39Y45         LUT2 (Prop_lut2_I0_O)        0.149    24.242 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           1.043    25.285    L_reg/i__carry_i_13__1_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.354    25.639 r  L_reg/i__carry_i_18__1/O
                         net (fo=2, routed)           0.818    26.456    L_reg/i__carry_i_18__1_n_0
    SLICE_X37Y45         LUT6 (Prop_lut6_I5_O)        0.328    26.784 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.651    27.435    L_reg/i__carry_i_13__1_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I1_O)        0.152    27.587 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.366    27.953    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X38Y45         LUT5 (Prop_lut5_I0_O)        0.332    28.285 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    28.285    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    28.818 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.818    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    28.935 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.935    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.052 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    29.052    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    29.271 r  bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.096    30.367    bseg_driver/decimal_renderer/L_3407eb12_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X40Y46         LUT6 (Prop_lut6_I5_O)        0.295    30.662 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.280    30.942    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I1_O)        0.124    31.066 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.595    31.661    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X40Y45         LUT3 (Prop_lut3_I1_O)        0.124    31.785 r  L_reg/bseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.887    32.672    L_reg/bseg_OBUF[10]_inst_i_10_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I4_O)        0.124    32.796 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.028    33.823    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X50Y44         LUT3 (Prop_lut3_I1_O)        0.124    33.947 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.299    36.246    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    39.756 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.756    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.750ns  (logic 1.404ns (80.248%)  route 0.346ns (19.752%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.346     2.009    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.286 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.286    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.802ns  (logic 1.367ns (75.839%)  route 0.435ns (24.161%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.435     2.112    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.409ns (76.362%)  route 0.436ns (23.638%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.436     2.100    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.380 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.380    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_890836485[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.857ns  (logic 1.438ns (77.475%)  route 0.418ns (22.525%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.592     1.536    forLoop_idx_0_890836485[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_890836485[1].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_890836485[1].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.061     1.761    forLoop_idx_0_890836485[1].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X65Y57         LUT6 (Prop_lut6_I4_O)        0.045     1.806 r  forLoop_idx_0_890836485[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.357     2.163    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.392 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.392    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.879ns  (logic 1.396ns (74.301%)  route 0.483ns (25.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y61         FDPE (Prop_fdpe_C_Q)         0.164     1.699 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.483     2.182    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.414 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.414    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_890836485[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.950ns  (logic 1.421ns (72.864%)  route 0.529ns (27.136%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.591     1.535    forLoop_idx_0_890836485[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y60         FDRE                                         r  forLoop_idx_0_890836485[0].cond_butt_sel_desel/D_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_890836485[0].cond_butt_sel_desel/D_ctr_q_reg[2]/Q
                         net (fo=3, routed)           0.068     1.744    forLoop_idx_0_890836485[0].cond_butt_sel_desel/D_ctr_q_reg[2]
    SLICE_X62Y60         LUT6 (Prop_lut6_I4_O)        0.045     1.789 r  forLoop_idx_0_890836485[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=9, routed)           0.461     2.250    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.484 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.484    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.350ns (62.697%)  route 0.803ns (37.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X49Y39         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y39         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.803     2.452    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.660 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.660    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.260ns  (logic 1.547ns (68.434%)  route 0.714ns (31.566%))
  Logic Levels:           3  (LUT1=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X64Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.062     1.763    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X65Y54         LUT6 (Prop_lut6_I4_O)        0.045     1.808 f  cond_butt_next_play/D_ctr_q[0]_i_2/O
                         net (fo=15, routed)          0.304     2.112    cond_butt_next_play/sel
    SLICE_X62Y53         LUT1 (Prop_lut1_I0_O)        0.044     2.156 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           0.348     2.503    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.294     3.797 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.797    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.373ns (59.800%)  route 0.923ns (40.200%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y38         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.923     2.572    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.803 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.803    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_857601670[0].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.913ns  (logic 1.502ns (30.579%)  route 3.411ns (69.421%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.411     4.913    forLoop_idx_0_857601670[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y59         FDRE                                         r  forLoop_idx_0_857601670[0].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.440     4.844    forLoop_idx_0_857601670[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  forLoop_idx_0_857601670[0].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_857601670[2].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.763ns  (logic 1.490ns (31.276%)  route 3.273ns (68.724%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 r  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.273     4.763    forLoop_idx_0_857601670[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X54Y59         FDRE                                         r  forLoop_idx_0_857601670[2].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.440     4.844    forLoop_idx_0_857601670[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  forLoop_idx_0_857601670[2].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_857601670[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.577ns  (logic 1.500ns (32.770%)  route 3.077ns (67.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.077     4.577    forLoop_idx_0_857601670[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y59         FDRE                                         r  forLoop_idx_0_857601670[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.440     4.844    forLoop_idx_0_857601670[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  forLoop_idx_0_857601670[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_857601670[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.569ns  (logic 1.488ns (32.560%)  route 3.081ns (67.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.081     4.569    forLoop_idx_0_857601670[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_857601670[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.508     4.912    forLoop_idx_0_857601670[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_857601670[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.496ns (41.474%)  route 2.110ns (58.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.110     3.606    reset_cond/AS[0]
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.496ns (41.474%)  route 2.110ns (58.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.110     3.606    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.496ns (41.474%)  route 2.110ns (58.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.110     3.606    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.496ns (41.474%)  route 2.110ns (58.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.110     3.606    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.606ns  (logic 1.496ns (41.474%)  route 2.110ns (58.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           2.110     3.606    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.379ns  (logic 1.493ns (44.196%)  route 1.886ns (55.804%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.886     3.379    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]__0/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_890836485[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.236ns (41.638%)  route 0.331ns (58.362%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.331     0.567    forLoop_idx_0_890836485[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_890836485[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.856     2.046    forLoop_idx_0_890836485[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_890836485[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_890836485[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.230ns (39.540%)  route 0.352ns (60.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.352     0.582    forLoop_idx_0_890836485[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_890836485[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.856     2.046    forLoop_idx_0_890836485[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  forLoop_idx_0_890836485[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.000ns  (logic 0.261ns (26.117%)  route 0.739ns (73.883%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 r  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 r  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.000    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X65Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.862     2.052    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X65Y57         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.263ns (23.404%)  route 0.861ns (76.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.861     1.125    reset_cond/AS[0]
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.263ns (23.404%)  route 0.861ns (76.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.861     1.125    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.263ns (23.404%)  route 0.861ns (76.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.861     1.125    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.263ns (23.404%)  route 0.861ns (76.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.861     1.125    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.263ns (23.404%)  route 0.861ns (76.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 f  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 f  butt_reset_IBUF_inst/O
                         net (fo=5, routed)           0.861     1.125    reset_cond/AS[0]
    SLICE_X64Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_857601670[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.671ns  (logic 0.255ns (15.274%)  route 1.416ns (84.726%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.416     1.671    forLoop_idx_0_857601670[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_857601670[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.861     2.051    forLoop_idx_0_857601670[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X59Y56         FDRE                                         r  forLoop_idx_0_857601670[3].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_857601670[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.268ns (15.778%)  route 1.428ns (84.222%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 r  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.428     1.696    forLoop_idx_0_857601670[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y59         FDRE                                         r  forLoop_idx_0_857601670[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=585, routed)         0.833     2.023    forLoop_idx_0_857601670[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X50Y59         FDRE                                         r  forLoop_idx_0_857601670[1].cond_butt_dirs/sync/D_pipe_q_reg[0]__0/C





