library ieee;
use ieee.std_logic_1164.all;

entity test is
    port (
        key : in std_logic_vector(3 downto 0);
        
        hex0 : out std_logic_vector(6 downto 0)
    );
end entity;

architecture rtl of test
begin
    process(key)
    begin
        if rising_edge(key(0))
            hex <= hex + 1;
        end if;
    end process;
end architecture;