// Seed: 1322045426
module module_0 ();
  type_5(
      1'h0, 1
  );
  reg   id_0;
  logic id_1;
  assign id_1 = 1;
  always @(posedge id_1 or posedge 1'h0) id_0 <= 1'b0;
  defparam id_2.id_3 = id_2;
  logic id_4;
  assign id_4 = 1;
endmodule
