
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ff_n40C_1v95 Corner ===================================

Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.105356    6.987421 2204.086426 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105356    0.000000 2204.086426 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.044288    1.794888 2205.881348 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044288    0.000000 2205.881348 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.083917    1.637318 2207.518555 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083917    0.000000 2207.518555 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.100173    1.771241 2209.289795 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100173    0.000000 2209.289795 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.044092    1.773515 2211.063232 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044092    0.000000 2211.063232 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019589    0.105390    2.534534 2213.597900 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105390    0.000000 2213.597900 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018234    0.100426    1.604121 2215.201904 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100426    0.000000 2215.201904 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.021055    0.111513    2.411298 2217.613281 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.111513    0.000227 2217.613525 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.033859    0.126687    0.156433 2217.770020 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.126688    0.000682 2217.770508 ^ io_north_out[13] (out)
                                           2217.770508   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.770508   data arrival time
---------------------------------------------------------------------------------------------
                                           5781.979492   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2203.909180 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2203.909180 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.818115 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.818115 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.212646 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.212646 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2208.945068 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2208.945068 v cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.034135    2.136858 2211.082031 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.034135    0.000000 2211.082031 v cell1/SBwest_in[7] (fpgacell)
     1    0.016889    0.052024    2.205752 2213.287598 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052024    0.000000 2213.287598 v cell3/SBsouth_in[7] (fpgacell)
     1    0.029870    0.078780    1.447233 2214.734863 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.078780    0.000000 2214.734863 v cell2/CBeast_in[7] (fpgacell)
     1    0.013665    0.045624    2.330126 2217.065186 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.045624    0.000227 2217.065186 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.033878    0.062172    0.123009 2217.188232 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.062177    0.000682 2217.188965 v io_north_out[7] (out)
                                           2217.188965   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.188965   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.561035   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.947510 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.947510 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.899170 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.899170 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.275146 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.275146 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.006592 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.006592 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.061035 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.061035 v cell1/SBwest_in[6] (fpgacell)
     1    0.018789    0.056096    2.227807 2213.288818 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056096    0.000000 2213.288818 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010283    0.040789    1.393346 2214.682129 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.040789    0.000000 2214.682129 v cell2/CBeast_in[6] (fpgacell)
     1    0.014836    0.048171    2.270554 2216.952637 v cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.048171    0.000000 2216.952637 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.033941    0.062276    0.124146 2217.076904 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.062281    0.000682 2217.077637 v io_north_out[6] (out)
                                           2217.077637   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.077637   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.672363   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.105356    6.987421 2204.086426 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105356    0.000000 2204.086426 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.044288    1.794888 2205.881348 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044288    0.000000 2205.881348 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.083917    1.637318 2207.518555 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083917    0.000000 2207.518555 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.100173    1.771241 2209.289795 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100173    0.000000 2209.289795 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.044092    1.773515 2211.063232 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044092    0.000000 2211.063232 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019589    0.105390    2.534534 2213.597900 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105390    0.000000 2213.597900 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018234    0.100426    1.604121 2215.201904 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100426    0.000000 2215.201904 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.020237    0.104795    1.589569 2216.791504 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.104795    0.000227 2216.791748 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.033928    0.126936    0.155069 2216.946777 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.126937    0.000682 2216.947510 ^ io_west_out[29] (out)
                                           2216.947510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.947510   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.802734   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.465576 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.465576 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.592041 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.592041 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.370605 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.370605 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.084229 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.084229 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.843018 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.843018 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015889    0.083324    2.151637 2212.994629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083324    0.000000 2212.994629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010534    0.063838    1.900617 2214.895264 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.063838    0.000000 2214.895264 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.012051    0.066051    1.788067 2216.683350 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.066051    0.000227 2216.683594 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.126943    0.146201 2216.829834 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.126984    0.000682 2216.830322 ^ io_north_out[4] (out)
                                           2216.830322   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.830322   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.919434   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.088795    6.619075 2203.718018 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088795    0.000000 2203.718018 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.049114    2.037496 2205.755615 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049114    0.000000 2205.755615 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.047304    1.573199 2207.328613 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047304    0.000000 2207.328613 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.153081    1.588660 2208.917236 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153081    0.000000 2208.917236 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.048920    2.025899 2210.943359 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.048920    0.000000 2210.943359 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.016889    0.088832    2.060006 2213.003174 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.088832    0.000000 2213.003174 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.029870    0.153283    1.778517 2214.781738 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.153283    0.000000 2214.781738 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.008012    0.052102    1.693252 2216.475098 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.052102    0.000000 2216.475098 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035468    0.132438    0.146429 2216.621338 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.132446    0.000909 2216.622314 ^ io_west_out[23] (out)
                                           2216.622314   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.622314   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.127930   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.465576 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.465576 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.592041 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.592041 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.370605 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.370605 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.084229 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.084229 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.843018 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.843018 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015889    0.083324    2.151637 2212.994629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083324    0.000000 2212.994629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010534    0.063838    1.900617 2214.895264 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.063838    0.000000 2214.895264 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.009866    0.058052    1.530680 2216.426025 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.058052    0.000000 2216.426025 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035238    0.131634    0.147111 2216.572998 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.131647    0.001137 2216.574219 ^ io_west_out[20] (out)
                                           2216.574219   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.574219   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.175781   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.947510 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.947510 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.899170 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.899170 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.275146 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.275146 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.006592 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.006592 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.061035 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.061035 v cell1/SBwest_in[6] (fpgacell)
     1    0.018789    0.056096    2.227807 2213.288818 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056096    0.000000 2213.288818 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010283    0.040789    1.393346 2214.682129 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.040789    0.000000 2214.682129 v cell2/CBeast_in[6] (fpgacell)
     1    0.006841    0.031711    1.487479 2216.169678 v cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.031711    0.000000 2216.169678 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.035117    0.064154    0.118689 2216.288330 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.064171    0.000909 2216.289307 v io_west_out[22] (out)
                                           2216.289307   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.289307   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.460449   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.105356    6.987421 2204.086426 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105356    0.000000 2204.086426 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.044288    1.794888 2205.881348 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044288    0.000000 2205.881348 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.083917    1.637318 2207.518555 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083917    0.000000 2207.518555 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.100173    1.771241 2209.289795 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100173    0.000000 2209.289795 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.044092    1.773515 2211.063232 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.044092    0.000000 2211.063232 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019589    0.105390    2.534534 2213.597900 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105390    0.000000 2213.597900 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.020909    0.110890    2.431989 2216.029785 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.110890    0.000227 2216.030029 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034015    0.127243    0.156660 2216.186768 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.127243    0.000682 2216.187500 ^ io_north_out[29] (out)
                                           2216.187500   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.187500   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.562500   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.464111 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.464111 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.283447 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.283447 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.431641 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.431641 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.110352 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.110352 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.215088 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.215088 v cell1/SBwest_in[12] (fpgacell)
     1    0.022189    0.062740    2.030902 2212.245850 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062740    0.000000 2212.245850 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009134    0.038571    1.314220 2213.560059 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.038571    0.000000 2213.560059 v cell2/CBeast_in[12] (fpgacell)
     1    0.023191    0.064569    2.432671 2215.992676 v cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.064569    0.000000 2215.992676 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033992    0.062387    0.130740 2216.123535 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.062393    0.000682 2216.124268 v io_north_out[12] (out)
                                           2216.124268   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.124268   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.625977   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.058496    6.647042 2203.745850 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058496    0.000000 2203.745850 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.032303    2.036586 2205.782471 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032303    0.000000 2205.782471 v cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.049961    1.882654 2207.665283 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049961    0.000000 2207.665283 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.054322    1.414037 2209.079346 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054322    0.000000 2209.079346 v cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.032208    2.203933 2211.283203 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032208    0.000000 2211.283203 v cell1/SBwest_in[13] (fpgacell)
     1    0.019589    0.058513    2.256229 2213.539307 v cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.058513    0.000000 2213.539307 v cell3/SBsouth_in[13] (fpgacell)
     1    0.007838    0.033759    2.040224 2215.579590 v cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.033759    0.000000 2215.579590 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034255    0.062768    0.118689 2215.698242 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.062775    0.000682 2215.698975 v io_east_out[29] (out)
                                           2215.698975   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.698975   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.050781   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.947510 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.947510 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.899170 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.899170 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.275146 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.275146 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.006592 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.006592 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.061035 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.061035 v cell1/SBwest_in[6] (fpgacell)
     1    0.018789    0.056096    2.227807 2213.288818 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056096    0.000000 2213.288818 v cell3/SBsouth_in[6] (fpgacell)
     1    0.014850    0.048197    2.167781 2215.456543 v cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.048197    0.000227 2215.456787 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034015    0.062388    0.124146 2215.581055 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.062393    0.000682 2215.581787 v io_north_out[22] (out)
                                           2215.581787   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.581787   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.167969   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2203.909180 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2203.909180 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.818115 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.818115 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.212646 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.212646 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2208.945068 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2208.945068 v cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.034135    2.136858 2211.082031 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.034135    0.000000 2211.082031 v cell1/SBwest_in[7] (fpgacell)
     1    0.016889    0.052024    2.205752 2213.287598 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052024    0.000000 2213.287598 v cell3/SBsouth_in[7] (fpgacell)
     1    0.013569    0.045442    2.101842 2215.389648 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.045442    0.000227 2215.389893 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.062272    0.123009 2215.512695 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.062277    0.000682 2215.513428 v io_north_out[23] (out)
                                           2215.513428   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.513428   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.236328   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.652344 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.652344 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.467041 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.467041 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.592773 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.592773 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.232666 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.232666 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2209.980957 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2209.980957 v cell1/SBwest_in[5] (fpgacell)
     1    0.027589    0.073657    1.900162 2211.881104 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073657    0.000000 2211.881104 v cell3/SBsouth_in[5] (fpgacell)
     1    0.009035    0.038097    1.432909 2213.313965 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.038097    0.000000 2213.313965 v cell2/CBeast_in[5] (fpgacell)
     1    0.021703    0.061236    1.985654 2215.299805 v cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.061236    0.000000 2215.299805 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.033998    0.062386    0.129376 2215.429199 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.062391    0.000682 2215.429688 v io_north_out[5] (out)
                                           2215.429688   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.429688   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.320312   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.947510 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.947510 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.899170 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.899170 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.275146 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.275146 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.006592 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.006592 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.061035 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.061035 v cell1/SBwest_in[6] (fpgacell)
     1    0.018789    0.056096    2.227807 2213.288818 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056096    0.000000 2213.288818 v cell3/SBsouth_in[6] (fpgacell)
     1    0.005256    0.028690    1.949957 2215.238770 v cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.028690    0.000000 2215.238770 v output132/A (sky130_fd_sc_hd__buf_2)
     1    0.034233    0.062743    0.116643 2215.355469 v output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.062751    0.000682 2215.356201 v io_east_out[22] (out)
                                           2215.356201   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.356201   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.393555   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2203.909180 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2203.909180 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.818115 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.818115 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.212646 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.212646 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2208.945068 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2208.945068 v cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.034135    2.136858 2211.082031 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.034135    0.000000 2211.082031 v cell1/SBwest_in[7] (fpgacell)
     1    0.016889    0.052024    2.205752 2213.287598 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.052024    0.000000 2213.287598 v cell3/SBsouth_in[7] (fpgacell)
     1    0.007013    0.032034    1.908347 2215.196045 v cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.032034    0.000000 2215.196045 v output133/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.062517    0.117780 2215.313721 v output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.062523    0.000682 2215.314453 v io_east_out[23] (out)
                                           2215.314453   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.314453   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.435547   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.465576 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.465576 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.592041 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.592041 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.370605 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.370605 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.084229 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.084229 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.843018 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.843018 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015889    0.083324    2.151637 2212.994629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083324    0.000000 2212.994629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.011977    0.065762    2.155275 2215.149902 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.065762    0.000227 2215.150146 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.126943    0.145974 2215.296143 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.126984    0.000682 2215.296875 ^ io_north_out[20] (out)
                                           2215.296875   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.296875   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.453125   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.464111 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.464111 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.283447 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.283447 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.431641 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.431641 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.110352 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.110352 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.215088 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.215088 v cell1/SBwest_in[12] (fpgacell)
     1    0.022189    0.062740    2.030902 2212.245850 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062740    0.000000 2212.245850 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009134    0.038571    1.314220 2213.560059 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.038571    0.000000 2213.560059 v cell2/CBeast_in[12] (fpgacell)
     1    0.009801    0.038364    1.601165 2215.161377 v cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.038364    0.000000 2215.161377 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035241    0.064351    0.121645 2215.282959 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.064369    0.000909 2215.283936 v io_west_out[28] (out)
                                           2215.283936   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.283936   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.466309   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.465576 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.465576 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.592041 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.592041 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.370605 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.370605 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.084229 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.084229 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.843018 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.843018 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015889    0.083324    2.151637 2212.994629 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083324    0.000000 2212.994629 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.005387    0.038567    2.130264 2215.125000 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.038567    0.000000 2215.125000 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.034124    0.127674    0.139153 2215.264160 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.127679    0.000682 2215.264648 ^ io_east_out[20] (out)
                                           2215.264648   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.264648   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.485840   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.652344 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.652344 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.467041 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.467041 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.592773 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.592773 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.232666 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.232666 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2209.980957 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2209.980957 v cell1/SBwest_in[5] (fpgacell)
     1    0.027589    0.073657    1.900162 2211.881104 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073657    0.000000 2211.881104 v cell3/SBsouth_in[5] (fpgacell)
     1    0.009035    0.038097    1.432909 2213.313965 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.038097    0.000000 2213.313965 v cell2/CBeast_in[5] (fpgacell)
     1    0.006866    0.031729    1.361286 2214.675293 v cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.031729    0.000000 2214.675293 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035151    0.064209    0.118689 2214.793945 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.064226    0.000909 2214.794922 v io_west_out[21] (out)
                                           2214.794922   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.794922   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.955078   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.464111 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.464111 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.283447 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.283447 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.431641 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.431641 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.110352 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.110352 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.215088 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.215088 v cell1/SBwest_in[12] (fpgacell)
     1    0.022189    0.062740    2.030902 2212.245850 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062740    0.000000 2212.245850 v cell3/SBsouth_in[12] (fpgacell)
     1    0.023196    0.064580    2.147544 2214.393311 v cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064580    0.000000 2214.393311 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.033859    0.062178    0.130740 2214.524170 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.062183    0.000682 2214.524902 v io_north_out[28] (out)
                                           2214.524902   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.524902   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.225098   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.464111 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.464111 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.283447 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.283447 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.431641 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.431641 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.110352 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.110352 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.215088 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.215088 v cell1/SBwest_in[12] (fpgacell)
     1    0.022189    0.062740    2.030902 2212.245850 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062740    0.000000 2212.245850 v cell3/SBsouth_in[12] (fpgacell)
     1    0.005253    0.028676    1.821491 2214.067383 v cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.028676    0.000000 2214.067383 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.062516    0.116415 2214.183838 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.062523    0.000682 2214.184570 v io_east_out[28] (out)
                                           2214.184570   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.184570   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.565430   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.652344 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.652344 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.467041 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.467041 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.592773 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.592773 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.232666 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.232666 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2209.980957 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2209.980957 v cell1/SBwest_in[5] (fpgacell)
     1    0.027589    0.073657    1.900162 2211.881104 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073657    0.000000 2211.881104 v cell3/SBsouth_in[5] (fpgacell)
     1    0.021704    0.061236    2.051820 2213.933105 v cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.061236    0.000000 2213.933105 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.033865    0.062177    0.129376 2214.062256 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.062182    0.000682 2214.062988 v io_north_out[21] (out)
                                           2214.062988   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.062988   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.687012   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.652344 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.652344 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.467041 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.467041 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.592773 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.592773 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.232666 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.232666 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2209.980957 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2209.980957 v cell1/SBwest_in[5] (fpgacell)
     1    0.027589    0.073657    1.900162 2211.881104 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073657    0.000000 2211.881104 v cell3/SBsouth_in[5] (fpgacell)
     1    0.005357    0.028873    1.815579 2213.696777 v cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.028873    0.000000 2213.696777 v output131/A (sky130_fd_sc_hd__buf_2)
     1    0.034087    0.062533    0.116415 2213.813232 v output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.062541    0.000682 2213.813965 v io_east_out[21] (out)
                                           2213.813965   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.813965   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.936035   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.058496    6.647042 2203.745850 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058496    0.000000 2203.745850 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.032303    2.036586 2205.782471 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032303    0.000000 2205.782471 v cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.049961    1.882654 2207.665283 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049961    0.000000 2207.665283 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.054322    1.414037 2209.079346 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054322    0.000000 2209.079346 v cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.032208    2.203933 2211.283203 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032208    0.000000 2211.283203 v cell1/SBwest_in[13] (fpgacell)
     1    0.007694    0.033445    2.255547 2213.538818 v cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.033445    0.000000 2213.538818 v output124/A (sky130_fd_sc_hd__buf_2)
     1    0.034059    0.062462    0.118234 2213.656982 v output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.062468    0.000682 2213.657715 v io_east_out[13] (out)
                                           2213.657715   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.657715   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.092773   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.058496    6.647042 2203.745850 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058496    0.000000 2203.745850 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.032303    2.036586 2205.782471 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032303    0.000000 2205.782471 v cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.049961    1.882654 2207.665283 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049961    0.000000 2207.665283 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.054322    1.414037 2209.079346 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054322    0.000000 2209.079346 v cell0/CBeast_in[13] (fpgacell)
     1    0.006289    0.032208    2.203933 2211.283203 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032208    0.000000 2211.283203 v cell1/SBwest_in[13] (fpgacell)
     1    0.012425    0.042981    1.875833 2213.158936 v cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.042981    0.000000 2213.158936 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.063830    0.123009 2213.281982 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.063845    0.000909 2213.282959 v io_south_out[29] (out)
                                           2213.282959   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.282959   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.467285   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2203.909180 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2203.909180 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.818115 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.818115 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.212646 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.212646 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2208.945068 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2208.945068 v cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.034135    2.136858 2211.082031 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.034135    0.000000 2211.082031 v cell1/SBwest_in[7] (fpgacell)
     1    0.006879    0.031751    2.005663 2213.087646 v cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.031751    0.000000 2213.087646 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.034202    0.062685    0.117780 2213.205322 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.062692    0.000682 2213.206055 v io_east_out[7] (out)
                                           2213.206055   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.206055   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.543945   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.947510 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.947510 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.899170 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.899170 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.275146 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.275146 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.006592 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.006592 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.061035 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.061035 v cell1/SBwest_in[6] (fpgacell)
     1    0.005098    0.028399    2.002253 2213.063232 v cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.028399    0.000227 2213.063477 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034298    0.062848    0.116643 2213.180176 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.062857    0.000682 2213.180908 v io_east_out[6] (out)
                                           2213.180908   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.180908   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.569336   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.465576 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.465576 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.592041 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.592041 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.370605 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.370605 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.084229 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.084229 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.843018 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.843018 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.005532    0.039152    2.113893 2212.956787 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.039152    0.000000 2212.956787 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034302    0.128314    0.139835 2213.096680 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.128320    0.000682 2213.097412 ^ io_east_out[4] (out)
                                           2213.097412   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.097412   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.652832   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.465576 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.465576 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.592041 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.592041 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.370605 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.370605 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.084229 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.084229 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004226    0.035418    1.758735 2210.843018 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035418    0.000000 2210.843018 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.004957    0.035765    1.774197 2212.617188 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.035765    0.000227 2212.617432 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.130250    0.139835 2212.757324 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.130259    0.000909 2212.758057 ^ io_south_out[20] (out)
                                           2212.758057   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.758057   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.992188   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.088795    6.619075 2203.718018 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088795    0.000000 2203.718018 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.049114    2.037496 2205.755615 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049114    0.000000 2205.755615 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.047304    1.573199 2207.328613 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047304    0.000000 2207.328613 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.153081    1.588660 2208.917236 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153081    0.000000 2208.917236 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007189    0.048920    2.025899 2210.943359 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.048920    0.000000 2210.943359 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.005808    0.039306    1.566605 2212.509766 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.039306    0.000227 2212.510010 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.130241    0.140972 2212.651123 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.130250    0.000909 2212.651855 ^ io_south_out[23] (out)
                                           2212.651855   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.651855   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.098145   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.947510 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.947510 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.899170 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.899170 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.275146 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.275146 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.006592 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.006592 v cell0/CBeast_in[6] (fpgacell)
     1    0.005889    0.031348    2.054549 2211.061035 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031348    0.000000 2211.061035 v cell1/SBwest_in[6] (fpgacell)
     1    0.005325    0.028786    1.366971 2212.427979 v cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.028786    0.000000 2212.427979 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.063827    0.117325 2212.545410 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.063842    0.000909 2212.546143 v io_south_out[22] (out)
                                           2212.546143   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.546143   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.204102   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.464111 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.464111 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.283447 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.283447 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.431641 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.431641 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.110352 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.110352 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.215088 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.215088 v cell1/SBwest_in[12] (fpgacell)
     1    0.005136    0.028470    1.706439 2211.921387 v cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.028470    0.000000 2211.921387 v output123/A (sky130_fd_sc_hd__buf_2)
     1    0.034194    0.062668    0.116415 2212.037842 v output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.062675    0.000682 2212.038574 v io_east_out[12] (out)
                                           2212.038574   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.038574   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.711426   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.652344 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.652344 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.467041 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.467041 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.592773 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.592773 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.232666 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.232666 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2209.980957 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2209.980957 v cell1/SBwest_in[5] (fpgacell)
     1    0.005154    0.028500    1.652325 2211.633301 v cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.028500    0.000000 2211.633301 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.034164    0.062642    0.116415 2211.749756 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.062649    0.000682 2211.750488 v io_east_out[5] (out)
                                           2211.750488   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.750488   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.000000   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.464111 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.464111 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.283447 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.283447 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.431641 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.431641 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.110352 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.110352 v cell0/CBeast_in[12] (fpgacell)
     1    0.004389    0.028123    2.104571 2210.215088 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.028123    0.000000 2210.215088 v cell1/SBwest_in[12] (fpgacell)
     1    0.004678    0.027704    1.146191 2211.361084 v cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.027704    0.000000 2211.361084 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.063597    0.116643 2211.477783 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.063611    0.000909 2211.478760 v io_south_out[28] (out)
                                           2211.478760   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.478760   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.271484   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.652344 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.652344 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.467041 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.467041 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.592773 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.592773 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.232666 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.232666 v cell0/CBeast_in[5] (fpgacell)
     1    0.004889    0.029206    1.748276 2209.980957 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029206    0.000000 2209.980957 v cell1/SBwest_in[5] (fpgacell)
     1    0.004478    0.027388    1.123681 2211.104736 v cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.027388    0.000000 2211.104736 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.063597    0.116643 2211.221436 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.063611    0.000909 2211.222168 v io_south_out[21] (out)
                                           2211.222168   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.222168   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.527832   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.058496    6.647042 2203.745850 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058496    0.000000 2203.745850 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.032303    2.036586 2205.782471 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032303    0.000000 2205.782471 v cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.049961    1.882654 2207.665283 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049961    0.000000 2207.665283 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.054322    1.414037 2209.079346 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.054322    0.000000 2209.079346 v cell0/CBeast_in[13] (fpgacell)
     1    0.012391    0.042921    1.827630 2210.906982 v cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.042921    0.000000 2210.906982 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.063735    0.123009 2211.029785 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.063750    0.000909 2211.030762 v io_south_out[13] (out)
                                           2211.030762   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.030762   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.719238   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.019581    0.105356    6.987421 2204.086426 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105356    0.000000 2204.086426 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006334    0.044288    1.794888 2205.881348 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.044288    0.000000 2205.881348 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015989    0.083917    1.637318 2207.518555 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083917    0.000000 2207.518555 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018178    0.100173    1.771241 2209.289795 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.100173    0.000000 2209.289795 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.019272    0.100498    1.586159 2210.875977 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.100498    0.000000 2210.875977 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035260    0.131634    0.156888 2211.032959 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.131686    0.000909 2211.033691 ^ io_west_out[13] (out)
                                           2211.033691   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.033691   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.716797   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.465576 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.465576 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.592041 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.592041 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.370605 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.370605 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.084229 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.084229 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.009772    0.057646    1.530225 2210.614502 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.057646    0.000000 2210.614502 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.131288    0.146883 2210.761475 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.131299    0.000909 2210.762207 ^ io_west_out[4] (out)
                                           2210.762207   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.762207   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.987793   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.088795    6.619075 2203.718018 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088795    0.000000 2203.718018 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.049114    2.037496 2205.755615 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.049114    0.000000 2205.755615 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.047304    1.573199 2207.328613 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047304    0.000000 2207.328613 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.153081    1.588660 2208.917236 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.153081    0.000000 2208.917236 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007702    0.050835    1.692115 2210.609375 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.050835    0.000000 2210.609375 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035533    0.132674    0.146201 2210.755615 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.132682    0.000909 2210.756592 ^ io_west_out[7] (out)
                                           2210.756592   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.756592   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.993652   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.015881    0.083289    6.366691 2203.465576 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083289    0.000000 2203.465576 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004312    0.035787    2.126399 2205.592041 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035787    0.000000 2205.592041 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006189    0.040901    1.778517 2207.370605 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040901    0.000000 2207.370605 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010489    0.063645    1.713715 2209.084229 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063645    0.000000 2209.084229 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004962    0.035785    1.423587 2210.507812 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.035785    0.000227 2210.508057 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.130279    0.139835 2210.647949 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.130288    0.000909 2210.648926 ^ io_south_out[4] (out)
                                           2210.648926   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.648926   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.101074   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.947510 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.947510 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.899170 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.899170 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.275146 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.275146 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.006592 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.006592 v cell0/CBeast_in[6] (fpgacell)
     1    0.006799    0.031624    1.487251 2210.493652 v cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.031624    0.000000 2210.493652 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035139    0.064190    0.118689 2210.612549 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.064207    0.000909 2210.613281 v io_west_out[6] (out)
                                           2210.613281   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.613281   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.136719   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.016881    0.052009    6.810297 2203.909180 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.052009    0.000000 2203.909180 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007234    0.034230    1.908802 2205.818115 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034230    0.000000 2205.818115 v cell3/SBwest_in[7] (fpgacell)
     1    0.007689    0.033489    1.394710 2207.212646 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033489    0.000000 2207.212646 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029826    0.078690    1.732360 2208.945068 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.078690    0.000000 2208.945068 v cell0/CBeast_in[7] (fpgacell)
     1    0.005699    0.029454    1.519993 2210.465088 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.029454    0.000227 2210.465332 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.063827    0.117552 2210.582764 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.063842    0.000909 2210.583740 v io_south_out[7] (out)
                                           2210.583740   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.583740   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.166504   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.018781    0.056080    6.848495 2203.947510 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056080    0.000000 2203.947510 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005934    0.031443    1.951776 2205.899170 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031443    0.000000 2205.899170 v cell3/SBwest_in[6] (fpgacell)
     1    0.008889    0.036128    1.376065 2207.275146 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036128    0.000000 2207.275146 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010267    0.040754    1.731223 2209.006592 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040754    0.000000 2209.006592 v cell0/CBeast_in[6] (fpgacell)
     1    0.005291    0.028726    1.417220 2210.423828 v cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.028726    0.000000 2210.423828 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.063733    0.117325 2210.541016 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.063747    0.000909 2210.541992 v io_south_out[6] (out)
                                           2210.541992   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.541992   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.208008   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.464111 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.464111 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.283447 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.283447 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.431641 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.431641 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.110352 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.110352 v cell0/CBeast_in[12] (fpgacell)
     1    0.009915    0.038610    1.601393 2209.711914 v cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.038610    0.000000 2209.711914 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035246    0.064373    0.121645 2209.833496 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.064393    0.001137 2209.834473 v io_west_out[12] (out)
                                           2209.834473   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.834473   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.915527   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.022181    0.062724    6.365099 2203.464111 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062724    0.000000 2203.464111 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004434    0.028218    1.819444 2205.283447 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028218    0.000000 2205.283447 v cell3/SBwest_in[12] (fpgacell)
     1    0.005389    0.028950    1.148237 2206.431641 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028950    0.000000 2206.431641 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009089    0.038477    1.678700 2208.110352 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038477    0.000000 2208.110352 v cell0/CBeast_in[12] (fpgacell)
     1    0.004595    0.027571    1.545914 2209.656250 v cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.027571    0.000000 2209.656250 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034886    0.063796    0.116870 2209.773193 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.063811    0.000909 2209.774170 v io_south_out[12] (out)
                                           2209.774170   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.774170   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.976074   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.073641    6.553364 2203.652344 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073641    0.000000 2203.652344 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.029380    1.814669 2205.467041 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029380    0.000000 2205.467041 v cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.028775    1.125727 2206.592773 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028775    0.000000 2206.592773 v cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.038087    1.640046 2208.232666 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.038087    0.000000 2208.232666 v cell0/CBeast_in[5] (fpgacell)
     1    0.007102    0.032219    1.361968 2209.594727 v cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.032219    0.000000 2209.594727 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035484    0.064655    0.119599 2209.714355 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.064668    0.000909 2209.715332 v io_west_out[5] (out)
                                           2209.715332   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.715332   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.034668   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.027581    0.138708    6.565642 2203.664551 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.138708    0.000000 2203.664551 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.004970    0.038343    1.917215 2205.581787 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.038343    0.000000 2205.581787 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005289    0.039936    1.061608 2206.643311 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.039936    0.000000 2206.643311 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.009030    0.056426    1.358103 2208.001465 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.056426    0.000000 2208.001465 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004554    0.037119    1.429953 2209.431396 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.037119    0.000000 2209.431396 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034886    0.130418    0.140517 2209.572021 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.130428    0.000909 2209.572754 ^ io_south_out[5] (out)
                                           2209.572754   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.572754   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.177246   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.004789    0.038341    6.365553 2203.464600 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038341    0.000000 2203.464600 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019889    0.102179    2.306251 2205.770752 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102179    0.000000 2205.770752 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.019433    0.099849    2.164143 2207.934814 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.099849    0.000227 2207.935059 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034015    0.127246    0.154159 2208.089355 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.127247    0.000682 2208.089844 ^ io_north_out[17] (out)
                                           2208.089844   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2208.089844   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.660156   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.004789    0.038341    6.365553 2203.464600 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038341    0.000000 2203.464600 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019889    0.102179    2.306251 2205.770752 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102179    0.000000 2205.770752 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005246    0.038449    1.866738 2207.637451 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.038449    0.000000 2207.637451 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.034179    0.127871    0.139153 2207.776611 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.127876    0.000682 2207.777344 ^ io_east_out[17] (out)
                                           2207.777344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.777344   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.972656   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.004789    0.038341    6.365553 2203.464600 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038341    0.000000 2203.464600 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005678    0.040167    2.008847 2205.473389 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.040167    0.000000 2205.473389 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.034288    0.128263    0.140062 2205.613281 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.128269    0.000682 2205.614014 ^ io_east_out[1] (out)
                                           2205.614014   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.614014   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.136230   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.004789    0.038341    6.365553 2203.464600 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038341    0.000000 2203.464600 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004861    0.035366    1.477702 2204.942139 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.035366    0.000227 2204.942383 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.130514    0.139835 2205.082275 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.130524    0.000909 2205.083252 ^ io_south_out[17] (out)
                                           2205.083252   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.083252   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.666992   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.007114    0.046384    6.270512 2203.369385 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.046384    0.000000 2203.369385 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035237    0.131647    0.143928 2203.513428 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.131658    0.000909 2203.514160 ^ io_west_out[3] (out)
                                           2203.514160   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.514160   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.235840   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.008338    0.052196    6.183655 2203.282471 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.052196    0.000000 2203.282471 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035164    0.131371    0.145747 2203.428223 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.131382    0.000909 2203.429199 ^ io_west_out[11] (out)
                                           2203.429199   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.429199   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.320801   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.005079    0.035996    6.138635 2203.237549 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.035996    0.000227 2203.237793 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.035003    0.130837    0.140290 2203.378174 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.130847    0.000909 2203.378906 ^ io_south_out[3] (out)
                                           2203.378906   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.378906   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.371094   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.005762    0.039819    6.101118 2203.199951 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.039819    0.000227 2203.200195 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.130268    0.141199 2203.341553 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.130278    0.000909 2203.342285 ^ io_south_out[11] (out)
                                           2203.342285   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.342285   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.407715   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.006808    0.046804    6.101573 2203.200439 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.046804    0.000000 2203.200439 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035245    0.131675    0.144155 2203.344727 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.131686    0.000909 2203.345459 ^ io_west_out[8] (out)
                                           2203.345459   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.345459   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.404297   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.007402    0.048181    6.035635 2203.134521 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.048181    0.000000 2203.134521 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035525    0.132652    0.145292 2203.279785 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.132660    0.000909 2203.280762 ^ io_west_out[2] (out)
                                           2203.280762   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.280762   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.469238   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.006544    0.045596    5.993798 2203.092773 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.045596    0.000000 2203.092773 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035164    0.131389    0.143700 2203.236328 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.131400    0.000909 2203.237305 ^ io_west_out[1] (out)
                                           2203.237305   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.237305   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.512695   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.006139    0.030277    6.005167 2203.104004 v cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.030277    0.000000 2203.104004 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.063597    0.117780 2203.221924 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.063611    0.000909 2203.222900 v io_south_out[8] (out)
                                           2203.222900   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.222900   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.527344   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.005987    0.030006    5.919219 2203.018066 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.030006    0.000000 2203.018066 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.063706    0.117780 2203.135986 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.063720    0.000909 2203.136719 v io_south_out[2] (out)
                                           2203.136719   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.136719   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.613281   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007689    0.035240    1.690296 2197.098877 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035240    0.000000 2197.098877 v cell0/CBeast_in[11] (fpgacell)
     1    0.004439    0.027317    5.904667 2203.003662 v cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.027317    0.000000 2203.003662 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.063597    0.116643 2203.120117 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.063611    0.000909 2203.121094 v io_south_out[1] (out)
                                           2203.121094   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.121094   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.629395   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.040939    6.609526 2192.146240 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.040939    0.000000 2192.146240 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.165177    1.902890 2194.049072 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165177    0.000000 2194.049072 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.062137    1.429271 2195.478516 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.062137    0.000000 2195.478516 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005609    0.045088    1.957005 2197.435547 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.045088    0.000227 2197.435547 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.034258    0.128149    0.141426 2197.577148 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.128156    0.000682 2197.577881 ^ io_east_out[11] (out)
                                           2197.577881   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.577881   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.172363   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010989    0.041002    1.437002 2195.408691 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.041002    0.000000 2195.408691 v cell1/CBnorth_in[11] (fpgacell)
     1    0.005598    0.029277    1.640728 2197.049316 v cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.029277    0.000000 2197.049316 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.063721    0.117552 2197.166992 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.063735    0.000909 2197.167725 v io_south_out[27] (out)
                                           2197.167725   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.167725   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.582031   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.028195    6.262781 2191.799561 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028195    0.000000 2191.799561 v cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.085475    2.172101 2193.971680 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085475    0.000000 2193.971680 v cell3/SBsouth_in[11] (fpgacell)
     1    0.033670    0.086176    2.260322 2196.231934 v cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.086176    0.000227 2196.232178 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033938    0.062364    0.139607 2196.371826 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.062369    0.000682 2196.372559 v io_north_out[27] (out)
                                           2196.372559   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.372559   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.377441   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014189    0.046473    1.637545 2185.536865 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.046473    0.000000 2185.536865 v cell0/CBeast_in[10] (fpgacell)
     1    0.004089    0.040939    6.609526 2192.146240 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.040939    0.000000 2192.146240 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033189    0.165177    1.902890 2194.049072 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165177    0.000000 2194.049072 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.005206    0.043668    1.922444 2195.971680 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.043668    0.000227 2195.971924 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.034232    0.128054    0.140972 2196.112793 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.128059    0.000682 2196.113525 ^ io_east_out[27] (out)
                                           2196.113525   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.113525   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.636719   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021189    0.060768    7.889639 2191.862793 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060768    0.000000 2191.862793 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008589    0.035468    1.154376 2193.017090 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035468    0.000000 2193.017090 v cell1/CBnorth_in[3] (fpgacell)
     1    0.005474    0.029076    2.284878 2195.302002 v cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.029076    0.000000 2195.302002 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034095    0.062515    0.116643 2195.418701 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.062522    0.000682 2195.419434 v io_east_out[3] (out)
                                           2195.419434   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.419434   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.330566   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037089    0.091419    8.053803 2192.026855 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091419    0.000000 2192.026855 v cell3/SBsouth_in[2] (fpgacell)
     1    0.010989    0.041028    1.008630 2193.035645 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.041028    0.000000 2193.035645 v cell1/CBnorth_in[2] (fpgacell)
     1    0.004989    0.028228    2.258958 2195.294434 v cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.028228    0.000000 2195.294434 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.034195    0.062671    0.116415 2195.410889 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.062677    0.000682 2195.411621 v io_east_out[2] (out)
                                           2195.411621   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.411621   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.338379   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014989    0.048243    7.919198 2191.892334 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048243    0.000000 2191.892334 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006489    0.031014    1.175295 2193.067627 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.031014    0.000000 2193.067627 v cell1/CBnorth_in[8] (fpgacell)
     1    0.005522    0.029160    1.959734 2195.027344 v cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.029160    0.000000 2195.027344 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034066    0.062473    0.116643 2195.144043 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.062479    0.000682 2195.144531 v io_east_out[8] (out)
                                           2195.144531   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.144531   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.605469   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014989    0.048243    7.919198 2191.892334 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048243    0.000000 2191.892334 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006489    0.031014    1.175295 2193.067627 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.031014    0.000000 2193.067627 v cell1/CBnorth_in[8] (fpgacell)
     1    0.006402    0.030790    1.674152 2194.741699 v cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.030790    0.000227 2194.741943 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034912    0.063835    0.118234 2194.860107 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.063851    0.000909 2194.861084 v io_south_out[24] (out)
                                           2194.861084   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.861084   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.889160   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037089    0.091419    8.053803 2192.026855 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091419    0.000000 2192.026855 v cell3/SBsouth_in[2] (fpgacell)
     1    0.010989    0.041028    1.008630 2193.035645 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.041028    0.000000 2193.035645 v cell1/CBnorth_in[2] (fpgacell)
     1    0.006318    0.030644    1.617082 2194.652588 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.030644    0.000227 2194.652832 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034784    0.063634    0.118007 2194.770752 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.063648    0.000909 2194.771729 v io_south_out[18] (out)
                                           2194.771729   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.771729   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.978516   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021189    0.060768    7.889639 2191.862793 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060768    0.000000 2191.862793 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008589    0.035468    1.154376 2193.017090 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035468    0.000000 2193.017090 v cell1/CBnorth_in[3] (fpgacell)
     1    0.004959    0.028163    1.621856 2194.638916 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.028163    0.000000 2194.638916 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.063732    0.117097 2194.756104 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.063747    0.000909 2194.757080 v io_south_out[19] (out)
                                           2194.757080   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.757080   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.992676   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037089    0.091419    8.053803 2192.026855 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091419    0.000000 2192.026855 v cell3/SBsouth_in[2] (fpgacell)
     1    0.034358    0.088186    2.107754 2194.134766 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.088186    0.000227 2194.134766 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.033860    0.062248    0.140290 2194.275146 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.062253    0.000682 2194.275879 v io_north_out[18] (out)
                                           2194.275879   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.275879   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.474121   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021189    0.060768    7.889639 2191.862793 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060768    0.000000 2191.862793 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019250    0.056637    2.147317 2194.010010 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.056637    0.000227 2194.010254 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033953    0.062301    0.127557 2194.137939 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.062306    0.000682 2194.138428 v io_north_out[19] (out)
                                           2194.138428   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.138428   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.611328   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014989    0.048243    7.919198 2191.892334 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048243    0.000000 2191.892334 v cell3/SBsouth_in[8] (fpgacell)
     1    0.014053    0.046286    2.068873 2193.961182 v cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.046286    0.000227 2193.961426 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034015    0.062388    0.123464 2194.084961 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.062394    0.000682 2194.085449 v io_north_out[24] (out)
                                           2194.085449   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.085449   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.664551   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021189    0.108501    7.882818 2191.855957 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.108501    0.000000 2191.855957 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005421    0.038991    1.952913 2193.808838 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.038991    0.000000 2193.808838 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.034275    0.128215    0.139607 2193.948486 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.128220    0.000682 2193.949219 ^ io_east_out[19] (out)
                                           2193.949219   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.949219   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.800781   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037089    0.091419    8.053803 2192.026855 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091419    0.000000 2192.026855 v cell3/SBsouth_in[2] (fpgacell)
     1    0.004902    0.028072    1.638455 2193.665283 v cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.028072    0.000000 2193.665283 v output127/A (sky130_fd_sc_hd__buf_2)
     1    0.034079    0.062509    0.116188 2193.781494 v output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.062516    0.000682 2193.782227 v io_east_out[18] (out)
                                           2193.782227   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.782227   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.967773   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014989    0.048243    7.919198 2191.892334 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048243    0.000000 2191.892334 v cell3/SBsouth_in[8] (fpgacell)
     1    0.005264    0.028701    1.459966 2193.352295 v cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.028701    0.000000 2193.352295 v output134/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.062740    0.116643 2193.468994 v output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.062748    0.000682 2193.469482 v io_east_out[24] (out)
                                           2193.469482   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.469482   data arrival time
---------------------------------------------------------------------------------------------
                                           5806.280762   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005135    0.038021    7.027438 2191.000488 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.038021    0.000227 2191.000732 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.034145    0.127754    0.138925 2191.139648 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.127759    0.000682 2191.140381 ^ io_east_out[0] (out)
                                           2191.140381   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.140381   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.609863   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.955811 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.955811 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.034303    0.088071    7.031758 2190.987549 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.088071    0.000000 2190.987549 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033938    0.062369    0.140290 2191.127930 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.062374    0.000682 2191.128662 v io_north_out[2] (out)
                                           2191.128662   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.128662   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.621582   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.955811 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.955811 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019067    0.056020    6.895334 2190.851074 v cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.056020    0.000227 2190.851318 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.033859    0.062153    0.127102 2190.978516 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.062158    0.000682 2190.979248 v io_north_out[1] (out)
                                           2190.979248   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.979248   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.770996   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.955811 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.955811 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.014181    0.046537    6.901019 2190.856934 v cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.046537    0.000227 2190.857178 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034313    0.062852    0.123919 2190.980957 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.062859    0.000682 2190.981689 v io_north_out[8] (out)
                                           2190.981689   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.981689   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.768066   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.955811 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.955811 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019485    0.100620    6.860319 2190.816162 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.100620    0.000227 2190.816406 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.126980    0.154159 2190.970459 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.126981    0.000682 2190.971191 ^ io_north_out[3] (out)
                                           2190.971191   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.971191   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.779297   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005453    0.043976    6.834171 2190.807373 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.043976    0.000000 2190.807373 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.034117    0.127635    0.140744 2190.947998 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.127639    0.000682 2190.948730 ^ io_east_out[10] (out)
                                           2190.948730   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.948730   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.801270   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.955811 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.955811 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.033807    0.168050    6.698656 2190.654541 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.168050    0.000227 2190.654785 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033854    0.126901    0.163482 2190.818115 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.126901    0.000682 2190.818848 ^ io_north_out[11] (out)
                                           2190.818848   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.818848   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.931152   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.032771    1.478384 2183.973145 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032771    0.000000 2183.973145 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005648    0.039866    6.524033 2190.497070 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.039866    0.000000 2190.497070 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.034298    0.128298    0.139835 2190.636963 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.128304    0.000682 2190.637695 ^ io_east_out[9] (out)
                                           2190.637695   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.637695   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.112305   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.955811 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.955811 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007266    0.047014    6.272103 2190.228027 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.047014    0.000000 2190.228027 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.131304    0.143928 2190.371826 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.131315    0.000909 2190.372803 ^ io_west_out[19] (out)
                                           2190.372803   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.372803   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.377441   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.955811 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.955811 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.008367    0.052320    6.184792 2190.140625 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.052320    0.000000 2190.140625 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035150    0.131321    0.145747 2190.286377 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.131331    0.000909 2190.287354 ^ io_west_out[27] (out)
                                           2190.287354   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.287354   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.462891   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.955811 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.955811 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006823    0.046864    6.102482 2190.058350 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.046864    0.000000 2190.058350 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.131305    0.143928 2190.202148 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.131315    0.000909 2190.203125 ^ io_west_out[24] (out)
                                           2190.203125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.203125   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.546875   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.955811 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.955811 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007397    0.048164    6.036771 2189.992676 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.048164    0.000000 2189.992676 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035415    0.132255    0.145064 2190.137695 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.132263    0.000909 2190.138672 ^ io_west_out[18] (out)
                                           2190.138672   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.138672   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.611328   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014234    0.079456    1.461103 2183.955811 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079456    0.000000 2183.955811 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007146    0.047998    5.996981 2189.952881 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.047998    0.000000 2189.952881 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035142    0.131304    0.144382 2190.097168 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.131314    0.000909 2190.098145 ^ io_west_out[17] (out)
                                           2190.098145   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.098145   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.652344   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005064    0.037752    6.842584 2189.337402 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.037752    0.000000 2189.337402 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.127381    0.138698 2189.476074 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.127385    0.000682 2189.476562 ^ io_east_out[16] (out)
                                           2189.476562   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.476562   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.273438   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005153    0.042909    6.648407 2189.143066 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.042909    0.000000 2189.143066 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034128    0.127682    0.140517 2189.283691 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.127687    0.000682 2189.284424 ^ io_east_out[26] (out)
                                           2189.284424   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.284424   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.465820   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.041136    5.695938 2180.615479 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.041136    0.000000 2180.615479 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.212240    1.879243 2182.494629 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212240    0.000000 2182.494629 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005493    0.039240    6.338951 2188.833740 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.039240    0.000000 2188.833740 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.034116    0.127645    0.139380 2188.973145 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.127650    0.000682 2188.973633 ^ io_east_out[25] (out)
                                           2188.973633   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2188.973633   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.776367   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003789    0.025549    1.471563 2183.899170 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025549    0.000000 2183.899170 v cell1/CBnorth_in[10] (fpgacell)
     1    0.004629    0.027626    1.658691 2185.557861 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027626    0.000000 2185.557861 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.063732    0.116870 2185.674805 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.063747    0.000909 2185.675781 v io_south_out[26] (out)
                                           2185.675781   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2185.675781   data arrival time
---------------------------------------------------------------------------------------------
                                           5814.074219   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018089    0.054531    1.474291 2174.919434 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.054531    0.000000 2174.919434 v cell0/CBeast_in[9] (fpgacell)
     1    0.004289    0.028488    5.384891 2180.304443 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028488    0.000000 2180.304443 v cell1/SBwest_in[10] (fpgacell)
     1    0.043389    0.104173    2.123215 2182.427734 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104173    0.000000 2182.427734 v cell3/SBsouth_in[10] (fpgacell)
     1    0.045250    0.107600    2.244178 2184.671875 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.107600    0.000227 2184.672119 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033953    0.062448    0.148248 2184.820312 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.062453    0.000682 2184.821045 v io_north_out[26] (out)
                                           2184.821045   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2184.821045   data arrival time
---------------------------------------------------------------------------------------------
                                           5814.929199   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028689    0.076021    3.782134 2177.227295 v cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.076021    0.000000 2177.227295 v cell3/SBsouth_in[9] (fpgacell)
     1    0.026253    0.070660    4.014282 2181.241699 v cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.070660    0.000227 2181.241943 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033860    0.062197    0.133241 2181.375244 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.062202    0.000682 2181.375732 v io_north_out[25] (out)
                                           2181.375732   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.375732   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.374512   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028689    0.141585    3.535888 2176.981201 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.141585    0.000000 2176.981201 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.010369    0.039438    3.913556 2180.894775 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.039438    0.000227 2180.895020 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033940    0.062271    0.120735 2181.015625 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.062276    0.000682 2181.016357 v io_north_out[16] (out)
                                           2181.016357   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.016357   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.733398   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004230    0.035544   13.696308 2140.889160 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035544    0.000000 2140.889160 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008489    0.055444    1.534090 2142.423340 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055444    0.000000 2142.423340 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003967    0.034630    7.028121 2149.451416 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034630    0.000000 2149.451416 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006689    0.047035    1.483841 2150.935303 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.047035    0.000000 2150.935303 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007289    0.049442    6.341680 2157.276855 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049442    0.000000 2157.276855 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027889    0.144077    1.842864 2159.119873 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.144077    0.000000 2159.119873 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007689    0.050850    5.431502 2164.551270 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050850    0.000000 2164.551270 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009489    0.037480    3.683681 2168.234863 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037480    0.000000 2168.234863 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008989    0.036345    5.210268 2173.445312 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036345    0.000000 2173.445312 v cell1/CBnorth_in[9] (fpgacell)
     1    0.005927    0.029880    1.363560 2174.808838 v cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.029880    0.000000 2174.808838 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034760    0.063597    0.117552 2174.926270 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.063611    0.000909 2174.927246 v io_south_out[25] (out)
                                           2174.927246   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2174.927246   data arrival time
---------------------------------------------------------------------------------------------
                                           5824.822754   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004783    0.036790    8.113375 2135.306152 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.036790    0.000227 2135.306396 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034847    0.130276    0.140290 2135.446777 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.130285    0.000909 2135.447754 ^ io_south_out[10] (out)
                                           2135.447754   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.447754   data arrival time
---------------------------------------------------------------------------------------------
                                           5864.302246   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.015063    0.079567    8.094730 2135.287598 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.079567    0.000000 2135.287598 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035599    0.132877    0.153022 2135.440674 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.132886    0.000909 2135.441650 ^ io_west_out[10] (out)
                                           2135.441650   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.441650   data arrival time
---------------------------------------------------------------------------------------------
                                           5864.308105   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006781    0.032192    5.483116 2132.676025 v cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.032192    0.000000 2132.676025 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035150    0.064204    0.118916 2132.794922 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.064220    0.000909 2132.795898 v io_west_out[9] (out)
                                           2132.795898   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2132.795898   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.954102   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005787    0.029621    5.397397 2132.590332 v cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.029621    0.000000 2132.590332 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034828    0.063706    0.117552 2132.707764 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.063720    0.000909 2132.708740 v io_south_out[9] (out)
                                           2132.708740   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2132.708740   data arrival time
---------------------------------------------------------------------------------------------
                                           5867.041504   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005924    0.046341    1.748504 2128.941406 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.046341    0.000000 2128.941406 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035495    0.132549    0.144837 2129.086182 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.132557    0.000909 2129.087158 ^ io_west_out[0] (out)
                                           2129.087158   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2129.087158   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.663086   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008089    0.057450    1.780791 2127.192871 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057450    0.000000 2127.192871 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005958    0.039994    1.499302 2128.692139 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.039994    0.000227 2128.692383 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034907    0.130483    0.141426 2128.833740 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.130493    0.000909 2128.834717 ^ io_south_out[0] (out)
                                           2128.834717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2128.834717   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.915527   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007734    0.051044    6.346909 2103.516602 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.051044    0.000000 2103.516602 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018134    0.099679    1.607759 2105.124512 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099679    0.000000 2105.124512 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004334    0.041320    5.695938 2110.820312 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041320    0.000000 2110.820312 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008189    0.034575    6.629534 2117.449951 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034575    0.000000 2117.449951 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005089    0.029747    1.737362 2119.187256 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029747    0.000000 2119.187256 v cell0/CBeast_in[1] (fpgacell)
     1    0.004189    0.035764    6.224809 2125.412109 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035764    0.000000 2125.412109 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005908    0.039790    1.523176 2126.935303 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.039790    0.000227 2126.935547 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034838    0.130239    0.141199 2127.076660 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.130249    0.000909 2127.077637 ^ io_south_out[16] (out)
                                           2127.077637   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2127.077637   data arrival time
---------------------------------------------------------------------------------------------
                                           5872.672363   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.044990    0.107102    2.243723 2099.413574 v cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.107102    0.000000 2099.413574 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034222    0.062875    0.148248 2099.561768 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.062882    0.000682 2099.562500 v io_north_out[10] (out)
                                           2099.562500   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2099.562500   data arrival time
---------------------------------------------------------------------------------------------
                                           5900.187988   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003781    0.025528    4.742788 2094.743896 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025528    0.000000 2094.743896 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043381    0.104156    2.425850 2097.169678 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104156    0.000000 2097.169678 v cell2/SBsouth_in[10] (fpgacell)
     1    0.014713    0.047362    1.453827 2098.623535 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.047362    0.000000 2098.623535 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035184    0.064260    0.125056 2098.748779 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.064278    0.000909 2098.749512 v io_west_out[26] (out)
                                           2098.749512   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2098.749512   data arrival time
---------------------------------------------------------------------------------------------
                                           5901.000488   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.076001    3.782134 2090.247559 v cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.076001    0.000000 2090.247559 v cell2/SBsouth_in[9] (fpgacell)
     1    0.026202    0.070561    4.014282 2094.261963 v cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.070561    0.000000 2094.261963 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.033938    0.062318    0.133241 2094.395264 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.062324    0.000682 2094.395752 v io_north_out[9] (out)
                                           2094.395752   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.395752   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.354492   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.010543    0.039848    3.914011 2093.915039 v cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.039848    0.000227 2093.915283 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.062393    0.120963 2094.036377 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.062398    0.000682 2094.037109 v io_north_out[0] (out)
                                           2094.037109   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.037109   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.712891   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008981    0.036328    5.405582 2086.465576 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036328    0.000000 2086.465576 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028681    0.141547    3.535661 2090.001221 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141547    0.000000 2090.001221 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.007060    0.048541    1.796707 2091.797852 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.048541    0.000000 2091.797852 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035238    0.131649    0.144610 2091.942383 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.131661    0.001137 2091.943604 ^ io_west_out[25] (out)
                                           2091.943604   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2091.943604   data arrival time
---------------------------------------------------------------------------------------------
                                           5907.806641   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005237    0.022492    0.013642 2000.013672 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.022493    0.000000 2000.013672 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005955    0.058444    0.068667 2000.082397 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.058464    0.000000 2000.082397 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009481    0.055045    7.563131 2007.645508 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.055045    0.000000 2007.645508 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008181    0.049389   12.934607 2020.580078 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049389    0.000000 2020.580078 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019881    0.102144    2.253955 2022.834106 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102144    0.000000 2022.834106 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004841    0.038566    1.865374 2024.699463 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038566    0.000000 2024.699463 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005134    0.042013    1.628905 2026.328369 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.042013    0.000000 2026.328369 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010981    0.061472    6.096798 2032.425171 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061472    0.000000 2032.425171 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037081    0.183274    2.242359 2034.667480 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183274    0.000000 2034.667480 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004234    0.035560    1.876515 2036.543945 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035560    0.000000 2036.543945 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008534    0.055636    1.534090 2038.078125 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055636    0.000000 2038.078125 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008581    0.035451    6.139090 2044.217163 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035451    0.000000 2044.217163 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021181    0.060753    2.627758 2046.844971 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060753    0.000000 2046.844971 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003976    0.027117    1.803983 2048.648926 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.027117    0.000000 2048.648926 v cell3/SBwest_in[3] (fpgacell)
     1    0.006734    0.033158    1.348099 2049.997070 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033158    0.000000 2049.997070 v cell2/CBeast_in[3] (fpgacell)
     1    0.006481    0.042185    6.165010 2056.162109 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042185    0.000000 2056.162109 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014981    0.080155    2.083425 2058.245361 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080155    0.000000 2058.245361 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007334    0.049636    1.704620 2059.950195 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049636    0.000000 2059.950195 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027934    0.144281    1.842864 2061.792969 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.144281    0.000000 2061.792969 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010981    0.040983    5.814172 2067.607178 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040983    0.000000 2067.607178 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033181    0.085458    2.476782 2070.083984 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085458    0.000000 2070.083984 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004134    0.028307    1.802846 2071.886719 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028307    0.000000 2071.886719 v cell3/SBwest_in[11] (fpgacell)
     1    0.007734    0.035335    1.385843 2073.272705 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035335    0.000000 2073.272705 v cell2/CBeast_in[11] (fpgacell)
     1    0.004234    0.035951    6.006303 2079.278809 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035951    0.000000 2079.278809 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008134    0.057633    1.781018 2081.059814 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057633    0.000000 2081.059814 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005431    0.044576    1.746685 2082.806641 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.044576    0.000000 2082.806641 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035176    0.131433    0.143245 2082.949951 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.131444    0.000909 2082.950684 ^ io_west_out[16] (out)
                                           2082.950684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2082.950684   data arrival time
---------------------------------------------------------------------------------------------
                                           5916.799316   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005990    0.025007    0.015461 2000.015503 ^ config_en (in)
                                                         config_en (net)
                      0.025008    0.000000 2000.015503 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.162093    0.213590    0.189175 2000.204712 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.227091    0.041609 2000.246338 ^ cell0/config_en (fpgacell)
                                           2000.246338   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019181    0.068819    0.047294 10000.046875 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000 10000.046875 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.116415 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059146    0.005457 10000.168945 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105047    0.092856    0.137334 10000.306641 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093567    0.006366 10000.312500 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.062500   clock uncertainty
                                  0.000000 10000.062500   clock reconvergence pessimism
                                 -2.563840 9997.499023   library setup time
                                           9997.499023   data required time
---------------------------------------------------------------------------------------------
                                           9997.499023   data required time
                                           -2000.246338   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.252441   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005990    0.025007    0.015461 2000.015503 ^ config_en (in)
                                                         config_en (net)
                      0.025008    0.000000 2000.015503 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.162093    0.213590    0.189175 2000.204712 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.228197    0.043201 2000.247925 ^ cell1/config_en (fpgacell)
                                           2000.247925   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019181    0.068819    0.047294 10000.046875 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000 10000.046875 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.116415 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058220    0.000909 10000.165039 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.130809    0.110971    0.145519 10000.310547 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116747    0.020009 10000.330078 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.080078   clock uncertainty
                                  0.000000 10000.080078   clock reconvergence pessimism
                                 -2.563840 9997.516602   library setup time
                                           9997.516602   data required time
---------------------------------------------------------------------------------------------
                                           9997.516602   data required time
                                           -2000.247925   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.268066   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005990    0.025007    0.015461 2000.015503 ^ config_en (in)
                                                         config_en (net)
                      0.025008    0.000000 2000.015503 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.162093    0.213590    0.189175 2000.204712 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.217430    0.023192 2000.227905 ^ cell2/config_en (fpgacell)
                                           2000.227905   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019181    0.068819    0.047294 10000.046875 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000 10000.046875 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.116415 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059146    0.005457 10000.168945 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105047    0.092856    0.137334 10000.306641 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093563    0.006366 10000.312500 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.062500   clock uncertainty
                                  0.000000 10000.062500   clock reconvergence pessimism
                                 -2.563840 9997.499023   library setup time
                                           9997.499023   data required time
---------------------------------------------------------------------------------------------
                                           9997.499023   data required time
                                           -2000.227905   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.270996   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005990    0.025007    0.015461 2000.015503 ^ config_en (in)
                                                         config_en (net)
                      0.025008    0.000000 2000.015503 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.162093    0.213590    0.189175 2000.204712 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.213782    0.005684 2000.210327 ^ cell3/config_en (fpgacell)
                                           2000.210327   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019181    0.068819    0.047294 10000.046875 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000 10000.046875 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.116415 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058220    0.000909 10000.165039 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.130809    0.110971    0.145519 10000.310547 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.111483    0.006366 10000.316406 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.066406   clock uncertainty
                                  0.000000 10000.066406   clock reconvergence pessimism
                                 -2.563840 9997.502930   library setup time
                                           9997.502930   data required time
---------------------------------------------------------------------------------------------
                                           9997.502930   data required time
                                           -2000.210327   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.292480   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019181    0.068819    0.047323    0.047323 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000    0.047323 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.115984    0.163307 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058220    0.001390    0.164696 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.130809    0.110971    0.145528    0.310225 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.111483    0.006193    0.316418 ^ cell3/clk (fpgacell)
     1    0.005272    0.044424    1.764484    2.080902 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.044424    0.000102    2.081004 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.034186    0.127881    0.141086    2.222090 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.127886    0.000660    2.222750 ^ config_data_out (out)
                                              2.222750   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.222750   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.527344   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005514    0.023416    0.014097 2000.014160 ^ nrst (in)
                                                         nrst (net)
                      0.023416    0.000000 2000.014160 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.165105    0.217305    0.187583 2000.201782 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.233191    0.045247 2000.246948 ^ cell0/nrst (fpgacell)
                                           2000.246948   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019181    0.068819    0.047294 10000.046875 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000 10000.046875 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.116415 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059146    0.005457 10000.168945 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105047    0.092856    0.137334 10000.306641 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093567    0.006366 10000.312500 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.062500   clock uncertainty
                                  0.000000 10000.062500   clock reconvergence pessimism
                                 -0.669950 9999.392578   library setup time
                                           9999.392578   data required time
---------------------------------------------------------------------------------------------
                                           9999.392578   data required time
                                           -2000.246948   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.145508   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005514    0.023416    0.014097 2000.014160 ^ nrst (in)
                                                         nrst (net)
                      0.023416    0.000000 2000.014160 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.165105    0.217305    0.187583 2000.201782 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.234554    0.047066 2000.248779 ^ cell1/nrst (fpgacell)
                                           2000.248779   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019181    0.068819    0.047294 10000.046875 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000 10000.046875 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.116415 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058220    0.000909 10000.165039 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.130809    0.110971    0.145519 10000.310547 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116747    0.020009 10000.330078 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.080078   clock uncertainty
                                  0.000000 10000.080078   clock reconvergence pessimism
                                 -0.669950 9999.410156   library setup time
                                           9999.410156   data required time
---------------------------------------------------------------------------------------------
                                           9999.410156   data required time
                                           -2000.248779   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.160645   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005514    0.023416    0.014097 2000.014160 ^ nrst (in)
                                                         nrst (net)
                      0.023416    0.000000 2000.014160 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.165105    0.217305    0.187583 2000.201782 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.222310    0.026375 2000.228149 ^ cell2/nrst (fpgacell)
                                           2000.228149   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019181    0.068819    0.047294 10000.046875 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000 10000.046875 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.116415 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059146    0.005457 10000.168945 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105047    0.092856    0.137334 10000.306641 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093563    0.006366 10000.312500 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.062500   clock uncertainty
                                  0.000000 10000.062500   clock reconvergence pessimism
                                 -0.669950 9999.392578   library setup time
                                           9999.392578   data required time
---------------------------------------------------------------------------------------------
                                           9999.392578   data required time
                                           -2000.228149   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.164551   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005514    0.023416    0.014097 2000.014160 ^ nrst (in)
                                                         nrst (net)
                      0.023416    0.000000 2000.014160 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.165105    0.217305    0.187583 2000.201782 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.217412    0.004320 2000.206055 ^ cell3/nrst (fpgacell)
                                           2000.206055   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019181    0.068819    0.047294 10000.046875 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000 10000.046875 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.116415 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058220    0.000909 10000.165039 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.130809    0.110971    0.145519 10000.310547 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.111483    0.006366 10000.316406 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.066406   clock uncertainty
                                  0.000000 10000.066406   clock reconvergence pessimism
                                 -0.669950 9999.396484   library setup time
                                           9999.396484   data required time
---------------------------------------------------------------------------------------------
                                           9999.396484   data required time
                                           -2000.206055   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.189941   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.004741    0.007793    0.004093 2000.004150 v config_data_in (in)
                                                         config_data_in (net)
                      0.007795    0.000000 2000.004150 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.013675    0.057590    0.080490 2000.084595 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.057600    0.000682 2000.085327 v cell0/config_data_in (fpgacell)
                                           2000.085327   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019181    0.068819    0.047294 10000.046875 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000 10000.046875 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.116415 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059146    0.005457 10000.168945 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105047    0.092856    0.137334 10000.306641 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093567    0.006366 10000.312500 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.062500   clock uncertainty
                                  0.000000 10000.062500   clock reconvergence pessimism
                                  0.191900 10000.254883   library setup time
                                           10000.254883   data required time
---------------------------------------------------------------------------------------------
                                           10000.254883   data required time
                                           -2000.085327   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.169434   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019181    0.068819    0.047323    0.047323 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000    0.047323 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.115984    0.163307 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058220    0.001390    0.164696 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.130809    0.110971    0.145528    0.310225 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116747    0.019614    0.329838 ^ cell1/clk (fpgacell)
     3    0.081030    0.392829    2.004411    2.334249 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.395688    0.028951    2.363200 ^ cell2/config_data_in (fpgacell)
                                              2.363200   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019181    0.068819    0.047294 10000.046875 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000 10000.046875 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.116415 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059146    0.005457 10000.168945 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105047    0.092856    0.137334 10000.306641 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093563    0.006366 10000.312500 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.062500   clock uncertainty
                                  0.000000 10000.062500   clock reconvergence pessimism
                                  0.366640 10000.429688   library setup time
                                           10000.429688   data required time
---------------------------------------------------------------------------------------------
                                           10000.429688   data required time
                                             -2.363200   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.066406   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019181    0.068819    0.047323    0.047323 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000    0.047323 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.115984    0.163307 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059146    0.005907    0.169213 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105047    0.092856    0.137394    0.306608 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093567    0.006518    0.313126 ^ cell0/clk (fpgacell)
     3    0.049473    0.241347    1.910634    2.223760 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.241374    0.006781    2.230541 ^ cell1/config_data_in (fpgacell)
                                              2.230541   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019181    0.068819    0.047294 10000.046875 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000 10000.046875 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.116415 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058220    0.000909 10000.165039 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.130809    0.110971    0.145519 10000.310547 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116747    0.020009 10000.330078 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.080078   clock uncertainty
                                  0.000000 10000.080078   clock reconvergence pessimism
                                  0.366640 10000.446289   library setup time
                                           10000.446289   data required time
---------------------------------------------------------------------------------------------
                                           10000.446289   data required time
                                             -2.230541   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.215820   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.019181    0.068819    0.047323    0.047323 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000    0.047323 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.115984    0.163307 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.059146    0.005907    0.169213 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.105047    0.092856    0.137394    0.306608 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.093563    0.006501    0.313109 ^ cell2/clk (fpgacell)
     3    0.042135    0.208005    1.886397    2.199506 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.208081    0.006634    2.206140 ^ cell3/config_data_in (fpgacell)
                                              2.206140   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.019181    0.068819    0.047294 10000.046875 ^ clk (in)
                                                         clk (net)
                      0.068843    0.000000 10000.046875 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.058120    0.058165    0.116415 10000.164062 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.058220    0.000909 10000.165039 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.130809    0.110971    0.145519 10000.310547 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.111483    0.006366 10000.316406 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.066406   clock uncertainty
                                  0.000000 10000.066406   clock reconvergence pessimism
                                  0.366640 10000.432617   library setup time
                                           10000.432617   data required time
---------------------------------------------------------------------------------------------
                                           10000.432617   data required time
                                             -2.206140   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.226562   slack (MET)



