{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711323481098 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711323481098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 24 19:38:01 2024 " "Processing started: Sun Mar 24 19:38:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711323481098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711323481098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_RISK_PipelinedProcessor -c MIPS_RISK_PipelinedProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711323481098 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1711323481271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "component_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file component_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 component_test " "Found entity 1: component_test" {  } { { "component_test.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/component_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate_buffer-structural " "Found design unit 1: tristate_buffer-structural" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""} { "Info" "ISGN_ENTITY_NAME" "1 tristate_buffer " "Found entity 1: tristate_buffer" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_block_r2w1-structural " "Found design unit 1: reg_block_r2w1-structural" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_block_r2w1 " "Found entity 1: reg_block_r2w1" {  } { { "registers.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_reg-structural " "Found design unit 1: PC_reg-structural" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_reg " "Found entity 1: PC_reg" {  } { { "PC_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_inc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_inc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_PC_inc-structural " "Found design unit 1: IF_PC_inc-structural" {  } { { "PC_inc.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_PC_inc " "Found entity 1: IF_PC_inc" {  } { { "PC_inc.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_tristate_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_tristate_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_tristate_buffer-structural " "Found design unit 1: nBit_tristate_buffer-structural" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_tristate_buffer " "Found entity 1: nBit_tristate_buffer" {  } { { "nBit_tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg_en-structural " "Found design unit 1: nBit_reg_en-structural" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg_en " "Found entity 1: nBit_reg_en" {  } { { "nBit_reg_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_reg-structural " "Found design unit 1: nBit_reg-structural" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_reg " "Found entity 1: nBit_reg" {  } { { "nBit_reg.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_mux2-structural " "Found design unit 1: nBit_mux2-structural" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_mux2 " "Found entity 1: nBit_mux2" {  } { { "nBit_mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_inc1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_inc1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_inc1-structural " "Found design unit 1: nBit_inc1-structural" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_inc1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_inc1 " "Found entity 1: nBit_inc1" {  } { { "nBit_inc1.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_inc1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_extend_mbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_extend_mbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_extend_mBits-structural " "Found design unit 1: nBit_extend_mBits-structural" {  } { { "nBit_extend_mBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_extend_mBits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_extend_mBits " "Found entity 1: nBit_extend_mBits" {  } { { "nBit_extend_mBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_extend_mBits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_decoder-structural " "Found design unit 1: nBit_decoder-structural" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_decoder " "Found entity 1: nBit_decoder" {  } { { "nBit_decoder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_cla4_adder-structural " "Found design unit 1: nBit_cla4_adder-structural" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_cla4_adder " "Found entity 1: nBit_cla4_adder" {  } { { "nBit_cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_adder_subtraction_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_adder_subtraction_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nBit_adder_subtraction_block-structural " "Found design unit 1: nBit_adder_subtraction_block-structural" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_adder_subtraction_block.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""} { "Info" "ISGN_ENTITY_NAME" "1 nBit_adder_subtraction_block " "Found entity 1: nBit_adder_subtraction_block" {  } { { "nBit_adder_subtraction_block.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_adder_subtraction_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-rtl " "Found design unit 1: mux2-rtl" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2powmbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2powmbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2powMBits-structural " "Found design unit 1: mux_2powMBits-structural" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux_2powMBits.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2powMBits " "Found entity 1: mux_2powMBits" {  } { { "mux_2powMBits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux_2powMBits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_vars.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mips_risk_singlecycle_vars.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_VARS " "Found design unit 1: MIPS_RISK_SingleCycle_VARS" {  } { { "MIPS_RISK_SingleCycle_VARS.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_VARS.vhd" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_risk_singlecycle_instruction_breakdown.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_risk_singlecycle_instruction_breakdown.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown-structural " "Found design unit 1: MIPS_RISK_SingleCycle_instruction_breakdown-structural" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle_instruction_breakdown " "Found entity 1: MIPS_RISK_SingleCycle_instruction_breakdown" {  } { { "MIPS_RISK_SingleCycle_instruction_breakdown.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPS_RISK_SingleCycle_instruction_breakdown.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mipc_risk_simplecpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mipc_risk_simplecpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_RISK_SingleCycle-structural " "Found design unit 1: MIPS_RISK_SingleCycle-structural" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPC_RISK_SimpleCPU.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_RISK_SingleCycle " "Found entity 1: MIPS_RISK_SingleCycle" {  } { { "MIPC_RISK_SimpleCPU.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MIPC_RISK_SimpleCPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_Branch-structural " "Found design unit 1: MEM_Branch-structural" {  } { { "MEM_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_Branch " "Found entity 1: MEM_Branch" {  } { { "MEM_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maincontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maincontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MainControlUnit-Structural " "Found design unit 1: MainControlUnit-Structural" {  } { { "MainControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainControlUnit " "Found entity 1: MainControlUnit" {  } { { "MainControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MainControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LU_Simple-structural " "Found design unit 1: LU_Simple-structural" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/LU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""} { "Info" "ISGN_ENTITY_NAME" "1 LU_Simple " "Found entity 1: LU_Simple" {  } { { "LU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/LU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ctrl_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file id_ctrl_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID_CTRL_REG-structural " "Found design unit 1: ID_CTRL_REG-structural" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID_CTRL_REG " "Found entity 1: ID_CTRL_REG" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-structural " "Found design unit 1: half_adder-structural" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/half_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/half_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_alu_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ex_alu_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX_ALU-structural " "Found design unit 1: EX_ALU-structural" {  } { { "EX_ALU_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX_ALU " "Found entity 1: EX_ALU" {  } { { "EX_ALU_Branch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-structural " "Found design unit 1: d_latch-structural" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop_en-structural " "Found design unit 1: d_flipflop_en-structural" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop_en " "Found entity 1: d_flipflop_en" {  } { { "d_flipflop_en.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-structural " "Found design unit 1: d_flipflop-structural" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file cpu_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Types " "Found design unit 1: CPU_Types" {  } { { "CPU_Types.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/CPU_Types.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla4_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4_adder-structural " "Found design unit 1: cla4_adder-structural" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4_adder " "Found entity 1: cla4_adder" {  } { { "cla4_adder.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit8_mux_8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit8_mux_8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit8_mux_8Bits-structural " "Found design unit 1: bit8_mux_8Bits-structural" {  } { { "bit8_mux_8Bits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit8_mux_8Bits " "Found entity 1: bit8_mux_8Bits" {  } { { "bit8_mux_8Bits.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "au_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file au_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AU_Simple-structural " "Found design unit 1: AU_Simple-structural" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""} { "Info" "ISGN_ENTITY_NAME" "1 AU_Simple " "Found entity 1: AU_Simple" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrolunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucontrolunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUControlUnit-structural " "Found design unit 1: ALUControlUnit-structural" {  } { { "ALUControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALUControlUnit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUControlUnit " "Found entity 1: ALUControlUnit" {  } { { "ALUControlUnit.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALUControlUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_simple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_simple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Simple-structural " "Found design unit 1: ALU_Simple-structural" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Simple " "Found entity 1: ALU_Simple" {  } { { "ALU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481522 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711323481631 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "DMEM " "Undeclared parameter DMEM" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1711323481631 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE DMEM " "Can't find a definition for parameter LPM_FILE -- assuming DMEM was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1711323481631 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "IMEM " "Undeclared parameter IMEM" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1711323481631 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE IMEM " "Can't find a definition for parameter LPM_FILE -- assuming IMEM was intended to be a quoted string" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1711323481631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM LPM_ROM:IMEM " "Elaborating entity \"LPM_ROM\" for hierarchy \"LPM_ROM:IMEM\"" {  } { { "top_level.bdf" "IMEM" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481657 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323481657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_ROM:IMEM " "Instantiated megafunction \"LPM_ROM:IMEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE IMEM " "Parameter \"LPM_FILE\" = \"IMEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481657 ""}  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711323481657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom LPM_ROM:IMEM\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481679 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:IMEM\|altrom:srom LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\|altrom:srom\", which is child of megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481694 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block LPM_ROM:IMEM " "Elaborated megafunction instantiation \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"LPM_ROM:IMEM\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 544 744 856 640 "IMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lrv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lrv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lrv " "Found entity 1: altsyncram_lrv" {  } { { "db/altsyncram_lrv.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_lrv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323481741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323481741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lrv LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\|altsyncram_lrv:auto_generated " "Elaborating entity \"altsyncram_lrv\" for hierarchy \"LPM_ROM:IMEM\|altrom:srom\|altsyncram:rom_block\|altsyncram_lrv:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_reg PC_reg:inst1 " "Elaborating entity \"PC_reg\" for hierarchy \"PC_reg:inst1\"" {  } { { "top_level.bdf" "inst1" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 424 288 488 536 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg PC_reg:inst1\|nBit_reg:PC_reg A:structural " "Elaborating entity \"nBit_reg\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\"" {  } { { "PC_reg.vhd" "PC_reg" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_reg.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff A:structural " "Elaborating entity \"d_flipflop\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\"" {  } { { "nBit_reg.vhd" "\\loop0:0:dff" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_latch PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\|d_latch:master A:structural " "Elaborating entity \"d_latch\" using architecture \"A:structural\" for hierarchy \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\|d_latch:master\"" {  } { { "d_flipflop.vhd" "master" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop.vhd" 23 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_Branch MEM_Branch:inst7 " "Elaborating entity \"MEM_Branch\" for hierarchy \"MEM_Branch:inst7\"" {  } { { "top_level.bdf" "inst7" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 312 2424 2688 456 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_cla4_adder MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder A:structural " "Elaborating entity \"nBit_cla4_adder\" using architecture \"A:structural\" for hierarchy \"MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder\"" {  } { { "MEM_Branch.vhd" "PC_branch_adder" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cla4_adder MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder\|cla4_adder:\\loop0:0:cla4_adder_inst " "Elaborating entity \"cla4_adder\" for hierarchy \"MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder\|cla4_adder:\\loop0:0:cla4_adder_inst\"" {  } { { "nBit_cla4_adder.vhd" "\\loop0:0:cla4_adder_inst" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_cla4_adder.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder\|cla4_adder:\\loop0:0:cla4_adder_inst\|half_adder:\\loop0:0:half_adder_inst " "Elaborating entity \"half_adder\" for hierarchy \"MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder\|cla4_adder:\\loop0:0:cla4_adder_inst\|half_adder:\\loop0:0:half_adder_inst\"" {  } { { "cla4_adder.vhd" "\\loop0:0:half_adder_inst" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/cla4_adder.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_mux2 MEM_Branch:inst7\|nBit_mux2:PC_branch_mux A:structural " "Elaborating entity \"nBit_mux2\" using architecture \"A:structural\" for hierarchy \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\"" {  } { { "MEM_Branch.vhd" "PC_branch_mux" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/MEM_Branch.vhd" 38 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\"" {  } { { "nBit_mux2.vhd" "tsb0" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "tristate_buffer MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb A:structural " "Elaborating entity \"tristate_buffer\" using architecture \"A:structural\" for hierarchy \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\"" {  } { { "nBit_tristate_buffer.vhd" "\\loop0:0:tsb" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_tristate_buffer.vhd" 20 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_CTRL_REG ID_CTRL_REG:inst6 " "Elaborating entity \"ID_CTRL_REG\" for hierarchy \"ID_CTRL_REG:inst6\"" {  } { { "top_level.bdf" "inst6" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 336 1184 1504 640 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481851 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "REG_write_outp ID_CTRL_REG.vhd(17) " "VHDL Signal Declaration warning at ID_CTRL_REG.vhd(17): used implicit default value for signal \"REG_write_outp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1711323481858 "|top_level|ID_CTRL_REG:inst6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "REG_write ID_CTRL_REG.vhd(34) " "Verilog HDL or VHDL warning at ID_CTRL_REG.vhd(34): object \"REG_write\" assigned a value but never read" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711323481858 "|top_level|ID_CTRL_REG:inst6"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_type ID_CTRL_REG.vhd(37) " "Verilog HDL or VHDL warning at ID_CTRL_REG.vhd(37): object \"instruction_type\" assigned a value but never read" {  } { { "ID_CTRL_REG.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711323481858 "|top_level|ID_CTRL_REG:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MIPS_RISK_SingleCycle_instruction_breakdown ID_CTRL_REG:inst6\|MIPS_RISK_SingleCycle_instruction_breakdown:inst_breakdown A:structural " "Elaborating entity \"MIPS_RISK_SingleCycle_instruction_breakdown\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|MIPS_RISK_SingleCycle_instruction_breakdown:inst_breakdown\"" {  } { { "ID_CTRL_REG.vhd" "inst_breakdown" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 49 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MainControlUnit ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh A:structural " "Elaborating entity \"MainControlUnit\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\"" {  } { { "ID_CTRL_REG.vhd" "MainControlUnit_rkjerh" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_mux2 ID_CTRL_REG:inst6\|nBit_mux2:REG_mux A:structural " "Elaborating entity \"nBit_mux2\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\"" {  } { { "ID_CTRL_REG.vhd" "REG_mux" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 68 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_tristate_buffer ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0 A:structural " "Elaborating entity \"nBit_tristate_buffer\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|nBit_mux2:REG_mux\|nBit_tristate_buffer:tsb0\"" {  } { { "nBit_mux2.vhd" "tsb0" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_mux2.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "reg_block_r2w1 ID_CTRL_REG:inst6\|reg_block_r2w1:registers A:structural " "Elaborating entity \"reg_block_r2w1\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\"" {  } { { "ID_CTRL_REG.vhd" "registers" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ID_CTRL_REG.vhd" 72 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_decoder ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:decode A:structural " "Elaborating entity \"nBit_decoder\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:decode\"" {  } { { "registers.vhd" "decode" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_reg_en ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg A:structural " "Elaborating entity \"nBit_reg_en\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\"" {  } { { "registers.vhd" "\\loop0:0:reg" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/registers.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop_en ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff A:structural " "Elaborating entity \"d_flipflop_en\" using architecture \"A:structural\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\"" {  } { { "nBit_reg_en.vhd" "\\loop0:0:dff" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/nBit_reg_en.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux " "Elaborating entity \"mux2\" for hierarchy \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\"" {  } { { "d_flipflop_en.vhd" "mux" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/d_flipflop_en.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323481867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_PC_inc IF_PC_inc:inst " "Elaborating entity \"IF_PC_inc\" for hierarchy \"IF_PC_inc:inst\"" {  } { { "top_level.bdf" "inst" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 352 704 896 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_inc1 IF_PC_inc:inst\|nBit_inc1:PC_inc_adder A:structural " "Elaborating entity \"nBit_inc1\" using architecture \"A:structural\" for hierarchy \"IF_PC_inc:inst\|nBit_inc1:PC_inc_adder\"" {  } { { "PC_inc.vhd" "PC_inc_adder" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/PC_inc.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBit_mux2 nBit_mux2:inst8 " "Elaborating entity \"nBit_mux2\" for hierarchy \"nBit_mux2:inst8\"" {  } { { "top_level.bdf" "inst8" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 464 3088 3272 576 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_ALU EX_ALU:inst5 " "Elaborating entity \"EX_ALU\" for hierarchy \"EX_ALU:inst5\"" {  } { { "top_level.bdf" "inst5" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 336 1840 2112 512 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALUControlUnit EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa A:structural " "Elaborating entity \"ALUControlUnit\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\"" {  } { { "EX_ALU_Branch.vhd" "ALU_Ctrl_asa" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU_Simple EX_ALU:inst5\|ALU_Simple:ALU A:structural " "Elaborating entity \"ALU_Simple\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\"" {  } { { "EX_ALU_Branch.vhd" "ALU" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/EX_ALU_Branch.vhd" 54 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AU_Simple EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU A:structural " "Elaborating entity \"AU_Simple\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\"" {  } { { "ALU_Simple.vhd" "AU" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484786 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_in_sub AU_Simple.vhd(19) " "Verilog HDL or VHDL warning at AU_Simple.vhd(19): object \"c_in_sub\" assigned a value but never read" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711323484786 "|top_level|EX_ALU:inst5|ALU_Simple:ALU|AU_Simple:AU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_adder_subtraction_block EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_adder_subtraction_block:sub_block A:structural " "Elaborating entity \"nBit_adder_subtraction_block\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|nBit_adder_subtraction_block:sub_block\"" {  } { { "AU_Simple.vhd" "sub_block" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "LU_Simple EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU A:structural " "Elaborating entity \"LU_Simple\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\"" {  } { { "ALU_Simple.vhd" "LU" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/ALU_Simple.vhd" 34 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_decoder EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_decoder:dec2 A:structural " "Elaborating entity \"nBit_decoder\" using architecture \"A:structural\" for hierarchy \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_decoder:dec2\"" {  } { { "LU_Simple.vhd" "dec2" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/LU_Simple.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ LPM_RAM_DQ:DMEM " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"LPM_RAM_DQ:DMEM\"" {  } { { "top_level.bdf" "DMEM" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484896 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323484896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_DQ:DMEM " "Instantiated megafunction \"LPM_RAM_DQ:DMEM\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE DMEM " "Parameter \"LPM_FILE\" = \"DMEM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484896 ""}  } { { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711323484896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_DQ:DMEM\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484896 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV GX devices " "Assertion warning: altram does not support Cyclone IV GX device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV GX devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1711323484896 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:DMEM\|altram:sram LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484912 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block LPM_RAM_DQ:DMEM " "Elaborated megafunction instantiation \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_DQ:DMEM\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8e91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8e91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8e91 " "Found entity 1: altsyncram_8e91" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711323484943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711323484943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8e91 LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated " "Elaborating entity \"altsyncram_8e91\" for hierarchy \"LPM_RAM_DQ:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit8_mux_8Bits bit8_mux_8Bits:inst3 " "Elaborating entity \"bit8_mux_8Bits\" for hierarchy \"bit8_mux_8Bits:inst3\"" {  } { { "top_level.bdf" "inst3" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { -40 3144 3320 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_2powMBits bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i A:structural " "Elaborating entity \"mux_2powMBits\" using architecture \"A:structural\" for hierarchy \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\"" {  } { { "bit8_mux_8Bits.vhd" "\\loop0:0:mux_i" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/bit8_mux_8Bits.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "nBit_decoder bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|nBit_decoder:dec A:structural " "Elaborating entity \"nBit_decoder\" using architecture \"A:structural\" for hierarchy \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|nBit_decoder:dec\"" {  } { { "mux_2powMBits.vhd" "dec" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/mux_2powMBits.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323484959 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[31\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[31\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[30\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[30\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[29\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[29\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[28\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[28\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[27\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[27\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[26\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[26\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[25\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[25\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[24\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[24\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[23\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[23\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[22\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[22\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[21\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[21\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[20\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[20\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[19\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[19\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[18\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[18\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[17\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[17\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[16\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[16\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[15\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[15\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[14\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[14\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[13\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[13\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[12\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[12\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[11\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[11\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[10\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[10\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[9\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[9\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[8\]\" " "Converted tri-state node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|reg1_data\[8\]\" into a selector" {  } { { "AU_Simple.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/AU_Simple.vhd" 18 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1711323486568 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1711323486568 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[31\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[28\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[29\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[30\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 726 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[25\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[26\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[27\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 657 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[24\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[21\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[22\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[23\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[20\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[17\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[18\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 450 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[19\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[16\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[13\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[14\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[15\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[12\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[9\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[10\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[11\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[8\] " "Synthesized away node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_8e91.tdf" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/db/altsyncram_8e91.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "altram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "top_level.bdf" "" { Schematic "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/top_level.bdf" { { 528 2472 2592 640 "DMEM" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487280 "|top_level|lpm_ram_dq:DMEM|altram:sram|altsyncram:ram_block|altsyncram_8e91:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1711323487280 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1711323487280 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Removed fan-out from the always-disabled I/O buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb1\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711323487296 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1711323487296 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[30\] IMEM_out\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[30\]\" to the node \"IMEM_out\[30\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[31\] IMEM_out\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[31\]\" to the node \"IMEM_out\[31\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[29\] IMEM_out\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[29\]\" to the node \"IMEM_out\[29\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[28\] IMEM_out\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[28\]\" to the node \"IMEM_out\[28\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[27\] IMEM_out\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"IMEM_out\[27\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[26\] IMEM_out\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"IMEM_out\[26\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[25\] IMEM_out\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[25\]\" to the node \"IMEM_out\[25\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[24\] IMEM_out\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[24\]\" to the node \"IMEM_out\[24\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[23\] IMEM_out\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[23\]\" to the node \"IMEM_out\[23\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[22\] IMEM_out\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[22\]\" to the node \"IMEM_out\[22\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[21\] IMEM_out\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[21\]\" to the node \"IMEM_out\[21\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[20\] IMEM_out\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[20\]\" to the node \"IMEM_out\[20\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[19\] IMEM_out\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[19\]\" to the node \"IMEM_out\[19\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[18\] IMEM_out\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[18\]\" to the node \"IMEM_out\[18\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[17\] IMEM_out\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[17\]\" to the node \"IMEM_out\[17\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[16\] IMEM_out\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[16\]\" to the node \"IMEM_out\[16\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[15\] IMEM_out\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[15\]\" to the node \"IMEM_out\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[14\] IMEM_out\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[14\]\" to the node \"IMEM_out\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[13\] IMEM_out\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[13\]\" to the node \"IMEM_out\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[12\] IMEM_out\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[12\]\" to the node \"IMEM_out\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[11\] IMEM_out\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[11\]\" to the node \"IMEM_out\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[10\] IMEM_out\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[10\]\" to the node \"IMEM_out\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[9\] IMEM_out\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[9\]\" to the node \"IMEM_out\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[8\] IMEM_out\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[8\]\" to the node \"IMEM_out\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[7\] IMEM_out\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[7\]\" to the node \"IMEM_out\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[6\] IMEM_out\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[6\]\" to the node \"IMEM_out\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[5\] IMEM_out\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[5\]\" to the node \"IMEM_out\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[4\] IMEM_out\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[4\]\" to the node \"IMEM_out\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[3\] IMEM_out\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[3\]\" to the node \"IMEM_out\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[2\] IMEM_out\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[2\]\" to the node \"IMEM_out\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[1\] IMEM_out\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[1\]\" to the node \"IMEM_out\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[0\] IMEM_out\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[0\]\" to the node \"IMEM_out\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[31\] ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|ALUOp\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[31\]\" to the node \"ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|ALUOp\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom:IMEM\|otri\[5\] MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder\|cla4_adder:\\loop0:1:cla4_adder_inst\|sum\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"lpm_rom:IMEM\|otri\[5\]\" to the node \"MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder\|cla4_adder:\\loop0:1:cla4_adder_inst\|sum\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:7:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:6:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:5:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:4:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:3:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:2:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:1:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:0:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:31:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:31:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:28:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:28:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:29:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:29:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:30:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:30:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:25:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:25:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:26:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:26:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:27:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:27:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:24:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:24:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:21:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:21:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:22:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:22:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:23:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:23:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:20:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:20:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:17:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:17:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:18:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:18:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:19:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:19:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:16:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:16:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:13:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:13:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:14:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:14:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:15:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:15:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:12:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:12:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:9:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:9:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:10:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:10:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:11:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:11:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:6:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:5:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:4:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:7:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:9:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:10:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:8:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:11:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:1:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:2:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:0:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:3:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:14:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:13:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:12:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:15:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:21:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:25:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:17:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:29:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:26:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:22:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:18:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:30:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:24:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:20:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:16:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:28:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:23:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:27:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:19:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:8:dff\|mux2:mux\|tristate_buffer:tsb0\|outp\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_reg_en:\\loop0:31:reg\|d_flipflop_en:\\loop0:8:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487327 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1711323487327 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:2:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:2:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:3:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:3:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:5:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:5:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:6:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:6:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:7:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:7:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:8:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:8:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:9:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:9:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:10:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:10:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:11:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:11:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:12:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:12:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:13:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:13:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:14:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:14:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:15:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:15:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:16:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:16:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:17:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:17:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:18:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:18:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:19:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:19:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:20:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:20:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:21:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:21:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:22:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:22:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:23:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:23:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:24:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:24:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:25:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:25:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:26:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:26:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:27:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:27:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:28:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:28:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:29:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:29:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:30:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:30:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[27\] EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:31:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[27\]\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:31:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:2:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:2:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:3:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:3:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:5:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:5:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:6:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:6:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:7:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:7:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:8:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:8:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:9:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:9:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:10:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:10:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:11:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:11:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:12:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:12:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:13:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:13:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:14:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:14:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:15:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:15:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:16:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:16:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:17:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:17:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:18:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:18:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:19:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:19:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:20:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:20:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:21:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:21:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:22:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:22:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:23:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:23:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:24:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:24:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:25:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:25:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:26:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:26:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:27:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:27:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:28:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:28:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:29:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:29:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[26\] nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:30:tsb\|outp " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[26\]\" to the node \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:30:tsb\|outp\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[29\] lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[29\]\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[28\] ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|ALUOp\[1\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[28\]\" to the node \"ID_CTRL_REG:inst6\|MainControlUnit:MainControlUnit_rkjerh\|ALUOp\[1\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[25\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[25\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[24\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[24\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[23\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[23\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[22\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[22\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[21\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[21\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec1\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[20\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[20\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[19\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[19\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[18\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[18\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[17\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[17\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[16\] ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0 " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[16\]\" to the node \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_decoder:dec2\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[4\] MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder\|cla4_adder:\\loop0:1:cla4_adder_inst\|half_adder:\\loop0:2:half_adder_inst\|sum " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[4\]\" to the node \"MEM_Branch:inst7\|nBit_cla4_adder:PC_branch_adder\|cla4_adder:\\loop0:1:cla4_adder_inst\|half_adder:\\loop0:2:half_adder_inst\|sum\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[3\] EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControl\[2\] " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[3\]\" to the node \"EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControl\[2\]\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[2\] EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControl " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[2\]\" to the node \"EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControl\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[1\] EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControl " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[1\]\" to the node \"EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControl\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom:IMEM\|otri\[0\] EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControl " "Converted the fan-out from the tri-state buffer \"lpm_rom:IMEM\|otri\[0\]\" to the node \"EX_ALU:inst5\|ALUControlUnit:ALU_Ctrl_asa\|ALUControl\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487358 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1711323487358 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:7:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:7:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:6:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:6:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:5:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:5:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:4:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:4:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:3:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:3:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:2:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:2:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:1:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:1:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"nBit_mux2:inst8\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:0:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:1:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:1:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:2:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:2:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:3:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:3:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:4:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:4:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:5:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:5:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:6:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:6:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:7:dff\|d_latch:master\|q_t " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"PC_reg:inst1\|nBit_reg:PC_reg\|d_flipflop:\\loop0:7:dff\|d_latch:master\|q_t\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp " "Converted the fanout from the always-enabled tri-state buffer \"MEM_Branch:inst7\|nBit_mux2:PC_branch_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"MEM_Branch:inst7\|nBit_mux2:PC_jump_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp MEM_Branch:inst7\|comb " "Converted the fanout from the always-enabled tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp\" to the node \"MEM_Branch:inst7\|comb\" into a wire" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1711323487374 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1711323487374 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:7:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[7\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[7\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:7:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:6:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[6\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[6\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:6:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:5:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[5\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[5\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:5:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:4:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[4\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[4\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:4:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:3:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[3\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[3\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:3:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:2:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[2\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[2\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:2:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[1\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[1\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:1:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[0\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop1:0:tsb1\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|AU_Simple:AU\|A_in\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb\|outp lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"lpm_ram_dq:DMEM\|altram:sram\|altsyncram:ram_block\|altsyncram_8e91:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:7:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[4\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[4\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[5\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[5\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[6\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[6\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[1\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[1\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[2\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[2\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[3\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[3\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[0\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[0\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[7\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:7:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[7\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:6:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:6:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:6:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:5:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:5:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:5:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:4:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:4:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:4:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:3:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:3:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:3:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:2:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:2:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:2:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:1:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:1:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:1:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:0:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:0:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:31:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:31:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[31\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:31:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[31\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[28\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[28\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[29\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[29\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[30\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[30\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[25\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[25\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[26\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[26\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[27\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[27\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[24\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[24\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[21\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[21\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[22\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[22\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[23\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[23\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[20\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[20\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[17\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[17\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[18\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[18\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[19\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[19\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[16\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[16\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[13\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[13\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[14\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[14\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[15\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[15\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[12\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[12\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[9\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[9\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[10\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[10\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[11\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[11\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[8\] " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|res_array\[0\]\[8\]\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:30:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:30:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:30:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:29:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:29:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:29:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:28:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:28:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:28:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:27:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:27:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:27:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:26:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:26:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:26:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:25:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:25:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:25:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:24:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:24:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:24:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:23:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:23:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:23:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:22:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:22:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:22:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:21:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:21:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:21:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:20:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:20:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:20:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:19:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:19:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:19:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:18:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:18:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:18:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:17:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:17:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:17:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:16:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:16:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:16:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:15:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:15:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:15:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:14:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:14:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:14:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:13:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:13:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:13:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:12:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:12:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:12:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:11:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:11:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:11:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:10:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:10:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:10:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:9:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:9:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:9:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:8:tsb\|outp EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp " "Converted the fan-out from the tri-state buffer \"EX_ALU:inst5\|ALU_Simple:ALU\|LU_Simple:LU\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:8:tsb\|outp\" to the node \"EX_ALU:inst5\|ALU_Simple:ALU\|nBit_mux2:mux2\|nBit_tristate_buffer:tsb0\|tristate_buffer:\\loop0:8:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:31:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:31:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:31:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:31:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:28:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:28:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:28:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:28:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:29:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:29:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:29:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:29:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:30:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:30:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:30:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:30:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:25:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:25:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:25:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:25:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:26:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:26:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:26:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:26:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:27:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:27:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:27:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:27:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:24:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:24:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:24:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:24:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:21:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:21:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:21:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:21:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:22:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:22:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:22:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:22:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:23:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:23:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:23:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:23:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:20:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:20:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:20:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:20:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:17:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:17:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:17:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:17:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:18:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:18:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:18:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:18:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:19:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:19:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:19:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:19:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:16:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:16:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:16:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:16:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:13:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:13:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:13:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:13:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:14:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:14:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:14:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:14:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:15:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:15:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:15:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:15:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:12:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:12:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:12:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:12:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:9:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:9:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:9:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:9:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:10:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:10:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:10:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:10:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:11:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:11:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:11:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:11:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:8:tsb\|outp EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:8:tsb\|outp " "Converted the fan-out from the tri-state buffer \"ID_CTRL_REG:inst6\|reg_block_r2w1:registers\|nBit_tristate_buffer:\\loop2:0:tsb2\|tristate_buffer:\\loop0:8:tsb\|outp\" to the node \"EX_ALU:inst5\|nBit_mux2:ALU_mux\|nBit_tristate_buffer:tsb1\|tristate_buffer:\\loop0:8:tsb\|outp\" into an OR gate" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1711323487374 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1711323487374 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:7:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:7:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487871 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:6:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:6:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487871 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:5:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:5:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487871 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:4:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:4:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487871 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:3:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:3:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487871 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:2:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:2:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487871 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:1:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:1:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487871 ""} { "Warning" "WMLS_MLS_NODE_NAME" "bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth " "Node \"bit8_mux_8Bits:inst3\|mux_2powMBits:\\loop0:0:mux_i\|tristate_buffer:\\loop0:5:tsb\|outp~synth\"" {  } { { "tristate_buffer.vhd" "" { Text "C:/Users/Wring/Documents/_uOttawa/2024Winter/CEG3156/Labs/Lab3/tristate_buffer.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323487871 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1711323487871 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1711323487939 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711323490134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711323490134 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711323490197 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711323490197 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711323490197 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1711323490197 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711323490197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2461 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2461 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4815 " "Peak virtual memory: 4815 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711323490291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 24 19:38:10 2024 " "Processing ended: Sun Mar 24 19:38:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711323490291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711323490291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711323490291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711323490291 ""}
