m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/simulation/modelsim
vRAM_1_port
!s110 1518855114
!i10b 1
!s100 z=Mm9>7PWgbjk?H<8aWaU2
IilKHO=g324L52HXQZoiEh3
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1518851493
8E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v
FE:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v
L0 39
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1518855114.000000
!s107 E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1|E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/RAM_1_port.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work {+incdir+E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1}
Z3 tCvgOpt 0
n@r@a@m_1_port
vtest1mem
!s110 1518855175
!i10b 1
!s100 BX>VL7Fe70eIiz?90]0Kl0
IOHmPiTUX:C^@_B0MGE>3c3
R1
R0
w1518855062
8E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/test1mem.v
FE:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/test1mem.v
L0 1
R2
r1
!s85 0
31
!s108 1518855175.000000
!s107 E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/test1mem.v|
!s90 -reportprogress|300|-work|work|E:/Semm_5/cwwork/csd/processor design main/downsampling_processor_fpga/Verilog_Design/Test-Mem/test1/test1mem.v|
!i113 1
o-work work
R3
