#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Nov  7 11:55:59 2022
# Process ID: 15160
# Current directory: /home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.runs/p2_ddr3_mkP2_Core_1_0_synth_1
# Command line: vivado -log p2_ddr3_mkP2_Core_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source p2_ddr3_mkP2_Core_1_0.tcl
# Log file: /home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.runs/p2_ddr3_mkP2_Core_1_0_synth_1/p2_ddr3_mkP2_Core_1_0.vds
# Journal file: /home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.runs/p2_ddr3_mkP2_Core_1_0_synth_1/vivado.jou
# Running On: ubuntu, OS: Linux, CPU Frequency: 3187.200 MHz, CPU Physical cores: 4, Host memory: 17942 MB
#-----------------------------------------------------------
source p2_ddr3_mkP2_Core_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michal/BESSPIN-GFE_2/jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/michal/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top p2_ddr3_mkP2_Core_1_0 -part xc7z045ffg900-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z045'
INFO: [Device 21-403] Loading part xc7z045ffg900-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15196
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/michal/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2657.895 ; gain = 0.000 ; free physical = 152 ; free virtual = 1260
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'p2_ddr3_mkP2_Core_1_0' [/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.gen/sources_1/bd/p2_ddr3/ip/p2_ddr3_mkP2_Core_1_0/synth/p2_ddr3_mkP2_Core_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'mkP2_Core' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkP2_Core.v:112]
INFO: [Synth 8-6157] synthesizing module 'FIFO2' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'mkCore_Synth' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCore_Synth.v:191]
INFO: [Synth 8-6157] synthesizing module 'mkCore' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCore.v:142]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized0' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized0' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'MakeReset0' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/MakeReset0.v:40]
INFO: [Synth 8-6155] done synthesizing module 'MakeReset0' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/MakeReset0.v:40]
INFO: [Synth 8-6157] synthesizing module 'mkTagController' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:49]
INFO: [Synth 8-6157] synthesizing module 'RegFile' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized0' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized0' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized1' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized1' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized2' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized2' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized3' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized3' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized4' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized4' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized5' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized5' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6157] synthesizing module 'BRAM2' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:3512]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized6' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized6' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6157] synthesizing module 'FIFO1' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO1.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO1' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO1.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:3543]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized7' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized7' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:3562]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized8' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized8' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:3581]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized0' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized0' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:3617]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:3651]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:3685]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:3719]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:3736]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized9' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized9' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized10' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized10' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized11' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized11' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'mkTagController' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:49]
INFO: [Synth 8-6157] synthesizing module 'mkCPU' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCPU.v:143]
INFO: [Synth 8-6157] synthesizing module 'mkCSR_RegFile' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCSR_RegFile.v:150]
INFO: [Synth 8-6157] synthesizing module 'mkCSR_MIE' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCSR_MIE.v:40]
INFO: [Synth 8-6155] done synthesizing module 'mkCSR_MIE' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCSR_MIE.v:40]
INFO: [Synth 8-6157] synthesizing module 'mkCSR_MIP' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCSR_MIP.v:44]
INFO: [Synth 8-6155] done synthesizing module 'mkCSR_MIP' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCSR_MIP.v:44]
INFO: [Synth 8-6157] synthesizing module 'FIFO20' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO20.v:47]
INFO: [Synth 8-6155] done synthesizing module 'FIFO20' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO20.v:47]
INFO: [Synth 8-6157] synthesizing module 'mkPerfCountersFlute' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkPerfCountersFlute.v:97]
INFO: [Synth 8-6155] done synthesizing module 'mkPerfCountersFlute' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkPerfCountersFlute.v:97]
INFO: [Synth 8-6157] synthesizing module 'mkSoC_Map' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkSoC_Map.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mkSoC_Map' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkSoC_Map.v:58]
INFO: [Synth 8-6155] done synthesizing module 'mkCSR_RegFile' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCSR_RegFile.v:150]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized1' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized1' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized2' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized2' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized3' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized3' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized4' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized4' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'mkFPR_RegFile' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFPR_RegFile.v:42]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized12' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized12' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'mkFPR_RegFile' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFPR_RegFile.v:42]
INFO: [Synth 8-6157] synthesizing module 'mkGPR_RegFile' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkGPR_RegFile.v:43]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized13' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized13' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'mkGPR_RegFile' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkGPR_RegFile.v:43]
INFO: [Synth 8-6157] synthesizing module 'mkNear_Mem' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkNear_Mem.v:157]
INFO: [Synth 8-6157] synthesizing module 'mkMMU_DCache' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_DCache.v:93]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized0' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO1.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized0' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO1.v:51]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized5' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized5' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized6' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized6' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized7' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized7' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized8' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized8' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized9' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized9' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized10' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized10' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized1' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized1' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized2' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized2' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
INFO: [Synth 8-6157] synthesizing module 'mkTLB' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTLB.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFO10' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO10.v:47]
INFO: [Synth 8-6155] done synthesizing module 'FIFO10' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO10.v:47]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized3' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized3' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized4' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized4' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized14' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized14' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized15' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized15' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'mkTLB' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTLB.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mkMMU_DCache' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_DCache.v:93]
INFO: [Synth 8-6157] synthesizing module 'mkMMU_ICache' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_ICache.v:89]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized11' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized11' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized12' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized12' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_ICache.v:1226]
INFO: [Synth 8-6157] synthesizing module 'mkTLB__parameterized0' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTLB.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mkTLB__parameterized0' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTLB.v:53]
INFO: [Synth 8-6155] done synthesizing module 'mkMMU_ICache' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_ICache.v:89]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkNear_Mem.v:1334]
INFO: [Synth 8-6155] done synthesizing module 'mkNear_Mem' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkNear_Mem.v:157]
INFO: [Synth 8-6157] synthesizing module 'mkFBox_Top' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFBox_Top.v:44]
INFO: [Synth 8-6157] synthesizing module 'mkFBox_Core' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFBox_Core.v:44]
INFO: [Synth 8-6157] synthesizing module 'mkFPU' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFPU.v:37]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized0' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized0' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized1' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized1' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized2' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized2' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized3' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized3' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized4' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized4' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized5' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized5' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized6' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized6' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized7' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized7' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized8' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized8' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized9' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized9' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized10' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized10' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized11' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized11' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized12' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized12' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized13' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized13' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFOL1__parameterized14' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6155] done synthesizing module 'FIFOL1__parameterized14' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFOL1.v:53]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized13' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized13' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized14' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized14' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'mkFPU' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFPU.v:37]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFBox_Core.v:1594]
INFO: [Synth 8-6155] done synthesizing module 'mkFBox_Core' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFBox_Core.v:44]
INFO: [Synth 8-6155] done synthesizing module 'mkFBox_Top' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFBox_Top.v:44]
INFO: [Synth 8-6157] synthesizing module 'mkRISCV_MBox' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:41]
INFO: [Synth 8-6155] done synthesizing module 'mkRISCV_MBox' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:41]
INFO: [Synth 8-6157] synthesizing module 'mkBranch_Predictor' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkBranch_Predictor.v:42]
INFO: [Synth 8-6157] synthesizing module 'BRAM2__parameterized5' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
INFO: [Synth 8-6155] done synthesizing module 'BRAM2__parameterized5' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:30]
INFO: [Synth 8-6157] synthesizing module 'RegFile__parameterized16' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'RegFile__parameterized16' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/RegFile.v:38]
INFO: [Synth 8-6155] done synthesizing module 'mkBranch_Predictor' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkBranch_Predictor.v:42]
INFO: [Synth 8-6155] done synthesizing module 'mkCPU' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCPU.v:143]
INFO: [Synth 8-6157] synthesizing module 'mkDebug_Module' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDebug_Module.v:100]
INFO: [Synth 8-6157] synthesizing module 'mkDM_Abstract_Commands' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_Abstract_Commands.v:56]
INFO: [Synth 8-6155] done synthesizing module 'mkDM_Abstract_Commands' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_Abstract_Commands.v:56]
INFO: [Synth 8-6157] synthesizing module 'mkDM_Run_Control' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_Run_Control.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIFO2__parameterized15' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO2__parameterized15' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO2.v:51]
INFO: [Synth 8-6155] done synthesizing module 'mkDM_Run_Control' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_Run_Control.v:61]
INFO: [Synth 8-6157] synthesizing module 'mkDM_System_Bus' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_System_Bus.v:61]
INFO: [Synth 8-6155] done synthesizing module 'mkDM_System_Bus' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_System_Bus.v:61]
INFO: [Synth 8-6157] synthesizing module 'FIFO1__parameterized1' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO1.v:51]
INFO: [Synth 8-6155] done synthesizing module 'FIFO1__parameterized1' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/FIFO1.v:51]
INFO: [Synth 8-6155] done synthesizing module 'mkDebug_Module' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDebug_Module.v:100]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:201]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:58]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized0' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:201]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized0' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:58]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized1' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:201]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized1' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:58]
INFO: [Synth 8-6157] synthesizing module 'SizedFIFO__parameterized2' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:144]
INFO: [Synth 8-155] case statement is not full and has no default [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:201]
INFO: [Synth 8-6155] done synthesizing module 'SizedFIFO__parameterized2' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SizedFIFO.v:58]
INFO: [Synth 8-6157] synthesizing module 'mkNear_Mem_IO_AXI4' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkNear_Mem_IO_AXI4.v:63]
INFO: [Synth 8-6155] done synthesizing module 'mkNear_Mem_IO_AXI4' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkNear_Mem_IO_AXI4.v:63]
INFO: [Synth 8-6157] synthesizing module 'mkPLIC_16_2_7' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkPLIC_16_2_7.v:80]
INFO: [Synth 8-6155] done synthesizing module 'mkPLIC_16_2_7' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkPLIC_16_2_7.v:80]
INFO: [Synth 8-6155] done synthesizing module 'mkCore' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCore.v:142]
INFO: [Synth 8-6155] done synthesizing module 'mkCore_Synth' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCore_Synth.v:191]
INFO: [Synth 8-6157] synthesizing module 'mkJtagTap' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkJtagTap.v:42]
INFO: [Synth 8-6157] synthesizing module 'SyncFIFOLevel' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SyncFIFOLevel.v:55]
INFO: [Synth 8-6157] synthesizing module 'SyncHandshake' [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SyncHandshake.v:41]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'SyncHandshake' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SyncHandshake.v:41]
INFO: [Synth 8-6155] done synthesizing module 'SyncFIFOLevel' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SyncFIFOLevel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'SyncFIFOLevel__parameterized0' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SyncFIFOLevel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'SyncResetA' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/SyncResetA.v:43]
INFO: [Synth 8-6155] done synthesizing module 'ASSIGN1' (0#1) [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/ASSIGN1.v:1]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:97]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:110]
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:97]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:110]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_invalidateWritebackWriteBank_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23222]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_orderer_slaveDeps_bag_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:5275]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_readReqs_bag_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:5329]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_retryReqs_bag_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:5358]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_orderer_mastLines_nextValidKeyReg_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23483]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_orderer_mastReqs_nextValidKeyReg_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23486]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_0_readAddrB_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23492]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_1_readAddrB_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23504]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_2_readAddrB_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23516]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_3_readAddrB_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23528]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_delayedInvalidates_ff_lhead_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23573]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_delayedInvalidates_ff_ltail_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23575]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_invalidatesDone_ff_lhead_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23577]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_invalidatesDone_ff_ltail_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23579]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_invalidates_ff_lhead_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23581]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_invalidates_ff_ltail_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23582]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_orderer_waitingSlaveReq_lhead_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23585]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_orderer_waitingSlaveReq_ltail_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23587]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_writethroughNext_ff_lhead_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23591]
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_writethroughNext_ff_ltail_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkTagController.v:23593]
WARNING: [Synth 8-6014] Unused sequential element cfg_verbosity_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCSR_RegFile.v:3049]
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:97]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:110]
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:97]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:110]
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:97]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:110]
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:97]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:110]
WARNING: [Synth 8-6014] Unused sequential element cache_cfg_verbosity_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_DCache.v:3210]
WARNING: [Synth 8-6014] Unused sequential element cache_cfg_verbosity_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_ICache.v:2293]
WARNING: [Synth 8-6014] Unused sequential element cache_rg_ld_val_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_ICache.v:3034]
WARNING: [Synth 8-6014] Unused sequential element cache_rg_lrsc_valid_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_ICache.v:3038]
WARNING: [Synth 8-6014] Unused sequential element cache_rg_allow_cap_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_ICache.v:3086]
WARNING: [Synth 8-6014] Unused sequential element cache_rg_amo_funct5_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_ICache.v:3088]
WARNING: [Synth 8-6014] Unused sequential element cache_rg_lrsc_pa_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkMMU_ICache.v:3103]
WARNING: [Synth 8-6014] Unused sequential element cfg_verbosity_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkNear_Mem.v:1494]
WARNING: [Synth 8-6014] Unused sequential element cfg_verbosity_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:787]
WARNING: [Synth 8-6014] Unused sequential element DOA_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:97]
WARNING: [Synth 8-6014] Unused sequential element DOB_R2_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/xilinx_ip/hdl/BRAM2.v:110]
WARNING: [Synth 8-6014] Unused sequential element cfg_logdelay_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCPU.v:15815]
WARNING: [Synth 8-6014] Unused sequential element cfg_verbosity_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCPU.v:15973]
WARNING: [Synth 8-6014] Unused sequential element rg_mstatus_MXR_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCPU.v:25820]
WARNING: [Synth 8-6014] Unused sequential element rg_scr_pcc_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCPU.v:15211]
WARNING: [Synth 8-6014] Unused sequential element rg_sstatus_SUM_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCPU.v:25824]
WARNING: [Synth 8-6014] Unused sequential element rg_start_CPI_cycles_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCPU.v:16260]
WARNING: [Synth 8-6014] Unused sequential element rg_start_CPI_instrs_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkCPU.v:16263]
WARNING: [Synth 8-6014] Unused sequential element rg_dmcontrol_haltreq_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_Run_Control.v:766]
WARNING: [Synth 8-6014] Unused sequential element cfg_verbosity_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkNear_Mem_IO_AXI4.v:802]
WARNING: [Synth 8-6014] Unused sequential element rg_addr_lim_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkNear_Mem_IO_AXI4.v:951]
WARNING: [Synth 8-6014] Unused sequential element m_cfg_verbosity_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkPLIC_16_2_7.v:5101]
WARNING: [Synth 8-6014] Unused sequential element m_vrg_source_busy_0_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkPLIC_16_2_7.v:24552]
WARNING: [Synth 8-6014] Unused sequential element m_rg_addr_lim_reg was removed.  [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkPLIC_16_2_7.v:24858]
WARNING: [Synth 8-7129] Port CLK in module mkSoC_Map is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_N in module mkSoC_Map is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_verbosity_verbosity[3] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_verbosity_verbosity[2] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_verbosity_verbosity[1] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_verbosity_verbosity[0] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EN_set_verbosity in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EN_show_PLIC_state in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[63] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[62] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[61] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[60] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[59] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[58] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[57] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[56] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[55] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[54] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[53] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[52] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[51] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[50] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[49] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[48] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[47] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[46] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[45] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[44] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[43] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[42] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[41] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[40] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[39] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[38] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[37] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[36] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[35] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[34] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[33] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[32] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[31] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[30] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[29] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[28] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[27] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[26] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[25] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[24] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[23] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[22] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[21] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[20] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[19] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[18] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[17] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[16] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[15] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[14] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[13] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[12] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[11] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[10] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[9] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[8] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[7] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[6] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[5] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[4] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[3] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[2] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[1] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[0] in module mkPLIC_16_2_7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[63] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[62] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[61] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[60] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[59] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[58] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[57] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[56] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[55] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[54] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[53] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[52] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[51] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[50] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[49] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[48] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[47] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[46] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[45] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[44] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[43] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[42] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[41] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[40] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[39] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[38] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[37] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port set_addr_map_addr_lim[36] in module mkNear_Mem_IO_AXI4 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3049.457 ; gain = 391.562 ; free physical = 1100 ; free virtual = 2014
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3055.395 ; gain = 397.500 ; free physical = 1078 ; free virtual = 1993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3055.395 ; gain = 397.500 ; free physical = 1077 ; free virtual = 1993
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3055.395 ; gain = 0.000 ; free physical = 884 ; free virtual = 1802
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3389.848 ; gain = 0.000 ; free physical = 900 ; free virtual = 1840
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3437.660 ; gain = 47.812 ; free physical = 832 ; free virtual = 1780
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3437.660 ; gain = 779.766 ; free physical = 1464 ; free virtual = 2418
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z045ffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3441.578 ; gain = 783.684 ; free physical = 1466 ; free virtual = 2420
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 3441.578 ; gain = 783.684 ; free physical = 1468 ; free virtual = 2422
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'rg_sbaddress_reading_reg' and it is trimmed from '64' to '3' bits. [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkDM_System_Bus.v:1056]
INFO: [Synth 8-3971] The signal "BRAM2:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "BRAM2__parameterized0:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "BRAM2__parameterized1:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "BRAM2__parameterized2:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "BRAM2__parameterized3:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "BRAM2__parameterized4:/RAM_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "BRAM2__parameterized5:/RAM_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:56 ; elapsed = 00:01:09 . Memory (MB): peak = 3441.578 ; gain = 783.684 ; free physical = 1919 ; free virtual = 3455
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input  128 Bit       Adders := 3     
	   2 Input  128 Bit       Adders := 2     
	   2 Input  118 Bit       Adders := 1     
	   2 Input  116 Bit       Adders := 4     
	   3 Input  116 Bit       Adders := 4     
	   2 Input  115 Bit       Adders := 1     
	   2 Input   89 Bit       Adders := 1     
	   2 Input   86 Bit       Adders := 1     
	   2 Input   65 Bit       Adders := 41    
	   3 Input   65 Bit       Adders := 2     
	   2 Input   64 Bit       Adders := 142   
	   3 Input   64 Bit       Adders := 28    
	   2 Input   57 Bit       Adders := 8     
	   3 Input   57 Bit       Adders := 2     
	   2 Input   54 Bit       Adders := 19    
	   2 Input   53 Bit       Adders := 4     
	   2 Input   50 Bit       Adders := 2     
	   2 Input   41 Bit       Adders := 1     
	   2 Input   40 Bit       Adders := 4     
	   2 Input   37 Bit       Adders := 1     
	   2 Input   34 Bit       Adders := 1     
	   2 Input   33 Bit       Adders := 3     
	   2 Input   32 Bit       Adders := 6     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 12    
	   2 Input   24 Bit       Adders := 8     
	   2 Input   20 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 9     
	   2 Input   14 Bit       Adders := 21    
	   3 Input   14 Bit       Adders := 2     
	   4 Input   13 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 4     
	   2 Input   12 Bit       Adders := 39    
	   2 Input   11 Bit       Adders := 50    
	   3 Input   11 Bit       Adders := 12    
	   2 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 8     
	   2 Input    8 Bit       Adders := 31    
	   3 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 27    
	   3 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 9     
	   3 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 7     
	   3 Input    4 Bit       Adders := 3     
	   8 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 47    
	   3 Input    3 Bit       Adders := 10    
	   2 Input    2 Bit       Adders := 50    
	   3 Input    2 Bit       Adders := 18    
	   2 Input    1 Bit       Adders := 8     
	   3 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input     66 Bit         XORs := 2     
	   2 Input     65 Bit         XORs := 1     
	   2 Input     64 Bit         XORs := 12    
	   2 Input     50 Bit         XORs := 5     
	   2 Input     24 Bit         XORs := 4     
	   2 Input     20 Bit         XORs := 4     
	   2 Input     13 Bit         XORs := 6     
	   2 Input     12 Bit         XORs := 16    
	   2 Input      9 Bit         XORs := 6     
	   2 Input      2 Bit         XORs := 8     
	   2 Input      1 Bit         XORs := 1     
+---XORs : 
	                2 Bit    Wide XORs := 4     
+---Registers : 
	             1285 Bit    Registers := 1     
	             1040 Bit    Registers := 1     
	              672 Bit    Registers := 1     
	              487 Bit    Registers := 1     
	              433 Bit    Registers := 1     
	              319 Bit    Registers := 1     
	              306 Bit    Registers := 1     
	              281 Bit    Registers := 1     
	              258 Bit    Registers := 5     
	              239 Bit    Registers := 1     
	              232 Bit    Registers := 1     
	              225 Bit    Registers := 1     
	              216 Bit    Registers := 1     
	              204 Bit    Registers := 1     
	              203 Bit    Registers := 2     
	              202 Bit    Registers := 2     
	              196 Bit    Registers := 6     
	              195 Bit    Registers := 2     
	              172 Bit    Registers := 2     
	              169 Bit    Registers := 8     
	              161 Bit    Registers := 4     
	              152 Bit    Registers := 2     
	              151 Bit    Registers := 8     
	              148 Bit    Registers := 1     
	              141 Bit    Registers := 2     
	              139 Bit    Registers := 2     
	              137 Bit    Registers := 1     
	              131 Bit    Registers := 1     
	              129 Bit    Registers := 3     
	              128 Bit    Registers := 4     
	              118 Bit    Registers := 2     
	              117 Bit    Registers := 1     
	              116 Bit    Registers := 3     
	              106 Bit    Registers := 6     
	              100 Bit    Registers := 2     
	               99 Bit    Registers := 2     
	               98 Bit    Registers := 17    
	               97 Bit    Registers := 12    
	               91 Bit    Registers := 2     
	               80 Bit    Registers := 1     
	               77 Bit    Registers := 4     
	               75 Bit    Registers := 1     
	               74 Bit    Registers := 16    
	               73 Bit    Registers := 7     
	               72 Bit    Registers := 8     
	               71 Bit    Registers := 1     
	               70 Bit    Registers := 9     
	               69 Bit    Registers := 3     
	               68 Bit    Registers := 1     
	               67 Bit    Registers := 1     
	               65 Bit    Registers := 12    
	               64 Bit    Registers := 85    
	               60 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               42 Bit    Registers := 21    
	               41 Bit    Registers := 3     
	               40 Bit    Registers := 5     
	               36 Bit    Registers := 1     
	               34 Bit    Registers := 2     
	               32 Bit    Registers := 8     
	               29 Bit    Registers := 3     
	               27 Bit    Registers := 2     
	               25 Bit    Registers := 8     
	               21 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 9     
	                7 Bit    Registers := 48    
	                6 Bit    Registers := 16    
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 15    
	                3 Bit    Registers := 57    
	                2 Bit    Registers := 46    
	                1 Bit    Registers := 491   
+---Multipliers : 
	              53x53  Multipliers := 1     
	              64x64  Multipliers := 1     
	              32x32  Multipliers := 13    
+---RAMs : 
	              64K Bit	(256 X 258 bit)          RAMs := 2     
	              59K Bit	(512 X 118 bit)          RAMs := 1     
	              32K Bit	(512 X 64 bit)          RAMs := 4     
	               6K Bit	(64 X 106 bit)          RAMs := 2     
	               5K Bit	(128 X 42 bit)          RAMs := 8     
	               1K Bit	(8 X 169 bit)          RAMs := 4     
	              200 Bit	(8 X 25 bit)          RAMs := 4     
	               82 Bit	(2 X 41 bit)          RAMs := 1     
	               80 Bit	(2 X 40 bit)          RAMs := 1     
+---Muxes : 
	   2 Input 1040 Bit        Muxes := 2     
	   3 Input  975 Bit        Muxes := 1     
	   2 Input  975 Bit        Muxes := 1     
	   2 Input  944 Bit        Muxes := 3     
	   2 Input  672 Bit        Muxes := 3     
	   2 Input  487 Bit        Muxes := 1     
	   8 Input  306 Bit        Muxes := 2     
	   2 Input  306 Bit        Muxes := 1     
	   2 Input  281 Bit        Muxes := 3     
	   2 Input  258 Bit        Muxes := 4     
	   2 Input  232 Bit        Muxes := 3     
	   2 Input  225 Bit        Muxes := 4     
	   3 Input  225 Bit        Muxes := 1     
	  19 Input  202 Bit        Muxes := 1     
	   5 Input  196 Bit        Muxes := 1     
	   2 Input  196 Bit        Muxes := 1     
	   2 Input  195 Bit        Muxes := 5     
	   2 Input  174 Bit        Muxes := 2     
	   5 Input  173 Bit        Muxes := 4     
	   2 Input  172 Bit        Muxes := 7     
	   2 Input  171 Bit        Muxes := 2     
	   2 Input  169 Bit        Muxes := 2     
	   2 Input  161 Bit        Muxes := 11    
	   4 Input  161 Bit        Muxes := 3     
	   8 Input  161 Bit        Muxes := 1     
	   3 Input  161 Bit        Muxes := 2     
	   5 Input  161 Bit        Muxes := 1     
	   2 Input  151 Bit        Muxes := 8     
	   4 Input  151 Bit        Muxes := 4     
	   8 Input  151 Bit        Muxes := 1     
	   5 Input  151 Bit        Muxes := 4     
	   6 Input  151 Bit        Muxes := 1     
	   2 Input  141 Bit        Muxes := 1     
	   4 Input  141 Bit        Muxes := 1     
	   2 Input  130 Bit        Muxes := 4     
	   2 Input  129 Bit        Muxes := 9     
	   5 Input  129 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 7     
	   2 Input  118 Bit        Muxes := 2     
	   3 Input  117 Bit        Muxes := 1     
	   2 Input  117 Bit        Muxes := 5     
	   4 Input  116 Bit        Muxes := 1     
	   2 Input  116 Bit        Muxes := 31    
	   2 Input  115 Bit        Muxes := 1     
	   2 Input  106 Bit        Muxes := 6     
	   2 Input  104 Bit        Muxes := 1     
	   4 Input  100 Bit        Muxes := 2     
	   2 Input  100 Bit        Muxes := 6     
	   2 Input   99 Bit        Muxes := 6     
	   4 Input   99 Bit        Muxes := 2     
	   5 Input   98 Bit        Muxes := 7     
	   6 Input   97 Bit        Muxes := 1     
	   2 Input   97 Bit        Muxes := 1     
	   2 Input   94 Bit        Muxes := 3     
	   2 Input   92 Bit        Muxes := 11    
	   2 Input   89 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 1     
	   2 Input   81 Bit        Muxes := 3     
	   2 Input   80 Bit        Muxes := 4     
	   2 Input   77 Bit        Muxes := 2     
	   4 Input   75 Bit        Muxes := 1     
	   2 Input   75 Bit        Muxes := 4     
	   2 Input   74 Bit        Muxes := 15    
	   4 Input   74 Bit        Muxes := 3     
	   5 Input   74 Bit        Muxes := 1     
	   9 Input   73 Bit        Muxes := 2     
	   5 Input   73 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 1     
	   2 Input   71 Bit        Muxes := 3     
	   4 Input   71 Bit        Muxes := 1     
	   2 Input   70 Bit        Muxes := 4     
	   4 Input   69 Bit        Muxes := 1     
	   2 Input   69 Bit        Muxes := 3     
	   2 Input   68 Bit        Muxes := 2     
	   2 Input   66 Bit        Muxes := 1     
	   2 Input   65 Bit        Muxes := 9     
	   4 Input   65 Bit        Muxes := 4     
	   3 Input   65 Bit        Muxes := 2     
	   6 Input   65 Bit        Muxes := 2     
	   5 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 385   
	  21 Input   64 Bit        Muxes := 1     
	  39 Input   64 Bit        Muxes := 3     
	   6 Input   64 Bit        Muxes := 3     
	   4 Input   64 Bit        Muxes := 13    
	   9 Input   64 Bit        Muxes := 4     
	   3 Input   64 Bit        Muxes := 15    
	  10 Input   64 Bit        Muxes := 1     
	   5 Input   64 Bit        Muxes := 5     
	  11 Input   64 Bit        Muxes := 1     
	   8 Input   64 Bit        Muxes := 1     
	   2 Input   63 Bit        Muxes := 37    
	   7 Input   63 Bit        Muxes := 1     
	   3 Input   63 Bit        Muxes := 3     
	   4 Input   63 Bit        Muxes := 2     
	   3 Input   62 Bit        Muxes := 1     
	   2 Input   60 Bit        Muxes := 1     
	   2 Input   59 Bit        Muxes := 37    
	   2 Input   58 Bit        Muxes := 8     
	   2 Input   57 Bit        Muxes := 63    
	   2 Input   56 Bit        Muxes := 3     
	   2 Input   55 Bit        Muxes := 21    
	   2 Input   52 Bit        Muxes := 172   
	   3 Input   52 Bit        Muxes := 20    
	   6 Input   52 Bit        Muxes := 4     
	   4 Input   52 Bit        Muxes := 4     
	   5 Input   52 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 37    
	   2 Input   40 Bit        Muxes := 14    
	   4 Input   40 Bit        Muxes := 2     
	   5 Input   40 Bit        Muxes := 1     
	   2 Input   37 Bit        Muxes := 4     
	   3 Input   37 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 3     
	   2 Input   34 Bit        Muxes := 25    
	   3 Input   34 Bit        Muxes := 3     
	   4 Input   34 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 58    
	   4 Input   32 Bit        Muxes := 9     
	   5 Input   32 Bit        Muxes := 1     
	   6 Input   32 Bit        Muxes := 1     
	   3 Input   32 Bit        Muxes := 3     
	   2 Input   29 Bit        Muxes := 30    
	   2 Input   28 Bit        Muxes := 35    
	   3 Input   28 Bit        Muxes := 4     
	   4 Input   28 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 3     
	   2 Input   25 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 129   
	   6 Input   23 Bit        Muxes := 1     
	   3 Input   23 Bit        Muxes := 16    
	   4 Input   23 Bit        Muxes := 4     
	   5 Input   23 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 34    
	   3 Input   18 Bit        Muxes := 2     
	   5 Input   18 Bit        Muxes := 1     
	   7 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 42    
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 65    
	   4 Input   14 Bit        Muxes := 2     
	   3 Input   14 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 19    
	   3 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 13    
	   4 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 202   
	   9 Input   11 Bit        Muxes := 1     
	   3 Input   11 Bit        Muxes := 17    
	   7 Input   11 Bit        Muxes := 4     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 1     
	   3 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 17    
	   4 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 191   
	   3 Input    8 Bit        Muxes := 17    
	   5 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 27    
	   4 Input    7 Bit        Muxes := 2     
	 107 Input    7 Bit        Muxes := 1     
	  58 Input    7 Bit        Muxes := 1     
	  64 Input    7 Bit        Muxes := 2     
	   9 Input    7 Bit        Muxes := 3     
	   3 Input    7 Bit        Muxes := 4     
	   5 Input    7 Bit        Muxes := 1     
	  39 Input    6 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 94    
	  59 Input    6 Bit        Muxes := 1     
	  53 Input    6 Bit        Muxes := 6     
	  24 Input    6 Bit        Muxes := 4     
	  58 Input    6 Bit        Muxes := 9     
	  60 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 2     
	  32 Input    6 Bit        Muxes := 4     
	   3 Input    6 Bit        Muxes := 5     
	  52 Input    6 Bit        Muxes := 1     
	  13 Input    6 Bit        Muxes := 1     
	   7 Input    6 Bit        Muxes := 1     
	   4 Input    6 Bit        Muxes := 2     
	   4 Input    5 Bit        Muxes := 5     
	  22 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 102   
	  24 Input    5 Bit        Muxes := 4     
	   3 Input    5 Bit        Muxes := 10    
	   5 Input    5 Bit        Muxes := 1     
	   8 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	  17 Input    5 Bit        Muxes := 1     
	  18 Input    5 Bit        Muxes := 24    
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 67    
	   9 Input    4 Bit        Muxes := 4     
	   8 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 5     
	   3 Input    4 Bit        Muxes := 10    
	  19 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	  11 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 148   
	   8 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 12    
	   6 Input    3 Bit        Muxes := 7     
	   5 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 5     
	   7 Input    3 Bit        Muxes := 1     
	   9 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 312   
	   3 Input    2 Bit        Muxes := 41    
	   5 Input    2 Bit        Muxes := 10    
	   4 Input    2 Bit        Muxes := 23    
	   8 Input    2 Bit        Muxes := 2     
	   6 Input    2 Bit        Muxes := 4     
	  11 Input    2 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 1991  
	   4 Input    1 Bit        Muxes := 109   
	   3 Input    1 Bit        Muxes := 54    
	  18 Input    1 Bit        Muxes := 25    
	   5 Input    1 Bit        Muxes := 10    
	   9 Input    1 Bit        Muxes := 1     
	  13 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 36    
	   6 Input    1 Bit        Muxes := 1     
	  11 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design p2_ddr3_mkP2_Core_1_0 has port CLK_GATE_jtag_tclk_out driven by constant 1
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[127] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[126] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[125] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[124] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[123] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[122] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[121] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[120] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[119] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[118] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[117] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[116] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[115] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[114] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[113] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[112] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[111] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[110] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[109] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[108] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[107] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[106] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[105] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[104] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[103] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[102] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[101] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[100] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[99] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[98] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[97] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[96] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[95] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[94] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[93] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[92] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[91] driven by constant 1
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[90] driven by constant 1
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[89] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[88] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[87] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[86] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[85] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[84] driven by constant 0
WARNING: [Synth 8-3917] design mkSoC_Map has port m_plic_addr_range[83] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[63] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[62] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[61] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[60] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[59] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[58] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[57] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[56] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[55] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[54] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[53] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[52] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[51] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[50] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[49] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[48] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[47] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[46] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[45] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[44] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[43] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[42] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[41] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[40] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[39] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[38] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[37] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[36] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[35] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[34] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[33] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[32] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[31] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[30] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[29] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[28] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[27] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[26] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[25] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[24] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[23] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[22] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[21] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[20] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[19] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[18] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[17] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[16] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[15] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[14] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[13] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[12] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[10] driven by constant 0
WARNING: [Synth 8-3917] design mkCSR_RegFile__GCB0 has port csr_mip_read[6] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[0]' (FDRE) to 'rg_tselect_reg[1]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[1]' (FDRE) to 'rg_tselect_reg[2]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[2]' (FDRE) to 'rg_tselect_reg[3]'
INFO: [Synth 8-3886] merging instance 'csr_mie/rg_mie_reg[2]' (FDRE) to 'csr_mie/rg_mie_reg[0]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[3]' (FDRE) to 'rg_tselect_reg[4]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[4]' (FDRE) to 'rg_tselect_reg[5]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[5]' (FDRE) to 'rg_tselect_reg[6]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[6]' (FDRE) to 'rg_tselect_reg[7]'
INFO: [Synth 8-3886] merging instance 'csr_mie/rg_mie_reg[6]' (FDRE) to 'csr_mie/rg_mie_reg[0]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[7]' (FDRE) to 'rg_tselect_reg[8]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[8]' (FDRE) to 'rg_tselect_reg[9]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[9]' (FDRE) to 'rg_tselect_reg[10]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[10]' (FDRE) to 'rg_tselect_reg[11]'
INFO: [Synth 8-3886] merging instance 'csr_mie/rg_mie_reg[10]' (FDRE) to 'csr_mie/rg_mie_reg[0]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[11]' (FDRE) to 'rg_tselect_reg[12]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[12]' (FDRE) to 'rg_tselect_reg[13]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[13]' (FDRE) to 'rg_tselect_reg[14]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[14]' (FDRE) to 'rg_tselect_reg[15]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[15]' (FDRE) to 'rg_tselect_reg[16]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[16]' (FDRE) to 'rg_tselect_reg[17]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[17]' (FDRE) to 'rg_tselect_reg[18]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[18]' (FDRE) to 'rg_tselect_reg[19]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[19]' (FDRE) to 'rg_tselect_reg[20]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[20]' (FDRE) to 'rg_tselect_reg[21]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[21]' (FDRE) to 'rg_tselect_reg[22]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[22]' (FDRE) to 'rg_tselect_reg[23]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[23]' (FDRE) to 'rg_tselect_reg[24]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[24]' (FDRE) to 'rg_tselect_reg[25]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[25]' (FDRE) to 'rg_tselect_reg[26]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[26]' (FDRE) to 'rg_tselect_reg[27]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[27]' (FDRE) to 'rg_tselect_reg[28]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[28]' (FDRE) to 'rg_tselect_reg[29]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[29]' (FDRE) to 'rg_tselect_reg[30]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[30]' (FDRE) to 'rg_tselect_reg[31]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[31]' (FDRE) to 'rg_tselect_reg[32]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[32]' (FDRE) to 'rg_tselect_reg[33]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[33]' (FDRE) to 'rg_tselect_reg[34]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[34]' (FDRE) to 'rg_tselect_reg[35]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[35]' (FDRE) to 'rg_tselect_reg[36]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[36]' (FDRE) to 'rg_tselect_reg[37]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[37]' (FDRE) to 'rg_tselect_reg[38]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[38]' (FDRE) to 'rg_tselect_reg[39]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[39]' (FDRE) to 'rg_tselect_reg[40]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[40]' (FDRE) to 'rg_tselect_reg[41]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[41]' (FDRE) to 'rg_tselect_reg[42]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[42]' (FDRE) to 'rg_tselect_reg[43]'
INFO: [Synth 8-3886] merging instance 'rg_tselect_reg[43]' (FDRE) to 'rg_tselect_reg[44]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rg_tselect_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rg_medeleg_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\rg_dcsr_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rg_dcsr_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_mip/rg_utip_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\csr_mip/rg_ueip_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (csr_mie/\rg_mie_reg[8] )
WARNING: [Synth 8-6014] Unused sequential element cache_ram_cword_set/RAM_reg was removed. 
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[0]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[1]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[2]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[3]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[4]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[5]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[6]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[7]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[8]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[9]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[10]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[11]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[12]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[13]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[14]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[15]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cache_masterPortShim_awff/\data1_reg_reg[16] )
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[17]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[22]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[23]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[24]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[25]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[26]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[27]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[28]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[93]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[93]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[94]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[94]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[95]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_awff/data1_reg_reg[95]' (FDE) to 'cache_masterPortShim_awff/data1_reg_reg[96]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_masterPortShim_awff/\data1_reg_reg[96] )
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[0]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[1]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[2]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[3]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[4]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[5]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[6]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[7]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[8]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[9]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[10]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[11]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[12]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[13]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[14]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[15]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[17]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cache_masterPortShim_arff/\data1_reg_reg[16] )
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[17]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[22]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[24]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[25]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[26]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[27]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[28]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[93]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[93]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[94]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[94]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[95]'
INFO: [Synth 8-3886] merging instance 'cache_masterPortShim_arff/data1_reg_reg[95]' (FDE) to 'cache_masterPortShim_arff/data1_reg_reg[96]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_masterPortShim_arff/\data1_reg_reg[96] )
INFO: [Synth 8-5544] ROM "fabric_2_strb__h5331" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fabric_2_strb__h5331" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element tlb0_entries_mem_0_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tlb0_entries_mem_1_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tlb0_entries_updateKeys_0_bram/RAM_reg was removed. 
INFO: [Synth 8-7082] The signal tlb0_entries_updateKeys_0_bram/RAM_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-6014] Unused sequential element tlb0_entries_updateKeys_1_bram/RAM_reg was removed. 
INFO: [Synth 8-7082] The signal tlb0_entries_updateKeys_1_bram/RAM_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-6014] Unused sequential element cache_ram_state_and_ctag_cset/RAM_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cache_rg_pte_pa_reg[61] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cache_f_fabric_second_write_reqs/D_OUT_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cache_aw_events_register_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cache_rg_exc_code_reg[5] )
WARNING: [Synth 8-6014] Unused sequential element cache_ram_cword_set/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element cache_ram_state_and_ctag_cset/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tlb0_entries_mem_0_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tlb0_entries_mem_1_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tlb0_entries_updateKeys_0_bram/RAM_reg was removed. 
INFO: [Synth 8-7082] The signal tlb0_entries_updateKeys_0_bram/RAM_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
WARNING: [Synth 8-6014] Unused sequential element tlb0_entries_updateKeys_1_bram/RAM_reg was removed. 
INFO: [Synth 8-7082] The signal tlb0_entries_updateKeys_1_bram/RAM_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (3 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cache_rg_pte_pa_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_f_fabric_write_reqs/\data1_reg_reg[195] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cache_f_fabric_write_reqs/\data1_reg_reg[193] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cache_masterPortShim_awff/\data1_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_masterPortShim_awff/\data1_reg_reg[97] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (cache_masterPortShim_arff/\data1_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (cache_masterPortShim_arff/\data1_reg_reg[97] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cache_aw_events_register_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cache_rg_exc_code_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cache_rg_state_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_div_fState_S1/D_OUT_reg[181] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_div_fState_S1/D_OUT_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_div_fState_S2/D_OUT_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_div_fState_S3/D_OUT_reg[57] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 10 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkFPU.v:2381]
DSP Report: Generating DSP fpu_madd_fProd_S2$D_IN, operation Mode is: A2*B2.
DSP Report: register fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: register fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: Generating DSP fpu_madd_fProd_S2$D_IN, operation Mode is: PCIN+A2*B2.
DSP Report: register fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: register fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: Generating DSP fpu_madd_fProd_S2/D_OUT_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register fpu_madd_fProd_S2/D_OUT_reg is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: register fpu_madd_fProd_S2/D_OUT_reg is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: register fpu_madd_fProd_S2/D_OUT_reg is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: Generating DSP fpu_madd_fProd_S2$D_IN, operation Mode is: A2*B2.
DSP Report: register fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: register fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: Generating DSP fpu_madd_fProd_S2$D_IN, operation Mode is: PCIN+A2*B2.
DSP Report: register fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: register fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: Generating DSP fpu_madd_fProd_S2/D_OUT_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register fpu_madd_fProd_S2/D_OUT_reg is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: register fpu_madd_fProd_S2/D_OUT_reg is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: register fpu_madd_fProd_S2/D_OUT_reg is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: Generating DSP fpu_madd_fProd_S2$D_IN, operation Mode is: A2*B2.
DSP Report: register fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: register fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: Generating DSP fpu_madd_fProd_S2$D_IN, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: register fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2$D_IN.
DSP Report: Generating DSP fpu_madd_fProd_S2/D_OUT_reg, operation Mode is: (PCIN+A2*B2)'.
DSP Report: register fpu_madd_fProd_S2/D_OUT_reg is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: register fpu_madd_fProd_S2/D_OUT_reg is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: register fpu_madd_fProd_S2/D_OUT_reg is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
DSP Report: operator fpu_madd_fProd_S2$D_IN is absorbed into DSP fpu_madd_fProd_S2/D_OUT_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_madd_fState_S1/D_OUT_reg[191] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_madd_fState_S5/D_OUT_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_madd_fState_S2/D_OUT_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_madd_fState_S6/D_OUT_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_madd_fState_S3/D_OUT_reg[85] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_madd_fState_S4/D_OUT_reg[137] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_madd_fState_S5/D_OUT_reg[149] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_madd_fState_S6/D_OUT_reg[136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_madd_fState_S7/D_OUT_reg[136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_madd_fState_S8/D_OUT_reg[74] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_sqr_fState_S1/D_OUT_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\rg_f_reg[231] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (MUX_rg_index$write_1__VAL_2_inferred/\rg_index_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_sqr_fState_S2/D_OUT_reg[70] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_sqr_fState_S3/D_OUT_reg[129] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_sqr_fState_S4/D_OUT_reg[72] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_sqr_fResult_S5/D_OUT_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fpu_sqr_fState_S1/D_OUT_reg[57] )
WARNING: [Synth 8-6014] Unused sequential element btb_bramcore2/RAM_reg was removed. 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\imem_rg_f3_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\imem_rg_f3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\aw_events_register_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage1_rg_stage_input_reg[51] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5544] ROM "_theResult___fst_val1__h44258" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CASE_rs1_val_bypassed_capFat_otype6439_262140__ETC__q53" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:624]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:639]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:641]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:643]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:637]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:645]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:651]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:647]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:649]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:631]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:633]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:635]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:629]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/michal/BESSPIN-GFE_2/bluespec-processors/P2/Flute/src_SSITH_P2/Verilog_RTL/mkRISCV_MBox.v:683]
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: PCIN+A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: PCIN+A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: PCIN+A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: PCIN+A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: PCIN+A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189, operation Mode is: A2*B2.
DSP Report: register SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: register SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: operator SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: operator SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: C+A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: PCIN+A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP rg_v1_MUL_rg_v2___d105, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: register rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: operator rg_v1_MUL_rg_v2___d105 is absorbed into DSP rg_v1_MUL_rg_v2___d105.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123, operation Mode is: A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123, operation Mode is: A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d123.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129, operation Mode is: A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129, operation Mode is: A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d129.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133, operation Mode is: A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133, operation Mode is: A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d133.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118, operation Mode is: A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118, operation Mode is: A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d118.
DSP Report: Generating DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151, operation Mode is: A2*B2.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: Generating DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: Generating DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151, operation Mode is: A2*B2.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: Generating DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_31_TO_0_49_50_MUL_0x0_CO_ETC___d151.
DSP Report: Generating DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157, operation Mode is: A2*B2.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: Generating DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: Generating DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157, operation Mode is: A2*B2.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: Generating DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d157.
DSP Report: Generating DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189, operation Mode is: A2*B2.
DSP Report: register SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: register SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: operator SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: operator SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: Generating DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: register SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: operator SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: operator SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: Generating DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189, operation Mode is: C+A2*B2.
DSP Report: register SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: register SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: operator SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: operator SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189 is absorbed into DSP SEXT_rg_v1_BITS_31_TO_0_49_87_MUL_SEXT_rg_v2_B_ETC___d189.
DSP Report: Generating DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146, operation Mode is: A2*B2.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: Generating DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: Generating DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146, operation Mode is: A2*B2.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: Generating DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: register _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: operator _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146 is absorbed into DSP _0x0_CONCAT_rg_v1_BITS_63_TO_32_42_43_MUL_0x0_C_ETC___d146.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170, operation Mode is: A2*B.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170, operation Mode is: A*B2.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d170.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174, operation Mode is: A2*B.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174, operation Mode is: A*B2.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d174.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178, operation Mode is: A2*B.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178, operation Mode is: A*B2.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d178.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167, operation Mode is: A2*B.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167, operation Mode is: A*B2.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167.
DSP Report: Generating DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167.
DSP Report: operator _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167 is absorbed into DSP _0x0_CONCAT_IF_rg_v1_BIT_63_5_THEN_INV_rg_v1_08_ETC___d167.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (near_mem_io/\slavePortShim_rff/data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moreFlits_1_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\moreFlits_1_1_reg[5] )
INFO: [Synth 8-5544] ROM "IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_module/dm_system_bus /\masterPortShim_arff/data1_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_module/dm_system_bus /\masterPortShim_arff/data1_reg_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_module/dm_system_bus /\masterPortShim_wff/data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_module/dm_system_bus /\masterPortShim_wff/data1_reg_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\debug_module/dm_system_bus /\masterPortShim_awff/data1_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_module/dm_system_bus /\masterPortShim_awff/data1_reg_reg[96] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_module/dm_system_bus /\rg_sbcs_sberror_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\debug_module/dm_system_bus /\rg_sb_state_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (plic/m_slavePortShim_rff/\data1_reg_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (plic/m_vrg_source_ip_0_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (plic/m_slavePortShim_rff/\data1_reg_reg[66] )
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_delayedInvalidates_ff_rf/arr_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_invalidatesDone_ff_rf/arr_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_invalidates_ff_rf/arr_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_orderer_waitingSlaveReq_rf/arr_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_writeResps_ff_rf/arr_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_data_0_bram_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_data_1_bram_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_data_2_bram_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_data_3_bram_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_0_bramA_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_0_bramB_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_0_bramB_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_1_bramA_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_1_bramB_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_1_bramB_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_2_bramA_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_2_bramB_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_2_bramB_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_3_bramA_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_3_bramB_bram/RAM_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element tagLookup_tagCache_tags_3_bramB_bram/RAM_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_zeroAddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_tagCache_writebacks/D_OUT_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_tagCacheReq_ff_rf_reg[93] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_tagCacheReq_ff_rf_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_zeroAddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_zeroAddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_pendingCapNumber_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_tagCache_cts_reg[229] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_zeroAddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_tagCache_cts_reg[141] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_tagCache_orderer_slaveReqs_bag_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_tagCache_cts_reg[228] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_tagCacheReq_ff_rf_reg[136] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (axi4_mem_shim_tmp_tagCon/\tagLookup_tagCache_cts_reg[277] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:30 ; elapsed = 00:04:34 . Memory (MB): peak = 3441.582 ; gain = 783.688 ; free physical = 2509 ; free virtual = 4222
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mkMMU_DCache__GCB0       | cache_ram_cword_set/RAM_reg                  | 256 x 258(READ_FIRST)  | W |   | 256 x 258(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|cache_tlb                | tlb0_entries_mem_0_bram/RAM_reg              | 8 x 169(READ_FIRST)    | W |   | 8 x 169(WRITE_FIRST)   |   | R | Port A and B     | 1      | 2      | 
|cache_tlb                | tlb0_entries_mem_1_bram/RAM_reg              | 8 x 169(READ_FIRST)    | W |   | 8 x 169(WRITE_FIRST)   |   | R | Port A and B     | 1      | 2      | 
|cache_tlb                | tlb0_entries_updateKeys_0_bram/RAM_reg       | 8 x 25(READ_FIRST)     | W |   | 8 x 25(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|cache_tlb                | tlb0_entries_updateKeys_1_bram/RAM_reg       | 8 x 25(READ_FIRST)     | W |   | 8 x 25(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mkMMU_DCache__GCB1       | cache_ram_state_and_ctag_cset/RAM_reg        | 64 x 106(READ_FIRST)   | W |   | 64 x 106(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|mkMMU_ICache__GC0        | cache_ram_cword_set/RAM_reg                  | 256 x 258(READ_FIRST)  | W |   | 256 x 258(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|mkMMU_ICache__GC0        | cache_ram_state_and_ctag_cset/RAM_reg        | 64 x 106(READ_FIRST)   | W |   | 64 x 106(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|cache_tlb                | tlb0_entries_mem_0_bram/RAM_reg              | 8 x 169(READ_FIRST)    | W |   | 8 x 169(WRITE_FIRST)   |   | R | Port A and B     | 1      | 2      | 
|cache_tlb                | tlb0_entries_mem_1_bram/RAM_reg              | 8 x 169(READ_FIRST)    | W |   | 8 x 169(WRITE_FIRST)   |   | R | Port A and B     | 1      | 2      | 
|cache_tlb                | tlb0_entries_updateKeys_0_bram/RAM_reg       | 8 x 25(READ_FIRST)     | W |   | 8 x 25(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|cache_tlb                | tlb0_entries_updateKeys_1_bram/RAM_reg       | 8 x 25(READ_FIRST)     | W |   | 8 x 25(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|stageF_branch_predictor  | btb_bramcore2/RAM_reg                        | 512 x 118(READ_FIRST)  | W |   | 512 x 118(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_data_0_bram_bram/RAM_reg  | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_data_1_bram_bram/RAM_reg  | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_data_2_bram_bram/RAM_reg  | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_data_3_bram_bram/RAM_reg  | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_tags_0_bramA_bram/RAM_reg | 128 x 42(READ_FIRST)   | W |   | 128 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_tags_1_bramA_bram/RAM_reg | 128 x 42(READ_FIRST)   | W |   | 128 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_tags_2_bramA_bram/RAM_reg | 128 x 42(READ_FIRST)   | W |   | 128 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_tags_3_bramA_bram/RAM_reg | 128 x 42(READ_FIRST)   | W |   | 128 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------+------------------------------------+----------------+----------------------+----------------+
|Module Name              | RTL Object                         | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------+------------------------------------+----------------+----------------------+----------------+
|cache_tlb                | tlb1_entries_mem_0/arr_reg         | User Attribute | 4 x 161              | RAM32M x 27    | 
|cache_tlb                | tlb2_entries_mem_0/arr_reg         | User Attribute | 4 x 152              | RAM32M x 26    | 
|cache_tlb                | tlb1_entries_mem_0/arr_reg         | User Attribute | 4 x 161              | RAM32M x 27    | 
|cache_tlb                | tlb2_entries_mem_0/arr_reg         | User Attribute | 4 x 152              | RAM32M x 26    | 
|gpr_regfile              | regfile/arr_reg                    | User Attribute | 32 x 151             | RAM32M x 78    | 
|stageF_branch_predictor  | rf_btb_fsms/arr_reg                | User Attribute | 512 x 2              | RAM128X1D x 8  | 
|mkCPU__GCB0              | fpr_regfile/regfile/arr_reg        | User Attribute | 32 x 64              | RAM32M x 44    | 
|mkCore__GCB1             | delay_shim_bff/arr_reg             | User Attribute | 4 x 7                | RAM32M x 2     | 
|mkCore__GCB2             | delay_shim_wff/arr_reg             | User Attribute | 4 x 74               | RAM32M x 13    | 
|mkCore__GCB2             | delay_shim_rff/arr_reg             | User Attribute | 4 x 73               | RAM32M x 13    | 
|mkCore__GCB2             | delay_shim_arff/arr_reg            | User Attribute | 4 x 98               | RAM32M x 17    | 
|axi4_mem_shim_tmp_tagCon | tagLookup_mRsps_ff_rf/arr_reg      | User Attribute | 2 x 77               | RAM32M x 13    | 
|axi4_mem_shim_tmp_tagCon | lookupId_ff_rf/arr_reg             | User Attribute | 2 x 6                | RAM32M x 1     | 
|axi4_mem_shim_tmp_tagCon | lookupRsp_fifos_0_rf/arr_reg       | User Attribute | 4 x 11               | RAM32M x 2     | 
|axi4_mem_shim_tmp_tagCon | lookupRsp_fifos_1_rf/arr_reg       | User Attribute | 4 x 11               | RAM32M x 2     | 
|axi4_mem_shim_tmp_tagCon | lookupRsp_fifos_2_rf/arr_reg       | User Attribute | 4 x 11               | RAM32M x 2     | 
|axi4_mem_shim_tmp_tagCon | lookupRsp_fifos_3_rf/arr_reg       | User Attribute | 4 x 11               | RAM32M x 2     | 
|axi4_mem_shim_tmp_tagCon | mReqs_rf/arr_reg                   | User Attribute | 16 x 141             | RAM32M x 24    | 
|axi4_mem_shim_tmp_tagCon | mRsps_ff_rf/arr_reg                | User Attribute | 32 x 77              | RAM32M x 13    | 
|axi4_mem_shim_tmp_tagCon | tagLookup_mReqs_ff_rf/arr_reg      | User Attribute | 8 x 141              | RAM32M x 24    | 
|axi4_mem_shim_tmp_tagCon | tagLookup_useNextRsp_ff_rf/arr_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|axi4_mem_shim_tmp_tagCon | tagOnlyReads_rf/arr_reg            | User Attribute | 4 x 6                | RAM32M x 1     | 
|axi4_mem_shim_tmp_tagCon | addrFrame_fifos_0_rf/arr_reg       | User Attribute | 4 x 15               | RAM32M x 3     | 
|axi4_mem_shim_tmp_tagCon | addrFrame_fifos_3_rf/arr_reg       | User Attribute | 4 x 15               | RAM32M x 3     | 
|axi4_mem_shim_tmp_tagCon | addrFrame_fifos_2_rf/arr_reg       | User Attribute | 4 x 15               | RAM32M x 3     | 
|axi4_mem_shim_tmp_tagCon | addrFrame_fifos_1_rf/arr_reg       | User Attribute | 4 x 15               | RAM32M x 3     | 
|mkCore__GCB3             | delay_shim_awff/arr_reg            | User Attribute | 4 x 98               | RAM32M x 17    | 
|p2_ddr3_mkP2_Core_1_0    | jtagtap/f_dmi_rsp/fifoMem_reg      | Implied        | 2 x 34               | RAM32M x 7     | 
|p2_ddr3_mkP2_Core_1_0    | jtagtap/f_dmi_req/fifoMem_reg      | Implied        | 2 x 40               | RAM32M x 7     | 
+-------------------------+------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mkFPU__GB2   | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkFPU__GB2   | PCIN+A2*B2       | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkFPU__GB2   | (PCIN>>17)+A2*B2 | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mkFPU__GB2   | A2*B2            | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkFPU__GB2   | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkFPU__GB2   | (PCIN+A2*B2)'    | 20     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mkFPU__GB2   | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkFPU__GB2   | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkFPU__GB2   | (PCIN+A2*B2)'    | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mkRISCV_MBox | A2*B2            | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A2*B2 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN+A2*B2       | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A2*B2 | 14     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN+A2*B2       | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A2*B2 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A2*B2 | 18     | 14     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | C+A2*B2          | 18     | 18     | 48     | -      | 48     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN+A2*B2       | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A2*B2 | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | C+A2*B2          | 18     | 16     | 48     | -      | 48     | 1    | 1    | 0    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B2            | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A2*B2 | 16     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A2*B2 | 18     | 16     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B2  | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B2  | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B2  | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B2  | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B2  | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B2  | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B2  | 16     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B2             | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | (PCIN>>17)+A*B2  | 18     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+-------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:37 ; elapsed = 00:04:40 . Memory (MB): peak = 3441.582 ; gain = 783.688 ; free physical = 2108 ; free virtual = 4063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:53 ; elapsed = 00:04:57 . Memory (MB): peak = 3441.582 ; gain = 783.688 ; free physical = 2113 ; free virtual = 4116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name              | RTL Object                                   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|mkMMU_DCache__GCB0       | cache_ram_cword_set/RAM_reg                  | 256 x 258(READ_FIRST)  | W |   | 256 x 258(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|cache_tlb                | tlb0_entries_mem_0_bram/RAM_reg              | 8 x 169(READ_FIRST)    | W |   | 8 x 169(WRITE_FIRST)   |   | R | Port A and B     | 1      | 2      | 
|cache_tlb                | tlb0_entries_mem_1_bram/RAM_reg              | 8 x 169(READ_FIRST)    | W |   | 8 x 169(WRITE_FIRST)   |   | R | Port A and B     | 1      | 2      | 
|cache_tlb                | tlb0_entries_updateKeys_0_bram/RAM_reg       | 8 x 25(READ_FIRST)     | W |   | 8 x 25(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|cache_tlb                | tlb0_entries_updateKeys_1_bram/RAM_reg       | 8 x 25(READ_FIRST)     | W |   | 8 x 25(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|mkMMU_DCache__GCB1       | cache_ram_state_and_ctag_cset/RAM_reg        | 64 x 106(READ_FIRST)   | W |   | 64 x 106(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|mkMMU_ICache__GC0        | cache_ram_cword_set/RAM_reg                  | 256 x 258(READ_FIRST)  | W |   | 256 x 258(WRITE_FIRST) |   | R | Port A and B     | 0      | 4      | 
|mkMMU_ICache__GC0        | cache_ram_state_and_ctag_cset/RAM_reg        | 64 x 106(READ_FIRST)   | W |   | 64 x 106(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
|cache_tlb                | tlb0_entries_mem_0_bram/RAM_reg              | 8 x 169(READ_FIRST)    | W |   | 8 x 169(WRITE_FIRST)   |   | R | Port A and B     | 1      | 2      | 
|cache_tlb                | tlb0_entries_mem_1_bram/RAM_reg              | 8 x 169(READ_FIRST)    | W |   | 8 x 169(WRITE_FIRST)   |   | R | Port A and B     | 1      | 2      | 
|cache_tlb                | tlb0_entries_updateKeys_0_bram/RAM_reg       | 8 x 25(READ_FIRST)     | W |   | 8 x 25(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|cache_tlb                | tlb0_entries_updateKeys_1_bram/RAM_reg       | 8 x 25(READ_FIRST)     | W |   | 8 x 25(WRITE_FIRST)    |   | R | Port A and B     | 1      | 0      | 
|stageF_branch_predictor  | btb_bramcore2/RAM_reg                        | 512 x 118(READ_FIRST)  | W |   | 512 x 118(WRITE_FIRST) |   | R | Port A and B     | 0      | 2      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_data_0_bram_bram/RAM_reg  | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_data_1_bram_bram/RAM_reg  | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_data_2_bram_bram/RAM_reg  | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_data_3_bram_bram/RAM_reg  | 512 x 64(READ_FIRST)   | W |   | 512 x 64(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_tags_0_bramA_bram/RAM_reg | 128 x 42(READ_FIRST)   | W |   | 128 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_tags_1_bramA_bram/RAM_reg | 128 x 42(READ_FIRST)   | W |   | 128 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_tags_2_bramA_bram/RAM_reg | 128 x 42(READ_FIRST)   | W |   | 128 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
|axi4_mem_shim_tmp_tagCon | tagLookup_tagCache_tags_3_bramA_bram/RAM_reg | 128 x 42(READ_FIRST)   | W |   | 128 x 42(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+-------------------------+----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+-------------------------+------------------------------------+----------------+----------------------+----------------+
|Module Name              | RTL Object                         | Inference      | Size (Depth x Width) | Primitives     | 
+-------------------------+------------------------------------+----------------+----------------------+----------------+
|cache_tlb                | tlb1_entries_mem_0/arr_reg         | User Attribute | 4 x 161              | RAM32M x 27    | 
|cache_tlb                | tlb2_entries_mem_0/arr_reg         | User Attribute | 4 x 152              | RAM32M x 26    | 
|cache_tlb                | tlb1_entries_mem_0/arr_reg         | User Attribute | 4 x 161              | RAM32M x 27    | 
|cache_tlb                | tlb2_entries_mem_0/arr_reg         | User Attribute | 4 x 152              | RAM32M x 26    | 
|gpr_regfile              | regfile/arr_reg                    | User Attribute | 32 x 151             | RAM32M x 78    | 
|stageF_branch_predictor  | rf_btb_fsms/arr_reg                | User Attribute | 512 x 2              | RAM128X1D x 8  | 
|mkCPU__GCB0              | fpr_regfile/regfile/arr_reg        | User Attribute | 32 x 64              | RAM32M x 44    | 
|mkCore__GCB2             | delay_shim_wff/arr_reg             | User Attribute | 4 x 74               | RAM32M x 13    | 
|mkCore__GCB2             | delay_shim_rff/arr_reg             | User Attribute | 4 x 73               | RAM32M x 13    | 
|mkCore__GCB2             | delay_shim_arff/arr_reg            | User Attribute | 4 x 98               | RAM32M x 17    | 
|axi4_mem_shim_tmp_tagCon | tagLookup_mRsps_ff_rf/arr_reg      | User Attribute | 2 x 77               | RAM32M x 13    | 
|axi4_mem_shim_tmp_tagCon | lookupId_ff_rf/arr_reg             | User Attribute | 2 x 6                | RAM32M x 1     | 
|axi4_mem_shim_tmp_tagCon | lookupRsp_fifos_0_rf/arr_reg       | User Attribute | 4 x 11               | RAM32M x 2     | 
|axi4_mem_shim_tmp_tagCon | lookupRsp_fifos_1_rf/arr_reg       | User Attribute | 4 x 11               | RAM32M x 2     | 
|axi4_mem_shim_tmp_tagCon | lookupRsp_fifos_2_rf/arr_reg       | User Attribute | 4 x 11               | RAM32M x 2     | 
|axi4_mem_shim_tmp_tagCon | lookupRsp_fifos_3_rf/arr_reg       | User Attribute | 4 x 11               | RAM32M x 2     | 
|axi4_mem_shim_tmp_tagCon | mReqs_rf/arr_reg                   | User Attribute | 16 x 141             | RAM32M x 24    | 
|axi4_mem_shim_tmp_tagCon | mRsps_ff_rf/arr_reg                | User Attribute | 32 x 77              | RAM32M x 13    | 
|axi4_mem_shim_tmp_tagCon | tagLookup_mReqs_ff_rf/arr_reg      | User Attribute | 8 x 141              | RAM32M x 24    | 
|axi4_mem_shim_tmp_tagCon | tagLookup_useNextRsp_ff_rf/arr_reg | User Attribute | 4 x 1                | RAM16X1D x 1   | 
|axi4_mem_shim_tmp_tagCon | tagOnlyReads_rf/arr_reg            | User Attribute | 4 x 6                | RAM32M x 1     | 
|axi4_mem_shim_tmp_tagCon | addrFrame_fifos_0_rf/arr_reg       | User Attribute | 4 x 15               | RAM32M x 3     | 
|axi4_mem_shim_tmp_tagCon | addrFrame_fifos_3_rf/arr_reg       | User Attribute | 4 x 15               | RAM32M x 3     | 
|axi4_mem_shim_tmp_tagCon | addrFrame_fifos_2_rf/arr_reg       | User Attribute | 4 x 15               | RAM32M x 3     | 
|axi4_mem_shim_tmp_tagCon | addrFrame_fifos_1_rf/arr_reg       | User Attribute | 4 x 15               | RAM32M x 3     | 
|mkCore__GCB3             | delay_shim_awff/arr_reg            | User Attribute | 4 x 98               | RAM32M x 17    | 
|p2_ddr3_mkP2_Core_1_0    | jtagtap/f_dmi_rsp/fifoMem_reg      | Implied        | 2 x 34               | RAM32M x 7     | 
|p2_ddr3_mkP2_Core_1_0    | jtagtap/f_dmi_req/fifoMem_reg      | Implied        | 2 x 40               | RAM32M x 7     | 
+-------------------------+------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance dcachei_17/cache_tlb/tlb0_entries_mem_0_bram/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_17/cache_tlb/tlb0_entries_mem_0_bram/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_17/cache_tlb/tlb0_entries_mem_0_bram/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_17/cache_tlb/tlb0_entries_mem_1_bram/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_17/cache_tlb/tlb0_entries_mem_1_bram/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_17/cache_tlb/tlb0_entries_mem_1_bram/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_17/cache_tlb/tlb0_entries_updateKeys_0_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_17/cache_tlb/tlb0_entries_updateKeys_1_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_17/cache_ram_state_and_ctag_cset/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_17/cache_ram_state_and_ctag_cset/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_ram_cword_set/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_ram_cword_set/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_ram_cword_set/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_ram_cword_set/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_ram_state_and_ctag_cset/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_ram_state_and_ctag_cset/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_tlb/tlb0_entries_mem_0_bram/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_tlb/tlb0_entries_mem_0_bram/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_tlb/tlb0_entries_mem_0_bram/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_tlb/tlb0_entries_mem_1_bram/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_tlb/tlb0_entries_mem_1_bram/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_tlb/tlb0_entries_mem_1_bram/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_tlb/tlb0_entries_updateKeys_0_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance near_memi_18/cache_tlb/tlb0_entries_updateKeys_1_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_16/inst/core/core/cpu/near_mem/dcache/cache_ram_cword_set/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_16/inst/core/core/cpu/near_mem/dcache/cache_ram_cword_set/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_16/inst/core/core/cpu/near_mem/dcache/cache_ram_cword_set/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance dcachei_16/inst/core/core/cpu/near_mem/dcache/cache_ram_cword_set/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance cpui_31/inst/core/core/cpu/stageF_branch_predictor/btb_bramcore2/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance cpui_31/inst/core/core/cpu/stageF_branch_predictor/btb_bramcore2/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_42/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_data_0_bram_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_42/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_data_1_bram_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_42/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_data_2_bram_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_42/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_data_3_bram_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_42/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_0_bramA_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_42/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_1_bramA_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_42/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_2_bramA_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance corei_42/inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_3_bramA_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:05 ; elapsed = 00:05:12 . Memory (MB): peak = 3449.586 ; gain = 791.691 ; free physical = 1163 ; free virtual = 3142
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_ram_cword_set/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_ram_cword_set/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_ram_cword_set/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_ram_cword_set/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb0_entries_mem_0_bram/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb0_entries_mem_0_bram/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb0_entries_mem_0_bram/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb0_entries_mem_1_bram/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb0_entries_mem_1_bram/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb0_entries_mem_1_bram/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb0_entries_updateKeys_0_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_tlb/tlb0_entries_updateKeys_1_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_ram_state_and_ctag_cset/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/dcache/cache_ram_state_and_ctag_cset/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_ram_cword_set/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_ram_cword_set/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_ram_cword_set/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_ram_cword_set/RAM_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_ram_state_and_ctag_cset/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_mem_0_bram/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_mem_0_bram/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_mem_0_bram/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_mem_1_bram/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_mem_1_bram/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_mem_1_bram/RAM_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_updateKeys_0_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/near_mem/icache/cache_tlb/tlb0_entries_updateKeys_1_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/stageF_branch_predictor/btb_bramcore2/RAM_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/cpu/stageF_branch_predictor/btb_bramcore2/RAM_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_data_0_bram_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_data_1_bram_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_data_2_bram_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_data_3_bram_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_0_bramA_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_1_bramA_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_2_bramA_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/core/core/axi4_mem_shim_tmp_tagCon/tagLookup_tagCache_tags_3_bramA_bram/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:14 ; elapsed = 00:05:22 . Memory (MB): peak = 3449.586 ; gain = 791.691 ; free physical = 1036 ; free virtual = 3135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:14 ; elapsed = 00:05:22 . Memory (MB): peak = 3449.586 ; gain = 791.691 ; free physical = 1036 ; free virtual = 3135
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:21 ; elapsed = 00:05:29 . Memory (MB): peak = 3449.586 ; gain = 791.691 ; free physical = 1017 ; free virtual = 3117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:22 ; elapsed = 00:05:30 . Memory (MB): peak = 3449.586 ; gain = 791.691 ; free physical = 1017 ; free virtual = 3117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:24 ; elapsed = 00:05:32 . Memory (MB): peak = 3449.586 ; gain = 791.691 ; free physical = 1011 ; free virtual = 3111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:25 ; elapsed = 00:05:33 . Memory (MB): peak = 3449.586 ; gain = 791.691 ; free physical = 1011 ; free virtual = 3111
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mkFPU__GB2   | A'*B''             | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 0    | 
|mkFPU__GB2   | PCIN+A'*B'         | 19     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkFPU__GB2   | A'*B''             | 19     | 17     | -      | -      | 0      | 1    | 2    | -    | -    | -     | 0    | 0    | 
|mkFPU__GB2   | PCIN+A''*B'        | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mkFPU__GB2   | A''*B'             | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mkFPU__GB2   | PCIN>>17+A''*B'    | 17     | 17     | -      | -      | 0      | 2    | 1    | -    | -    | -     | 0    | 0    | 
|mkFPU__GB2   | (PCIN>>17+A'*B'')' | 19     | 17     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 1    | 
|mkFPU__GB2   | (PCIN+A'*B')'      | 19     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|mkFPU__GB2   | (PCIN+A''*B')'     | 17     | 17     | -      | -      | 48     | 2    | 1    | -    | -    | -     | 0    | 1    | 
|mkRISCV_MBox | A'*B'              | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN+A'*B'         | 17     | 13     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A'*B'              | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN+A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A'*B'     | 17     | 13     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN+A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | C+A'*B'            | 17     | 17     | 48     | -      | 0      | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN+A'*B'         | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B                | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B       | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B       | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B                | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B       | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B       | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B                | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B       | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B       | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B                | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B       | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B                | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B       | 17     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A'*B'              | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A'*B'     | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A'*B'     | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A'*B'              | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A'*B'     | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A'*B'     | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A'*B'              | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A'*B'     | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | C+A'*B'            | 17     | 15     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A'*B'              | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A'*B'     | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A'*B'              | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A'*B'     | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A'*B               | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B'      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B'      | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A'*B               | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B'      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B'      | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A'*B               | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B'      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B'      | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A'*B               | 17     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B'      | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | A*B'               | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|mkRISCV_MBox | PCIN>>17+A*B'      | 17     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |  4450|
|2     |DSP48E1   |    66|
|12    |LUT1      |  1806|
|13    |LUT2      |  7665|
|14    |LUT3      | 11805|
|15    |LUT4      | 10260|
|16    |LUT5      | 15440|
|17    |LUT6      | 39830|
|18    |MUXF7     |  1070|
|19    |MUXF8     |    78|
|20    |RAM128X1D |     8|
|21    |RAM16X1D  |     1|
|22    |RAM32M    |   358|
|23    |RAM32X1D  |    16|
|24    |RAMB18E1  |    10|
|25    |RAMB36E1  |    28|
|26    |FDCE      |   161|
|27    |FDPE      |     9|
|28    |FDRE      | 24471|
|29    |FDSE      |   513|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:25 ; elapsed = 00:05:33 . Memory (MB): peak = 3449.586 ; gain = 791.691 ; free physical = 1010 ; free virtual = 3111
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 407 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:18 ; elapsed = 00:05:28 . Memory (MB): peak = 3449.586 ; gain = 409.426 ; free physical = 6570 ; free virtual = 8670
Synthesis Optimization Complete : Time (s): cpu = 00:04:28 ; elapsed = 00:05:37 . Memory (MB): peak = 3449.586 ; gain = 791.691 ; free physical = 6600 ; free virtual = 8671
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3449.586 ; gain = 0.000 ; free physical = 6533 ; free virtual = 8605
INFO: [Netlist 29-17] Analyzing 6085 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3461.672 ; gain = 0.000 ; free physical = 6474 ; free virtual = 8545
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 383 instances were transformed.
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 8 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 358 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 16 instances

Synth Design complete, checksum: 88d36a95
INFO: [Common 17-83] Releasing license: Synthesis
525 Infos, 304 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:39 ; elapsed = 00:05:48 . Memory (MB): peak = 3461.672 ; gain = 811.789 ; free physical = 6852 ; free virtual = 8923
INFO: [Common 17-1381] The checkpoint '/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.runs/p2_ddr3_mkP2_Core_1_0_synth_1/p2_ddr3_mkP2_Core_1_0.dcp' has been generated.
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3533.707 ; gain = 0.000 ; free physical = 6743 ; free virtual = 8934
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP p2_ddr3_mkP2_Core_1_0, cache-ID = 6e7d7d5a2ef85ecf
INFO: [Coretcl 2-1174] Renamed 210 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/michal/Downloads/SoC_p2_zc706/SoC_p2_zc706/SoC_p2_zc706.runs/p2_ddr3_mkP2_Core_1_0_synth_1/p2_ddr3_mkP2_Core_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file p2_ddr3_mkP2_Core_1_0_utilization_synth.rpt -pb p2_ddr3_mkP2_Core_1_0_utilization_synth.pb
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3533.707 ; gain = 0.000 ; free physical = 5752 ; free virtual = 8157
INFO: [Common 17-206] Exiting Vivado at Mon Nov  7 12:02:14 2022...
