// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Thu Oct 19 20:18:12 2023
// Host        : Kamal-PC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ filter2d_design_Filter2d_accel_0_0_sim_netlist.v
// Design      : filter2d_design_Filter2d_accel_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
(* C_S_AXI_DATA_WIDTH = "32" *) (* C_S_AXI_WSTRB_WIDTH = "4" *) (* hls_module = "yes" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel
   (s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_in_TDATA,
    img_in_TKEEP,
    img_in_TSTRB,
    img_in_TUSER,
    img_in_TLAST,
    img_in_TID,
    img_in_TDEST,
    filter_TDATA,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST,
    img_in_TVALID,
    img_in_TREADY,
    filter_TVALID,
    filter_TREADY,
    img_out_TVALID,
    img_out_TREADY);
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  input ap_clk;
  input ap_rst_n;
  output interrupt;
  input [23:0]img_in_TDATA;
  input [2:0]img_in_TKEEP;
  input [2:0]img_in_TSTRB;
  input [0:0]img_in_TUSER;
  input [0:0]img_in_TLAST;
  input [0:0]img_in_TID;
  input [0:0]img_in_TDEST;
  input [15:0]filter_TDATA;
  output [23:0]img_out_TDATA;
  output [2:0]img_out_TKEEP;
  output [2:0]img_out_TSTRB;
  output [0:0]img_out_TUSER;
  output [0:0]img_out_TLAST;
  output [0:0]img_out_TID;
  output [0:0]img_out_TDEST;
  input img_in_TVALID;
  output img_in_TREADY;
  input filter_TVALID;
  output filter_TREADY;
  output img_out_TVALID;
  input img_out_TREADY;

  wire \<const0> ;
  wire [31:0]Block_entry1_proc_U0_ap_return_0;
  wire [31:0]Block_entry1_proc_U0_ap_return_1;
  wire [31:0]Block_entry1_proc_U0_ap_return_2;
  wire [31:0]Block_entry1_proc_U0_ap_return_3;
  wire Block_entry1_proc_U0_ap_start;
  wire [11:1]\SRL_SIG_reg[0]_4 ;
  wire [11:1]\SRL_SIG_reg[1]_5 ;
  wire addr;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state2_10;
  wire ap_NS_fsm1;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_channel_write_imgInput_cols_c10_channel;
  wire ap_sync_channel_write_imgInput_rows_c9_channel;
  wire ap_sync_channel_write_imgOutput_cols_channel;
  wire ap_sync_channel_write_imgOutput_rows_channel;
  wire ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  wire ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  wire ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  wire ap_sync_reg_channel_write_imgOutput_cols_channel;
  wire ap_sync_reg_channel_write_imgOutput_rows_channel;
  wire ap_sync_reg_channel_write_imgOutput_rows_channel_reg_n_7;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg_n_7;
  wire [23:0]axis2xfMat_24_16_3840_2160_1_U0_imgInput_data_din;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_10;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_11;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_12;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_13;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_14;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_15;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_16;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_17;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_18;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_19;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_22;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_36;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_8;
  wire axis2xfMat_24_16_3840_2160_1_U0_n_9;
  wire [31:0]cols;
  wire control_s_axi_U_n_13;
  wire control_s_axi_U_n_14;
  wire control_s_axi_U_n_8;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start;
  wire [23:0]filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_imgOutput_data_din;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_12;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_26;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_30;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_31;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read;
  wire [15:0]filter_TDATA;
  wire filter_TREADY;
  wire filter_TVALID;
  wire \grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0;
  wire \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ;
  wire \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1 ;
  wire [23:0]\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 ;
  wire \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0 ;
  wire [11:0]\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937 ;
  wire [23:0]\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943 ;
  wire \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_9430 ;
  wire \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_ce0 ;
  wire [23:0]\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 ;
  wire \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ;
  wire \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read ;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0;
  wire [11:0]i_fu_76_reg;
  wire icmp_ln63_fu_141_p2;
  wire icmp_ln88_fu_131_p2;
  wire imgInput_cols_c10_channel_U_n_10;
  wire imgInput_cols_c10_channel_U_n_24;
  wire imgInput_cols_c10_channel_U_n_25;
  wire imgInput_cols_c10_channel_U_n_26;
  wire imgInput_cols_c10_channel_U_n_27;
  wire imgInput_cols_c10_channel_U_n_28;
  wire imgInput_cols_c10_channel_U_n_29;
  wire imgInput_cols_c10_channel_U_n_30;
  wire imgInput_cols_c10_channel_U_n_31;
  wire imgInput_cols_c10_channel_U_n_32;
  wire imgInput_cols_c10_channel_U_n_33;
  wire imgInput_cols_c10_channel_U_n_34;
  wire imgInput_cols_c10_channel_U_n_35;
  wire imgInput_cols_c10_channel_U_n_36;
  wire imgInput_cols_c10_channel_U_n_37;
  wire imgInput_cols_c10_channel_U_n_40;
  wire imgInput_cols_c10_channel_U_n_41;
  wire imgInput_cols_c10_channel_U_n_42;
  wire imgInput_cols_c10_channel_U_n_43;
  wire imgInput_cols_c10_channel_U_n_44;
  wire imgInput_cols_c10_channel_U_n_45;
  wire imgInput_cols_c10_channel_U_n_46;
  wire imgInput_cols_c10_channel_U_n_47;
  wire imgInput_cols_c10_channel_U_n_7;
  wire imgInput_cols_c10_channel_U_n_8;
  wire imgInput_cols_c10_channel_U_n_9;
  wire [15:0]imgInput_cols_c10_channel_dout;
  wire imgInput_cols_c10_channel_empty_n;
  wire imgInput_cols_c10_channel_full_n;
  wire [15:0]imgInput_cols_c_dout;
  wire imgInput_cols_c_empty_n;
  wire imgInput_cols_c_full_n;
  wire [23:0]imgInput_data_dout;
  wire imgInput_data_empty_n;
  wire imgInput_data_full_n;
  wire [15:0]imgInput_rows_c9_channel_dout;
  wire imgInput_rows_c9_channel_empty_n;
  wire imgInput_rows_c9_channel_full_n;
  wire [15:0]imgInput_rows_c_dout;
  wire imgInput_rows_c_empty_n;
  wire imgInput_rows_c_full_n;
  wire imgOutput_cols_channel_U_n_21;
  wire imgOutput_cols_channel_U_n_22;
  wire imgOutput_cols_channel_U_n_23;
  wire imgOutput_cols_channel_U_n_24;
  wire imgOutput_cols_channel_U_n_25;
  wire imgOutput_cols_channel_U_n_26;
  wire imgOutput_cols_channel_U_n_27;
  wire imgOutput_cols_channel_U_n_28;
  wire imgOutput_cols_channel_U_n_29;
  wire imgOutput_cols_channel_U_n_30;
  wire imgOutput_cols_channel_U_n_63;
  wire imgOutput_cols_channel_U_n_64;
  wire imgOutput_cols_channel_U_n_65;
  wire imgOutput_cols_channel_U_n_66;
  wire imgOutput_cols_channel_U_n_67;
  wire imgOutput_cols_channel_U_n_68;
  wire imgOutput_cols_channel_U_n_69;
  wire imgOutput_cols_channel_U_n_70;
  wire imgOutput_cols_channel_U_n_71;
  wire imgOutput_cols_channel_U_n_72;
  wire imgOutput_cols_channel_U_n_73;
  wire [11:0]imgOutput_cols_channel_dout;
  wire imgOutput_cols_channel_empty_n;
  wire imgOutput_cols_channel_full_n;
  wire [23:0]imgOutput_data_dout;
  wire imgOutput_data_empty_n;
  wire imgOutput_data_full_n;
  wire imgOutput_rows_channel_U_n_35;
  wire imgOutput_rows_channel_U_n_36;
  wire imgOutput_rows_channel_U_n_38;
  wire imgOutput_rows_channel_U_n_39;
  wire imgOutput_rows_channel_U_n_40;
  wire [11:0]imgOutput_rows_channel_dout;
  wire imgOutput_rows_channel_empty_n;
  wire imgOutput_rows_channel_full_n;
  wire [23:0]img_in_TDATA;
  wire img_in_TREADY;
  wire img_in_TVALID;
  wire [23:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire interrupt;
  wire [0:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire mOutPtr17_out_8;
  wire mOutPtr17_out_9;
  wire mOutPtr18_out;
  wire [0:0]mOutPtr_7;
  wire push;
  wire push_0;
  wire push_1;
  wire push_2;
  wire push_3;
  wire push_6;
  wire ram_reg_0_i_10__0_n_7;
  wire ram_reg_0_i_10__1_n_7;
  wire ram_reg_0_i_11__0_n_7;
  wire ram_reg_0_i_2__1_n_7;
  wire ram_reg_0_i_3__0_n_7;
  wire ram_reg_0_i_3__1_n_7;
  wire ram_reg_0_i_4__0_n_7;
  wire ram_reg_0_i_4__1_n_7;
  wire ram_reg_0_i_5__0_n_7;
  wire ram_reg_0_i_5__1_n_7;
  wire ram_reg_0_i_6__0_n_7;
  wire ram_reg_0_i_6__1_n_7;
  wire ram_reg_0_i_7__0_n_7;
  wire ram_reg_0_i_7__1_n_7;
  wire ram_reg_0_i_8__0_n_7;
  wire ram_reg_0_i_8__1_n_7;
  wire ram_reg_0_i_9__0_n_7;
  wire ram_reg_0_i_9__1_n_7;
  wire ram_reg_1_i_1__0_n_7;
  wire ram_reg_1_i_1_n_7;
  wire ram_reg_1_i_2__0_n_7;
  wire ram_reg_1_i_2_n_7;
  wire ram_reg_1_i_3__0_n_7;
  wire ram_reg_1_i_3_n_7;
  wire ram_reg_1_i_4__0_n_7;
  wire ram_reg_1_i_4_n_7;
  wire ram_reg_1_i_5__0_n_7;
  wire ram_reg_1_i_5_n_7;
  wire ram_reg_1_i_6__0_n_7;
  wire ram_reg_1_i_6_n_7;
  wire ram_reg_1_i_7__0_n_7;
  wire ram_reg_1_i_7_n_7;
  wire ram_reg_1_i_8__0_n_7;
  wire ram_reg_1_i_8_n_7;
  wire ram_reg_1_i_9__0_n_7;
  wire ram_reg_1_i_9_n_7;
  wire ram_reg_2_i_1__0_n_7;
  wire ram_reg_2_i_1_n_7;
  wire ram_reg_2_i_2__0_n_7;
  wire ram_reg_2_i_2_n_7;
  wire ram_reg_2_i_3__0_n_7;
  wire ram_reg_2_i_3_n_7;
  wire ram_reg_2_i_4__0_n_7;
  wire ram_reg_2_i_4_n_7;
  wire ram_reg_2_i_5__0_n_7;
  wire ram_reg_2_i_5_n_7;
  wire ram_reg_2_i_6__0_n_7;
  wire ram_reg_2_i_6_n_7;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]shift;
  wire shift_c_U_n_9;
  wire [7:0]shift_c_dout;
  wire shift_c_empty_n;
  wire shift_c_full_n;
  wire start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n;
  wire start_once_reg;
  wire [11:0]sub13_fu_112_p2;
  wire [31:0]sub_fu_106_p2;
  wire xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  wire xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;
  wire xfMat2axis_24_16_3840_2160_1_U0_n_12;
  wire xfMat2axis_24_16_3840_2160_1_U0_n_14;
  wire xfMat2axis_24_16_3840_2160_1_U0_n_16;
  wire xfMat2axis_24_16_3840_2160_1_U0_n_18;
  wire xfMat2axis_24_16_3840_2160_1_U0_n_9;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOADO_UNCONNECTED ;
  wire [31:6]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOADO_UNCONNECTED ;
  wire [31:8]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOPADOP_UNCONNECTED ;
  wire [3:1]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOADO_UNCONNECTED ;
  wire [31:6]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_RDADDRECC_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_RDADDRECC_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_RDADDRECC_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_INJECTDBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_INJECTSBITERR_UNCONNECTED ;
  wire \NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_SBITERR_UNCONNECTED ;
  wire [31:6]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_RDADDRECC_UNCONNECTED ;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[2] = \<const0> ;
  assign img_out_TKEEP[1] = \<const0> ;
  assign img_out_TKEEP[0] = \<const0> ;
  assign img_out_TSTRB[2] = \<const0> ;
  assign img_out_TSTRB[1] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_Block_entry1_proc Block_entry1_proc_U0
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .D(Block_entry1_proc_U0_ap_return_2),
        .Q(rows),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_done_reg_reg_0(Block_entry1_proc_U0_ap_return_1),
        .ap_done_reg_reg_1(imgOutput_cols_channel_U_n_63),
        .ap_done_reg_reg_2(imgOutput_rows_channel_U_n_38),
        .\ap_return_1_preg_reg[31]_0 (cols),
        .\ap_return_3_preg_reg[31]_0 (Block_entry1_proc_U0_ap_return_3),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_imgOutput_cols_channel(ap_sync_channel_write_imgOutput_cols_channel),
        .ap_sync_channel_write_imgOutput_rows_channel(ap_sync_channel_write_imgOutput_rows_channel),
        .ap_sync_reg_channel_write_imgOutput_cols_channel(ap_sync_reg_channel_write_imgOutput_cols_channel),
        .ap_sync_reg_channel_write_imgOutput_rows_channel_reg(ap_sync_reg_channel_write_imgOutput_rows_channel_reg_n_7),
        .imgOutput_cols_channel_full_n(imgOutput_cols_channel_full_n),
        .imgOutput_rows_channel_full_n(imgOutput_rows_channel_full_n),
        .in(Block_entry1_proc_U0_ap_return_0),
        .push(push_0),
        .push_0(push));
  GND GND
       (.G(\<const0> ));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_Block_entry1_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_14),
        .Q(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_imgInput_cols_c10_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_imgInput_cols_c10_channel),
        .Q(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .R(ap_sync_reg_channel_write_imgOutput_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_imgInput_rows_c9_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_imgInput_rows_c9_channel),
        .Q(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .R(ap_sync_reg_channel_write_imgOutput_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_imgOutput_cols_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_imgOutput_cols_channel),
        .Q(ap_sync_reg_channel_write_imgOutput_cols_channel),
        .R(ap_sync_reg_channel_write_imgOutput_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_channel_write_imgOutput_rows_channel_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_sync_channel_write_imgOutput_rows_channel),
        .Q(ap_sync_reg_channel_write_imgOutput_rows_channel_reg_n_7),
        .R(ap_sync_reg_channel_write_imgOutput_rows_channel));
  FDRE #(
    .INIT(1'b0)) 
    ap_sync_reg_entry_proc_U0_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(control_s_axi_U_n_13),
        .Q(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_7),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s axis2xfMat_24_16_3840_2160_1_U0
       (.\B_V_data_1_state_reg[1] (img_in_TREADY),
        .CO(icmp_ln63_fu_141_p2),
        .D(imgInput_cols_c10_channel_dout[11:0]),
        .DI({imgInput_cols_c10_channel_U_n_28,imgInput_cols_c10_channel_U_n_29}),
        .Q({axis2xfMat_24_16_3840_2160_1_U0_n_8,axis2xfMat_24_16_3840_2160_1_U0_n_9,axis2xfMat_24_16_3840_2160_1_U0_n_10,axis2xfMat_24_16_3840_2160_1_U0_n_11,axis2xfMat_24_16_3840_2160_1_U0_n_12,axis2xfMat_24_16_3840_2160_1_U0_n_13}),
        .S({imgInput_cols_c10_channel_U_n_7,imgInput_cols_c10_channel_U_n_8,imgInput_cols_c10_channel_U_n_9,imgInput_cols_c10_channel_U_n_10}),
        .addr(addr),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state2,axis2xfMat_24_16_3840_2160_1_U0_n_22}),
        .\ap_CS_fsm_reg[1]_1 (axis2xfMat_24_16_3840_2160_1_U0_n_36),
        .ap_clk(ap_clk),
        .ap_loop_init(\grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ),
        .ap_loop_init_int_reg(axis2xfMat_24_16_3840_2160_1_U0_n_14),
        .ap_loop_init_int_reg_0(axis2xfMat_24_16_3840_2160_1_U0_n_15),
        .ap_loop_init_int_reg_1(axis2xfMat_24_16_3840_2160_1_U0_n_16),
        .ap_loop_init_int_reg_2(axis2xfMat_24_16_3840_2160_1_U0_n_17),
        .ap_loop_init_int_reg_3(axis2xfMat_24_16_3840_2160_1_U0_n_18),
        .ap_loop_init_int_reg_4(axis2xfMat_24_16_3840_2160_1_U0_n_19),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_reg_138_reg[23] (axis2xfMat_24_16_3840_2160_1_U0_imgInput_data_din),
        .icmp_ln65_fu_107_p2_carry__0_i_7({\SRL_SIG_reg[0]_4 [11],\SRL_SIG_reg[0]_4 [9],\SRL_SIG_reg[0]_4 [7],\SRL_SIG_reg[0]_4 [5],\SRL_SIG_reg[0]_4 [3],\SRL_SIG_reg[0]_4 [1]}),
        .icmp_ln65_fu_107_p2_carry__0_i_7_0({\SRL_SIG_reg[1]_5 [11],\SRL_SIG_reg[1]_5 [9],\SRL_SIG_reg[1]_5 [7],\SRL_SIG_reg[1]_5 [5],\SRL_SIG_reg[1]_5 [3],\SRL_SIG_reg[1]_5 [1]}),
        .icmp_ln65_fu_107_p2_carry__1({imgInput_cols_c10_channel_U_n_24,imgInput_cols_c10_channel_U_n_25,imgInput_cols_c10_channel_U_n_26,imgInput_cols_c10_channel_U_n_27}),
        .icmp_ln65_fu_107_p2_carry__2({imgInput_cols_c10_channel_U_n_30,imgInput_cols_c10_channel_U_n_31,imgInput_cols_c10_channel_U_n_32,imgInput_cols_c10_channel_U_n_33}),
        .icmp_ln65_fu_107_p2_carry__2_0({imgInput_cols_c10_channel_U_n_40,imgInput_cols_c10_channel_U_n_41,imgInput_cols_c10_channel_U_n_42,imgInput_cols_c10_channel_U_n_43}),
        .imgInput_cols_c10_channel_empty_n(imgInput_cols_c10_channel_empty_n),
        .imgInput_cols_c_full_n(imgInput_cols_c_full_n),
        .imgInput_data_full_n(imgInput_data_full_n),
        .imgInput_rows_c9_channel_empty_n(imgInput_rows_c9_channel_empty_n),
        .imgInput_rows_c_full_n(imgInput_rows_c_full_n),
        .img_in_TDATA(img_in_TDATA),
        .img_in_TVALID(img_in_TVALID),
        .\j_02_fu_60_reg[11] ({imgInput_cols_c10_channel_U_n_34,imgInput_cols_c10_channel_U_n_35,imgInput_cols_c10_channel_U_n_36,imgInput_cols_c10_channel_U_n_37}),
        .\j_02_fu_60_reg[11]_0 ({imgInput_cols_c10_channel_U_n_44,imgInput_cols_c10_channel_U_n_45,imgInput_cols_c10_channel_U_n_46,imgInput_cols_c10_channel_U_n_47}),
        .out(i_fu_76_reg),
        .push(push_1),
        .sel(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_control_s_axi control_s_axi_U
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_idle(ap_idle),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(control_s_axi_U_n_13),
        .ap_rst_n_1(control_s_axi_U_n_14),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_Block_entry1_proc_U0_ap_ready(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(control_s_axi_U_n_8),
        .cols(cols),
        .int_ap_ready_reg_0(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_7),
        .interrupt(interrupt),
        .push(push_2),
        .rows(rows),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID),
        .shift(shift),
        .shift_c_full_n(shift_c_full_n),
        .start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .xfMat2axis_24_16_3840_2160_1_U0_ap_done(xfMat2axis_24_16_3840_2160_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_entry_proc entry_proc_U0
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg_0(shift_c_U_n_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s filter2D_0_3_3_16_16_3840_2160_1_2_2_U0
       (.\B_V_data_1_state_reg[1] (filter_TREADY),
        .D(imgInput_rows_c_dout),
        .Q(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_12),
        .SR(ap_NS_fsm1),
        .WEA(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ),
        .address0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937 ),
        .address1({filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25}),
        .\ap_CS_fsm_reg[3]_0 (filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_26),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_30),
        .ce0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_ce0 ),
        .ce1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1 ),
        .empty_n_reg(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_31),
        .filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start),
        .filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .filter_TDATA(filter_TDATA),
        .filter_TVALID(filter_TVALID),
        .full_n_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_7),
        .grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read ),
        .imgInput_cols_c_empty_n(imgInput_cols_c_empty_n),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgInput_rows_c_empty_n(imgInput_rows_c_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .k_buf_2_load_reg_9430(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_9430 ),
        .mOutPtr(mOutPtr),
        .mOutPtr0(mOutPtr0),
        .mOutPtr17_out(mOutPtr17_out),
        .mOutPtr18_out(mOutPtr18_out),
        .out(shift_c_dout),
        .\p_src_mat_cols_load24_fu_126_reg[15]_0 (imgInput_cols_c_dout),
        .push(push_3),
        .push_0(push_1),
        .q0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 ),
        .q1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943 ),
        .shift_c_empty_n(shift_c_empty_n),
        .\src_kernel_win_10_reg_948_reg[23] (\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 ),
        .start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .\tmp_21_reg_1535_reg[19] (filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_imgOutput_data_din),
        .tmp_2_reg_919(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .we0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0 ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0 
       (.ADDRARDADDR({1'b1,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0_i_3__0_n_7,ram_reg_0_i_4__0_n_7,ram_reg_0_i_5__0_n_7,ram_reg_0_i_6__0_n_7,ram_reg_0_i_7__0_n_7,ram_reg_0_i_8__0_n_7,ram_reg_0_i_9__0_n_7,ram_reg_0_i_10__0_n_7}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_0_i_11__0_n_7}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOBDO_UNCONNECTED [31:8],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [7:0]}),
        .DOPADOP(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_DOPBDOP_UNCONNECTED [3:1],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [8]}),
        .ECCPARITY(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0 ),
        .ENBWREN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1 ),
        .INJECTDBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_0_SBITERR_UNCONNECTED ),
        .WEA({\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1 
       (.ADDRARDADDR({1'b1,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_i_1_n_7,ram_reg_1_i_2_n_7,ram_reg_1_i_3_n_7,ram_reg_1_i_4_n_7,ram_reg_1_i_5_n_7,ram_reg_1_i_6_n_7,ram_reg_1_i_7_n_7,ram_reg_1_i_8_n_7}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_1_i_9_n_7}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOBDO_UNCONNECTED [31:8],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [16:9]}),
        .DOPADOP(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_DOPBDOP_UNCONNECTED [3:1],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [17]}),
        .ECCPARITY(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0 ),
        .ENBWREN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1 ),
        .INJECTDBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_1_SBITERR_UNCONNECTED ),
        .WEA({\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2 
       (.ADDRARDADDR({1'b1,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_i_1_n_7,ram_reg_2_i_2_n_7,ram_reg_2_i_3_n_7,ram_reg_2_i_4_n_7,ram_reg_2_i_5_n_7,ram_reg_2_i_6_n_7}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOBDO_UNCONNECTED [31:6],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [23:18]}),
        .DOPADOP(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0 ),
        .ENBWREN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1 ),
        .INJECTDBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_U/ram_reg_2_SBITERR_UNCONNECTED ),
        .WEA({\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0 
       (.ADDRARDADDR({1'b1,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_0_i_2__1_n_7,ram_reg_0_i_3__1_n_7,ram_reg_0_i_4__1_n_7,ram_reg_0_i_5__1_n_7,ram_reg_0_i_6__1_n_7,ram_reg_0_i_7__1_n_7,ram_reg_0_i_8__1_n_7,ram_reg_0_i_9__1_n_7}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_0_i_10__1_n_7}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOBDO_UNCONNECTED [31:8],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943 [7:0]}),
        .DOPADOP(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_DOPBDOP_UNCONNECTED [3:1],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943 [8]}),
        .ECCPARITY(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0 ),
        .ENBWREN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1 ),
        .INJECTDBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_9430 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_0_SBITERR_UNCONNECTED ),
        .WEA({\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1 
       (.ADDRARDADDR({1'b1,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_1_i_1__0_n_7,ram_reg_1_i_2__0_n_7,ram_reg_1_i_3__0_n_7,ram_reg_1_i_4__0_n_7,ram_reg_1_i_5__0_n_7,ram_reg_1_i_6__0_n_7,ram_reg_1_i_7__0_n_7,ram_reg_1_i_8__0_n_7}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,ram_reg_1_i_9__0_n_7}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b1}),
        .DOADO(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOBDO_UNCONNECTED [31:8],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943 [16:9]}),
        .DOPADOP(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_DOPBDOP_UNCONNECTED [3:1],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943 [17]}),
        .ECCPARITY(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0 ),
        .ENBWREN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1 ),
        .INJECTDBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_9430 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_1_SBITERR_UNCONNECTED ),
        .WEA({\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(1),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 
       (.ADDRARDADDR({1'b1,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_addr_reg_937 ,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,ram_reg_2_i_1__0_n_7,ram_reg_2_i_2__0_n_7,ram_reg_2_i_3__0_n_7,ram_reg_2_i_4__0_n_7,ram_reg_2_i_5__0_n_7,ram_reg_2_i_6__0_n_7}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOADO_UNCONNECTED [31:0]),
        .DOBDO({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOBDO_UNCONNECTED [31:6],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_943 [23:18]}),
        .DOPADOP(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_we0 ),
        .ENBWREN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce1 ),
        .INJECTDBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_load_reg_9430 ),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2_SBITERR_UNCONNECTED ),
        .WEA({\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_ce0 }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0 
       (.ADDRARDADDR({1'b1,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,imgInput_data_dout[7:0]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,imgInput_data_dout[8]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOADO_UNCONNECTED [31:8],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [7:0]}),
        .DOBDO(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOPADOP_UNCONNECTED [3:1],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [8]}),
        .DOPBDOP(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_ce0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_0_SBITERR_UNCONNECTED ),
        .WEA({\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p1_d8" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "9" *) 
  (* ram_slice_end = "17" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1 
       (.ADDRARDADDR({1'b1,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,imgInput_data_dout[16:9]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,imgInput_data_dout[17]}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOADO_UNCONNECTED [31:8],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [16:9]}),
        .DOBDO(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOPADOP_UNCONNECTED [3:1],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [17]}),
        .DOPBDOP(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_ce0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_1_SBITERR_UNCONNECTED ),
        .WEA({\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d6" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "51840" *) 
  (* RTL_RAM_NAME = "inst/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "4095" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(0)) 
    \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 
       (.ADDRARDADDR({1'b1,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_14,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_15,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_16,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_17,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_18,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_19,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_20,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_21,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_22,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_23,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_24,filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_25,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(1'b0),
        .DBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,imgInput_data_dout[23:18]}),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b1,1'b1,1'b1,1'b1}),
        .DOADO({\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOADO_UNCONNECTED [31:6],\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [23:18]}),
        .DOBDO(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_ce0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_INJECTDBITERR_UNCONNECTED ),
        .INJECTSBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_INJECTSBITERR_UNCONNECTED ),
        .RDADDRECC(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2_SBITERR_UNCONNECTED ),
        .WEA({\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read ,\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read }),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S imgInput_cols_c10_channel_U
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .CO(icmp_ln63_fu_141_p2),
        .D(imgInput_cols_c10_channel_dout),
        .DI({imgInput_cols_c10_channel_U_n_28,imgInput_cols_c10_channel_U_n_29}),
        .Q({\SRL_SIG_reg[1]_5 [11],\SRL_SIG_reg[1]_5 [9],\SRL_SIG_reg[1]_5 [7],\SRL_SIG_reg[1]_5 [5],\SRL_SIG_reg[1]_5 [3],\SRL_SIG_reg[1]_5 [1]}),
        .S({imgInput_cols_c10_channel_U_n_7,imgInput_cols_c10_channel_U_n_8,imgInput_cols_c10_channel_U_n_9,imgInput_cols_c10_channel_U_n_10}),
        .\SRL_SIG_reg[0][11] ({\SRL_SIG_reg[0]_4 [11],\SRL_SIG_reg[0]_4 [9],\SRL_SIG_reg[0]_4 [7],\SRL_SIG_reg[0]_4 [5],\SRL_SIG_reg[0]_4 [3],\SRL_SIG_reg[0]_4 [1]}),
        .\SRL_SIG_reg[0][14] ({imgInput_cols_c10_channel_U_n_24,imgInput_cols_c10_channel_U_n_25,imgInput_cols_c10_channel_U_n_26,imgInput_cols_c10_channel_U_n_27}),
        .\SRL_SIG_reg[0][22] ({imgInput_cols_c10_channel_U_n_40,imgInput_cols_c10_channel_U_n_41,imgInput_cols_c10_channel_U_n_42,imgInput_cols_c10_channel_U_n_43}),
        .\SRL_SIG_reg[0][30] ({imgInput_cols_c10_channel_U_n_34,imgInput_cols_c10_channel_U_n_35,imgInput_cols_c10_channel_U_n_36,imgInput_cols_c10_channel_U_n_37}),
        .\SRL_SIG_reg[0][30]_0 ({imgInput_cols_c10_channel_U_n_44,imgInput_cols_c10_channel_U_n_45,imgInput_cols_c10_channel_U_n_46,imgInput_cols_c10_channel_U_n_47}),
        .\SRL_SIG_reg[1][22] ({imgInput_cols_c10_channel_U_n_30,imgInput_cols_c10_channel_U_n_31,imgInput_cols_c10_channel_U_n_32,imgInput_cols_c10_channel_U_n_33}),
        .addr(addr),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_loop_init(\grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108/ap_loop_init ),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_imgInput_cols_c10_channel(ap_sync_channel_write_imgInput_cols_c10_channel),
        .ap_sync_reg_channel_write_imgInput_cols_c10_channel(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .empty_n_reg_0(ap_CS_fsm_state2),
        .full_n_reg_0(axis2xfMat_24_16_3840_2160_1_U0_n_36),
        .icmp_ln65_fu_107_p2_carry(axis2xfMat_24_16_3840_2160_1_U0_n_14),
        .icmp_ln65_fu_107_p2_carry_0(axis2xfMat_24_16_3840_2160_1_U0_n_15),
        .icmp_ln65_fu_107_p2_carry_1(axis2xfMat_24_16_3840_2160_1_U0_n_16),
        .icmp_ln65_fu_107_p2_carry_2(axis2xfMat_24_16_3840_2160_1_U0_n_17),
        .icmp_ln65_fu_107_p2_carry__0({axis2xfMat_24_16_3840_2160_1_U0_n_8,axis2xfMat_24_16_3840_2160_1_U0_n_9,axis2xfMat_24_16_3840_2160_1_U0_n_10,axis2xfMat_24_16_3840_2160_1_U0_n_11,axis2xfMat_24_16_3840_2160_1_U0_n_12,axis2xfMat_24_16_3840_2160_1_U0_n_13}),
        .icmp_ln65_fu_107_p2_carry__0_0(axis2xfMat_24_16_3840_2160_1_U0_n_18),
        .icmp_ln65_fu_107_p2_carry__0_1(axis2xfMat_24_16_3840_2160_1_U0_n_19),
        .if_din(Block_entry1_proc_U0_ap_return_3),
        .imgInput_cols_c10_channel_empty_n(imgInput_cols_c10_channel_empty_n),
        .imgInput_cols_c10_channel_full_n(imgInput_cols_c10_channel_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_0 imgInput_cols_c_U
       (.E(push_6),
        .\SRL_SIG_reg[0][15] (axis2xfMat_24_16_3840_2160_1_U0_n_22),
        .\SRL_SIG_reg[1][15] (imgInput_cols_c_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .if_din(imgInput_cols_c10_channel_dout),
        .imgInput_cols_c10_channel_empty_n(imgInput_cols_c10_channel_empty_n),
        .imgInput_cols_c_empty_n(imgInput_cols_c_empty_n),
        .imgInput_cols_c_full_n(imgInput_cols_c_full_n),
        .imgInput_rows_c9_channel_empty_n(imgInput_rows_c9_channel_empty_n),
        .imgInput_rows_c_full_n(imgInput_rows_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S imgInput_data_U
       (.D(axis2xfMat_24_16_3840_2160_1_U0_imgInput_data_din),
        .E(push_1),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .d0(imgInput_data_dout),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgInput_data_full_n(imgInput_data_full_n),
        .mOutPtr0(mOutPtr0),
        .mOutPtr18_out(mOutPtr18_out),
        .\mOutPtr_reg[0]_0 (mOutPtr),
        .\mOutPtr_reg[0]_1 (filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_26));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_1 imgInput_rows_c9_channel_U
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .CO(icmp_ln63_fu_141_p2),
        .D(imgInput_rows_c9_channel_dout),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_channel_write_imgInput_rows_c9_channel(ap_sync_channel_write_imgInput_rows_c9_channel),
        .ap_sync_reg_channel_write_imgInput_rows_c9_channel(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .full_n_reg_0(axis2xfMat_24_16_3840_2160_1_U0_n_36),
        .\i_fu_76_reg[0] (ap_CS_fsm_state2),
        .if_din(Block_entry1_proc_U0_ap_return_2),
        .imgInput_rows_c9_channel_empty_n(imgInput_rows_c9_channel_empty_n),
        .imgInput_rows_c9_channel_full_n(imgInput_rows_c9_channel_full_n),
        .out(i_fu_76_reg),
        .sel(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_2 imgInput_rows_c_U
       (.D(imgInput_rows_c_dout),
        .E(push_6),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .if_din(imgInput_rows_c9_channel_dout),
        .imgInput_rows_c_empty_n(imgInput_rows_c_empty_n),
        .imgInput_rows_c_full_n(imgInput_rows_c_full_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S imgOutput_cols_channel_U
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .D(sub_fu_106_p2),
        .DI({imgOutput_cols_channel_U_n_21,imgOutput_cols_channel_U_n_22}),
        .S({imgOutput_cols_channel_U_n_64,imgOutput_cols_channel_U_n_65}),
        .ap_clk(ap_clk),
        .ap_clk_0({imgOutput_cols_channel_U_n_23,imgOutput_cols_channel_U_n_24,imgOutput_cols_channel_U_n_25,imgOutput_cols_channel_U_n_26}),
        .ap_clk_1({imgOutput_cols_channel_U_n_27,imgOutput_cols_channel_U_n_28,imgOutput_cols_channel_U_n_29,imgOutput_cols_channel_U_n_30}),
        .ap_clk_2({imgOutput_cols_channel_U_n_66,imgOutput_cols_channel_U_n_67,imgOutput_cols_channel_U_n_68,imgOutput_cols_channel_U_n_69}),
        .ap_clk_3({imgOutput_cols_channel_U_n_70,imgOutput_cols_channel_U_n_71,imgOutput_cols_channel_U_n_72,imgOutput_cols_channel_U_n_73}),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_imgInput_rows_c9_channel(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .ap_sync_reg_channel_write_imgOutput_cols_channel(ap_sync_reg_channel_write_imgOutput_cols_channel),
        .ap_sync_reg_channel_write_imgOutput_cols_channel_reg(imgOutput_cols_channel_U_n_63),
        .full_n_reg_0(xfMat2axis_24_16_3840_2160_1_U0_n_18),
        .imgInput_rows_c9_channel_full_n(imgInput_rows_c9_channel_full_n),
        .imgOutput_cols_channel_empty_n(imgOutput_cols_channel_empty_n),
        .imgOutput_cols_channel_full_n(imgOutput_cols_channel_full_n),
        .in(Block_entry1_proc_U0_ap_return_1),
        .mOutPtr17_out(mOutPtr17_out_8),
        .out(imgOutput_cols_channel_dout),
        .push(push),
        .xfMat2axis_24_16_3840_2160_1_U0_ap_done(xfMat2axis_24_16_3840_2160_1_U0_ap_done));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_3 imgOutput_data_U
       (.D(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_imgOutput_data_din),
        .\SRL_SIG_reg[1][23] (imgOutput_data_dout),
        .ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .\mOutPtr_reg[0]_0 (mOutPtr_7),
        .\mOutPtr_reg[0]_1 (xfMat2axis_24_16_3840_2160_1_U0_n_14),
        .push(push_3),
        .xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_4 imgOutput_rows_channel_U
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .CO(icmp_ln88_fu_131_p2),
        .D(sub13_fu_112_p2),
        .DI({imgOutput_rows_channel_U_n_35,imgOutput_rows_channel_U_n_36}),
        .Q(ap_CS_fsm_state2_10),
        .S({imgOutput_rows_channel_U_n_39,imgOutput_rows_channel_U_n_40}),
        .\ap_CS_fsm_reg[3]_i_2 (xfMat2axis_24_16_3840_2160_1_U0_n_12),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_sync_reg_channel_write_imgInput_cols_c10_channel(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .ap_sync_reg_channel_write_imgOutput_rows_channel(ap_sync_reg_channel_write_imgOutput_rows_channel),
        .ap_sync_reg_channel_write_imgOutput_rows_channel_reg(imgOutput_rows_channel_U_n_38),
        .ap_sync_reg_channel_write_imgOutput_rows_channel_reg_0(imgOutput_cols_channel_U_n_63),
        .ap_sync_reg_channel_write_imgOutput_rows_channel_reg_1(ap_sync_reg_channel_write_imgOutput_rows_channel_reg_n_7),
        .full_n_reg_0(xfMat2axis_24_16_3840_2160_1_U0_n_16),
        .imgInput_cols_c10_channel_full_n(imgInput_cols_c10_channel_full_n),
        .imgOutput_rows_channel_empty_n(imgOutput_rows_channel_empty_n),
        .imgOutput_rows_channel_full_n(imgOutput_rows_channel_full_n),
        .in(Block_entry1_proc_U0_ap_return_0),
        .mOutPtr17_out(mOutPtr17_out_9),
        .out(imgOutput_rows_channel_dout),
        .push(push_0),
        .sel(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .xfMat2axis_24_16_3840_2160_1_U0_ap_done(xfMat2axis_24_16_3840_2160_1_U0_ap_done));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_10__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [0]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_10__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_10__1
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [8]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_10__1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_11__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [8]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_11__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_2__1
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [7]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_2__1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_3__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [7]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_3__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_3__1
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [6]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_3__1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_4__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [6]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_4__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_4__1
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [5]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_4__1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_5__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [5]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_5__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_5__1
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [4]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_5__1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_6__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [4]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_6__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_6__1
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [3]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_6__1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_7__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [3]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_7__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_7__1
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [2]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_7__1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_8__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [2]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_8__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_8__1
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [1]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_8__1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_9__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [1]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_9__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_9__1
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [0]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_0_i_9__1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_1
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [16]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_1__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [16]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_1__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_2
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [15]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_2_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_2__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [15]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_2__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_3
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [14]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_3_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_3__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [14]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_3__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_4
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [13]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_4_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_4__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [13]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_4__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_5
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [12]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_5_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_5__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [12]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_5__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_6
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [11]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_6_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_6__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [11]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_6__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_7
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [10]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_7_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_7__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [10]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_7__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_8
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [9]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_8_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_8__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [9]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_8__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_9
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [17]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_9_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_1_i_9__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [17]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_1_i_9__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_1
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [23]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_2_i_1_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_1__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [23]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_2_i_1__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_2
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [22]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_2_i_2_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_2__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [22]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_2_i_2__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_3
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [21]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_2_i_3_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_3__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [21]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_2_i_3__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_4
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [20]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_2_i_4_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_4__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [20]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_2_i_4__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_5
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [19]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_2_i_5_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_5__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [19]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_2_i_5__0_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_6
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_q0 [18]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_2_i_6_n_7));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_2_i_6__0
       (.I0(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_1_q1 [18]),
        .I1(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/tmp_2_reg_919 ),
        .O(ram_reg_2_i_6__0_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w8_d4_S shift_c_U
       (.ap_clk(ap_clk),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .full_n_reg_0(shift_c_U_n_9),
        .full_n_reg_1(control_s_axi_U_n_8),
        .in(shift),
        .out(shift_c_dout),
        .push(push_2),
        .shift_c_empty_n(shift_c_empty_n),
        .shift_c_full_n(shift_c_full_n),
        .start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .start_once_reg_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0 start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_U
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .Q(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_12),
        .SR(ap_NS_fsm1),
        .ap_clk(ap_clk),
        .ap_idle(ap_idle),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start),
        .full_n_reg_0(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_30),
        .imgInput_cols_c10_channel_empty_n(imgInput_cols_c10_channel_empty_n),
        .imgInput_rows_c9_channel_empty_n(imgInput_rows_c9_channel_empty_n),
        .imgOutput_cols_channel_empty_n(imgOutput_cols_channel_empty_n),
        .imgOutput_rows_channel_empty_n(imgOutput_rows_channel_empty_n),
        .int_ap_idle_i_2_0(xfMat2axis_24_16_3840_2160_1_U0_n_9),
        .int_ap_idle_reg(control_s_axi_U_n_8),
        .int_ap_idle_reg_0(axis2xfMat_24_16_3840_2160_1_U0_n_22),
        .mOutPtr17_out(mOutPtr17_out),
        .\mOutPtr_reg[0]_0 (ap_sync_reg_entry_proc_U0_ap_ready_reg_n_7),
        .\mOutPtr_reg[0]_1 (filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_n_31),
        .start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s xfMat2axis_24_16_3840_2160_1_U0
       (.\B_V_data_1_payload_B_reg[23] (imgOutput_data_dout),
        .\B_V_data_1_state_reg[0] (img_out_TVALID),
        .\B_V_data_1_state_reg[0]_0 (xfMat2axis_24_16_3840_2160_1_U0_n_16),
        .\B_V_data_1_state_reg[0]_1 (xfMat2axis_24_16_3840_2160_1_U0_n_18),
        .CO(icmp_ln88_fu_131_p2),
        .D(sub_fu_106_p2),
        .DI({imgOutput_cols_channel_U_n_21,imgOutput_cols_channel_U_n_22}),
        .Q({ap_CS_fsm_state2_10,xfMat2axis_24_16_3840_2160_1_U0_n_9}),
        .S({imgOutput_cols_channel_U_n_64,imgOutput_cols_channel_U_n_65}),
        .\ap_CS_fsm_reg[3]_i_12_0 (imgOutput_rows_channel_dout),
        .\ap_CS_fsm_reg[3]_i_3 ({imgOutput_rows_channel_U_n_35,imgOutput_rows_channel_U_n_36}),
        .\ap_CS_fsm_reg[3]_i_3_0 ({imgOutput_rows_channel_U_n_39,imgOutput_rows_channel_U_n_40}),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1_reg({imgOutput_cols_channel_U_n_27,imgOutput_cols_channel_U_n_28,imgOutput_cols_channel_U_n_29,imgOutput_cols_channel_U_n_30}),
        .ap_enable_reg_pp0_iter1_reg_0({imgOutput_cols_channel_U_n_70,imgOutput_cols_channel_U_n_71,imgOutput_cols_channel_U_n_72,imgOutput_cols_channel_U_n_73}),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(xfMat2axis_24_16_3840_2160_1_U0_n_14),
        .\i_fu_62_reg[11]_0 (xfMat2axis_24_16_3840_2160_1_U0_n_12),
        .icmp_ln90_fu_151_p2_carry__2({imgOutput_cols_channel_U_n_23,imgOutput_cols_channel_U_n_24,imgOutput_cols_channel_U_n_25,imgOutput_cols_channel_U_n_26}),
        .icmp_ln90_fu_151_p2_carry__2_0({imgOutput_cols_channel_U_n_66,imgOutput_cols_channel_U_n_67,imgOutput_cols_channel_U_n_68,imgOutput_cols_channel_U_n_69}),
        .imgOutput_cols_channel_empty_n(imgOutput_cols_channel_empty_n),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_rows_channel_empty_n(imgOutput_rows_channel_empty_n),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .mOutPtr17_out(mOutPtr17_out_9),
        .mOutPtr17_out_0(mOutPtr17_out_8),
        .\mOutPtr_reg[0] (mOutPtr_7),
        .out(imgOutput_cols_channel_dout),
        .push(push_3),
        .push_1(push_0),
        .push_2(push),
        .sel(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg0),
        .\sub13_reg_169_reg[11]_0 (sub13_fu_112_p2),
        .xfMat2axis_24_16_3840_2160_1_U0_ap_done(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_Block_entry1_proc
   (ap_sync_channel_write_imgOutput_rows_channel,
    ap_done_reg,
    push,
    ap_sync_channel_write_imgOutput_cols_channel,
    push_0,
    ap_rst_n_inv,
    in,
    ap_done_reg_reg_0,
    D,
    \ap_return_3_preg_reg[31]_0 ,
    ap_sync_reg_channel_write_imgOutput_rows_channel_reg,
    Block_entry1_proc_U0_ap_start,
    imgOutput_rows_channel_full_n,
    ap_sync_reg_channel_write_imgOutput_cols_channel,
    imgOutput_cols_channel_full_n,
    ap_rst_n,
    ap_clk,
    ap_done_reg_reg_1,
    ap_done_reg_reg_2,
    Q,
    \ap_return_1_preg_reg[31]_0 );
  output ap_sync_channel_write_imgOutput_rows_channel;
  output ap_done_reg;
  output push;
  output ap_sync_channel_write_imgOutput_cols_channel;
  output push_0;
  output ap_rst_n_inv;
  output [31:0]in;
  output [31:0]ap_done_reg_reg_0;
  output [31:0]D;
  output [31:0]\ap_return_3_preg_reg[31]_0 ;
  input ap_sync_reg_channel_write_imgOutput_rows_channel_reg;
  input Block_entry1_proc_U0_ap_start;
  input imgOutput_rows_channel_full_n;
  input ap_sync_reg_channel_write_imgOutput_cols_channel;
  input imgOutput_cols_channel_full_n;
  input ap_rst_n;
  input ap_clk;
  input ap_done_reg_reg_1;
  input ap_done_reg_reg_2;
  input [31:0]Q;
  input [31:0]\ap_return_1_preg_reg[31]_0 ;

  wire Block_entry1_proc_U0_ap_start;
  wire [31:0]D;
  wire [31:0]Q;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_done_reg_i_1_n_7;
  wire [31:0]ap_done_reg_reg_0;
  wire ap_done_reg_reg_1;
  wire ap_done_reg_reg_2;
  wire [31:0]ap_return_0_preg;
  wire [31:0]ap_return_1_preg;
  wire [31:0]\ap_return_1_preg_reg[31]_0 ;
  wire [31:0]ap_return_2_preg;
  wire [31:0]ap_return_3_preg;
  wire [31:0]\ap_return_3_preg_reg[31]_0 ;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_imgOutput_cols_channel;
  wire ap_sync_channel_write_imgOutput_rows_channel;
  wire ap_sync_reg_channel_write_imgOutput_cols_channel;
  wire ap_sync_reg_channel_write_imgOutput_rows_channel_reg;
  wire imgOutput_cols_channel_full_n;
  wire imgOutput_rows_channel_full_n;
  wire [31:0]in;
  wire push;
  wire push_0;

  LUT1 #(
    .INIT(2'h1)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(ap_rst_n),
        .O(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1 
       (.I0(ap_sync_reg_channel_write_imgOutput_rows_channel_reg),
        .I1(ap_done_reg),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(imgOutput_rows_channel_full_n),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h5400)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__0 
       (.I0(ap_sync_reg_channel_write_imgOutput_cols_channel),
        .I1(ap_done_reg),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(imgOutput_cols_channel_full_n),
        .O(push_0));
  LUT5 #(
    .INIT(32'hA8A8A800)) 
    ap_done_reg_i_1
       (.I0(ap_rst_n),
        .I1(ap_done_reg),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_done_reg_reg_1),
        .I4(ap_done_reg_reg_2),
        .O(ap_done_reg_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_i_1_n_7),
        .Q(ap_done_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[10]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[11]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[12]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[13]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[14]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[15]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[16]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[16]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[17]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[17]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[18]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[18]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[19]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[19]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[20]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[20]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[21]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[21]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[22]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[22]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[23]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[23]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[24]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[24]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[25]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[25]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[26]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[26]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[27]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[27]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[27]),
        .O(in[27]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[28]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[28]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[28]),
        .O(in[28]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[29]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[29]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[30]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[30]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[31]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[31]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[5]),
        .O(in[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[8]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_0_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[9]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_0_preg[9]),
        .O(in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[0]),
        .Q(ap_return_0_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[10]),
        .Q(ap_return_0_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[11]),
        .Q(ap_return_0_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[12]),
        .Q(ap_return_0_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[13]),
        .Q(ap_return_0_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[14]),
        .Q(ap_return_0_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[15]),
        .Q(ap_return_0_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[16]),
        .Q(ap_return_0_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[17]),
        .Q(ap_return_0_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[18]),
        .Q(ap_return_0_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[19]),
        .Q(ap_return_0_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[1]),
        .Q(ap_return_0_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[20]),
        .Q(ap_return_0_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[21]),
        .Q(ap_return_0_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[22]),
        .Q(ap_return_0_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[23]),
        .Q(ap_return_0_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[24]),
        .Q(ap_return_0_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[25]),
        .Q(ap_return_0_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[26]),
        .Q(ap_return_0_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[27]),
        .Q(ap_return_0_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[28]),
        .Q(ap_return_0_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[29]),
        .Q(ap_return_0_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[2]),
        .Q(ap_return_0_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[30]),
        .Q(ap_return_0_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[31]),
        .Q(ap_return_0_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[3]),
        .Q(ap_return_0_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[4]),
        .Q(ap_return_0_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[5]),
        .Q(ap_return_0_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[6]),
        .Q(ap_return_0_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[7]),
        .Q(ap_return_0_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[8]),
        .Q(ap_return_0_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_0_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(in[9]),
        .Q(ap_return_0_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [0]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[0]),
        .O(ap_done_reg_reg_0[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [10]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[10]),
        .O(ap_done_reg_reg_0[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [11]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[11]),
        .O(ap_done_reg_reg_0[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [12]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[12]),
        .O(ap_done_reg_reg_0[12]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [13]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[13]),
        .O(ap_done_reg_reg_0[13]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [14]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[14]),
        .O(ap_done_reg_reg_0[14]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [15]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[15]),
        .O(ap_done_reg_reg_0[15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[16]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [16]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[16]),
        .O(ap_done_reg_reg_0[16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[17]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [17]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[17]),
        .O(ap_done_reg_reg_0[17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[18]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [18]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[18]),
        .O(ap_done_reg_reg_0[18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[19]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [19]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[19]),
        .O(ap_done_reg_reg_0[19]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [1]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[1]),
        .O(ap_done_reg_reg_0[1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[20]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [20]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[20]),
        .O(ap_done_reg_reg_0[20]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[21]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [21]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[21]),
        .O(ap_done_reg_reg_0[21]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[22]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [22]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[22]),
        .O(ap_done_reg_reg_0[22]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[23]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [23]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[23]),
        .O(ap_done_reg_reg_0[23]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[24]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [24]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[24]),
        .O(ap_done_reg_reg_0[24]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[25]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [25]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[25]),
        .O(ap_done_reg_reg_0[25]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[26]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [26]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[26]),
        .O(ap_done_reg_reg_0[26]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[27]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [27]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[27]),
        .O(ap_done_reg_reg_0[27]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[28]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [28]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[28]),
        .O(ap_done_reg_reg_0[28]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[29]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [29]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[29]),
        .O(ap_done_reg_reg_0[29]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [2]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[2]),
        .O(ap_done_reg_reg_0[2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[30]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [30]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[30]),
        .O(ap_done_reg_reg_0[30]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[31]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [31]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[31]),
        .O(ap_done_reg_reg_0[31]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [3]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[3]),
        .O(ap_done_reg_reg_0[3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [4]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[4]),
        .O(ap_done_reg_reg_0[4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [5]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[5]),
        .O(ap_done_reg_reg_0[5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [6]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[6]),
        .O(ap_done_reg_reg_0[6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [7]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[7]),
        .O(ap_done_reg_reg_0[7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [8]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[8]),
        .O(ap_done_reg_reg_0[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_1_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(\ap_return_1_preg_reg[31]_0 [9]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_1_preg[9]),
        .O(ap_done_reg_reg_0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[0]),
        .Q(ap_return_1_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[10]),
        .Q(ap_return_1_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[11]),
        .Q(ap_return_1_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[12]),
        .Q(ap_return_1_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[13]),
        .Q(ap_return_1_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[14]),
        .Q(ap_return_1_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[15]),
        .Q(ap_return_1_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[16]),
        .Q(ap_return_1_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[17]),
        .Q(ap_return_1_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[18]),
        .Q(ap_return_1_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[19]),
        .Q(ap_return_1_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[1]),
        .Q(ap_return_1_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[20]),
        .Q(ap_return_1_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[21]),
        .Q(ap_return_1_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[22]),
        .Q(ap_return_1_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[23]),
        .Q(ap_return_1_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[24]),
        .Q(ap_return_1_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[25]),
        .Q(ap_return_1_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[26]),
        .Q(ap_return_1_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[27]),
        .Q(ap_return_1_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[28]),
        .Q(ap_return_1_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[29]),
        .Q(ap_return_1_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[2]),
        .Q(ap_return_1_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[30]),
        .Q(ap_return_1_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[31]),
        .Q(ap_return_1_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[3]),
        .Q(ap_return_1_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[4]),
        .Q(ap_return_1_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[5]),
        .Q(ap_return_1_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[6]),
        .Q(ap_return_1_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[7]),
        .Q(ap_return_1_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[8]),
        .Q(ap_return_1_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_1_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_reg_reg_0[9]),
        .Q(ap_return_1_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[0]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[0]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[10]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[10]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[11]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[11]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[12]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[12]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[13]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[13]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[14]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[14]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[15]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[15]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[15]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[16]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[16]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[17]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[17]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[18]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[18]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[19]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[19]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[19]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[1]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[1]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[20]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[20]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[21]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[21]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[21]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[22]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[22]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[22]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[23]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[23]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[23]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[24]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[24]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[24]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[25]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[25]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[25]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[26]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[26]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[26]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[27]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[27]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[27]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[28]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[28]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[28]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[29]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[29]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[29]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[2]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[2]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[30]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[30]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[30]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[31]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[31]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[31]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[3]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[3]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[4]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[4]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[5]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[5]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[6]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[6]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[7]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[7]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[8]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[8]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hEF40)) 
    \ap_return_2_preg[9]_i_1 
       (.I0(ap_done_reg),
        .I1(Q[9]),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_return_2_preg[9]),
        .O(D[9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[0]),
        .Q(ap_return_2_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[10]),
        .Q(ap_return_2_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[11]),
        .Q(ap_return_2_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[12]),
        .Q(ap_return_2_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[13]),
        .Q(ap_return_2_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[14]),
        .Q(ap_return_2_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[15]),
        .Q(ap_return_2_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[16]),
        .Q(ap_return_2_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[17]),
        .Q(ap_return_2_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[18]),
        .Q(ap_return_2_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[19]),
        .Q(ap_return_2_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[1]),
        .Q(ap_return_2_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[20]),
        .Q(ap_return_2_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[21]),
        .Q(ap_return_2_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[22]),
        .Q(ap_return_2_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[23]),
        .Q(ap_return_2_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[24]),
        .Q(ap_return_2_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[25]),
        .Q(ap_return_2_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[26]),
        .Q(ap_return_2_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[27]),
        .Q(ap_return_2_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[28]),
        .Q(ap_return_2_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[29]),
        .Q(ap_return_2_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[2]),
        .Q(ap_return_2_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[30]),
        .Q(ap_return_2_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[31]),
        .Q(ap_return_2_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[3]),
        .Q(ap_return_2_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[4]),
        .Q(ap_return_2_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[5]),
        .Q(ap_return_2_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[6]),
        .Q(ap_return_2_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[7]),
        .Q(ap_return_2_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[8]),
        .Q(ap_return_2_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_2_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(D[9]),
        .Q(ap_return_2_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[0]_i_1 
       (.I0(ap_return_3_preg[0]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [0]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[10]_i_1 
       (.I0(ap_return_3_preg[10]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [10]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[11]_i_1 
       (.I0(ap_return_3_preg[11]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [11]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[12]_i_1 
       (.I0(ap_return_3_preg[12]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [12]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[13]_i_1 
       (.I0(ap_return_3_preg[13]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [13]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[14]_i_1 
       (.I0(ap_return_3_preg[14]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [14]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[15]_i_1 
       (.I0(ap_return_3_preg[15]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [15]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[16]_i_1 
       (.I0(ap_return_3_preg[16]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [16]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[17]_i_1 
       (.I0(ap_return_3_preg[17]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [17]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[18]_i_1 
       (.I0(ap_return_3_preg[18]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [18]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[19]_i_1 
       (.I0(ap_return_3_preg[19]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [19]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[1]_i_1 
       (.I0(ap_return_3_preg[1]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [1]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[20]_i_1 
       (.I0(ap_return_3_preg[20]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [20]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[21]_i_1 
       (.I0(ap_return_3_preg[21]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [21]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[22]_i_1 
       (.I0(ap_return_3_preg[22]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [22]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[23]_i_1 
       (.I0(ap_return_3_preg[23]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [23]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[24]_i_1 
       (.I0(ap_return_3_preg[24]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [24]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [24]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[25]_i_1 
       (.I0(ap_return_3_preg[25]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [25]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [25]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[26]_i_1 
       (.I0(ap_return_3_preg[26]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [26]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[27]_i_1 
       (.I0(ap_return_3_preg[27]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [27]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [27]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[28]_i_1 
       (.I0(ap_return_3_preg[28]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [28]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [28]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[29]_i_1 
       (.I0(ap_return_3_preg[29]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [29]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [29]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[2]_i_1 
       (.I0(ap_return_3_preg[2]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [2]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[30]_i_1 
       (.I0(ap_return_3_preg[30]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [30]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [30]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[31]_i_1 
       (.I0(ap_return_3_preg[31]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [31]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [31]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[3]_i_1 
       (.I0(ap_return_3_preg[3]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [3]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[4]_i_1 
       (.I0(ap_return_3_preg[4]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [4]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[5]_i_1 
       (.I0(ap_return_3_preg[5]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [5]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[6]_i_1 
       (.I0(ap_return_3_preg[6]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [6]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[7]_i_1 
       (.I0(ap_return_3_preg[7]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [7]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[8]_i_1 
       (.I0(ap_return_3_preg[8]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [8]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hB8AA)) 
    \ap_return_3_preg[9]_i_1 
       (.I0(ap_return_3_preg[9]),
        .I1(ap_done_reg),
        .I2(\ap_return_1_preg_reg[31]_0 [9]),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(\ap_return_3_preg_reg[31]_0 [9]));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [0]),
        .Q(ap_return_3_preg[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[10] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [10]),
        .Q(ap_return_3_preg[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[11] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [11]),
        .Q(ap_return_3_preg[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[12] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [12]),
        .Q(ap_return_3_preg[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[13] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [13]),
        .Q(ap_return_3_preg[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[14] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [14]),
        .Q(ap_return_3_preg[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[15] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [15]),
        .Q(ap_return_3_preg[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[16] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [16]),
        .Q(ap_return_3_preg[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[17] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [17]),
        .Q(ap_return_3_preg[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[18] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [18]),
        .Q(ap_return_3_preg[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[19] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [19]),
        .Q(ap_return_3_preg[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [1]),
        .Q(ap_return_3_preg[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[20] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [20]),
        .Q(ap_return_3_preg[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[21] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [21]),
        .Q(ap_return_3_preg[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[22] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [22]),
        .Q(ap_return_3_preg[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[23] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [23]),
        .Q(ap_return_3_preg[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[24] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [24]),
        .Q(ap_return_3_preg[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[25] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [25]),
        .Q(ap_return_3_preg[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[26] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [26]),
        .Q(ap_return_3_preg[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[27] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [27]),
        .Q(ap_return_3_preg[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[28] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [28]),
        .Q(ap_return_3_preg[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[29] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [29]),
        .Q(ap_return_3_preg[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [2]),
        .Q(ap_return_3_preg[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[30] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [30]),
        .Q(ap_return_3_preg[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[31] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [31]),
        .Q(ap_return_3_preg[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [3]),
        .Q(ap_return_3_preg[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [4]),
        .Q(ap_return_3_preg[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [5]),
        .Q(ap_return_3_preg[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [6]),
        .Q(ap_return_3_preg[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [7]),
        .Q(ap_return_3_preg[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[8] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [8]),
        .Q(ap_return_3_preg[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \ap_return_3_preg_reg[9] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_return_3_preg_reg[31]_0 [9]),
        .Q(ap_return_3_preg[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_imgOutput_cols_channel_i_2
       (.I0(ap_sync_reg_channel_write_imgOutput_cols_channel),
        .I1(ap_done_reg),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(imgOutput_cols_channel_full_n),
        .O(ap_sync_channel_write_imgOutput_cols_channel));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hFEAA)) 
    ap_sync_reg_channel_write_imgOutput_rows_channel_i_1
       (.I0(ap_sync_reg_channel_write_imgOutput_rows_channel_reg),
        .I1(ap_done_reg),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(imgOutput_rows_channel_full_n),
        .O(ap_sync_channel_write_imgOutput_rows_channel));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat
   (CO,
    ap_enable_reg_pp0_iter1,
    Q,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    ap_loop_init_int_reg_4,
    ap_loop_init,
    \ap_CS_fsm_reg[0] ,
    \ap_CS_fsm_reg[1] ,
    \axi_data_reg_138_reg[23]_0 ,
    S,
    DI,
    icmp_ln65_fu_107_p2_carry__1_0,
    icmp_ln65_fu_107_p2_carry__2_0,
    icmp_ln65_fu_107_p2_carry__2_1,
    \j_02_fu_60_reg[11]_0 ,
    \j_02_fu_60_reg[11]_1 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    imgInput_data_full_n,
    img_in_TVALID_int_regslice,
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    D,
    addr,
    icmp_ln65_fu_107_p2_carry__0_i_7,
    icmp_ln65_fu_107_p2_carry__0_i_7_0,
    \ap_CS_fsm_reg[1]_0 ,
    \ap_CS_fsm_reg[2] ,
    clear,
    E,
    \axi_data_reg_138_reg[23]_1 ,
    \axi_data_reg_138_reg[23]_2 );
  output [0:0]CO;
  output ap_enable_reg_pp0_iter1;
  output [5:0]Q;
  output ap_loop_init_int_reg;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output ap_loop_init_int_reg_4;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output \ap_CS_fsm_reg[1] ;
  output [23:0]\axi_data_reg_138_reg[23]_0 ;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln65_fu_107_p2_carry__1_0;
  input [3:0]icmp_ln65_fu_107_p2_carry__2_0;
  input [3:0]icmp_ln65_fu_107_p2_carry__2_1;
  input [3:0]\j_02_fu_60_reg[11]_0 ;
  input [3:0]\j_02_fu_60_reg[11]_1 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input imgInput_data_full_n;
  input img_in_TVALID_int_regslice;
  input grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input [11:0]D;
  input addr;
  input [5:0]icmp_ln65_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln65_fu_107_p2_carry__0_i_7_0;
  input [2:0]\ap_CS_fsm_reg[1]_0 ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input clear;
  input [0:0]E;
  input [0:0]\axi_data_reg_138_reg[23]_1 ;
  input [23:0]\axi_data_reg_138_reg[23]_2 ;

  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [5:0]Q;
  wire [3:0]S;
  wire addr;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire \ap_CS_fsm_reg[1] ;
  wire [2:0]\ap_CS_fsm_reg[1]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1_n_7;
  wire ap_loop_init;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_reg_138_reg[23]_0 ;
  wire [0:0]\axi_data_reg_138_reg[23]_1 ;
  wire [23:0]\axi_data_reg_138_reg[23]_2 ;
  wire clear;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_7;
  wire flow_control_loop_pipe_sequential_init_U_n_8;
  wire flow_control_loop_pipe_sequential_init_U_n_9;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [5:0]icmp_ln65_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln65_fu_107_p2_carry__0_i_7_0;
  wire icmp_ln65_fu_107_p2_carry__0_n_10;
  wire icmp_ln65_fu_107_p2_carry__0_n_7;
  wire icmp_ln65_fu_107_p2_carry__0_n_8;
  wire icmp_ln65_fu_107_p2_carry__0_n_9;
  wire [3:0]icmp_ln65_fu_107_p2_carry__1_0;
  wire icmp_ln65_fu_107_p2_carry__1_n_10;
  wire icmp_ln65_fu_107_p2_carry__1_n_7;
  wire icmp_ln65_fu_107_p2_carry__1_n_8;
  wire icmp_ln65_fu_107_p2_carry__1_n_9;
  wire [3:0]icmp_ln65_fu_107_p2_carry__2_0;
  wire [3:0]icmp_ln65_fu_107_p2_carry__2_1;
  wire icmp_ln65_fu_107_p2_carry__2_n_10;
  wire icmp_ln65_fu_107_p2_carry__2_n_8;
  wire icmp_ln65_fu_107_p2_carry__2_n_9;
  wire icmp_ln65_fu_107_p2_carry_n_10;
  wire icmp_ln65_fu_107_p2_carry_n_7;
  wire icmp_ln65_fu_107_p2_carry_n_8;
  wire icmp_ln65_fu_107_p2_carry_n_9;
  wire imgInput_data_full_n;
  wire img_in_TVALID_int_regslice;
  wire [3:0]\j_02_fu_60_reg[11]_0 ;
  wire [3:0]\j_02_fu_60_reg[11]_1 ;
  wire \j_02_fu_60_reg_n_7_[11] ;
  wire \j_02_fu_60_reg_n_7_[1] ;
  wire \j_02_fu_60_reg_n_7_[3] ;
  wire \j_02_fu_60_reg_n_7_[5] ;
  wire \j_02_fu_60_reg_n_7_[7] ;
  wire \j_02_fu_60_reg_n_7_[9] ;
  wire [11:0]j_5_fu_113_p2;
  wire [3:0]NLW_icmp_ln65_fu_107_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln65_fu_107_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln65_fu_107_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln65_fu_107_p2_carry__2_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h8A888A000A000A00)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(imgInput_data_full_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(img_in_TVALID_int_regslice),
        .I5(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1_n_7),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[0] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [0]),
        .Q(\axi_data_reg_138_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[10] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [10]),
        .Q(\axi_data_reg_138_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[11] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [11]),
        .Q(\axi_data_reg_138_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[12] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [12]),
        .Q(\axi_data_reg_138_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[13] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [13]),
        .Q(\axi_data_reg_138_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[14] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [14]),
        .Q(\axi_data_reg_138_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[15] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [15]),
        .Q(\axi_data_reg_138_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[16] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [16]),
        .Q(\axi_data_reg_138_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[17] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [17]),
        .Q(\axi_data_reg_138_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[18] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [18]),
        .Q(\axi_data_reg_138_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[19] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [19]),
        .Q(\axi_data_reg_138_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[1] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [1]),
        .Q(\axi_data_reg_138_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[20] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [20]),
        .Q(\axi_data_reg_138_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[21] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [21]),
        .Q(\axi_data_reg_138_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[22] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [22]),
        .Q(\axi_data_reg_138_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[23] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [23]),
        .Q(\axi_data_reg_138_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[2] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [2]),
        .Q(\axi_data_reg_138_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[3] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [3]),
        .Q(\axi_data_reg_138_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[4] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [4]),
        .Q(\axi_data_reg_138_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[5] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [5]),
        .Q(\axi_data_reg_138_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[6] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [6]),
        .Q(\axi_data_reg_138_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[7] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [7]),
        .Q(\axi_data_reg_138_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[8] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [8]),
        .Q(\axi_data_reg_138_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \axi_data_reg_138_reg[9] 
       (.C(ap_clk),
        .CE(\axi_data_reg_138_reg[23]_1 ),
        .D(\axi_data_reg_138_reg[23]_2 [9]),
        .Q(\axi_data_reg_138_reg[23]_0 [9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_40 flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}),
        .Q({\j_02_fu_60_reg_n_7_[11] ,Q[5],\j_02_fu_60_reg_n_7_[9] ,Q[4],\j_02_fu_60_reg_n_7_[7] ,Q[3],\j_02_fu_60_reg_n_7_[5] ,Q[2],\j_02_fu_60_reg_n_7_[3] ,Q[1],\j_02_fu_60_reg_n_7_[1] ,Q[0]}),
        .SR(flow_control_loop_pipe_sequential_init_U_n_34),
        .addr(addr),
        .\ap_CS_fsm_reg[0] (\ap_CS_fsm_reg[0] ),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1]_0 ),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .ap_clk(ap_clk),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_0),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_1),
        .ap_loop_init_int_reg_3(ap_loop_init_int_reg_2),
        .ap_loop_init_int_reg_4(ap_loop_init_int_reg_3),
        .ap_loop_init_int_reg_5(ap_loop_init_int_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .clear(clear),
        .grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln65_fu_107_p2_carry__0_i_7(icmp_ln65_fu_107_p2_carry__0_i_7),
        .icmp_ln65_fu_107_p2_carry__0_i_7_0(icmp_ln65_fu_107_p2_carry__0_i_7_0),
        .imgInput_data_full_n(imgInput_data_full_n),
        .img_in_TVALID_int_regslice(img_in_TVALID_int_regslice),
        .\j_02_fu_60_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16}),
        .\j_02_fu_60_reg[11] (j_5_fu_113_p2),
        .\j_02_fu_60_reg[11]_0 (ap_enable_reg_pp0_iter1));
  LUT6 #(
    .INIT(64'hF8F8F8F88888F888)) 
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[2] ),
        .I1(\ap_CS_fsm_reg[1]_0 [1]),
        .I2(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(imgInput_data_full_n),
        .I5(CO),
        .O(\ap_CS_fsm_reg[1] ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln65_fu_107_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln65_fu_107_p2_carry_n_7,icmp_ln65_fu_107_p2_carry_n_8,icmp_ln65_fu_107_p2_carry_n_9,icmp_ln65_fu_107_p2_carry_n_10}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_7,flow_control_loop_pipe_sequential_init_U_n_8,flow_control_loop_pipe_sequential_init_U_n_9,flow_control_loop_pipe_sequential_init_U_n_10}),
        .O(NLW_icmp_ln65_fu_107_p2_carry_O_UNCONNECTED[3:0]),
        .S(S));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln65_fu_107_p2_carry__0
       (.CI(icmp_ln65_fu_107_p2_carry_n_7),
        .CO({icmp_ln65_fu_107_p2_carry__0_n_7,icmp_ln65_fu_107_p2_carry__0_n_8,icmp_ln65_fu_107_p2_carry__0_n_9,icmp_ln65_fu_107_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16}),
        .O(NLW_icmp_ln65_fu_107_p2_carry__0_O_UNCONNECTED[3:0]),
        .S(icmp_ln65_fu_107_p2_carry__1_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln65_fu_107_p2_carry__1
       (.CI(icmp_ln65_fu_107_p2_carry__0_n_7),
        .CO({icmp_ln65_fu_107_p2_carry__1_n_7,icmp_ln65_fu_107_p2_carry__1_n_8,icmp_ln65_fu_107_p2_carry__1_n_9,icmp_ln65_fu_107_p2_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI(icmp_ln65_fu_107_p2_carry__2_0),
        .O(NLW_icmp_ln65_fu_107_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln65_fu_107_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln65_fu_107_p2_carry__2
       (.CI(icmp_ln65_fu_107_p2_carry__1_n_7),
        .CO({CO,icmp_ln65_fu_107_p2_carry__2_n_8,icmp_ln65_fu_107_p2_carry__2_n_9,icmp_ln65_fu_107_p2_carry__2_n_10}),
        .CYINIT(1'b0),
        .DI(\j_02_fu_60_reg[11]_0 ),
        .O(NLW_icmp_ln65_fu_107_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(\j_02_fu_60_reg[11]_1 ));
  FDRE \j_02_fu_60_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[0]),
        .Q(Q[0]),
        .R(flow_control_loop_pipe_sequential_init_U_n_34));
  FDRE \j_02_fu_60_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[10]),
        .Q(Q[5]),
        .R(flow_control_loop_pipe_sequential_init_U_n_34));
  FDRE \j_02_fu_60_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[11]),
        .Q(\j_02_fu_60_reg_n_7_[11] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_34));
  FDRE \j_02_fu_60_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[1]),
        .Q(\j_02_fu_60_reg_n_7_[1] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_34));
  FDRE \j_02_fu_60_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[2]),
        .Q(Q[1]),
        .R(flow_control_loop_pipe_sequential_init_U_n_34));
  FDRE \j_02_fu_60_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[3]),
        .Q(\j_02_fu_60_reg_n_7_[3] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_34));
  FDRE \j_02_fu_60_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[4]),
        .Q(Q[2]),
        .R(flow_control_loop_pipe_sequential_init_U_n_34));
  FDRE \j_02_fu_60_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[5]),
        .Q(\j_02_fu_60_reg_n_7_[5] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_34));
  FDRE \j_02_fu_60_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[6]),
        .Q(Q[3]),
        .R(flow_control_loop_pipe_sequential_init_U_n_34));
  FDRE \j_02_fu_60_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[7]),
        .Q(\j_02_fu_60_reg_n_7_[7] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_34));
  FDRE \j_02_fu_60_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[8]),
        .Q(Q[4]),
        .R(flow_control_loop_pipe_sequential_init_U_n_34));
  FDRE \j_02_fu_60_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(j_5_fu_113_p2[9]),
        .Q(\j_02_fu_60_reg_n_7_[9] ),
        .R(flow_control_loop_pipe_sequential_init_U_n_34));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_axis2xfMat_24_16_3840_2160_1_s
   (\B_V_data_1_state_reg[1] ,
    Q,
    ap_loop_init_int_reg,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    ap_loop_init_int_reg_4,
    ap_loop_init,
    \ap_CS_fsm_reg[1]_0 ,
    out,
    push,
    \ap_CS_fsm_reg[1]_1 ,
    \axi_data_reg_138_reg[23] ,
    ap_rst_n_inv,
    ap_clk,
    S,
    DI,
    icmp_ln65_fu_107_p2_carry__1,
    icmp_ln65_fu_107_p2_carry__2,
    icmp_ln65_fu_107_p2_carry__2_0,
    \j_02_fu_60_reg[11] ,
    \j_02_fu_60_reg[11]_0 ,
    ap_rst_n,
    imgInput_data_full_n,
    D,
    addr,
    icmp_ln65_fu_107_p2_carry__0_i_7,
    icmp_ln65_fu_107_p2_carry__0_i_7_0,
    img_in_TVALID,
    CO,
    imgInput_rows_c9_channel_empty_n,
    imgInput_cols_c10_channel_empty_n,
    imgInput_rows_c_full_n,
    imgInput_cols_c_full_n,
    img_in_TDATA,
    sel);
  output \B_V_data_1_state_reg[1] ;
  output [5:0]Q;
  output ap_loop_init_int_reg;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output ap_loop_init_int_reg_4;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[1]_0 ;
  output [11:0]out;
  output push;
  output \ap_CS_fsm_reg[1]_1 ;
  output [23:0]\axi_data_reg_138_reg[23] ;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]S;
  input [1:0]DI;
  input [3:0]icmp_ln65_fu_107_p2_carry__1;
  input [3:0]icmp_ln65_fu_107_p2_carry__2;
  input [3:0]icmp_ln65_fu_107_p2_carry__2_0;
  input [3:0]\j_02_fu_60_reg[11] ;
  input [3:0]\j_02_fu_60_reg[11]_0 ;
  input ap_rst_n;
  input imgInput_data_full_n;
  input [11:0]D;
  input addr;
  input [5:0]icmp_ln65_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln65_fu_107_p2_carry__0_i_7_0;
  input img_in_TVALID;
  input [0:0]CO;
  input imgInput_rows_c9_channel_empty_n;
  input imgInput_cols_c10_channel_empty_n;
  input imgInput_rows_c_full_n;
  input imgInput_cols_c_full_n;
  input [23:0]img_in_TDATA;
  input sel;

  wire [23:0]B_V_data_1_data_out;
  wire \B_V_data_1_state_reg[1] ;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire addr;
  wire \ap_CS_fsm[0]_i_1_n_7 ;
  wire [1:0]\ap_CS_fsm_reg[1]_0 ;
  wire \ap_CS_fsm_reg[1]_1 ;
  wire ap_CS_fsm_state3;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init;
  wire ap_loop_init_int_reg;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [23:0]\axi_data_reg_138_reg[23] ;
  wire axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_22;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_23;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_24;
  wire \i_fu_76[0]_i_4_n_7 ;
  wire \i_fu_76_reg[0]_i_3_n_10 ;
  wire \i_fu_76_reg[0]_i_3_n_11 ;
  wire \i_fu_76_reg[0]_i_3_n_12 ;
  wire \i_fu_76_reg[0]_i_3_n_13 ;
  wire \i_fu_76_reg[0]_i_3_n_14 ;
  wire \i_fu_76_reg[0]_i_3_n_7 ;
  wire \i_fu_76_reg[0]_i_3_n_8 ;
  wire \i_fu_76_reg[0]_i_3_n_9 ;
  wire \i_fu_76_reg[4]_i_1_n_10 ;
  wire \i_fu_76_reg[4]_i_1_n_11 ;
  wire \i_fu_76_reg[4]_i_1_n_12 ;
  wire \i_fu_76_reg[4]_i_1_n_13 ;
  wire \i_fu_76_reg[4]_i_1_n_14 ;
  wire \i_fu_76_reg[4]_i_1_n_7 ;
  wire \i_fu_76_reg[4]_i_1_n_8 ;
  wire \i_fu_76_reg[4]_i_1_n_9 ;
  wire \i_fu_76_reg[8]_i_1_n_10 ;
  wire \i_fu_76_reg[8]_i_1_n_11 ;
  wire \i_fu_76_reg[8]_i_1_n_12 ;
  wire \i_fu_76_reg[8]_i_1_n_13 ;
  wire \i_fu_76_reg[8]_i_1_n_14 ;
  wire \i_fu_76_reg[8]_i_1_n_8 ;
  wire \i_fu_76_reg[8]_i_1_n_9 ;
  wire icmp_ln65_fu_107_p2;
  wire [5:0]icmp_ln65_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln65_fu_107_p2_carry__0_i_7_0;
  wire [3:0]icmp_ln65_fu_107_p2_carry__1;
  wire [3:0]icmp_ln65_fu_107_p2_carry__2;
  wire [3:0]icmp_ln65_fu_107_p2_carry__2_0;
  wire imgInput_cols_c10_channel_empty_n;
  wire imgInput_cols_c_full_n;
  wire imgInput_data_full_n;
  wire imgInput_rows_c9_channel_empty_n;
  wire imgInput_rows_c_full_n;
  wire [23:0]img_in_TDATA;
  wire img_in_TVALID;
  wire img_in_TVALID_int_regslice;
  wire [3:0]\j_02_fu_60_reg[11] ;
  wire [3:0]\j_02_fu_60_reg[11]_0 ;
  wire [11:0]out;
  wire push;
  wire regslice_both_img_in_V_data_V_U_n_11;
  wire regslice_both_img_in_V_data_V_U_n_9;
  wire sel;
  wire [3:3]\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hDD0C)) 
    \ap_CS_fsm[0]_i_1 
       (.I0(CO),
        .I1(\ap_CS_fsm_reg[1]_0 [0]),
        .I2(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write),
        .I3(\ap_CS_fsm_reg[1]_0 [1]),
        .O(\ap_CS_fsm[0]_i_1_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[0]_i_1_n_7 ),
        .Q(\ap_CS_fsm_reg[1]_0 [0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_23),
        .Q(\ap_CS_fsm_reg[1]_0 [1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_22),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT2 #(
    .INIT(4'h2)) 
    full_n_i_2__2
       (.I0(\ap_CS_fsm_reg[1]_0 [1]),
        .I1(CO),
        .O(\ap_CS_fsm_reg[1]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108
       (.CO(icmp_ln65_fu_107_p2),
        .D(D),
        .DI(DI),
        .E(regslice_both_img_in_V_data_V_U_n_11),
        .Q(Q),
        .S(S),
        .addr(addr),
        .\ap_CS_fsm_reg[0] ({grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_22,grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_23}),
        .\ap_CS_fsm_reg[1] (grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_24),
        .\ap_CS_fsm_reg[1]_0 ({ap_CS_fsm_state3,\ap_CS_fsm_reg[1]_0 }),
        .\ap_CS_fsm_reg[2] (CO),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_int_reg(ap_loop_init_int_reg),
        .ap_loop_init_int_reg_0(ap_loop_init_int_reg_0),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg_1),
        .ap_loop_init_int_reg_2(ap_loop_init_int_reg_2),
        .ap_loop_init_int_reg_3(ap_loop_init_int_reg_3),
        .ap_loop_init_int_reg_4(ap_loop_init_int_reg_4),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .\axi_data_reg_138_reg[23]_0 (\axi_data_reg_138_reg[23] ),
        .\axi_data_reg_138_reg[23]_1 (regslice_both_img_in_V_data_V_U_n_9),
        .\axi_data_reg_138_reg[23]_2 (B_V_data_1_data_out),
        .clear(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write),
        .grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .icmp_ln65_fu_107_p2_carry__0_i_7(icmp_ln65_fu_107_p2_carry__0_i_7),
        .icmp_ln65_fu_107_p2_carry__0_i_7_0(icmp_ln65_fu_107_p2_carry__0_i_7_0),
        .icmp_ln65_fu_107_p2_carry__1_0(icmp_ln65_fu_107_p2_carry__1),
        .icmp_ln65_fu_107_p2_carry__2_0(icmp_ln65_fu_107_p2_carry__2),
        .icmp_ln65_fu_107_p2_carry__2_1(icmp_ln65_fu_107_p2_carry__2_0),
        .imgInput_data_full_n(imgInput_data_full_n),
        .img_in_TVALID_int_regslice(img_in_TVALID_int_regslice),
        .\j_02_fu_60_reg[11]_0 (\j_02_fu_60_reg[11] ),
        .\j_02_fu_60_reg[11]_1 (\j_02_fu_60_reg[11]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_n_24),
        .Q(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h80000000)) 
    \i_fu_76[0]_i_1 
       (.I0(\ap_CS_fsm_reg[1]_0 [0]),
        .I1(imgInput_rows_c9_channel_empty_n),
        .I2(imgInput_cols_c10_channel_empty_n),
        .I3(imgInput_rows_c_full_n),
        .I4(imgInput_cols_c_full_n),
        .O(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_76[0]_i_4 
       (.I0(out[0]),
        .O(\i_fu_76[0]_i_4_n_7 ));
  FDRE \i_fu_76_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[0]_i_3_n_14 ),
        .Q(out[0]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[0]_i_3 
       (.CI(1'b0),
        .CO({\i_fu_76_reg[0]_i_3_n_7 ,\i_fu_76_reg[0]_i_3_n_8 ,\i_fu_76_reg[0]_i_3_n_9 ,\i_fu_76_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_76_reg[0]_i_3_n_11 ,\i_fu_76_reg[0]_i_3_n_12 ,\i_fu_76_reg[0]_i_3_n_13 ,\i_fu_76_reg[0]_i_3_n_14 }),
        .S({out[3:1],\i_fu_76[0]_i_4_n_7 }));
  FDRE \i_fu_76_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[8]_i_1_n_12 ),
        .Q(out[10]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[8]_i_1_n_11 ),
        .Q(out[11]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[0]_i_3_n_13 ),
        .Q(out[1]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[0]_i_3_n_12 ),
        .Q(out[2]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[0]_i_3_n_11 ),
        .Q(out[3]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[4]_i_1_n_14 ),
        .Q(out[4]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[4]_i_1 
       (.CI(\i_fu_76_reg[0]_i_3_n_7 ),
        .CO({\i_fu_76_reg[4]_i_1_n_7 ,\i_fu_76_reg[4]_i_1_n_8 ,\i_fu_76_reg[4]_i_1_n_9 ,\i_fu_76_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[4]_i_1_n_11 ,\i_fu_76_reg[4]_i_1_n_12 ,\i_fu_76_reg[4]_i_1_n_13 ,\i_fu_76_reg[4]_i_1_n_14 }),
        .S(out[7:4]));
  FDRE \i_fu_76_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[4]_i_1_n_13 ),
        .Q(out[5]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[4]_i_1_n_12 ),
        .Q(out[6]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[4]_i_1_n_11 ),
        .Q(out[7]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  FDRE \i_fu_76_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[8]_i_1_n_14 ),
        .Q(out[8]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_76_reg[8]_i_1 
       (.CI(\i_fu_76_reg[4]_i_1_n_7 ),
        .CO({\NLW_i_fu_76_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_76_reg[8]_i_1_n_8 ,\i_fu_76_reg[8]_i_1_n_9 ,\i_fu_76_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_76_reg[8]_i_1_n_11 ,\i_fu_76_reg[8]_i_1_n_12 ,\i_fu_76_reg[8]_i_1_n_13 ,\i_fu_76_reg[8]_i_1_n_14 }),
        .S(out[11:8]));
  FDRE \i_fu_76_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_76_reg[8]_i_1_n_13 ),
        .Q(out[9]),
        .R(axis2xfMat_24_16_3840_2160_1_U0_imgInput_cols_c_write));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both_39 regslice_both_img_in_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (B_V_data_1_data_out),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .CO(icmp_ln65_fu_107_p2),
        .E(regslice_both_img_in_V_data_V_U_n_11),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg(regslice_both_img_in_V_data_V_U_n_9),
        .imgInput_data_full_n(imgInput_data_full_n),
        .img_in_TDATA(img_in_TDATA),
        .img_in_TVALID(img_in_TVALID),
        .img_in_TVALID_int_regslice(img_in_TVALID_int_regslice),
        .push(push));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_control_s_axi
   (Block_entry1_proc_U0_ap_start,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    ap_start,
    push,
    \FSM_onehot_rstate_reg[1]_0 ,
    \FSM_onehot_wstate_reg[2]_0 ,
    ap_rst_n_0,
    ap_rst_n_1,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    shift,
    rows,
    cols,
    s_axi_control_RDATA,
    interrupt,
    ap_done_reg,
    ap_sync_reg_Block_entry1_proc_U0_ap_ready,
    shift_c_full_n,
    int_ap_ready_reg_0,
    start_once_reg,
    start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
    s_axi_control_ARVALID,
    s_axi_control_ARADDR,
    s_axi_control_WVALID,
    ap_rst_n,
    xfMat2axis_24_16_3840_2160_1_U0_ap_done,
    ap_idle,
    ap_rst_n_inv,
    ap_clk,
    s_axi_control_AWADDR,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_RREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY);
  output Block_entry1_proc_U0_ap_start;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output ap_start;
  output push;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output ap_rst_n_0;
  output ap_rst_n_1;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output [7:0]shift;
  output [31:0]rows;
  output [31:0]cols;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input ap_done_reg;
  input ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  input shift_c_full_n;
  input int_ap_ready_reg_0;
  input start_once_reg;
  input start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n;
  input s_axi_control_ARVALID;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_WVALID;
  input ap_rst_n;
  input xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  input ap_idle;
  input ap_rst_n_inv;
  input ap_clk;
  input [5:0]s_axi_control_AWADDR;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_RREADY;
  input s_axi_control_AWVALID;
  input s_axi_control_BREADY;

  wire Block_entry1_proc_U0_ap_start;
  wire \FSM_onehot_rstate[1]_i_1_n_7 ;
  wire \FSM_onehot_rstate[2]_i_1_n_7 ;
  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_2_n_7 ;
  wire \FSM_onehot_wstate[2]_i_1_n_7 ;
  wire \FSM_onehot_wstate[3]_i_1_n_7 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_idle;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_1;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_entry_proc_U0_ap_ready;
  wire ap_sync_ready;
  wire ap_sync_reg_Block_entry1_proc_U0_ap_ready;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ar_hs;
  wire auto_restart_status_i_1_n_7;
  wire auto_restart_status_reg_n_7;
  wire [31:0]cols;
  wire int_ap_ready__0;
  wire int_ap_ready_i_1_n_7;
  wire int_ap_ready_reg_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_7;
  wire int_auto_restart_i_1_n_7;
  wire [31:0]int_cols0;
  wire \int_cols[31]_i_1_n_7 ;
  wire \int_cols[31]_i_3_n_7 ;
  wire int_gie_i_1_n_7;
  wire int_gie_reg_n_7;
  wire \int_ier[0]_i_1_n_7 ;
  wire \int_ier[1]_i_1_n_7 ;
  wire \int_ier[1]_i_2_n_7 ;
  wire \int_ier_reg_n_7_[0] ;
  wire int_interrupt0;
  wire int_isr7_out;
  wire \int_isr[0]_i_1_n_7 ;
  wire \int_isr[1]_i_1_n_7 ;
  wire \int_isr_reg_n_7_[0] ;
  wire \int_isr_reg_n_7_[1] ;
  wire [31:0]int_rows0;
  wire \int_rows[31]_i_1_n_7 ;
  wire \int_shift[0]_i_1_n_7 ;
  wire \int_shift[1]_i_1_n_7 ;
  wire \int_shift[2]_i_1_n_7 ;
  wire \int_shift[3]_i_1_n_7 ;
  wire \int_shift[4]_i_1_n_7 ;
  wire \int_shift[5]_i_1_n_7 ;
  wire \int_shift[6]_i_1_n_7 ;
  wire \int_shift[7]_i_1_n_7 ;
  wire \int_shift[7]_i_2_n_7 ;
  wire \int_shift[7]_i_3_n_7 ;
  wire int_task_ap_done0;
  wire int_task_ap_done__0;
  wire int_task_ap_done_i_1_n_7;
  wire int_task_ap_done_i_3_n_7;
  wire interrupt;
  wire p_0_in;
  wire [7:2]p_3_in;
  wire push;
  wire [9:0]rdata;
  wire \rdata[0]_i_2_n_7 ;
  wire \rdata[0]_i_3_n_7 ;
  wire \rdata[10]_i_1_n_7 ;
  wire \rdata[11]_i_1_n_7 ;
  wire \rdata[12]_i_1_n_7 ;
  wire \rdata[13]_i_1_n_7 ;
  wire \rdata[14]_i_1_n_7 ;
  wire \rdata[15]_i_1_n_7 ;
  wire \rdata[16]_i_1_n_7 ;
  wire \rdata[17]_i_1_n_7 ;
  wire \rdata[18]_i_1_n_7 ;
  wire \rdata[19]_i_1_n_7 ;
  wire \rdata[1]_i_2_n_7 ;
  wire \rdata[1]_i_3_n_7 ;
  wire \rdata[20]_i_1_n_7 ;
  wire \rdata[21]_i_1_n_7 ;
  wire \rdata[22]_i_1_n_7 ;
  wire \rdata[23]_i_1_n_7 ;
  wire \rdata[24]_i_1_n_7 ;
  wire \rdata[25]_i_1_n_7 ;
  wire \rdata[26]_i_1_n_7 ;
  wire \rdata[27]_i_1_n_7 ;
  wire \rdata[28]_i_1_n_7 ;
  wire \rdata[29]_i_1_n_7 ;
  wire \rdata[2]_i_2_n_7 ;
  wire \rdata[30]_i_1_n_7 ;
  wire \rdata[31]_i_1_n_7 ;
  wire \rdata[31]_i_3_n_7 ;
  wire \rdata[31]_i_4_n_7 ;
  wire \rdata[31]_i_5_n_7 ;
  wire \rdata[3]_i_2_n_7 ;
  wire \rdata[4]_i_1_n_7 ;
  wire \rdata[5]_i_1_n_7 ;
  wire \rdata[6]_i_1_n_7 ;
  wire \rdata[7]_i_2_n_7 ;
  wire \rdata[8]_i_1_n_7 ;
  wire \rdata[9]_i_2_n_7 ;
  wire [31:0]rows;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [7:0]shift;
  wire shift_c_full_n;
  wire start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n;
  wire start_once_reg;
  wire waddr;
  wire \waddr_reg_n_7_[0] ;
  wire \waddr_reg_n_7_[1] ;
  wire \waddr_reg_n_7_[2] ;
  wire \waddr_reg_n_7_[3] ;
  wire \waddr_reg_n_7_[4] ;
  wire \waddr_reg_n_7_[5] ;
  wire xfMat2axis_24_16_3840_2160_1_U0_ap_done;

  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hF747)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(\FSM_onehot_rstate[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RREADY),
        .I3(s_axi_control_RVALID),
        .O(\FSM_onehot_rstate[2]_i_1_n_7 ));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[1]_i_1_n_7 ),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "RDIDLE:010,RDDATA:100,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_rstate[2]_i_1_n_7 ),
        .Q(s_axi_control_RVALID),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h888BFF8B)) 
    \FSM_onehot_wstate[1]_i_2 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_BVALID),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(\FSM_onehot_wstate_reg[1]_0 ),
        .I4(s_axi_control_AWVALID),
        .O(\FSM_onehot_wstate[1]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BREADY),
        .I3(s_axi_control_BVALID),
        .O(\FSM_onehot_wstate[3]_i_1_n_7 ));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_2_n_7 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_7 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(ap_rst_n_inv));
  (* FSM_ENCODED_STATES = "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_7 ),
        .Q(s_axi_control_BVALID),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h44400000)) 
    \SRL_SIG_reg[3][0]_srl4_i_1__1 
       (.I0(int_ap_ready_reg_0),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .I4(shift_c_full_n),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \ap_return_0_preg[31]_i_2 
       (.I0(ap_start),
        .I1(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .O(Block_entry1_proc_U0_ap_start));
  LUT6 #(
    .INIT(64'h20222020A0AAA0A0)) 
    ap_sync_reg_Block_entry1_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(Block_entry1_proc_U0_ap_start),
        .I5(ap_sync_entry_proc_U0_ap_ready),
        .O(ap_rst_n_1));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hEEEAAAAA)) 
    ap_sync_reg_Block_entry1_proc_U0_ap_ready_i_2
       (.I0(int_ap_ready_reg_0),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .I4(shift_c_full_n),
        .O(ap_sync_entry_proc_U0_ap_ready));
  LUT6 #(
    .INIT(64'h2A222A2A00000000)) 
    ap_sync_reg_entry_proc_U0_ap_ready_i_1
       (.I0(ap_rst_n),
        .I1(ap_start),
        .I2(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .I3(ap_done_reg),
        .I4(Block_entry1_proc_U0_ap_start),
        .I5(ap_sync_entry_proc_U0_ap_ready),
        .O(ap_rst_n_0));
  LUT3 #(
    .INIT(8'hBA)) 
    auto_restart_status_i_1
       (.I0(p_3_in[7]),
        .I1(ap_idle),
        .I2(auto_restart_status_reg_n_7),
        .O(auto_restart_status_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_7),
        .Q(auto_restart_status_reg_n_7),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4440)) 
    int_ap_idle_i_3
       (.I0(int_ap_ready_reg_0),
        .I1(ap_start),
        .I2(start_once_reg),
        .I3(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  FDRE int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_3_in[2]),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h4F44)) 
    int_ap_ready_i_1
       (.I0(p_3_in[7]),
        .I1(ap_sync_ready),
        .I2(int_task_ap_done0),
        .I3(int_ap_ready__0),
        .O(int_ap_ready_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_7),
        .Q(int_ap_ready__0),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    int_ap_start_i_1
       (.I0(p_3_in[7]),
        .I1(ap_sync_ready),
        .I2(int_ap_start5_out),
        .I3(ap_start),
        .O(int_ap_start_i_1_n_7));
  LUT6 #(
    .INIT(64'hF2F2F2F2F2000000)) 
    int_ap_start_i_2
       (.I0(Block_entry1_proc_U0_ap_start),
        .I1(ap_done_reg),
        .I2(ap_sync_reg_Block_entry1_proc_U0_ap_ready),
        .I3(shift_c_full_n),
        .I4(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .I5(int_ap_ready_reg_0),
        .O(ap_sync_ready));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    int_ap_start_i_3
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_7_[3] ),
        .I3(\int_ier[1]_i_2_n_7 ),
        .I4(\waddr_reg_n_7_[2] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_7),
        .Q(ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFFFFF00200000)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_7_[2] ),
        .I2(\int_ier[1]_i_2_n_7 ),
        .I3(\waddr_reg_n_7_[3] ),
        .I4(s_axi_control_WSTRB[0]),
        .I5(p_3_in[7]),
        .O(int_auto_restart_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_7),
        .Q(p_3_in[7]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[0]),
        .O(int_cols0[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[10]),
        .O(int_cols0[10]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[11]),
        .O(int_cols0[11]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[12]),
        .O(int_cols0[12]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[13]),
        .O(int_cols0[13]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[14]),
        .O(int_cols0[14]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[15]),
        .O(int_cols0[15]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[16]),
        .O(int_cols0[16]));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[17]),
        .O(int_cols0[17]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[18]),
        .O(int_cols0[18]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[19]),
        .O(int_cols0[19]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[1]),
        .O(int_cols0[1]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[20]),
        .O(int_cols0[20]));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[21]),
        .O(int_cols0[21]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[22]),
        .O(int_cols0[22]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(cols[23]),
        .O(int_cols0[23]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[24]),
        .O(int_cols0[24]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[25]),
        .O(int_cols0[25]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[26]),
        .O(int_cols0[26]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[27]),
        .O(int_cols0[27]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[28]),
        .O(int_cols0[28]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[29]),
        .O(int_cols0[29]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[2]),
        .O(int_cols0[2]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[30]),
        .O(int_cols0[30]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \int_cols[31]_i_1 
       (.I0(\waddr_reg_n_7_[5] ),
        .I1(\waddr_reg_n_7_[4] ),
        .I2(\int_cols[31]_i_3_n_7 ),
        .I3(\waddr_reg_n_7_[2] ),
        .I4(\waddr_reg_n_7_[3] ),
        .O(\int_cols[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(cols[31]),
        .O(int_cols0[31]));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \int_cols[31]_i_3 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_7_[0] ),
        .I3(\waddr_reg_n_7_[1] ),
        .O(\int_cols[31]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[3]),
        .O(int_cols0[3]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[4]),
        .O(int_cols0[4]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[5]),
        .O(int_cols0[5]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[6]),
        .O(int_cols0[6]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(cols[7]),
        .O(int_cols0[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[8]),
        .O(int_cols0[8]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_cols[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(cols[9]),
        .O(int_cols0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[0] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[0]),
        .Q(cols[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[10] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[10]),
        .Q(cols[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[11] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[11]),
        .Q(cols[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[12] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[12]),
        .Q(cols[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[13] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[13]),
        .Q(cols[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[14] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[14]),
        .Q(cols[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[15] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[15]),
        .Q(cols[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[16] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[16]),
        .Q(cols[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[17] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[17]),
        .Q(cols[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[18] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[18]),
        .Q(cols[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[19] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[19]),
        .Q(cols[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[1] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[1]),
        .Q(cols[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[20] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[20]),
        .Q(cols[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[21] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[21]),
        .Q(cols[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[22] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[22]),
        .Q(cols[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[23] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[23]),
        .Q(cols[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[24] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[24]),
        .Q(cols[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[25] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[25]),
        .Q(cols[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[26] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[26]),
        .Q(cols[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[27] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[27]),
        .Q(cols[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[28] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[28]),
        .Q(cols[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[29] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[29]),
        .Q(cols[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[2] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[2]),
        .Q(cols[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[30] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[30]),
        .Q(cols[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[31] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[31]),
        .Q(cols[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[3] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[3]),
        .Q(cols[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[4] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[4]),
        .Q(cols[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[5] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[5]),
        .Q(cols[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[6] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[6]),
        .Q(cols[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[7] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[7]),
        .Q(cols[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[8] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[8]),
        .Q(cols[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_cols_reg[9] 
       (.C(ap_clk),
        .CE(\int_cols[31]_i_1_n_7 ),
        .D(int_cols0[9]),
        .Q(cols[9]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFBFFFFF00800000)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\int_ier[1]_i_2_n_7 ),
        .I3(\waddr_reg_n_7_[3] ),
        .I4(\waddr_reg_n_7_[2] ),
        .I5(int_gie_reg_n_7),
        .O(int_gie_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_7),
        .Q(int_gie_reg_n_7),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_7_[2] ),
        .I3(\waddr_reg_n_7_[3] ),
        .I4(\int_ier[1]_i_2_n_7 ),
        .I5(\int_ier_reg_n_7_[0] ),
        .O(\int_ier[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFBFFFFFF08000000)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(\waddr_reg_n_7_[2] ),
        .I3(\waddr_reg_n_7_[3] ),
        .I4(\int_ier[1]_i_2_n_7 ),
        .I5(p_0_in),
        .O(\int_ier[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \int_ier[1]_i_2 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_7_[0] ),
        .I3(\waddr_reg_n_7_[1] ),
        .I4(\waddr_reg_n_7_[5] ),
        .I5(\waddr_reg_n_7_[4] ),
        .O(\int_ier[1]_i_2_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_7 ),
        .Q(\int_ier_reg_n_7_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_7 ),
        .Q(p_0_in),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(int_gie_reg_n_7),
        .I1(\int_isr_reg_n_7_[1] ),
        .I2(\int_isr_reg_n_7_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr7_out),
        .I2(\int_ier_reg_n_7_[0] ),
        .I3(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I4(\int_isr_reg_n_7_[0] ),
        .O(\int_isr[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \int_isr[0]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_7_[3] ),
        .I2(\int_ier[1]_i_2_n_7 ),
        .I3(\waddr_reg_n_7_[2] ),
        .O(int_isr7_out));
  LUT5 #(
    .INIT(32'hF777F888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr7_out),
        .I2(p_0_in),
        .I3(ap_sync_ready),
        .I4(\int_isr_reg_n_7_[1] ),
        .O(\int_isr[1]_i_1_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_7 ),
        .Q(\int_isr_reg_n_7_[0] ),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_7 ),
        .Q(\int_isr_reg_n_7_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[0]),
        .O(int_rows0[0]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[10]),
        .O(int_rows0[10]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[11]),
        .O(int_rows0[11]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[12]),
        .O(int_rows0[12]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[13]),
        .O(int_rows0[13]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[14]),
        .O(int_rows0[14]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[15]),
        .O(int_rows0[15]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[16]),
        .O(int_rows0[16]));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[17]),
        .O(int_rows0[17]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[18]),
        .O(int_rows0[18]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[19]),
        .O(int_rows0[19]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[1]),
        .O(int_rows0[1]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[20]),
        .O(int_rows0[20]));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[21]),
        .O(int_rows0[21]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[22]),
        .O(int_rows0[22]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(rows[23]),
        .O(int_rows0[23]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[24]),
        .O(int_rows0[24]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[25]),
        .O(int_rows0[25]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[26]),
        .O(int_rows0[26]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[27]),
        .O(int_rows0[27]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[28]),
        .O(int_rows0[28]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[29]),
        .O(int_rows0[29]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[2]),
        .O(int_rows0[2]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[30]),
        .O(int_rows0[30]));
  LUT3 #(
    .INIT(8'h40)) 
    \int_rows[31]_i_1 
       (.I0(\waddr_reg_n_7_[2] ),
        .I1(\waddr_reg_n_7_[3] ),
        .I2(\int_shift[7]_i_3_n_7 ),
        .O(\int_rows[31]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(rows[31]),
        .O(int_rows0[31]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[3]),
        .O(int_rows0[3]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[4]),
        .O(int_rows0[4]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[5]),
        .O(int_rows0[5]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[6]),
        .O(int_rows0[6]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(rows[7]),
        .O(int_rows0[7]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[8]),
        .O(int_rows0[8]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_rows[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(rows[9]),
        .O(int_rows0[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[0] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[0]),
        .Q(rows[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[10] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[10]),
        .Q(rows[10]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[11] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[11]),
        .Q(rows[11]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[12] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[12]),
        .Q(rows[12]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[13] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[13]),
        .Q(rows[13]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[14] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[14]),
        .Q(rows[14]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[15] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[15]),
        .Q(rows[15]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[16] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[16]),
        .Q(rows[16]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[17] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[17]),
        .Q(rows[17]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[18] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[18]),
        .Q(rows[18]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[19] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[19]),
        .Q(rows[19]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[1] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[1]),
        .Q(rows[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[20] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[20]),
        .Q(rows[20]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[21] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[21]),
        .Q(rows[21]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[22] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[22]),
        .Q(rows[22]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[23] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[23]),
        .Q(rows[23]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[24] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[24]),
        .Q(rows[24]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[25] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[25]),
        .Q(rows[25]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[26] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[26]),
        .Q(rows[26]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[27] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[27]),
        .Q(rows[27]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[28] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[28]),
        .Q(rows[28]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[29] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[29]),
        .Q(rows[29]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[2] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[2]),
        .Q(rows[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[30] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[30]),
        .Q(rows[30]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[31] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[31]),
        .Q(rows[31]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[3] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[3]),
        .Q(rows[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[4] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[4]),
        .Q(rows[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[5] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[5]),
        .Q(rows[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[6] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[6]),
        .Q(rows[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[7] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[7]),
        .Q(rows[7]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[8] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[8]),
        .Q(rows[8]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_rows_reg[9] 
       (.C(ap_clk),
        .CE(\int_rows[31]_i_1_n_7 ),
        .D(int_rows0[9]),
        .Q(rows[9]),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[0]),
        .O(\int_shift[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[1]),
        .O(\int_shift[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[2]),
        .O(\int_shift[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[3]),
        .O(\int_shift[3]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[4]),
        .O(\int_shift[4]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[5]),
        .O(\int_shift[5]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[6]),
        .O(\int_shift[6]_i_1_n_7 ));
  LUT3 #(
    .INIT(8'h02)) 
    \int_shift[7]_i_1 
       (.I0(\int_shift[7]_i_3_n_7 ),
        .I1(\waddr_reg_n_7_[3] ),
        .I2(\waddr_reg_n_7_[2] ),
        .O(\int_shift[7]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_shift[7]_i_2 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(shift[7]),
        .O(\int_shift[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000080)) 
    \int_shift[7]_i_3 
       (.I0(\waddr_reg_n_7_[4] ),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_WVALID),
        .I3(\waddr_reg_n_7_[0] ),
        .I4(\waddr_reg_n_7_[1] ),
        .I5(\waddr_reg_n_7_[5] ),
        .O(\int_shift[7]_i_3_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[0] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_7 ),
        .D(\int_shift[0]_i_1_n_7 ),
        .Q(shift[0]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[1] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_7 ),
        .D(\int_shift[1]_i_1_n_7 ),
        .Q(shift[1]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[2] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_7 ),
        .D(\int_shift[2]_i_1_n_7 ),
        .Q(shift[2]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[3] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_7 ),
        .D(\int_shift[3]_i_1_n_7 ),
        .Q(shift[3]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[4] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_7 ),
        .D(\int_shift[4]_i_1_n_7 ),
        .Q(shift[4]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[5] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_7 ),
        .D(\int_shift[5]_i_1_n_7 ),
        .Q(shift[5]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[6] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_7 ),
        .D(\int_shift[6]_i_1_n_7 ),
        .Q(shift[6]),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    \int_shift_reg[7] 
       (.C(ap_clk),
        .CE(\int_shift[7]_i_1_n_7 ),
        .D(\int_shift[7]_i_2_n_7 ),
        .Q(shift[7]),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0CAAFFFF0CAA0CAA)) 
    int_task_ap_done_i_1
       (.I0(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I1(ap_idle),
        .I2(p_3_in[2]),
        .I3(auto_restart_status_reg_n_7),
        .I4(int_task_ap_done0),
        .I5(int_task_ap_done__0),
        .O(int_task_ap_done_i_1_n_7));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[2]),
        .I1(s_axi_control_ARADDR[3]),
        .I2(int_task_ap_done_i_3_n_7),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(ar_hs),
        .O(int_task_ap_done0));
  LUT2 #(
    .INIT(4'hE)) 
    int_task_ap_done_i_3
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .O(int_task_ap_done_i_3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_7),
        .Q(int_task_ap_done__0),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata[0]_i_2 
       (.I0(\int_isr_reg_n_7_[0] ),
        .I1(\int_ier_reg_n_7_[0] ),
        .I2(\rdata[31]_i_4_n_7 ),
        .I3(int_gie_reg_n_7),
        .I4(\rdata[31]_i_5_n_7 ),
        .I5(ap_start),
        .O(\rdata[0]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[0]_i_3 
       (.I0(cols[0]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(rows[0]),
        .I3(\rdata[31]_i_5_n_7 ),
        .I4(shift[0]),
        .O(\rdata[0]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[10]_i_1 
       (.I0(cols[10]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[10]),
        .O(\rdata[10]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[11]_i_1 
       (.I0(cols[11]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[11]),
        .O(\rdata[11]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[12]_i_1 
       (.I0(cols[12]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[12]),
        .O(\rdata[12]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[13]_i_1 
       (.I0(cols[13]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[13]),
        .O(\rdata[13]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[14]_i_1 
       (.I0(cols[14]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[14]),
        .O(\rdata[14]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[15]_i_1 
       (.I0(cols[15]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[15]),
        .O(\rdata[15]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[16]_i_1 
       (.I0(cols[16]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[16]),
        .O(\rdata[16]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[17]_i_1 
       (.I0(cols[17]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[17]),
        .O(\rdata[17]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[18]_i_1 
       (.I0(cols[18]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[18]),
        .O(\rdata[18]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[19]_i_1 
       (.I0(cols[19]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[19]),
        .O(\rdata[19]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hA0A0CFC0)) 
    \rdata[1]_i_2 
       (.I0(\int_isr_reg_n_7_[1] ),
        .I1(p_0_in),
        .I2(\rdata[31]_i_4_n_7 ),
        .I3(int_task_ap_done__0),
        .I4(\rdata[31]_i_5_n_7 ),
        .O(\rdata[1]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[1]_i_3 
       (.I0(cols[1]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(rows[1]),
        .I3(\rdata[31]_i_5_n_7 ),
        .I4(shift[1]),
        .O(\rdata[1]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[20]_i_1 
       (.I0(cols[20]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[20]),
        .O(\rdata[20]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[21]_i_1 
       (.I0(cols[21]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[21]),
        .O(\rdata[21]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[22]_i_1 
       (.I0(cols[22]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[22]),
        .O(\rdata[22]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[23]_i_1 
       (.I0(cols[23]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[23]),
        .O(\rdata[23]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[24]_i_1 
       (.I0(cols[24]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[24]),
        .O(\rdata[24]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[25]_i_1 
       (.I0(cols[25]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[25]),
        .O(\rdata[25]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[26]_i_1 
       (.I0(cols[26]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[26]),
        .O(\rdata[26]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[27]_i_1 
       (.I0(cols[27]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[27]),
        .O(\rdata[27]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[28]_i_1 
       (.I0(cols[28]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[28]),
        .O(\rdata[28]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[29]_i_1 
       (.I0(cols[29]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[29]),
        .O(\rdata[29]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[2]_i_1 
       (.I0(cols[2]),
        .I1(\rdata[2]_i_2_n_7 ),
        .I2(\rdata[9]_i_2_n_7 ),
        .I3(\rdata[31]_i_5_n_7 ),
        .I4(p_3_in[2]),
        .I5(\rdata[31]_i_4_n_7 ),
        .O(rdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[2]_i_2 
       (.I0(rows[2]),
        .I1(\rdata[31]_i_5_n_7 ),
        .I2(shift[2]),
        .O(\rdata[2]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[30]_i_1 
       (.I0(cols[30]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[30]),
        .O(\rdata[30]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000000008)) 
    \rdata[31]_i_1 
       (.I0(\FSM_onehot_rstate_reg[1]_0 ),
        .I1(s_axi_control_ARVALID),
        .I2(s_axi_control_ARADDR[1]),
        .I3(s_axi_control_ARADDR[0]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[5]),
        .O(\rdata[31]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata[31]_i_2 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[31]_i_3 
       (.I0(cols[31]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[31]),
        .O(\rdata[31]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFEFEFEFFFE)) 
    \rdata[31]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEA)) 
    \rdata[31]_i_5 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(s_axi_control_ARADDR[3]),
        .I4(s_axi_control_ARADDR[0]),
        .I5(s_axi_control_ARADDR[2]),
        .O(\rdata[31]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[3]_i_1 
       (.I0(cols[3]),
        .I1(\rdata[3]_i_2_n_7 ),
        .I2(\rdata[9]_i_2_n_7 ),
        .I3(\rdata[31]_i_5_n_7 ),
        .I4(int_ap_ready__0),
        .I5(\rdata[31]_i_4_n_7 ),
        .O(rdata[3]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[3]_i_2 
       (.I0(rows[3]),
        .I1(\rdata[31]_i_5_n_7 ),
        .I2(shift[3]),
        .O(\rdata[3]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[4]_i_1 
       (.I0(cols[4]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(rows[4]),
        .I3(\rdata[31]_i_5_n_7 ),
        .I4(shift[4]),
        .O(\rdata[4]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[5]_i_1 
       (.I0(cols[5]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(rows[5]),
        .I3(\rdata[31]_i_5_n_7 ),
        .I4(shift[5]),
        .O(\rdata[5]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata[6]_i_1 
       (.I0(cols[6]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(rows[6]),
        .I3(\rdata[31]_i_5_n_7 ),
        .I4(shift[6]),
        .O(\rdata[6]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00A000A0C0CFC0C0)) 
    \rdata[7]_i_1 
       (.I0(cols[7]),
        .I1(\rdata[7]_i_2_n_7 ),
        .I2(\rdata[9]_i_2_n_7 ),
        .I3(\rdata[31]_i_5_n_7 ),
        .I4(p_3_in[7]),
        .I5(\rdata[31]_i_4_n_7 ),
        .O(rdata[7]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \rdata[7]_i_2 
       (.I0(rows[7]),
        .I1(\rdata[31]_i_5_n_7 ),
        .I2(shift[7]),
        .O(\rdata[7]_i_2_n_7 ));
  LUT4 #(
    .INIT(16'h3808)) 
    \rdata[8]_i_1 
       (.I0(cols[8]),
        .I1(\rdata[31]_i_4_n_7 ),
        .I2(\rdata[31]_i_5_n_7 ),
        .I3(rows[8]),
        .O(\rdata[8]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h00A000A0C00FC000)) 
    \rdata[9]_i_1 
       (.I0(cols[9]),
        .I1(rows[9]),
        .I2(\rdata[9]_i_2_n_7 ),
        .I3(\rdata[31]_i_5_n_7 ),
        .I4(interrupt),
        .I5(\rdata[31]_i_4_n_7 ),
        .O(rdata[9]));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \rdata[9]_i_2 
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[0]),
        .I3(s_axi_control_ARADDR[1]),
        .O(\rdata[9]_i_2_n_7 ));
  FDRE \rdata_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  MUXF7 \rdata_reg[0]_i_1 
       (.I0(\rdata[0]_i_2_n_7 ),
        .I1(\rdata[0]_i_3_n_7 ),
        .O(rdata[0]),
        .S(\rdata[9]_i_2_n_7 ));
  FDRE \rdata_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[10]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[10]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[11]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[11]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[12]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[12]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[13]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[13]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[14]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[14]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[15]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[15]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[16]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[16]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[17]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[17]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[18]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[18]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[19]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[19]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  MUXF7 \rdata_reg[1]_i_1 
       (.I0(\rdata[1]_i_2_n_7 ),
        .I1(\rdata[1]_i_3_n_7 ),
        .O(rdata[1]),
        .S(\rdata[9]_i_2_n_7 ));
  FDRE \rdata_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[20]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[20]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[21]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[21]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[22]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[22]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[23]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[23]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[24]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[24]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[25]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[25]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[26]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[26]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[27]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[27]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[28]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[28]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[29]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[29]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[30]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[30]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[31]_i_3_n_7 ),
        .Q(s_axi_control_RDATA[31]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[4]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[4]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[5]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[5]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[6]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[6]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(\rdata[8]_i_1_n_7 ),
        .Q(s_axi_control_RDATA[8]),
        .R(\rdata[31]_i_1_n_7 ));
  FDRE \rdata_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .O(waddr));
  FDRE \waddr_reg[0] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \waddr_reg[1] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[4]),
        .Q(\waddr_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[5]),
        .Q(\waddr_reg_n_7_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_entry_proc
   (start_once_reg,
    ap_rst_n_inv,
    start_once_reg_reg_0,
    ap_clk);
  output start_once_reg;
  input ap_rst_n_inv;
  input start_once_reg_reg_0;
  input ap_clk;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire start_once_reg;
  wire start_once_reg_reg_0;

  FDRE #(
    .INIT(1'b0)) 
    start_once_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(start_once_reg_reg_0),
        .Q(start_once_reg),
        .R(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S
   (\mOutPtr_reg[0]_0 ,
    imgInput_data_empty_n,
    imgInput_data_full_n,
    d0,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    mOutPtr18_out,
    mOutPtr0,
    E,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output imgInput_data_empty_n;
  output imgInput_data_full_n;
  output [23:0]d0;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input mOutPtr18_out;
  input mOutPtr0;
  input [0:0]E;
  input [23:0]D;

  wire [23:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire [23:0]d0;
  wire empty_n_i_1__1_n_7;
  wire full_n_i_1__1_n_7;
  wire imgInput_data_empty_n;
  wire imgInput_data_full_n;
  wire [1:1]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr18_out;
  wire \mOutPtr[1]_i_1__1_n_7 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_ShiftReg_7 U_Filter2d_accel_fifo_w24_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .d0(d0),
        .\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 (\mOutPtr_reg[0]_0 ),
        .mOutPtr(mOutPtr));
  LUT5 #(
    .INIT(32'hFEFFAAAA)) 
    empty_n_i_1__1
       (.I0(mOutPtr18_out),
        .I1(mOutPtr),
        .I2(\mOutPtr_reg[0]_0 ),
        .I3(mOutPtr0),
        .I4(imgInput_data_empty_n),
        .O(empty_n_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__1_n_7),
        .Q(imgInput_data_empty_n),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'hEFEF0F00)) 
    full_n_i_1__1
       (.I0(mOutPtr),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(mOutPtr18_out),
        .I3(mOutPtr0),
        .I4(imgInput_data_full_n),
        .O(full_n_i_1__1_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__1_n_7),
        .Q(imgInput_data_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT4 #(
    .INIT(16'h6798)) 
    \mOutPtr[1]_i_1__1 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(mOutPtr18_out),
        .I2(mOutPtr0),
        .I3(mOutPtr),
        .O(\mOutPtr[1]_i_1__1_n_7 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__1_n_7 ),
        .Q(mOutPtr),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_fifo_w24_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_3
   (\mOutPtr_reg[0]_0 ,
    imgOutput_data_empty_n,
    imgOutput_data_full_n,
    \SRL_SIG_reg[1][23] ,
    ap_rst_n_inv,
    ap_clk,
    \mOutPtr_reg[0]_1 ,
    push,
    xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read,
    D);
  output [0:0]\mOutPtr_reg[0]_0 ;
  output imgOutput_data_empty_n;
  output imgOutput_data_full_n;
  output [23:0]\SRL_SIG_reg[1][23] ;
  input ap_rst_n_inv;
  input ap_clk;
  input \mOutPtr_reg[0]_1 ;
  input push;
  input xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;
  input [23:0]D;

  wire [23:0]D;
  wire [23:0]\SRL_SIG_reg[1][23] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__4_n_7;
  wire full_n_i_1__4_n_7;
  wire imgOutput_data_empty_n;
  wire imgOutput_data_full_n;
  wire [1:1]mOutPtr;
  wire \mOutPtr[1]_i_1__4_n_7 ;
  wire [0:0]\mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire push;
  wire xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_ShiftReg U_Filter2d_accel_fifo_w24_d2_S_ShiftReg
       (.\B_V_data_1_payload_B_reg[23] (\mOutPtr_reg[0]_0 ),
        .D(D),
        .\SRL_SIG_reg[1][23]_0 (\SRL_SIG_reg[1][23] ),
        .ap_clk(ap_clk),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__4
       (.I0(mOutPtr),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read),
        .I3(imgOutput_data_empty_n),
        .I4(push),
        .O(empty_n_i_1__4_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__4_n_7),
        .Q(imgOutput_data_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__4
       (.I0(mOutPtr),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(push),
        .I3(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read),
        .I4(imgOutput_data_empty_n),
        .I5(imgOutput_data_full_n),
        .O(full_n_i_1__4_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__4_n_7),
        .Q(imgOutput_data_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__4 
       (.I0(\mOutPtr_reg[0]_0 ),
        .I1(push),
        .I2(imgOutput_data_empty_n),
        .I3(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read),
        .I4(mOutPtr),
        .O(\mOutPtr[1]_i_1__4_n_7 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr_reg[0]_1 ),
        .Q(\mOutPtr_reg[0]_0 ),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__4_n_7 ),
        .Q(mOutPtr),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_ShiftReg
   (\SRL_SIG_reg[1][23]_0 ,
    push,
    D,
    ap_clk,
    \B_V_data_1_payload_B_reg[23] ,
    mOutPtr);
  output [23:0]\SRL_SIG_reg[1][23]_0 ;
  input push;
  input [23:0]D;
  input ap_clk;
  input \B_V_data_1_payload_B_reg[23] ;
  input [0:0]mOutPtr;

  wire \B_V_data_1_payload_B_reg[23] ;
  wire [23:0]D;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1][23]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [0:0]mOutPtr;
  wire push;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[16]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[17]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[18]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [18]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[19]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[20]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[21]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[22]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[23]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \B_V_data_1_payload_A[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\B_V_data_1_payload_B_reg[23] ),
        .I3(mOutPtr),
        .O(\SRL_SIG_reg[1][23]_0 [9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_fifo_w24_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w24_d2_S_ShiftReg_7
   (d0,
    E,
    D,
    ap_clk,
    \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ,
    mOutPtr);
  output [23:0]d0;
  input [0:0]E;
  input [23:0]D;
  input ap_clk;
  input \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ;
  input [0:0]mOutPtr;

  wire [23:0]D;
  wire [0:0]E;
  wire [23:0]\SRL_SIG_reg[0]_0 ;
  wire [23:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [23:0]d0;
  wire \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ;
  wire [0:0]mOutPtr;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_14
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_15
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_16
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_17
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_18
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_19
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_20
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_21
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_0_i_22
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_1
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[16]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_2
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_3
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_4
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_5
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_6
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_7
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_8
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[9]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_1_i_9
       (.I0(\SRL_SIG_reg[1]_1 [17]),
        .I1(\SRL_SIG_reg[0]_0 [17]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[17]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_2_i_1
       (.I0(\SRL_SIG_reg[1]_1 [23]),
        .I1(\SRL_SIG_reg[0]_0 [23]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[23]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_2_i_2
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[22]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_2_i_3
       (.I0(\SRL_SIG_reg[1]_1 [21]),
        .I1(\SRL_SIG_reg[0]_0 [21]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[21]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_2_i_4
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[20]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_2_i_5
       (.I0(\SRL_SIG_reg[1]_1 [19]),
        .I1(\SRL_SIG_reg[0]_0 [19]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[19]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    ram_reg_2_i_6
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_U/ram_reg_2 ),
        .I3(mOutPtr),
        .O(d0[18]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S
   (S,
    Q,
    \SRL_SIG_reg[0][11] ,
    addr,
    \SRL_SIG_reg[0][14] ,
    DI,
    \SRL_SIG_reg[1][22] ,
    \SRL_SIG_reg[0][30] ,
    ap_sync_channel_write_imgInput_cols_c10_channel,
    imgInput_cols_c10_channel_full_n,
    \SRL_SIG_reg[0][22] ,
    \SRL_SIG_reg[0][30]_0 ,
    imgInput_cols_c10_channel_empty_n,
    D,
    icmp_ln65_fu_107_p2_carry__0,
    ap_loop_init,
    icmp_ln65_fu_107_p2_carry,
    icmp_ln65_fu_107_p2_carry_0,
    icmp_ln65_fu_107_p2_carry_1,
    icmp_ln65_fu_107_p2_carry_2,
    icmp_ln65_fu_107_p2_carry__0_0,
    icmp_ln65_fu_107_p2_carry__0_1,
    ap_sync_reg_channel_write_imgInput_cols_c10_channel,
    Block_entry1_proc_U0_ap_start,
    ap_done_reg,
    empty_n_reg_0,
    CO,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    full_n_reg_0);
  output [3:0]S;
  output [5:0]Q;
  output [5:0]\SRL_SIG_reg[0][11] ;
  output addr;
  output [3:0]\SRL_SIG_reg[0][14] ;
  output [1:0]DI;
  output [3:0]\SRL_SIG_reg[1][22] ;
  output [3:0]\SRL_SIG_reg[0][30] ;
  output ap_sync_channel_write_imgInput_cols_c10_channel;
  output imgInput_cols_c10_channel_full_n;
  output [3:0]\SRL_SIG_reg[0][22] ;
  output [3:0]\SRL_SIG_reg[0][30]_0 ;
  output imgInput_cols_c10_channel_empty_n;
  output [15:0]D;
  input [5:0]icmp_ln65_fu_107_p2_carry__0;
  input ap_loop_init;
  input icmp_ln65_fu_107_p2_carry;
  input icmp_ln65_fu_107_p2_carry_0;
  input icmp_ln65_fu_107_p2_carry_1;
  input icmp_ln65_fu_107_p2_carry_2;
  input icmp_ln65_fu_107_p2_carry__0_0;
  input icmp_ln65_fu_107_p2_carry__0_1;
  input ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  input Block_entry1_proc_U0_ap_start;
  input ap_done_reg;
  input [0:0]empty_n_reg_0;
  input [0:0]CO;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input full_n_reg_0;

  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]CO;
  wire [15:0]D;
  wire [1:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [5:0]\SRL_SIG_reg[0][11] ;
  wire [3:0]\SRL_SIG_reg[0][14] ;
  wire [3:0]\SRL_SIG_reg[0][22] ;
  wire [3:0]\SRL_SIG_reg[0][30] ;
  wire [3:0]\SRL_SIG_reg[0][30]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22] ;
  wire addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_loop_init;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_imgInput_cols_c10_channel;
  wire ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  wire empty_n_i_1__0_n_7;
  wire [0:0]empty_n_reg_0;
  wire full_n_i_1__0_n_7;
  wire full_n_reg_0;
  wire icmp_ln65_fu_107_p2_carry;
  wire icmp_ln65_fu_107_p2_carry_0;
  wire icmp_ln65_fu_107_p2_carry_1;
  wire icmp_ln65_fu_107_p2_carry_2;
  wire [5:0]icmp_ln65_fu_107_p2_carry__0;
  wire icmp_ln65_fu_107_p2_carry__0_0;
  wire icmp_ln65_fu_107_p2_carry__0_1;
  wire [31:0]if_din;
  wire imgInput_cols_c10_channel_empty_n;
  wire imgInput_cols_c10_channel_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__0_n_7 ;
  wire \mOutPtr[1]_i_1__0_n_7 ;
  wire push;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_9 U_Filter2d_accel_fifo_w32_d2_S_ShiftReg
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\SRL_SIG_reg[0][11]_0 (\SRL_SIG_reg[0][11] ),
        .\SRL_SIG_reg[0][14]_0 (\SRL_SIG_reg[0][14] ),
        .\SRL_SIG_reg[0][22]_0 (\SRL_SIG_reg[0][22] ),
        .\SRL_SIG_reg[0][30]_0 (\SRL_SIG_reg[0][30] ),
        .\SRL_SIG_reg[0][30]_1 (\SRL_SIG_reg[0][30]_0 ),
        .\SRL_SIG_reg[0][31]_0 (imgInput_cols_c10_channel_full_n),
        .\SRL_SIG_reg[1][22]_0 (\SRL_SIG_reg[1][22] ),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_loop_init(ap_loop_init),
        .ap_sync_reg_channel_write_imgInput_cols_c10_channel(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .icmp_ln65_fu_107_p2_carry(addr),
        .icmp_ln65_fu_107_p2_carry_0(icmp_ln65_fu_107_p2_carry),
        .icmp_ln65_fu_107_p2_carry_1(icmp_ln65_fu_107_p2_carry_0),
        .icmp_ln65_fu_107_p2_carry_2(icmp_ln65_fu_107_p2_carry_1),
        .icmp_ln65_fu_107_p2_carry_3(icmp_ln65_fu_107_p2_carry_2),
        .icmp_ln65_fu_107_p2_carry__0(icmp_ln65_fu_107_p2_carry__0),
        .icmp_ln65_fu_107_p2_carry__0_0(icmp_ln65_fu_107_p2_carry__0_0),
        .icmp_ln65_fu_107_p2_carry__0_1(icmp_ln65_fu_107_p2_carry__0_1),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .push(push));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_imgInput_cols_c10_channel_i_1
       (.I0(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .I1(imgInput_cols_c10_channel_full_n),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_imgInput_cols_c10_channel));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(empty_n_reg_0),
        .I3(CO),
        .I4(imgInput_cols_c10_channel_empty_n),
        .I5(push),
        .O(empty_n_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__0_n_7),
        .Q(imgInput_cols_c10_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__0
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(full_n_reg_0),
        .I4(imgInput_cols_c10_channel_empty_n),
        .I5(imgInput_cols_c10_channel_full_n),
        .O(full_n_i_1__0_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__0_n_7),
        .Q(imgInput_cols_c10_channel_full_n),
        .S(ap_rst_n_inv));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln65_fu_107_p2_carry_i_9
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(addr));
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1__0 
       (.I0(empty_n_reg_0),
        .I1(CO),
        .I2(imgInput_cols_c10_channel_empty_n),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__0_n_7 ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1__0 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(imgInput_cols_c10_channel_empty_n),
        .I3(CO),
        .I4(empty_n_reg_0),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__0_n_7 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__0_n_7 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__0_n_7 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_0
   (E,
    imgInput_cols_c_full_n,
    imgInput_cols_c_empty_n,
    \SRL_SIG_reg[1][15] ,
    imgInput_rows_c_full_n,
    imgInput_cols_c10_channel_empty_n,
    imgInput_rows_c9_channel_empty_n,
    \SRL_SIG_reg[0][15] ,
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output [0:0]E;
  output imgInput_cols_c_full_n;
  output imgInput_cols_c_empty_n;
  output [15:0]\SRL_SIG_reg[1][15] ;
  input imgInput_rows_c_full_n;
  input imgInput_cols_c10_channel_empty_n;
  input imgInput_rows_c9_channel_empty_n;
  input [0:0]\SRL_SIG_reg[0][15] ;
  input filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]if_din;

  wire [0:0]E;
  wire [0:0]\SRL_SIG_reg[0][15] ;
  wire [15:0]\SRL_SIG_reg[1][15] ;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__3_n_7;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read;
  wire full_n_i_1__3_n_7;
  wire [15:0]if_din;
  wire imgInput_cols_c10_channel_empty_n;
  wire imgInput_cols_c_empty_n;
  wire imgInput_cols_c_full_n;
  wire imgInput_rows_c9_channel_empty_n;
  wire imgInput_rows_c_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__3_n_7 ;
  wire \mOutPtr[1]_i_1__3_n_7 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_8 U_Filter2d_accel_fifo_w32_d2_S_ShiftReg
       (.\SRL_SIG_reg[0][15]_0 (\SRL_SIG_reg[0][15] ),
        .\SRL_SIG_reg[1][15]_0 (\SRL_SIG_reg[1][15] ),
        .ap_clk(ap_clk),
        .full_n_reg(E),
        .if_din(if_din),
        .imgInput_cols_c10_channel_empty_n(imgInput_cols_c10_channel_empty_n),
        .imgInput_cols_c_full_n(imgInput_cols_c_full_n),
        .imgInput_rows_c9_channel_empty_n(imgInput_rows_c9_channel_empty_n),
        .imgInput_rows_c_full_n(imgInput_rows_c_full_n),
        .mOutPtr(mOutPtr));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .I3(imgInput_cols_c_empty_n),
        .I4(E),
        .O(empty_n_i_1__3_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__3_n_7),
        .Q(imgInput_cols_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__3
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(E),
        .I3(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .I4(imgInput_cols_c_empty_n),
        .I5(imgInput_cols_c_full_n),
        .O(full_n_i_1__3_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__3_n_7),
        .Q(imgInput_cols_c_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__3 
       (.I0(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .I1(imgInput_cols_c_empty_n),
        .I2(E),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__3 
       (.I0(mOutPtr[0]),
        .I1(E),
        .I2(imgInput_cols_c_empty_n),
        .I3(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__3_n_7 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__3_n_7 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__3_n_7 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_1
   (sel,
    CO,
    D,
    ap_sync_channel_write_imgInput_rows_c9_channel,
    imgInput_rows_c9_channel_full_n,
    imgInput_rows_c9_channel_empty_n,
    \i_fu_76_reg[0] ,
    out,
    ap_sync_reg_channel_write_imgInput_rows_c9_channel,
    Block_entry1_proc_U0_ap_start,
    ap_done_reg,
    ap_rst_n_inv,
    ap_clk,
    if_din,
    full_n_reg_0);
  output sel;
  output [0:0]CO;
  output [15:0]D;
  output ap_sync_channel_write_imgInput_rows_c9_channel;
  output imgInput_rows_c9_channel_full_n;
  output imgInput_rows_c9_channel_empty_n;
  input [0:0]\i_fu_76_reg[0] ;
  input [11:0]out;
  input ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  input Block_entry1_proc_U0_ap_start;
  input ap_done_reg;
  input ap_rst_n_inv;
  input ap_clk;
  input [31:0]if_din;
  input full_n_reg_0;

  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]CO;
  wire [15:0]D;
  wire U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_25;
  wire U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_27;
  wire U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_28;
  wire addr;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_channel_write_imgInput_rows_c9_channel;
  wire ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  wire full_n_i_1_n_7;
  wire full_n_reg_0;
  wire [0:0]\i_fu_76_reg[0] ;
  wire [31:0]if_din;
  wire imgInput_rows_c9_channel_empty_n;
  wire imgInput_rows_c9_channel_full_n;
  wire [1:0]mOutPtr;
  wire [11:0]out;
  wire push;
  wire sel;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_6 U_Filter2d_accel_fifo_w32_d2_S_ShiftReg
       (.Block_entry1_proc_U0_ap_start(Block_entry1_proc_U0_ap_start),
        .CO(CO),
        .D(D),
        .\SRL_SIG_reg[0][31]_0 (imgInput_rows_c9_channel_full_n),
        .addr(addr),
        .\ap_CS_fsm_reg[1] (U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_25),
        .ap_clk(ap_clk),
        .ap_done_reg(ap_done_reg),
        .ap_sync_reg_channel_write_imgInput_rows_c9_channel(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .\i_fu_76_reg[0] (\i_fu_76_reg[0] ),
        .if_din(if_din),
        .mOutPtr(mOutPtr),
        .\mOutPtr_reg[0] (U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_27),
        .\mOutPtr_reg[1] (U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_28),
        .\mOutPtr_reg[1]_0 (imgInput_rows_c9_channel_empty_n),
        .out(out),
        .push(push),
        .sel(sel));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[2]_i_39 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(addr));
  LUT4 #(
    .INIT(16'hEEEA)) 
    ap_sync_reg_channel_write_imgInput_rows_c9_channel_i_1
       (.I0(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .I1(imgInput_rows_c9_channel_full_n),
        .I2(Block_entry1_proc_U0_ap_start),
        .I3(ap_done_reg),
        .O(ap_sync_channel_write_imgInput_rows_c9_channel));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_28),
        .Q(imgInput_rows_c9_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(full_n_reg_0),
        .I4(imgInput_rows_c9_channel_empty_n),
        .I5(imgInput_rows_c9_channel_full_n),
        .O(full_n_i_1_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1_n_7),
        .Q(imgInput_rows_c9_channel_full_n),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_25),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(U_Filter2d_accel_fifo_w32_d2_S_ShiftReg_n_27),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_fifo_w32_d2_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_2
   (imgInput_rows_c_empty_n,
    D,
    imgInput_rows_c_full_n,
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
    E,
    ap_rst_n_inv,
    ap_clk,
    if_din);
  output imgInput_rows_c_empty_n;
  output [15:0]D;
  output imgInput_rows_c_full_n;
  input filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read;
  input [0:0]E;
  input ap_rst_n_inv;
  input ap_clk;
  input [15:0]if_din;

  wire [15:0]D;
  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n_inv;
  wire empty_n_i_1__2_n_7;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read;
  wire full_n_i_1__2_n_7;
  wire [15:0]if_din;
  wire imgInput_rows_c_empty_n;
  wire imgInput_rows_c_full_n;
  wire [1:0]mOutPtr;
  wire \mOutPtr[0]_i_1__2_n_7 ;
  wire \mOutPtr[1]_i_1__2_n_7 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg U_Filter2d_accel_fifo_w32_d2_S_ShiftReg
       (.D(D),
        .E(E),
        .ap_clk(ap_clk),
        .if_din(if_din),
        .mOutPtr(mOutPtr));
  LUT5 #(
    .INIT(32'hFFFFEF00)) 
    empty_n_i_1__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .I3(imgInput_rows_c_empty_n),
        .I4(E),
        .O(empty_n_i_1__2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__2_n_7),
        .Q(imgInput_rows_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFFEFEFEF0F000000)) 
    full_n_i_1__2
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(E),
        .I3(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .I4(imgInput_rows_c_empty_n),
        .I5(imgInput_rows_c_full_n),
        .O(full_n_i_1__2_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__2_n_7),
        .Q(imgInput_rows_c_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1__2 
       (.I0(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .I1(imgInput_rows_c_empty_n),
        .I2(E),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1__2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1__2 
       (.I0(mOutPtr[0]),
        .I1(E),
        .I2(imgInput_rows_c_empty_n),
        .I3(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1__2_n_7 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1__2_n_7 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1__2_n_7 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg
   (D,
    E,
    if_din,
    ap_clk,
    mOutPtr);
  output [15:0]D;
  input [0:0]E;
  input [15:0]if_din;
  input ap_clk;
  input [1:0]mOutPtr;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire [15:0]if_din;
  wire [1:0]mOutPtr;

  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(E),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(E),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_rows_load22_fu_122[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_6
   (sel,
    CO,
    D,
    \ap_CS_fsm_reg[1] ,
    push,
    \mOutPtr_reg[0] ,
    \mOutPtr_reg[1] ,
    \i_fu_76_reg[0] ,
    addr,
    out,
    mOutPtr,
    \mOutPtr_reg[1]_0 ,
    \SRL_SIG_reg[0][31]_0 ,
    ap_sync_reg_channel_write_imgInput_rows_c9_channel,
    ap_done_reg,
    Block_entry1_proc_U0_ap_start,
    if_din,
    ap_clk);
  output sel;
  output [0:0]CO;
  output [15:0]D;
  output \ap_CS_fsm_reg[1] ;
  output push;
  output \mOutPtr_reg[0] ;
  output \mOutPtr_reg[1] ;
  input [0:0]\i_fu_76_reg[0] ;
  input addr;
  input [11:0]out;
  input [1:0]mOutPtr;
  input \mOutPtr_reg[1]_0 ;
  input \SRL_SIG_reg[0][31]_0 ;
  input ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  input ap_done_reg;
  input Block_entry1_proc_U0_ap_start;
  input [31:0]if_din;
  input ap_clk;

  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]CO;
  wire [15:0]D;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire addr;
  wire \ap_CS_fsm[2]_i_10_n_7 ;
  wire \ap_CS_fsm[2]_i_11_n_7 ;
  wire \ap_CS_fsm[2]_i_12_n_7 ;
  wire \ap_CS_fsm[2]_i_14_n_7 ;
  wire \ap_CS_fsm[2]_i_15_n_7 ;
  wire \ap_CS_fsm[2]_i_16_n_7 ;
  wire \ap_CS_fsm[2]_i_17_n_7 ;
  wire \ap_CS_fsm[2]_i_18_n_7 ;
  wire \ap_CS_fsm[2]_i_19_n_7 ;
  wire \ap_CS_fsm[2]_i_20_n_7 ;
  wire \ap_CS_fsm[2]_i_21_n_7 ;
  wire \ap_CS_fsm[2]_i_23_n_7 ;
  wire \ap_CS_fsm[2]_i_24_n_7 ;
  wire \ap_CS_fsm[2]_i_25_n_7 ;
  wire \ap_CS_fsm[2]_i_26_n_7 ;
  wire \ap_CS_fsm[2]_i_27_n_7 ;
  wire \ap_CS_fsm[2]_i_28_n_7 ;
  wire \ap_CS_fsm[2]_i_29_n_7 ;
  wire \ap_CS_fsm[2]_i_30_n_7 ;
  wire \ap_CS_fsm[2]_i_31_n_7 ;
  wire \ap_CS_fsm[2]_i_32_n_7 ;
  wire \ap_CS_fsm[2]_i_33_n_7 ;
  wire \ap_CS_fsm[2]_i_34_n_7 ;
  wire \ap_CS_fsm[2]_i_35_n_7 ;
  wire \ap_CS_fsm[2]_i_36_n_7 ;
  wire \ap_CS_fsm[2]_i_37_n_7 ;
  wire \ap_CS_fsm[2]_i_38_n_7 ;
  wire \ap_CS_fsm[2]_i_5_n_7 ;
  wire \ap_CS_fsm[2]_i_6_n_7 ;
  wire \ap_CS_fsm[2]_i_7_n_7 ;
  wire \ap_CS_fsm[2]_i_8_n_7 ;
  wire \ap_CS_fsm[2]_i_9_n_7 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2]_i_13_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_8 ;
  wire \ap_CS_fsm_reg[2]_i_13_n_9 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_8 ;
  wire \ap_CS_fsm_reg[2]_i_22_n_9 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[2]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_10 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_7 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_8 ;
  wire \ap_CS_fsm_reg[2]_i_4_n_9 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  wire [0:0]\i_fu_76_reg[0] ;
  wire [31:0]if_din;
  wire [1:0]mOutPtr;
  wire \mOutPtr_reg[0] ;
  wire \mOutPtr_reg[1] ;
  wire \mOutPtr_reg[1]_0 ;
  wire [11:0]out;
  wire push;
  wire sel;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_2 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][31]_i_1 
       (.I0(\SRL_SIG_reg[0][31]_0 ),
        .I1(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .I2(ap_done_reg),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(push));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_10 
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(\SRL_SIG_reg[1]_1 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\ap_CS_fsm[2]_i_10_n_7 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_11 
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(\SRL_SIG_reg[1]_1 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\ap_CS_fsm[2]_i_11_n_7 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_12 
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(\SRL_SIG_reg[1]_1 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\ap_CS_fsm[2]_i_12_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_14 
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\ap_CS_fsm[2]_i_14_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_15 
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\ap_CS_fsm[2]_i_15_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_16 
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\ap_CS_fsm[2]_i_16_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_17 
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\ap_CS_fsm[2]_i_17_n_7 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_18 
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\ap_CS_fsm[2]_i_18_n_7 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_19 
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\ap_CS_fsm[2]_i_19_n_7 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_20 
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\ap_CS_fsm[2]_i_20_n_7 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_21 
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\ap_CS_fsm[2]_i_21_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_23 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\ap_CS_fsm[2]_i_23_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_24 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\ap_CS_fsm[2]_i_24_n_7 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_25 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(\SRL_SIG_reg[1]_1 [10]),
        .I3(out[10]),
        .I4(out[11]),
        .I5(D[11]),
        .O(\ap_CS_fsm[2]_i_25_n_7 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_26 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(\SRL_SIG_reg[1]_1 [8]),
        .I3(out[8]),
        .I4(out[9]),
        .I5(D[9]),
        .O(\ap_CS_fsm[2]_i_26_n_7 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_27 
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\ap_CS_fsm[2]_i_27_n_7 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_28 
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\ap_CS_fsm[2]_i_28_n_7 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_29 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(addr),
        .I3(out[10]),
        .I4(D[11]),
        .I5(out[11]),
        .O(\ap_CS_fsm[2]_i_29_n_7 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_30 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(addr),
        .I3(out[8]),
        .I4(D[9]),
        .I5(out[9]),
        .O(\ap_CS_fsm[2]_i_30_n_7 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_31 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(\SRL_SIG_reg[1]_1 [6]),
        .I3(out[6]),
        .I4(out[7]),
        .I5(D[7]),
        .O(\ap_CS_fsm[2]_i_31_n_7 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_32 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(\SRL_SIG_reg[1]_1 [4]),
        .I3(out[4]),
        .I4(out[5]),
        .I5(D[5]),
        .O(\ap_CS_fsm[2]_i_32_n_7 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_33 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(\SRL_SIG_reg[1]_1 [2]),
        .I3(out[2]),
        .I4(out[3]),
        .I5(D[3]),
        .O(\ap_CS_fsm[2]_i_33_n_7 ));
  LUT6 #(
    .INIT(64'h00E4FFFF000000E4)) 
    \ap_CS_fsm[2]_i_34 
       (.I0(addr),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(\SRL_SIG_reg[1]_1 [0]),
        .I3(out[0]),
        .I4(out[1]),
        .I5(D[1]),
        .O(\ap_CS_fsm[2]_i_34_n_7 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_35 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(addr),
        .I3(out[6]),
        .I4(D[7]),
        .I5(out[7]),
        .O(\ap_CS_fsm[2]_i_35_n_7 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_36 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(addr),
        .I3(out[4]),
        .I4(D[5]),
        .I5(out[5]),
        .O(\ap_CS_fsm[2]_i_36_n_7 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_37 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(addr),
        .I3(out[2]),
        .I4(D[3]),
        .I5(out[3]),
        .O(\ap_CS_fsm[2]_i_37_n_7 ));
  LUT6 #(
    .INIT(64'hAC5300000000AC53)) 
    \ap_CS_fsm[2]_i_38 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(addr),
        .I3(out[0]),
        .I4(D[1]),
        .I5(out[1]),
        .O(\ap_CS_fsm[2]_i_38_n_7 ));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    \ap_CS_fsm[2]_i_5 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\ap_CS_fsm[2]_i_5_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_6 
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\ap_CS_fsm[2]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_7 
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\ap_CS_fsm[2]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    \ap_CS_fsm[2]_i_8 
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\ap_CS_fsm[2]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    \ap_CS_fsm[2]_i_9 
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\ap_CS_fsm[2]_i_9_n_7 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_13 
       (.CI(\ap_CS_fsm_reg[2]_i_22_n_7 ),
        .CO({\ap_CS_fsm_reg[2]_i_13_n_7 ,\ap_CS_fsm_reg[2]_i_13_n_8 ,\ap_CS_fsm_reg[2]_i_13_n_9 ,\ap_CS_fsm_reg[2]_i_13_n_10 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_23_n_7 ,\ap_CS_fsm[2]_i_24_n_7 ,\ap_CS_fsm[2]_i_25_n_7 ,\ap_CS_fsm[2]_i_26_n_7 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_13_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_27_n_7 ,\ap_CS_fsm[2]_i_28_n_7 ,\ap_CS_fsm[2]_i_29_n_7 ,\ap_CS_fsm[2]_i_30_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_2 
       (.CI(\ap_CS_fsm_reg[2]_i_4_n_7 ),
        .CO({CO,\ap_CS_fsm_reg[2]_i_2_n_8 ,\ap_CS_fsm_reg[2]_i_2_n_9 ,\ap_CS_fsm_reg[2]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_5_n_7 ,\ap_CS_fsm[2]_i_6_n_7 ,\ap_CS_fsm[2]_i_7_n_7 ,\ap_CS_fsm[2]_i_8_n_7 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_9_n_7 ,\ap_CS_fsm[2]_i_10_n_7 ,\ap_CS_fsm[2]_i_11_n_7 ,\ap_CS_fsm[2]_i_12_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_22 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[2]_i_22_n_7 ,\ap_CS_fsm_reg[2]_i_22_n_8 ,\ap_CS_fsm_reg[2]_i_22_n_9 ,\ap_CS_fsm_reg[2]_i_22_n_10 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_31_n_7 ,\ap_CS_fsm[2]_i_32_n_7 ,\ap_CS_fsm[2]_i_33_n_7 ,\ap_CS_fsm[2]_i_34_n_7 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_22_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_35_n_7 ,\ap_CS_fsm[2]_i_36_n_7 ,\ap_CS_fsm[2]_i_37_n_7 ,\ap_CS_fsm[2]_i_38_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[2]_i_4 
       (.CI(\ap_CS_fsm_reg[2]_i_13_n_7 ),
        .CO({\ap_CS_fsm_reg[2]_i_4_n_7 ,\ap_CS_fsm_reg[2]_i_4_n_8 ,\ap_CS_fsm_reg[2]_i_4_n_9 ,\ap_CS_fsm_reg[2]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[2]_i_14_n_7 ,\ap_CS_fsm[2]_i_15_n_7 ,\ap_CS_fsm[2]_i_16_n_7 ,\ap_CS_fsm[2]_i_17_n_7 }),
        .O(\NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[2]_i_18_n_7 ,\ap_CS_fsm[2]_i_19_n_7 ,\ap_CS_fsm[2]_i_20_n_7 ,\ap_CS_fsm[2]_i_21_n_7 }));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEF0000)) 
    empty_n_i_1
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(\i_fu_76_reg[0] ),
        .I3(CO),
        .I4(\mOutPtr_reg[1]_0 ),
        .I5(push),
        .O(\mOutPtr_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_76[0]_i_2 
       (.I0(CO),
        .I1(\i_fu_76_reg[0] ),
        .O(sel));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'h20DFDF20)) 
    \mOutPtr[0]_i_1 
       (.I0(\i_fu_76_reg[0] ),
        .I1(CO),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(push),
        .I4(mOutPtr[0]),
        .O(\ap_CS_fsm_reg[1] ));
  LUT6 #(
    .INIT(64'h77E7777788188888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(\mOutPtr_reg[1]_0 ),
        .I3(CO),
        .I4(\i_fu_76_reg[0] ),
        .I5(mOutPtr[1]),
        .O(\mOutPtr_reg[0] ));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_8
   (full_n_reg,
    \SRL_SIG_reg[1][15]_0 ,
    imgInput_cols_c_full_n,
    imgInput_rows_c_full_n,
    imgInput_cols_c10_channel_empty_n,
    imgInput_rows_c9_channel_empty_n,
    \SRL_SIG_reg[0][15]_0 ,
    if_din,
    ap_clk,
    mOutPtr);
  output full_n_reg;
  output [15:0]\SRL_SIG_reg[1][15]_0 ;
  input imgInput_cols_c_full_n;
  input imgInput_rows_c_full_n;
  input imgInput_cols_c10_channel_empty_n;
  input imgInput_rows_c9_channel_empty_n;
  input [0:0]\SRL_SIG_reg[0][15]_0 ;
  input [15:0]if_din;
  input ap_clk;
  input [1:0]mOutPtr;

  wire [0:0]\SRL_SIG_reg[0][15]_0 ;
  wire [15:0]\SRL_SIG_reg[0]_0 ;
  wire [15:0]\SRL_SIG_reg[1][15]_0 ;
  wire [15:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire full_n_reg;
  wire [15:0]if_din;
  wire imgInput_cols_c10_channel_empty_n;
  wire imgInput_cols_c_full_n;
  wire imgInput_rows_c9_channel_empty_n;
  wire imgInput_rows_c_full_n;
  wire [1:0]mOutPtr;

  LUT5 #(
    .INIT(32'h80000000)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(imgInput_cols_c_full_n),
        .I1(imgInput_rows_c_full_n),
        .I2(imgInput_cols_c10_channel_empty_n),
        .I3(imgInput_rows_c9_channel_empty_n),
        .I4(\SRL_SIG_reg[0][15]_0 ),
        .O(full_n_reg));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0]_0 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0]_0 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0]_0 [9]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [11]),
        .Q(\SRL_SIG_reg[1]_1 [11]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [1]),
        .Q(\SRL_SIG_reg[1]_1 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [3]),
        .Q(\SRL_SIG_reg[1]_1 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [5]),
        .Q(\SRL_SIG_reg[1]_1 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [7]),
        .Q(\SRL_SIG_reg[1]_1 [7]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(full_n_reg),
        .D(\SRL_SIG_reg[0]_0 [9]),
        .Q(\SRL_SIG_reg[1]_1 [9]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[0]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[10]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[11]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [11]),
        .I1(\SRL_SIG_reg[0]_0 [11]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[12]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[13]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[14]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[1]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [1]),
        .I1(\SRL_SIG_reg[0]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[2]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [2]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[3]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [3]),
        .I1(\SRL_SIG_reg[0]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[4]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[5]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [5]),
        .I1(\SRL_SIG_reg[0]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[6]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[7]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [7]),
        .I1(\SRL_SIG_reg[0]_0 [7]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[8]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \p_src_mat_cols_load24_fu_126[9]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [9]),
        .I1(\SRL_SIG_reg[0]_0 [9]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(\SRL_SIG_reg[1][15]_0 [9]));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_fifo_w32_d2_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d2_S_ShiftReg_9
   (S,
    \SRL_SIG_reg[0][14]_0 ,
    DI,
    \SRL_SIG_reg[1][22]_0 ,
    \SRL_SIG_reg[0][30]_0 ,
    \SRL_SIG_reg[0][22]_0 ,
    \SRL_SIG_reg[0][30]_1 ,
    push,
    \SRL_SIG_reg[0][11]_0 ,
    Q,
    D,
    icmp_ln65_fu_107_p2_carry,
    icmp_ln65_fu_107_p2_carry__0,
    ap_loop_init,
    icmp_ln65_fu_107_p2_carry_0,
    icmp_ln65_fu_107_p2_carry_1,
    icmp_ln65_fu_107_p2_carry_2,
    icmp_ln65_fu_107_p2_carry_3,
    icmp_ln65_fu_107_p2_carry__0_0,
    icmp_ln65_fu_107_p2_carry__0_1,
    mOutPtr,
    \SRL_SIG_reg[0][31]_0 ,
    ap_sync_reg_channel_write_imgInput_cols_c10_channel,
    ap_done_reg,
    Block_entry1_proc_U0_ap_start,
    if_din,
    ap_clk);
  output [3:0]S;
  output [3:0]\SRL_SIG_reg[0][14]_0 ;
  output [1:0]DI;
  output [3:0]\SRL_SIG_reg[1][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][30]_0 ;
  output [3:0]\SRL_SIG_reg[0][22]_0 ;
  output [3:0]\SRL_SIG_reg[0][30]_1 ;
  output push;
  output [5:0]\SRL_SIG_reg[0][11]_0 ;
  output [5:0]Q;
  output [15:0]D;
  input icmp_ln65_fu_107_p2_carry;
  input [5:0]icmp_ln65_fu_107_p2_carry__0;
  input ap_loop_init;
  input icmp_ln65_fu_107_p2_carry_0;
  input icmp_ln65_fu_107_p2_carry_1;
  input icmp_ln65_fu_107_p2_carry_2;
  input icmp_ln65_fu_107_p2_carry_3;
  input icmp_ln65_fu_107_p2_carry__0_0;
  input icmp_ln65_fu_107_p2_carry__0_1;
  input [1:0]mOutPtr;
  input \SRL_SIG_reg[0][31]_0 ;
  input ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  input ap_done_reg;
  input Block_entry1_proc_U0_ap_start;
  input [31:0]if_din;
  input ap_clk;

  wire Block_entry1_proc_U0_ap_start;
  wire [15:0]D;
  wire [1:0]DI;
  wire [5:0]Q;
  wire [3:0]S;
  wire [5:0]\SRL_SIG_reg[0][11]_0 ;
  wire [3:0]\SRL_SIG_reg[0][14]_0 ;
  wire [3:0]\SRL_SIG_reg[0][22]_0 ;
  wire [3:0]\SRL_SIG_reg[0][30]_0 ;
  wire [3:0]\SRL_SIG_reg[0][30]_1 ;
  wire \SRL_SIG_reg[0][31]_0 ;
  wire [31:0]\SRL_SIG_reg[0]_0 ;
  wire [3:0]\SRL_SIG_reg[1][22]_0 ;
  wire [31:0]\SRL_SIG_reg[1]_1 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_loop_init;
  wire ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  wire icmp_ln65_fu_107_p2_carry;
  wire icmp_ln65_fu_107_p2_carry_0;
  wire icmp_ln65_fu_107_p2_carry_1;
  wire icmp_ln65_fu_107_p2_carry_2;
  wire icmp_ln65_fu_107_p2_carry_3;
  wire [5:0]icmp_ln65_fu_107_p2_carry__0;
  wire icmp_ln65_fu_107_p2_carry__0_0;
  wire icmp_ln65_fu_107_p2_carry__0_1;
  wire [31:0]if_din;
  wire [1:0]mOutPtr;
  wire push;

  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][0]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][10]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][11]_i_1__0 
       (.I0(Q[5]),
        .I1(\SRL_SIG_reg[0][11]_0 [5]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][12]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][13]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [13]),
        .I1(\SRL_SIG_reg[0]_0 [13]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][14]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(\SRL_SIG_reg[1]_1 [15]),
        .I1(\SRL_SIG_reg[0]_0 [15]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][1]_i_1__0 
       (.I0(Q[0]),
        .I1(\SRL_SIG_reg[0][11]_0 [0]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][2]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'h2220)) 
    \SRL_SIG[0][31]_i_1__0 
       (.I0(\SRL_SIG_reg[0][31]_0 ),
        .I1(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .I2(ap_done_reg),
        .I3(Block_entry1_proc_U0_ap_start),
        .O(push));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][3]_i_1__0 
       (.I0(Q[1]),
        .I1(\SRL_SIG_reg[0][11]_0 [1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][4]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][5]_i_1__0 
       (.I0(Q[2]),
        .I1(\SRL_SIG_reg[0][11]_0 [2]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][6]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][7]_i_1__0 
       (.I0(Q[3]),
        .I1(\SRL_SIG_reg[0][11]_0 [3]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][8]_i_1__0 
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hCCAC)) 
    \SRL_SIG[0][9]_i_1__0 
       (.I0(Q[4]),
        .I1(\SRL_SIG_reg[0][11]_0 [4]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr[1]),
        .O(D[9]));
  FDRE \SRL_SIG_reg[0][0] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[0]),
        .Q(\SRL_SIG_reg[0]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][10] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[10]),
        .Q(\SRL_SIG_reg[0]_0 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][11] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[11]),
        .Q(\SRL_SIG_reg[0][11]_0 [5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][12] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[12]),
        .Q(\SRL_SIG_reg[0]_0 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][13] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[13]),
        .Q(\SRL_SIG_reg[0]_0 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][14] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[14]),
        .Q(\SRL_SIG_reg[0]_0 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][15] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[15]),
        .Q(\SRL_SIG_reg[0]_0 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][16] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[16]),
        .Q(\SRL_SIG_reg[0]_0 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][17] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[17]),
        .Q(\SRL_SIG_reg[0]_0 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][18] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[18]),
        .Q(\SRL_SIG_reg[0]_0 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][19] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[19]),
        .Q(\SRL_SIG_reg[0]_0 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][1] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[1]),
        .Q(\SRL_SIG_reg[0][11]_0 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][20] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[20]),
        .Q(\SRL_SIG_reg[0]_0 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][21] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[21]),
        .Q(\SRL_SIG_reg[0]_0 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][22] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[22]),
        .Q(\SRL_SIG_reg[0]_0 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][23] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[23]),
        .Q(\SRL_SIG_reg[0]_0 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][24] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[24]),
        .Q(\SRL_SIG_reg[0]_0 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][25] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[25]),
        .Q(\SRL_SIG_reg[0]_0 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][26] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[26]),
        .Q(\SRL_SIG_reg[0]_0 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][27] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[27]),
        .Q(\SRL_SIG_reg[0]_0 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][28] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[28]),
        .Q(\SRL_SIG_reg[0]_0 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][29] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[29]),
        .Q(\SRL_SIG_reg[0]_0 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][2] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[2]),
        .Q(\SRL_SIG_reg[0]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][30] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[30]),
        .Q(\SRL_SIG_reg[0]_0 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][31] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[31]),
        .Q(\SRL_SIG_reg[0]_0 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][3] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[3]),
        .Q(\SRL_SIG_reg[0][11]_0 [1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][4] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[4]),
        .Q(\SRL_SIG_reg[0]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][5] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[5]),
        .Q(\SRL_SIG_reg[0][11]_0 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][6] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[6]),
        .Q(\SRL_SIG_reg[0]_0 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][7] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[7]),
        .Q(\SRL_SIG_reg[0][11]_0 [3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][8] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[8]),
        .Q(\SRL_SIG_reg[0]_0 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[0][9] 
       (.C(ap_clk),
        .CE(push),
        .D(if_din[9]),
        .Q(\SRL_SIG_reg[0][11]_0 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][0] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [0]),
        .Q(\SRL_SIG_reg[1]_1 [0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][10] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [10]),
        .Q(\SRL_SIG_reg[1]_1 [10]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][11] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][12] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [12]),
        .Q(\SRL_SIG_reg[1]_1 [12]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][13] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [13]),
        .Q(\SRL_SIG_reg[1]_1 [13]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][14] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [14]),
        .Q(\SRL_SIG_reg[1]_1 [14]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][15] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [15]),
        .Q(\SRL_SIG_reg[1]_1 [15]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][16] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [16]),
        .Q(\SRL_SIG_reg[1]_1 [16]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][17] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [17]),
        .Q(\SRL_SIG_reg[1]_1 [17]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][18] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [18]),
        .Q(\SRL_SIG_reg[1]_1 [18]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][19] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [19]),
        .Q(\SRL_SIG_reg[1]_1 [19]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][1] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][20] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [20]),
        .Q(\SRL_SIG_reg[1]_1 [20]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][21] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [21]),
        .Q(\SRL_SIG_reg[1]_1 [21]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][22] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [22]),
        .Q(\SRL_SIG_reg[1]_1 [22]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][23] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [23]),
        .Q(\SRL_SIG_reg[1]_1 [23]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][24] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [24]),
        .Q(\SRL_SIG_reg[1]_1 [24]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][25] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [25]),
        .Q(\SRL_SIG_reg[1]_1 [25]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][26] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [26]),
        .Q(\SRL_SIG_reg[1]_1 [26]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][27] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [27]),
        .Q(\SRL_SIG_reg[1]_1 [27]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][28] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [28]),
        .Q(\SRL_SIG_reg[1]_1 [28]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][29] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [29]),
        .Q(\SRL_SIG_reg[1]_1 [29]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][2] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [2]),
        .Q(\SRL_SIG_reg[1]_1 [2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][30] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [30]),
        .Q(\SRL_SIG_reg[1]_1 [30]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][31] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [31]),
        .Q(\SRL_SIG_reg[1]_1 [31]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][3] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][4] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [4]),
        .Q(\SRL_SIG_reg[1]_1 [4]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][5] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][6] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [6]),
        .Q(\SRL_SIG_reg[1]_1 [6]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][7] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][8] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0]_0 [8]),
        .Q(\SRL_SIG_reg[1]_1 [8]),
        .R(1'b0));
  FDRE \SRL_SIG_reg[1][9] 
       (.C(ap_clk),
        .CE(push),
        .D(\SRL_SIG_reg[0][11]_0 [4]),
        .Q(Q[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln65_fu_107_p2_carry__0_i_1
       (.I0(\SRL_SIG_reg[1]_1 [14]),
        .I1(\SRL_SIG_reg[0]_0 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln65_fu_107_p2_carry__0_i_2
       (.I0(\SRL_SIG_reg[1]_1 [12]),
        .I1(\SRL_SIG_reg[0]_0 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln65_fu_107_p2_carry__0_i_5
       (.I0(\SRL_SIG_reg[0]_0 [14]),
        .I1(\SRL_SIG_reg[1]_1 [14]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [15]),
        .I5(\SRL_SIG_reg[1]_1 [15]),
        .O(\SRL_SIG_reg[0][14]_0 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln65_fu_107_p2_carry__0_i_6
       (.I0(\SRL_SIG_reg[0]_0 [12]),
        .I1(\SRL_SIG_reg[1]_1 [12]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [13]),
        .I5(\SRL_SIG_reg[1]_1 [13]),
        .O(\SRL_SIG_reg[0][14]_0 [2]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln65_fu_107_p2_carry__0_i_7
       (.I0(\SRL_SIG_reg[1]_1 [10]),
        .I1(\SRL_SIG_reg[0]_0 [10]),
        .I2(icmp_ln65_fu_107_p2_carry),
        .I3(icmp_ln65_fu_107_p2_carry__0[5]),
        .I4(ap_loop_init),
        .I5(icmp_ln65_fu_107_p2_carry__0_1),
        .O(\SRL_SIG_reg[0][14]_0 [1]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln65_fu_107_p2_carry__0_i_8
       (.I0(\SRL_SIG_reg[1]_1 [8]),
        .I1(\SRL_SIG_reg[0]_0 [8]),
        .I2(icmp_ln65_fu_107_p2_carry),
        .I3(icmp_ln65_fu_107_p2_carry__0[4]),
        .I4(ap_loop_init),
        .I5(icmp_ln65_fu_107_p2_carry__0_0),
        .O(\SRL_SIG_reg[0][14]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln65_fu_107_p2_carry__1_i_1
       (.I0(\SRL_SIG_reg[1]_1 [22]),
        .I1(\SRL_SIG_reg[0]_0 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[1][22]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln65_fu_107_p2_carry__1_i_2
       (.I0(\SRL_SIG_reg[1]_1 [20]),
        .I1(\SRL_SIG_reg[0]_0 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[1][22]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln65_fu_107_p2_carry__1_i_3
       (.I0(\SRL_SIG_reg[1]_1 [18]),
        .I1(\SRL_SIG_reg[0]_0 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[1][22]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln65_fu_107_p2_carry__1_i_4
       (.I0(\SRL_SIG_reg[1]_1 [16]),
        .I1(\SRL_SIG_reg[0]_0 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[1][22]_0 [0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln65_fu_107_p2_carry__1_i_5
       (.I0(\SRL_SIG_reg[0]_0 [22]),
        .I1(\SRL_SIG_reg[1]_1 [22]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [23]),
        .I5(\SRL_SIG_reg[1]_1 [23]),
        .O(\SRL_SIG_reg[0][22]_0 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln65_fu_107_p2_carry__1_i_6
       (.I0(\SRL_SIG_reg[0]_0 [20]),
        .I1(\SRL_SIG_reg[1]_1 [20]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [21]),
        .I5(\SRL_SIG_reg[1]_1 [21]),
        .O(\SRL_SIG_reg[0][22]_0 [2]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln65_fu_107_p2_carry__1_i_7
       (.I0(\SRL_SIG_reg[0]_0 [18]),
        .I1(\SRL_SIG_reg[1]_1 [18]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [19]),
        .I5(\SRL_SIG_reg[1]_1 [19]),
        .O(\SRL_SIG_reg[0][22]_0 [1]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln65_fu_107_p2_carry__1_i_8
       (.I0(\SRL_SIG_reg[0]_0 [16]),
        .I1(\SRL_SIG_reg[1]_1 [16]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [17]),
        .I5(\SRL_SIG_reg[1]_1 [17]),
        .O(\SRL_SIG_reg[0][22]_0 [0]));
  LUT6 #(
    .INIT(64'h0000A0AA0C00ACAA)) 
    icmp_ln65_fu_107_p2_carry__2_i_1
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][30]_0 [3]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln65_fu_107_p2_carry__2_i_2
       (.I0(\SRL_SIG_reg[1]_1 [28]),
        .I1(\SRL_SIG_reg[0]_0 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][30]_0 [2]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln65_fu_107_p2_carry__2_i_3
       (.I0(\SRL_SIG_reg[1]_1 [26]),
        .I1(\SRL_SIG_reg[0]_0 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][30]_0 [1]));
  LUT6 #(
    .INIT(64'hFFFFCFCCFAFFCACC)) 
    icmp_ln65_fu_107_p2_carry__2_i_4
       (.I0(\SRL_SIG_reg[1]_1 [24]),
        .I1(\SRL_SIG_reg[0]_0 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][30]_0 [0]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln65_fu_107_p2_carry__2_i_5
       (.I0(\SRL_SIG_reg[0]_0 [30]),
        .I1(\SRL_SIG_reg[1]_1 [30]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [31]),
        .I5(\SRL_SIG_reg[1]_1 [31]),
        .O(\SRL_SIG_reg[0][30]_1 [3]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln65_fu_107_p2_carry__2_i_6
       (.I0(\SRL_SIG_reg[0]_0 [28]),
        .I1(\SRL_SIG_reg[1]_1 [28]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [29]),
        .I5(\SRL_SIG_reg[1]_1 [29]),
        .O(\SRL_SIG_reg[0][30]_1 [2]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln65_fu_107_p2_carry__2_i_7
       (.I0(\SRL_SIG_reg[0]_0 [26]),
        .I1(\SRL_SIG_reg[1]_1 [26]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [27]),
        .I5(\SRL_SIG_reg[1]_1 [27]),
        .O(\SRL_SIG_reg[0][30]_1 [1]));
  LUT6 #(
    .INIT(64'h0000505503005355)) 
    icmp_ln65_fu_107_p2_carry__2_i_8
       (.I0(\SRL_SIG_reg[0]_0 [24]),
        .I1(\SRL_SIG_reg[1]_1 [24]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[0]),
        .I4(\SRL_SIG_reg[0]_0 [25]),
        .I5(\SRL_SIG_reg[1]_1 [25]),
        .O(\SRL_SIG_reg[0][30]_1 [0]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln65_fu_107_p2_carry_i_5
       (.I0(\SRL_SIG_reg[1]_1 [6]),
        .I1(\SRL_SIG_reg[0]_0 [6]),
        .I2(icmp_ln65_fu_107_p2_carry),
        .I3(icmp_ln65_fu_107_p2_carry__0[3]),
        .I4(ap_loop_init),
        .I5(icmp_ln65_fu_107_p2_carry_3),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln65_fu_107_p2_carry_i_6
       (.I0(\SRL_SIG_reg[1]_1 [4]),
        .I1(\SRL_SIG_reg[0]_0 [4]),
        .I2(icmp_ln65_fu_107_p2_carry),
        .I3(icmp_ln65_fu_107_p2_carry__0[2]),
        .I4(ap_loop_init),
        .I5(icmp_ln65_fu_107_p2_carry_2),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln65_fu_107_p2_carry_i_7
       (.I0(\SRL_SIG_reg[1]_1 [2]),
        .I1(\SRL_SIG_reg[0]_0 [2]),
        .I2(icmp_ln65_fu_107_p2_carry),
        .I3(icmp_ln65_fu_107_p2_carry__0[1]),
        .I4(ap_loop_init),
        .I5(icmp_ln65_fu_107_p2_carry_1),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h5353AC5300000000)) 
    icmp_ln65_fu_107_p2_carry_i_8
       (.I0(\SRL_SIG_reg[1]_1 [0]),
        .I1(\SRL_SIG_reg[0]_0 [0]),
        .I2(icmp_ln65_fu_107_p2_carry),
        .I3(icmp_ln65_fu_107_p2_carry__0[0]),
        .I4(ap_loop_init),
        .I5(icmp_ln65_fu_107_p2_carry_0),
        .O(S[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S
   (imgOutput_cols_channel_empty_n,
    imgOutput_cols_channel_full_n,
    out,
    DI,
    ap_clk_0,
    ap_clk_1,
    D,
    ap_sync_reg_channel_write_imgOutput_cols_channel_reg,
    S,
    ap_clk_2,
    ap_clk_3,
    ap_rst_n_inv,
    ap_clk,
    ap_sync_reg_channel_write_imgOutput_cols_channel,
    ap_sync_reg_channel_write_imgInput_rows_c9_channel,
    imgInput_rows_c9_channel_full_n,
    Block_entry1_proc_U0_ap_start,
    ap_done_reg,
    push,
    xfMat2axis_24_16_3840_2160_1_U0_ap_done,
    mOutPtr17_out,
    full_n_reg_0,
    in);
  output imgOutput_cols_channel_empty_n;
  output imgOutput_cols_channel_full_n;
  output [11:0]out;
  output [1:0]DI;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output [31:0]D;
  output ap_sync_reg_channel_write_imgOutput_cols_channel_reg;
  output [1:0]S;
  output [3:0]ap_clk_2;
  output [3:0]ap_clk_3;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_sync_reg_channel_write_imgOutput_cols_channel;
  input ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  input imgInput_rows_c9_channel_full_n;
  input Block_entry1_proc_U0_ap_start;
  input ap_done_reg;
  input push;
  input xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  input mOutPtr17_out;
  input full_n_reg_0;
  input [31:0]in;

  wire Block_entry1_proc_U0_ap_start;
  wire [31:0]D;
  wire [1:0]DI;
  wire [1:0]S;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [3:0]ap_clk_3;
  wire ap_done_reg;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_imgInput_rows_c9_channel;
  wire ap_sync_reg_channel_write_imgOutput_cols_channel;
  wire ap_sync_reg_channel_write_imgOutput_cols_channel_reg;
  wire empty_n_i_1__6_n_7;
  wire full_n_i_1__6_n_7;
  wire full_n_reg_0;
  wire imgInput_rows_c9_channel_full_n;
  wire imgOutput_cols_channel_empty_n;
  wire imgOutput_cols_channel_full_n;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr[2]_i_1_n_7 ;
  wire [11:0]out;
  wire push;
  wire xfMat2axis_24_16_3840_2160_1_U0_ap_done;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_ShiftReg_5 U_Filter2d_accel_fifo_w32_d4_S_ShiftReg
       (.D(D),
        .DI(DI),
        .S(S),
        .ap_clk(ap_clk),
        .ap_clk_0(ap_clk_0),
        .ap_clk_1(ap_clk_1),
        .ap_clk_2(ap_clk_2),
        .ap_clk_3(ap_clk_3),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_2
       (.I0(ap_sync_reg_channel_write_imgOutput_cols_channel),
        .I1(imgOutput_cols_channel_full_n),
        .I2(ap_sync_reg_channel_write_imgInput_rows_c9_channel),
        .I3(imgInput_rows_c9_channel_full_n),
        .I4(Block_entry1_proc_U0_ap_start),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_imgOutput_cols_channel_reg));
  LUT6 #(
    .INIT(64'hFFFEFF00FFFFFF00)) 
    empty_n_i_1__6
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(push),
        .I4(imgOutput_cols_channel_empty_n),
        .I5(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .O(empty_n_i_1__6_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__6_n_7),
        .Q(imgOutput_cols_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFF00FF0000)) 
    full_n_i_1__6
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr17_out),
        .I4(full_n_reg_0),
        .I5(imgOutput_cols_channel_full_n),
        .O(full_n_i_1__6_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__6_n_7),
        .Q(imgOutput_cols_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I1(imgOutput_cols_channel_empty_n),
        .I2(push),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(imgOutput_cols_channel_empty_n),
        .I3(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(imgOutput_cols_channel_empty_n),
        .I4(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_7 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_7 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_fifo_w32_d4_S" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_4
   (imgOutput_rows_channel_empty_n,
    imgOutput_rows_channel_full_n,
    sel,
    CO,
    out,
    D,
    DI,
    ap_sync_reg_channel_write_imgOutput_rows_channel,
    ap_sync_reg_channel_write_imgOutput_rows_channel_reg,
    S,
    ap_rst_n_inv,
    ap_clk,
    Q,
    \ap_CS_fsm_reg[3]_i_2 ,
    Block_entry1_proc_U0_ap_start,
    ap_done_reg,
    ap_sync_reg_channel_write_imgOutput_rows_channel_reg_0,
    ap_rst_n,
    ap_sync_reg_channel_write_imgOutput_rows_channel_reg_1,
    ap_sync_reg_channel_write_imgInput_cols_c10_channel,
    imgInput_cols_c10_channel_full_n,
    push,
    xfMat2axis_24_16_3840_2160_1_U0_ap_done,
    mOutPtr17_out,
    full_n_reg_0,
    in);
  output imgOutput_rows_channel_empty_n;
  output imgOutput_rows_channel_full_n;
  output sel;
  output [0:0]CO;
  output [11:0]out;
  output [11:0]D;
  output [1:0]DI;
  output ap_sync_reg_channel_write_imgOutput_rows_channel;
  output ap_sync_reg_channel_write_imgOutput_rows_channel_reg;
  output [1:0]S;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input [0:0]\ap_CS_fsm_reg[3]_i_2 ;
  input Block_entry1_proc_U0_ap_start;
  input ap_done_reg;
  input ap_sync_reg_channel_write_imgOutput_rows_channel_reg_0;
  input ap_rst_n;
  input ap_sync_reg_channel_write_imgOutput_rows_channel_reg_1;
  input ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  input imgInput_cols_c10_channel_full_n;
  input push;
  input xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  input mOutPtr17_out;
  input full_n_reg_0;
  input [31:0]in;

  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [0:0]\ap_CS_fsm_reg[3]_i_2 ;
  wire ap_clk;
  wire ap_done_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_sync_reg_channel_write_imgInput_cols_c10_channel;
  wire ap_sync_reg_channel_write_imgOutput_rows_channel;
  wire ap_sync_reg_channel_write_imgOutput_rows_channel_reg;
  wire ap_sync_reg_channel_write_imgOutput_rows_channel_reg_0;
  wire ap_sync_reg_channel_write_imgOutput_rows_channel_reg_1;
  wire empty_n_i_1__5_n_7;
  wire full_n_i_1__5_n_7;
  wire full_n_reg_0;
  wire imgInput_cols_c10_channel_full_n;
  wire imgOutput_rows_channel_empty_n;
  wire imgOutput_rows_channel_full_n;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr[2]_i_1_n_7 ;
  wire [11:0]out;
  wire push;
  wire sel;
  wire xfMat2axis_24_16_3840_2160_1_U0_ap_done;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_ShiftReg U_Filter2d_accel_fifo_w32_d4_S_ShiftReg
       (.CO(CO),
        .D(D),
        .DI(DI),
        .Q(Q),
        .S(S),
        .\ap_CS_fsm_reg[3]_i_2_0 (\ap_CS_fsm_reg[3]_i_2 ),
        .ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .push(push),
        .sel(sel));
  LUT6 #(
    .INIT(64'h111F111F111F5F5F)) 
    ap_done_reg_i_3
       (.I0(ap_sync_reg_channel_write_imgOutput_rows_channel_reg_1),
        .I1(imgOutput_rows_channel_full_n),
        .I2(ap_sync_reg_channel_write_imgInput_cols_c10_channel),
        .I3(imgInput_cols_c10_channel_full_n),
        .I4(Block_entry1_proc_U0_ap_start),
        .I5(ap_done_reg),
        .O(ap_sync_reg_channel_write_imgOutput_rows_channel_reg));
  LUT5 #(
    .INIT(32'h0054FFFF)) 
    ap_sync_reg_channel_write_imgOutput_cols_channel_i_1
       (.I0(ap_sync_reg_channel_write_imgOutput_rows_channel_reg),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(ap_done_reg),
        .I3(ap_sync_reg_channel_write_imgOutput_rows_channel_reg_0),
        .I4(ap_rst_n),
        .O(ap_sync_reg_channel_write_imgOutput_rows_channel));
  LUT6 #(
    .INIT(64'hFFFEFF00FFFFFF00)) 
    empty_n_i_1__5
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(push),
        .I4(imgOutput_rows_channel_empty_n),
        .I5(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .O(empty_n_i_1__5_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__5_n_7),
        .Q(imgOutput_rows_channel_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFDFFFDFF00FF0000)) 
    full_n_i_1__5
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[2]),
        .I3(mOutPtr17_out),
        .I4(full_n_reg_0),
        .I5(imgOutput_rows_channel_full_n),
        .O(full_n_i_1__5_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__5_n_7),
        .Q(imgOutput_rows_channel_full_n),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \mOutPtr[0]_i_1 
       (.I0(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I1(imgOutput_rows_channel_empty_n),
        .I2(push),
        .I3(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'hE7771888)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(push),
        .I2(imgOutput_rows_channel_empty_n),
        .I3(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I4(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hFE7F7F7F01808080)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(push),
        .I3(imgOutput_rows_channel_empty_n),
        .I4(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_7 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_7 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_ShiftReg
   (sel,
    CO,
    out,
    D,
    DI,
    S,
    Q,
    \ap_CS_fsm_reg[3]_i_2_0 ,
    mOutPtr,
    push,
    in,
    ap_clk);
  output sel;
  output [0:0]CO;
  output [11:0]out;
  output [11:0]D;
  output [1:0]DI;
  output [1:0]S;
  input [0:0]Q;
  input [0:0]\ap_CS_fsm_reg[3]_i_2_0 ;
  input [2:0]mOutPtr;
  input push;
  input [31:0]in;
  input ap_clk;

  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]Q;
  wire [1:0]S;
  wire [1:0]addr;
  wire \ap_CS_fsm[3]_i_10_n_7 ;
  wire \ap_CS_fsm[3]_i_11_n_7 ;
  wire \ap_CS_fsm[3]_i_13_n_7 ;
  wire \ap_CS_fsm[3]_i_14_n_7 ;
  wire \ap_CS_fsm[3]_i_15_n_7 ;
  wire \ap_CS_fsm[3]_i_16_n_7 ;
  wire \ap_CS_fsm[3]_i_17_n_7 ;
  wire \ap_CS_fsm[3]_i_18_n_7 ;
  wire \ap_CS_fsm[3]_i_19_n_7 ;
  wire \ap_CS_fsm[3]_i_20_n_7 ;
  wire \ap_CS_fsm[3]_i_4_n_7 ;
  wire \ap_CS_fsm[3]_i_5_n_7 ;
  wire \ap_CS_fsm[3]_i_6_n_7 ;
  wire \ap_CS_fsm[3]_i_7_n_7 ;
  wire \ap_CS_fsm[3]_i_8_n_7 ;
  wire \ap_CS_fsm[3]_i_9_n_7 ;
  wire [0:0]\ap_CS_fsm_reg[3]_i_2_0 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_8 ;
  wire \ap_CS_fsm_reg[3]_i_2_n_9 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_7 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_8 ;
  wire \ap_CS_fsm_reg[3]_i_3_n_9 ;
  wire ap_clk;
  wire [31:12]imgOutput_rows_channel_dout;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [11:0]out;
  wire push;
  wire sel;
  wire \sub13_reg_169[11]_i_2_n_7 ;
  wire \sub13_reg_169[11]_i_3_n_7 ;
  wire \sub13_reg_169[11]_i_4_n_7 ;
  wire \sub13_reg_169[4]_i_2_n_7 ;
  wire \sub13_reg_169[4]_i_3_n_7 ;
  wire \sub13_reg_169[4]_i_4_n_7 ;
  wire \sub13_reg_169[4]_i_5_n_7 ;
  wire \sub13_reg_169[8]_i_2_n_7 ;
  wire \sub13_reg_169[8]_i_3_n_7 ;
  wire \sub13_reg_169[8]_i_4_n_7 ;
  wire \sub13_reg_169[8]_i_5_n_7 ;
  wire \sub13_reg_169_reg[11]_i_1_n_10 ;
  wire \sub13_reg_169_reg[11]_i_1_n_9 ;
  wire \sub13_reg_169_reg[4]_i_1_n_10 ;
  wire \sub13_reg_169_reg[4]_i_1_n_7 ;
  wire \sub13_reg_169_reg[4]_i_1_n_8 ;
  wire \sub13_reg_169_reg[4]_i_1_n_9 ;
  wire \sub13_reg_169_reg[8]_i_1_n_10 ;
  wire \sub13_reg_169_reg[8]_i_1_n_7 ;
  wire \sub13_reg_169_reg[8]_i_1_n_8 ;
  wire \sub13_reg_169_reg[8]_i_1_n_9 ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:2]\NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__0 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__0 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(imgOutput_rows_channel_dout[12]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(imgOutput_rows_channel_dout[13]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(imgOutput_rows_channel_dout[14]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(imgOutput_rows_channel_dout[15]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(imgOutput_rows_channel_dout[16]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(imgOutput_rows_channel_dout[17]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(imgOutput_rows_channel_dout[18]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(imgOutput_rows_channel_dout[19]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(imgOutput_rows_channel_dout[20]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(imgOutput_rows_channel_dout[21]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(imgOutput_rows_channel_dout[22]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(imgOutput_rows_channel_dout[23]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(imgOutput_rows_channel_dout[24]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(imgOutput_rows_channel_dout[25]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(imgOutput_rows_channel_dout[26]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(imgOutput_rows_channel_dout[27]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(imgOutput_rows_channel_dout[28]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(imgOutput_rows_channel_dout[29]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(imgOutput_rows_channel_dout[30]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(imgOutput_rows_channel_dout[31]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_rows_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_10 
       (.I0(imgOutput_rows_channel_dout[26]),
        .I1(imgOutput_rows_channel_dout[27]),
        .O(\ap_CS_fsm[3]_i_10_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_11 
       (.I0(imgOutput_rows_channel_dout[24]),
        .I1(imgOutput_rows_channel_dout[25]),
        .O(\ap_CS_fsm[3]_i_11_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_13 
       (.I0(imgOutput_rows_channel_dout[23]),
        .I1(imgOutput_rows_channel_dout[22]),
        .O(\ap_CS_fsm[3]_i_13_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_14 
       (.I0(imgOutput_rows_channel_dout[21]),
        .I1(imgOutput_rows_channel_dout[20]),
        .O(\ap_CS_fsm[3]_i_14_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_15 
       (.I0(imgOutput_rows_channel_dout[19]),
        .I1(imgOutput_rows_channel_dout[18]),
        .O(\ap_CS_fsm[3]_i_15_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_16 
       (.I0(imgOutput_rows_channel_dout[17]),
        .I1(imgOutput_rows_channel_dout[16]),
        .O(\ap_CS_fsm[3]_i_16_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_17 
       (.I0(imgOutput_rows_channel_dout[22]),
        .I1(imgOutput_rows_channel_dout[23]),
        .O(\ap_CS_fsm[3]_i_17_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_18 
       (.I0(imgOutput_rows_channel_dout[20]),
        .I1(imgOutput_rows_channel_dout[21]),
        .O(\ap_CS_fsm[3]_i_18_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_19 
       (.I0(imgOutput_rows_channel_dout[18]),
        .I1(imgOutput_rows_channel_dout[19]),
        .O(\ap_CS_fsm[3]_i_19_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_20 
       (.I0(imgOutput_rows_channel_dout[16]),
        .I1(imgOutput_rows_channel_dout[17]),
        .O(\ap_CS_fsm[3]_i_20_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_22 
       (.I0(imgOutput_rows_channel_dout[15]),
        .I1(imgOutput_rows_channel_dout[14]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_23 
       (.I0(imgOutput_rows_channel_dout[13]),
        .I1(imgOutput_rows_channel_dout[12]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_26 
       (.I0(imgOutput_rows_channel_dout[14]),
        .I1(imgOutput_rows_channel_dout[15]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_27 
       (.I0(imgOutput_rows_channel_dout[12]),
        .I1(imgOutput_rows_channel_dout[13]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \ap_CS_fsm[3]_i_4 
       (.I0(imgOutput_rows_channel_dout[30]),
        .I1(imgOutput_rows_channel_dout[31]),
        .O(\ap_CS_fsm[3]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_5 
       (.I0(imgOutput_rows_channel_dout[29]),
        .I1(imgOutput_rows_channel_dout[28]),
        .O(\ap_CS_fsm[3]_i_5_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_6 
       (.I0(imgOutput_rows_channel_dout[27]),
        .I1(imgOutput_rows_channel_dout[26]),
        .O(\ap_CS_fsm[3]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'hE)) 
    \ap_CS_fsm[3]_i_7 
       (.I0(imgOutput_rows_channel_dout[25]),
        .I1(imgOutput_rows_channel_dout[24]),
        .O(\ap_CS_fsm[3]_i_7_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_8 
       (.I0(imgOutput_rows_channel_dout[31]),
        .I1(imgOutput_rows_channel_dout[30]),
        .O(\ap_CS_fsm[3]_i_8_n_7 ));
  LUT2 #(
    .INIT(4'h1)) 
    \ap_CS_fsm[3]_i_9 
       (.I0(imgOutput_rows_channel_dout[28]),
        .I1(imgOutput_rows_channel_dout[29]),
        .O(\ap_CS_fsm[3]_i_9_n_7 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_2 
       (.CI(\ap_CS_fsm_reg[3]_i_3_n_7 ),
        .CO({CO,\ap_CS_fsm_reg[3]_i_2_n_8 ,\ap_CS_fsm_reg[3]_i_2_n_9 ,\ap_CS_fsm_reg[3]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_4_n_7 ,\ap_CS_fsm[3]_i_5_n_7 ,\ap_CS_fsm[3]_i_6_n_7 ,\ap_CS_fsm[3]_i_7_n_7 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_8_n_7 ,\ap_CS_fsm[3]_i_9_n_7 ,\ap_CS_fsm[3]_i_10_n_7 ,\ap_CS_fsm[3]_i_11_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_3 
       (.CI(\ap_CS_fsm_reg[3]_i_2_0 ),
        .CO({\ap_CS_fsm_reg[3]_i_3_n_7 ,\ap_CS_fsm_reg[3]_i_3_n_8 ,\ap_CS_fsm_reg[3]_i_3_n_9 ,\ap_CS_fsm_reg[3]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_13_n_7 ,\ap_CS_fsm[3]_i_14_n_7 ,\ap_CS_fsm[3]_i_15_n_7 ,\ap_CS_fsm[3]_i_16_n_7 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_17_n_7 ,\ap_CS_fsm[3]_i_18_n_7 ,\ap_CS_fsm[3]_i_19_n_7 ,\ap_CS_fsm[3]_i_20_n_7 }));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_62[0]_i_1 
       (.I0(CO),
        .I1(Q),
        .O(sel));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[0]_i_1 
       (.I0(out[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_2 
       (.I0(out[11]),
        .O(\sub13_reg_169[11]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_3 
       (.I0(out[10]),
        .O(\sub13_reg_169[11]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[11]_i_4 
       (.I0(out[9]),
        .O(\sub13_reg_169[11]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_2 
       (.I0(out[4]),
        .O(\sub13_reg_169[4]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_3 
       (.I0(out[3]),
        .O(\sub13_reg_169[4]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_4 
       (.I0(out[2]),
        .O(\sub13_reg_169[4]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[4]_i_5 
       (.I0(out[1]),
        .O(\sub13_reg_169[4]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_2 
       (.I0(out[8]),
        .O(\sub13_reg_169[8]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_3 
       (.I0(out[7]),
        .O(\sub13_reg_169[8]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_4 
       (.I0(out[6]),
        .O(\sub13_reg_169[8]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub13_reg_169[8]_i_5 
       (.I0(out[5]),
        .O(\sub13_reg_169[8]_i_5_n_7 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[11]_i_1 
       (.CI(\sub13_reg_169_reg[8]_i_1_n_7 ),
        .CO({\NLW_sub13_reg_169_reg[11]_i_1_CO_UNCONNECTED [3:2],\sub13_reg_169_reg[11]_i_1_n_9 ,\sub13_reg_169_reg[11]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,out[10:9]}),
        .O({\NLW_sub13_reg_169_reg[11]_i_1_O_UNCONNECTED [3],D[11:9]}),
        .S({1'b0,\sub13_reg_169[11]_i_2_n_7 ,\sub13_reg_169[11]_i_3_n_7 ,\sub13_reg_169[11]_i_4_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub13_reg_169_reg[4]_i_1_n_7 ,\sub13_reg_169_reg[4]_i_1_n_8 ,\sub13_reg_169_reg[4]_i_1_n_9 ,\sub13_reg_169_reg[4]_i_1_n_10 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[4:1]),
        .S({\sub13_reg_169[4]_i_2_n_7 ,\sub13_reg_169[4]_i_3_n_7 ,\sub13_reg_169[4]_i_4_n_7 ,\sub13_reg_169[4]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub13_reg_169_reg[8]_i_1 
       (.CI(\sub13_reg_169_reg[4]_i_1_n_7 ),
        .CO({\sub13_reg_169_reg[8]_i_1_n_7 ,\sub13_reg_169_reg[8]_i_1_n_8 ,\sub13_reg_169_reg[8]_i_1_n_9 ,\sub13_reg_169_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[8:5]),
        .S({\sub13_reg_169[8]_i_2_n_7 ,\sub13_reg_169[8]_i_3_n_7 ,\sub13_reg_169[8]_i_4_n_7 ,\sub13_reg_169[8]_i_5_n_7 }));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_fifo_w32_d4_S_ShiftReg" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w32_d4_S_ShiftReg_5
   (out,
    DI,
    ap_clk_0,
    ap_clk_1,
    D,
    S,
    ap_clk_2,
    ap_clk_3,
    mOutPtr,
    push,
    in,
    ap_clk);
  output [11:0]out;
  output [1:0]DI;
  output [3:0]ap_clk_0;
  output [3:0]ap_clk_1;
  output [31:0]D;
  output [1:0]S;
  output [3:0]ap_clk_2;
  output [3:0]ap_clk_3;
  input [2:0]mOutPtr;
  input push;
  input [31:0]in;
  input ap_clk;

  wire [31:0]D;
  wire [1:0]DI;
  wire [1:0]S;
  wire [1:0]addr;
  wire ap_clk;
  wire [3:0]ap_clk_0;
  wire [3:0]ap_clk_1;
  wire [3:0]ap_clk_2;
  wire [3:0]ap_clk_3;
  wire [31:12]imgOutput_cols_channel_dout;
  wire [31:0]in;
  wire [2:0]mOutPtr;
  wire [11:0]out;
  wire push;
  wire \sub_reg_164[12]_i_2_n_7 ;
  wire \sub_reg_164[12]_i_3_n_7 ;
  wire \sub_reg_164[12]_i_4_n_7 ;
  wire \sub_reg_164[12]_i_5_n_7 ;
  wire \sub_reg_164[16]_i_2_n_7 ;
  wire \sub_reg_164[16]_i_3_n_7 ;
  wire \sub_reg_164[16]_i_4_n_7 ;
  wire \sub_reg_164[16]_i_5_n_7 ;
  wire \sub_reg_164[20]_i_2_n_7 ;
  wire \sub_reg_164[20]_i_3_n_7 ;
  wire \sub_reg_164[20]_i_4_n_7 ;
  wire \sub_reg_164[20]_i_5_n_7 ;
  wire \sub_reg_164[24]_i_2_n_7 ;
  wire \sub_reg_164[24]_i_3_n_7 ;
  wire \sub_reg_164[24]_i_4_n_7 ;
  wire \sub_reg_164[24]_i_5_n_7 ;
  wire \sub_reg_164[28]_i_2_n_7 ;
  wire \sub_reg_164[28]_i_3_n_7 ;
  wire \sub_reg_164[28]_i_4_n_7 ;
  wire \sub_reg_164[28]_i_5_n_7 ;
  wire \sub_reg_164[31]_i_3_n_7 ;
  wire \sub_reg_164[31]_i_4_n_7 ;
  wire \sub_reg_164[31]_i_5_n_7 ;
  wire \sub_reg_164[4]_i_2_n_7 ;
  wire \sub_reg_164[4]_i_3_n_7 ;
  wire \sub_reg_164[4]_i_4_n_7 ;
  wire \sub_reg_164[4]_i_5_n_7 ;
  wire \sub_reg_164[8]_i_2_n_7 ;
  wire \sub_reg_164[8]_i_3_n_7 ;
  wire \sub_reg_164[8]_i_4_n_7 ;
  wire \sub_reg_164[8]_i_5_n_7 ;
  wire \sub_reg_164_reg[12]_i_1_n_10 ;
  wire \sub_reg_164_reg[12]_i_1_n_7 ;
  wire \sub_reg_164_reg[12]_i_1_n_8 ;
  wire \sub_reg_164_reg[12]_i_1_n_9 ;
  wire \sub_reg_164_reg[16]_i_1_n_10 ;
  wire \sub_reg_164_reg[16]_i_1_n_7 ;
  wire \sub_reg_164_reg[16]_i_1_n_8 ;
  wire \sub_reg_164_reg[16]_i_1_n_9 ;
  wire \sub_reg_164_reg[20]_i_1_n_10 ;
  wire \sub_reg_164_reg[20]_i_1_n_7 ;
  wire \sub_reg_164_reg[20]_i_1_n_8 ;
  wire \sub_reg_164_reg[20]_i_1_n_9 ;
  wire \sub_reg_164_reg[24]_i_1_n_10 ;
  wire \sub_reg_164_reg[24]_i_1_n_7 ;
  wire \sub_reg_164_reg[24]_i_1_n_8 ;
  wire \sub_reg_164_reg[24]_i_1_n_9 ;
  wire \sub_reg_164_reg[28]_i_1_n_10 ;
  wire \sub_reg_164_reg[28]_i_1_n_7 ;
  wire \sub_reg_164_reg[28]_i_1_n_8 ;
  wire \sub_reg_164_reg[28]_i_1_n_9 ;
  wire \sub_reg_164_reg[31]_i_2_n_10 ;
  wire \sub_reg_164_reg[31]_i_2_n_9 ;
  wire \sub_reg_164_reg[4]_i_1_n_10 ;
  wire \sub_reg_164_reg[4]_i_1_n_7 ;
  wire \sub_reg_164_reg[4]_i_1_n_8 ;
  wire \sub_reg_164_reg[4]_i_1_n_9 ;
  wire \sub_reg_164_reg[8]_i_1_n_10 ;
  wire \sub_reg_164_reg[8]_i_1_n_7 ;
  wire \sub_reg_164_reg[8]_i_1_n_8 ;
  wire \sub_reg_164_reg[8]_i_1_n_9 ;
  wire [3:2]\NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED ;

  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2__1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3__1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][10]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][11]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][12]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(imgOutput_cols_channel_dout[12]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][13]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(imgOutput_cols_channel_dout[13]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][14]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(imgOutput_cols_channel_dout[14]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][15]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(imgOutput_cols_channel_dout[15]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][16]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(imgOutput_cols_channel_dout[16]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][17]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(imgOutput_cols_channel_dout[17]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][18]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(imgOutput_cols_channel_dout[18]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][19]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(imgOutput_cols_channel_dout[19]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][20]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(imgOutput_cols_channel_dout[20]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][21]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(imgOutput_cols_channel_dout[21]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][22]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(imgOutput_cols_channel_dout[22]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][23]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(imgOutput_cols_channel_dout[23]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][24]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(imgOutput_cols_channel_dout[24]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][25]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(imgOutput_cols_channel_dout[25]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][26]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(imgOutput_cols_channel_dout[26]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][27]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(imgOutput_cols_channel_dout[27]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][28]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(imgOutput_cols_channel_dout[28]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][29]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(imgOutput_cols_channel_dout[29]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][30]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(imgOutput_cols_channel_dout[30]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][31]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(imgOutput_cols_channel_dout[31]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][8]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\imgOutput_cols_channel_U/U_Filter2d_accel_fifo_w32_d4_S_ShiftReg/SRL_SIG_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][9]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(out[9]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln90_fu_151_p2_carry__0_i_1
       (.I0(imgOutput_cols_channel_dout[14]),
        .I1(imgOutput_cols_channel_dout[15]),
        .O(DI[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln90_fu_151_p2_carry__0_i_2
       (.I0(imgOutput_cols_channel_dout[12]),
        .I1(imgOutput_cols_channel_dout[13]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln90_fu_151_p2_carry__0_i_5
       (.I0(imgOutput_cols_channel_dout[15]),
        .I1(imgOutput_cols_channel_dout[14]),
        .O(S[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln90_fu_151_p2_carry__0_i_6
       (.I0(imgOutput_cols_channel_dout[13]),
        .I1(imgOutput_cols_channel_dout[12]),
        .O(S[0]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln90_fu_151_p2_carry__1_i_1
       (.I0(imgOutput_cols_channel_dout[22]),
        .I1(imgOutput_cols_channel_dout[23]),
        .O(ap_clk_0[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln90_fu_151_p2_carry__1_i_2
       (.I0(imgOutput_cols_channel_dout[20]),
        .I1(imgOutput_cols_channel_dout[21]),
        .O(ap_clk_0[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln90_fu_151_p2_carry__1_i_3
       (.I0(imgOutput_cols_channel_dout[18]),
        .I1(imgOutput_cols_channel_dout[19]),
        .O(ap_clk_0[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln90_fu_151_p2_carry__1_i_4
       (.I0(imgOutput_cols_channel_dout[16]),
        .I1(imgOutput_cols_channel_dout[17]),
        .O(ap_clk_0[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln90_fu_151_p2_carry__1_i_5
       (.I0(imgOutput_cols_channel_dout[23]),
        .I1(imgOutput_cols_channel_dout[22]),
        .O(ap_clk_2[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln90_fu_151_p2_carry__1_i_6
       (.I0(imgOutput_cols_channel_dout[21]),
        .I1(imgOutput_cols_channel_dout[20]),
        .O(ap_clk_2[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln90_fu_151_p2_carry__1_i_7
       (.I0(imgOutput_cols_channel_dout[19]),
        .I1(imgOutput_cols_channel_dout[18]),
        .O(ap_clk_2[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln90_fu_151_p2_carry__1_i_8
       (.I0(imgOutput_cols_channel_dout[17]),
        .I1(imgOutput_cols_channel_dout[16]),
        .O(ap_clk_2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln90_fu_151_p2_carry__2_i_1
       (.I0(imgOutput_cols_channel_dout[30]),
        .I1(imgOutput_cols_channel_dout[31]),
        .O(ap_clk_1[3]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln90_fu_151_p2_carry__2_i_2
       (.I0(imgOutput_cols_channel_dout[28]),
        .I1(imgOutput_cols_channel_dout[29]),
        .O(ap_clk_1[2]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln90_fu_151_p2_carry__2_i_3
       (.I0(imgOutput_cols_channel_dout[26]),
        .I1(imgOutput_cols_channel_dout[27]),
        .O(ap_clk_1[1]));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln90_fu_151_p2_carry__2_i_4
       (.I0(imgOutput_cols_channel_dout[24]),
        .I1(imgOutput_cols_channel_dout[25]),
        .O(ap_clk_1[0]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln90_fu_151_p2_carry__2_i_5
       (.I0(imgOutput_cols_channel_dout[30]),
        .I1(imgOutput_cols_channel_dout[31]),
        .O(ap_clk_3[3]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln90_fu_151_p2_carry__2_i_6
       (.I0(imgOutput_cols_channel_dout[29]),
        .I1(imgOutput_cols_channel_dout[28]),
        .O(ap_clk_3[2]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln90_fu_151_p2_carry__2_i_7
       (.I0(imgOutput_cols_channel_dout[27]),
        .I1(imgOutput_cols_channel_dout[26]),
        .O(ap_clk_3[1]));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln90_fu_151_p2_carry__2_i_8
       (.I0(imgOutput_cols_channel_dout[25]),
        .I1(imgOutput_cols_channel_dout[24]),
        .O(ap_clk_3[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[0]_i_1 
       (.I0(out[0]),
        .O(D[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_2 
       (.I0(imgOutput_cols_channel_dout[12]),
        .O(\sub_reg_164[12]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_3 
       (.I0(out[11]),
        .O(\sub_reg_164[12]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_4 
       (.I0(out[10]),
        .O(\sub_reg_164[12]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[12]_i_5 
       (.I0(out[9]),
        .O(\sub_reg_164[12]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_2 
       (.I0(imgOutput_cols_channel_dout[16]),
        .O(\sub_reg_164[16]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_3 
       (.I0(imgOutput_cols_channel_dout[15]),
        .O(\sub_reg_164[16]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_4 
       (.I0(imgOutput_cols_channel_dout[14]),
        .O(\sub_reg_164[16]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[16]_i_5 
       (.I0(imgOutput_cols_channel_dout[13]),
        .O(\sub_reg_164[16]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_2 
       (.I0(imgOutput_cols_channel_dout[20]),
        .O(\sub_reg_164[20]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_3 
       (.I0(imgOutput_cols_channel_dout[19]),
        .O(\sub_reg_164[20]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_4 
       (.I0(imgOutput_cols_channel_dout[18]),
        .O(\sub_reg_164[20]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[20]_i_5 
       (.I0(imgOutput_cols_channel_dout[17]),
        .O(\sub_reg_164[20]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_2 
       (.I0(imgOutput_cols_channel_dout[24]),
        .O(\sub_reg_164[24]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_3 
       (.I0(imgOutput_cols_channel_dout[23]),
        .O(\sub_reg_164[24]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_4 
       (.I0(imgOutput_cols_channel_dout[22]),
        .O(\sub_reg_164[24]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[24]_i_5 
       (.I0(imgOutput_cols_channel_dout[21]),
        .O(\sub_reg_164[24]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_2 
       (.I0(imgOutput_cols_channel_dout[28]),
        .O(\sub_reg_164[28]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_3 
       (.I0(imgOutput_cols_channel_dout[27]),
        .O(\sub_reg_164[28]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_4 
       (.I0(imgOutput_cols_channel_dout[26]),
        .O(\sub_reg_164[28]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[28]_i_5 
       (.I0(imgOutput_cols_channel_dout[25]),
        .O(\sub_reg_164[28]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_3 
       (.I0(imgOutput_cols_channel_dout[31]),
        .O(\sub_reg_164[31]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_4 
       (.I0(imgOutput_cols_channel_dout[30]),
        .O(\sub_reg_164[31]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[31]_i_5 
       (.I0(imgOutput_cols_channel_dout[29]),
        .O(\sub_reg_164[31]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_2 
       (.I0(out[4]),
        .O(\sub_reg_164[4]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_3 
       (.I0(out[3]),
        .O(\sub_reg_164[4]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_4 
       (.I0(out[2]),
        .O(\sub_reg_164[4]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[4]_i_5 
       (.I0(out[1]),
        .O(\sub_reg_164[4]_i_5_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_2 
       (.I0(out[8]),
        .O(\sub_reg_164[8]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_3 
       (.I0(out[7]),
        .O(\sub_reg_164[8]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_4 
       (.I0(out[6]),
        .O(\sub_reg_164[8]_i_4_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \sub_reg_164[8]_i_5 
       (.I0(out[5]),
        .O(\sub_reg_164[8]_i_5_n_7 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[12]_i_1 
       (.CI(\sub_reg_164_reg[8]_i_1_n_7 ),
        .CO({\sub_reg_164_reg[12]_i_1_n_7 ,\sub_reg_164_reg[12]_i_1_n_8 ,\sub_reg_164_reg[12]_i_1_n_9 ,\sub_reg_164_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({imgOutput_cols_channel_dout[12],out[11:9]}),
        .O(D[12:9]),
        .S({\sub_reg_164[12]_i_2_n_7 ,\sub_reg_164[12]_i_3_n_7 ,\sub_reg_164[12]_i_4_n_7 ,\sub_reg_164[12]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[16]_i_1 
       (.CI(\sub_reg_164_reg[12]_i_1_n_7 ),
        .CO({\sub_reg_164_reg[16]_i_1_n_7 ,\sub_reg_164_reg[16]_i_1_n_8 ,\sub_reg_164_reg[16]_i_1_n_9 ,\sub_reg_164_reg[16]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(imgOutput_cols_channel_dout[16:13]),
        .O(D[16:13]),
        .S({\sub_reg_164[16]_i_2_n_7 ,\sub_reg_164[16]_i_3_n_7 ,\sub_reg_164[16]_i_4_n_7 ,\sub_reg_164[16]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[20]_i_1 
       (.CI(\sub_reg_164_reg[16]_i_1_n_7 ),
        .CO({\sub_reg_164_reg[20]_i_1_n_7 ,\sub_reg_164_reg[20]_i_1_n_8 ,\sub_reg_164_reg[20]_i_1_n_9 ,\sub_reg_164_reg[20]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(imgOutput_cols_channel_dout[20:17]),
        .O(D[20:17]),
        .S({\sub_reg_164[20]_i_2_n_7 ,\sub_reg_164[20]_i_3_n_7 ,\sub_reg_164[20]_i_4_n_7 ,\sub_reg_164[20]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[24]_i_1 
       (.CI(\sub_reg_164_reg[20]_i_1_n_7 ),
        .CO({\sub_reg_164_reg[24]_i_1_n_7 ,\sub_reg_164_reg[24]_i_1_n_8 ,\sub_reg_164_reg[24]_i_1_n_9 ,\sub_reg_164_reg[24]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(imgOutput_cols_channel_dout[24:21]),
        .O(D[24:21]),
        .S({\sub_reg_164[24]_i_2_n_7 ,\sub_reg_164[24]_i_3_n_7 ,\sub_reg_164[24]_i_4_n_7 ,\sub_reg_164[24]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[28]_i_1 
       (.CI(\sub_reg_164_reg[24]_i_1_n_7 ),
        .CO({\sub_reg_164_reg[28]_i_1_n_7 ,\sub_reg_164_reg[28]_i_1_n_8 ,\sub_reg_164_reg[28]_i_1_n_9 ,\sub_reg_164_reg[28]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(imgOutput_cols_channel_dout[28:25]),
        .O(D[28:25]),
        .S({\sub_reg_164[28]_i_2_n_7 ,\sub_reg_164[28]_i_3_n_7 ,\sub_reg_164[28]_i_4_n_7 ,\sub_reg_164[28]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[31]_i_2 
       (.CI(\sub_reg_164_reg[28]_i_1_n_7 ),
        .CO({\NLW_sub_reg_164_reg[31]_i_2_CO_UNCONNECTED [3:2],\sub_reg_164_reg[31]_i_2_n_9 ,\sub_reg_164_reg[31]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,imgOutput_cols_channel_dout[30:29]}),
        .O({\NLW_sub_reg_164_reg[31]_i_2_O_UNCONNECTED [3],D[31:29]}),
        .S({1'b0,\sub_reg_164[31]_i_3_n_7 ,\sub_reg_164[31]_i_4_n_7 ,\sub_reg_164[31]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\sub_reg_164_reg[4]_i_1_n_7 ,\sub_reg_164_reg[4]_i_1_n_8 ,\sub_reg_164_reg[4]_i_1_n_9 ,\sub_reg_164_reg[4]_i_1_n_10 }),
        .CYINIT(out[0]),
        .DI(out[4:1]),
        .O(D[4:1]),
        .S({\sub_reg_164[4]_i_2_n_7 ,\sub_reg_164[4]_i_3_n_7 ,\sub_reg_164[4]_i_4_n_7 ,\sub_reg_164[4]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sub_reg_164_reg[8]_i_1 
       (.CI(\sub_reg_164_reg[4]_i_1_n_7 ),
        .CO({\sub_reg_164_reg[8]_i_1_n_7 ,\sub_reg_164_reg[8]_i_1_n_8 ,\sub_reg_164_reg[8]_i_1_n_9 ,\sub_reg_164_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(out[8:5]),
        .O(D[8:5]),
        .S({\sub_reg_164[8]_i_2_n_7 ,\sub_reg_164[8]_i_3_n_7 ,\sub_reg_164[8]_i_4_n_7 ,\sub_reg_164[8]_i_5_n_7 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w8_d4_S
   (shift_c_empty_n,
    shift_c_full_n,
    full_n_reg_0,
    out,
    ap_rst_n_inv,
    ap_clk,
    start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
    start_once_reg,
    ap_start,
    start_once_reg_reg,
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
    full_n_reg_1,
    push,
    in);
  output shift_c_empty_n;
  output shift_c_full_n;
  output full_n_reg_0;
  output [7:0]out;
  input ap_rst_n_inv;
  input ap_clk;
  input start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n;
  input start_once_reg;
  input ap_start;
  input start_once_reg_reg;
  input filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read;
  input full_n_reg_1;
  input push;
  input [7:0]in;

  wire ap_clk;
  wire ap_rst_n_inv;
  wire ap_start;
  wire empty_n_i_1__7_n_7;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read;
  wire full_n_i_1__7_n_7;
  wire full_n_i_2__1_n_7;
  wire full_n_reg_0;
  wire full_n_reg_1;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr[2]_i_1_n_7 ;
  wire \mOutPtr[2]_i_2__0_n_7 ;
  wire [7:0]out;
  wire push;
  wire shift_c_empty_n;
  wire shift_c_full_n;
  wire start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n;
  wire start_once_reg;
  wire start_once_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w8_d4_S_ShiftReg U_Filter2d_accel_fifo_w8_d4_S_ShiftReg
       (.ap_clk(ap_clk),
        .in(in),
        .mOutPtr(mOutPtr),
        .out(out),
        .push(push));
  LUT6 #(
    .INIT(64'hFEFF00FFFFFF00FF)) 
    empty_n_i_1__7
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(\mOutPtr[2]_i_2__0_n_7 ),
        .I4(shift_c_empty_n),
        .I5(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .O(empty_n_i_1__7_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__7_n_7),
        .Q(shift_c_empty_n),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hFEEEFFFFF000F000)) 
    full_n_i_1__7
       (.I0(full_n_i_2__1_n_7),
        .I1(mOutPtr[2]),
        .I2(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .I3(shift_c_empty_n),
        .I4(full_n_reg_1),
        .I5(shift_c_full_n),
        .O(full_n_i_1__7_n_7));
  LUT2 #(
    .INIT(4'hB)) 
    full_n_i_2__1
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[1]),
        .O(full_n_i_2__1_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__7_n_7),
        .Q(shift_c_full_n),
        .S(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'h87777888)) 
    \mOutPtr[0]_i_1 
       (.I0(full_n_reg_1),
        .I1(shift_c_full_n),
        .I2(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .I3(shift_c_empty_n),
        .I4(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hD5BFBFBF2A404040)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(shift_c_empty_n),
        .I2(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .I3(shift_c_full_n),
        .I4(full_n_reg_1),
        .I5(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'hEFFFF77710000888)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(shift_c_empty_n),
        .I3(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .I4(\mOutPtr[2]_i_2__0_n_7 ),
        .I5(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hFFFF57FF)) 
    \mOutPtr[2]_i_2__0 
       (.I0(shift_c_full_n),
        .I1(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .I2(start_once_reg),
        .I3(ap_start),
        .I4(start_once_reg_reg),
        .O(\mOutPtr[2]_i_2__0_n_7 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_7 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'hDF10DF00)) 
    start_once_reg_i_1
       (.I0(shift_c_full_n),
        .I1(start_once_reg_reg),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .O(full_n_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_fifo_w8_d4_S_ShiftReg
   (out,
    mOutPtr,
    push,
    in,
    ap_clk);
  output [7:0]out;
  input [2:0]mOutPtr;
  input push;
  input [7:0]in;
  input ap_clk;

  wire [1:0]addr;
  wire ap_clk;
  wire [7:0]in;
  wire [2:0]mOutPtr;
  wire [7:0]out;
  wire push;

  (* srl_bus_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][0]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(out[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_2 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr[2]),
        .O(addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \SRL_SIG_reg[3][0]_srl4_i_3 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[2]),
        .O(addr[1]));
  (* srl_bus_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][1]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][2]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][3]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][4]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][5]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][6]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3] " *) 
  (* srl_name = "inst/\\shift_c_U/U_Filter2d_accel_fifo_w8_d4_S_ShiftReg/SRL_SIG_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \SRL_SIG_reg[3][7]_srl4 
       (.A0(addr[0]),
        .A1(addr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(push),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(out[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_filter2D_0_3_3_16_16_3840_2160_1_2_2_s
   (tmp_2_reg_919,
    \B_V_data_1_state_reg[1] ,
    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read,
    ce1,
    WEA,
    Q,
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read,
    address1,
    \ap_CS_fsm_reg[3]_0 ,
    mOutPtr0,
    mOutPtr18_out,
    push,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    empty_n_reg,
    mOutPtr17_out,
    we0,
    k_buf_2_load_reg_9430,
    ce0,
    address0,
    \tmp_21_reg_1535_reg[19] ,
    ap_clk,
    ap_rst_n_inv,
    ap_rst_n,
    SR,
    imgOutput_data_full_n,
    imgInput_data_empty_n,
    q1,
    filter_TVALID,
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start,
    imgInput_cols_c_empty_n,
    shift_c_empty_n,
    imgInput_rows_c_empty_n,
    push_0,
    mOutPtr,
    full_n_reg,
    ap_start,
    start_once_reg,
    start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
    \src_kernel_win_10_reg_948_reg[23] ,
    q0,
    D,
    \p_src_mat_cols_load24_fu_126_reg[15]_0 ,
    filter_TDATA,
    out);
  output tmp_2_reg_919;
  output \B_V_data_1_state_reg[1] ;
  output grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read;
  output ce1;
  output [0:0]WEA;
  output [0:0]Q;
  output filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read;
  output [11:0]address1;
  output \ap_CS_fsm_reg[3]_0 ;
  output mOutPtr0;
  output mOutPtr18_out;
  output push;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output empty_n_reg;
  output mOutPtr17_out;
  output we0;
  output k_buf_2_load_reg_9430;
  output ce0;
  output [11:0]address0;
  output [23:0]\tmp_21_reg_1535_reg[19] ;
  input ap_clk;
  input ap_rst_n_inv;
  input ap_rst_n;
  input [0:0]SR;
  input imgOutput_data_full_n;
  input imgInput_data_empty_n;
  input [23:0]q1;
  input filter_TVALID;
  input filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start;
  input imgInput_cols_c_empty_n;
  input shift_c_empty_n;
  input imgInput_rows_c_empty_n;
  input push_0;
  input [0:0]mOutPtr;
  input full_n_reg;
  input ap_start;
  input start_once_reg;
  input start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n;
  input [23:0]\src_kernel_win_10_reg_948_reg[23] ;
  input [23:0]q0;
  input [15:0]D;
  input [15:0]\p_src_mat_cols_load24_fu_126_reg[15]_0 ;
  input [15:0]filter_TDATA;
  input [7:0]out;

  wire B_V_data_1_sel0;
  wire \B_V_data_1_state_reg[1] ;
  wire [15:0]D;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]WEA;
  wire [3:0]add_ln833_fu_215_p2;
  wire [1:0]add_ln834_fu_300_p2;
  wire [11:0]address0;
  wire [11:0]address1;
  wire \ap_CS_fsm[1]_i_2_n_7 ;
  wire \ap_CS_fsm[2]_i_1__2_n_7 ;
  wire ap_CS_fsm_pp0_stage0;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state4;
  wire ap_CS_fsm_state5;
  wire [3:0]ap_NS_fsm;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_i_2_n_7;
  wire ap_enable_reg_pp0_iter1_reg_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire ce0;
  wire ce1;
  wire empty_n_reg;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read;
  wire [15:0]filter_TDATA;
  wire [15:0]filter_TDATA_int_regslice;
  wire filter_TVALID;
  wire first_iter_0_reg_158;
  wire full_n_reg;
  wire grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg;
  wire grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_n_25;
  wire grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read;
  wire [1:0]i_fu_78;
  wire icmp_ln833_reg_485;
  wire imgInput_cols_c_empty_n;
  wire imgInput_data_empty_n;
  wire imgInput_rows_c_empty_n;
  wire imgOutput_data_full_n;
  wire [15:0]img_height_reg_530;
  wire [15:0]img_width_reg_525;
  wire [3:0]indvar_flatten_fu_82_reg;
  wire [1:0]j_fu_74;
  wire k_buf_2_load_reg_9430;
  wire [15:0]lfilter_1_fu_90;
  wire lfilter_1_fu_900;
  wire [15:0]lfilter_2_fu_94;
  wire lfilter_2_fu_940;
  wire [15:0]lfilter_3_fu_98;
  wire lfilter_3_fu_980;
  wire [15:0]lfilter_4_fu_102;
  wire lfilter_4_fu_1020;
  wire [15:0]lfilter_5_fu_106;
  wire lfilter_5_fu_1060;
  wire [15:0]lfilter_6_fu_110;
  wire lfilter_6_fu_1100;
  wire [15:0]lfilter_7_fu_114;
  wire lfilter_7_fu_1140;
  wire [15:0]lfilter_8_fu_118;
  wire lfilter_8_fu_1180;
  wire [15:0]lfilter_fu_86;
  wire lfilter_fu_860;
  wire [0:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire mOutPtr18_out;
  wire [7:0]out;
  wire [7:0]p_shift_load26_fu_130;
  wire [15:0]p_src_mat_cols_load24_fu_126;
  wire [15:0]\p_src_mat_cols_load24_fu_126_reg[15]_0 ;
  wire [15:0]p_src_mat_rows_load22_fu_122;
  wire push;
  wire push_0;
  wire [23:0]q0;
  wire [23:0]q1;
  wire regslice_both_filter_U_n_18;
  wire regslice_both_filter_U_n_19;
  wire regslice_both_filter_U_n_21;
  wire regslice_both_filter_U_n_24;
  wire regslice_both_filter_U_n_8;
  wire [1:0]select_ln833_1_fu_247_p3;
  wire shift_c_empty_n;
  wire [23:0]\src_kernel_win_10_reg_948_reg[23] ;
  wire start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n;
  wire start_once_reg;
  wire [23:0]\tmp_21_reg_1535_reg[19] ;
  wire tmp_2_reg_919;
  wire we0;

  LUT4 #(
    .INIT(16'h8F88)) 
    \ap_CS_fsm[1]_i_1__1 
       (.I0(Q),
        .I1(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start),
        .I2(\ap_CS_fsm[1]_i_2_n_7 ),
        .I3(ap_CS_fsm_pp0_stage0),
        .O(ap_NS_fsm[1]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h00EA0040)) 
    \ap_CS_fsm[1]_i_2 
       (.I0(ap_enable_reg_pp0_iter0),
        .I1(ap_enable_reg_pp0_iter1_reg_n_7),
        .I2(ap_CS_fsm_pp0_stage0),
        .I3(regslice_both_filter_U_n_21),
        .I4(ap_condition_pp0_exit_iter0_state2),
        .O(\ap_CS_fsm[1]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT5 #(
    .INIT(32'h22300000)) 
    \ap_CS_fsm[2]_i_1__2 
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(regslice_both_filter_U_n_21),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_CS_fsm_pp0_stage0),
        .O(\ap_CS_fsm[2]_i_1__2_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_pp0_stage0),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ap_CS_fsm[2]_i_1__2_n_7 ),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter0_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_filter_U_n_19),
        .Q(ap_enable_reg_pp0_iter0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAA2A2A2A2A2A2A2A)) 
    ap_enable_reg_pp0_iter1_i_2
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(first_iter_0_reg_158),
        .I2(ap_enable_reg_pp0_iter1_reg_n_7),
        .I3(imgInput_cols_c_empty_n),
        .I4(shift_c_empty_n),
        .I5(imgInput_rows_c_empty_n),
        .O(ap_enable_reg_pp0_iter1_i_2_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_filter_U_n_8),
        .Q(ap_enable_reg_pp0_iter1_reg_n_7),
        .R(1'b0));
  FDRE \first_iter_0_reg_158_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_filter_U_n_18),
        .Q(first_iter_0_reg_158),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171
       (.D({ap_NS_fsm[3],ap_NS_fsm[0]}),
        .Q(img_width_reg_525),
        .\SRL_SIG_reg[1][0] ({ap_CS_fsm_state5,ap_CS_fsm_state4,Q}),
        .WEA(WEA),
        .address0(address0),
        .address1(address1),
        .\ap_CS_fsm_reg[2]_0 (grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_n_25),
        .\ap_CS_fsm_reg[3]_0 (\ap_CS_fsm_reg[3]_0 ),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .ap_start(ap_start),
        .ap_sync_reg_entry_proc_U0_ap_ready_reg(ap_sync_reg_entry_proc_U0_ap_ready_reg),
        .ce0(ce0),
        .ce1(ce1),
        .empty_n_reg(empty_n_reg),
        .filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start),
        .full_n_reg(full_n_reg),
        .grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg(grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg),
        .\icmp_ln709_reg_892_reg[0] (grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_imgInput_data_read),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .k_buf_2_load_reg_9430(k_buf_2_load_reg_9430),
        .mOutPtr(mOutPtr),
        .mOutPtr0(mOutPtr0),
        .mOutPtr17_out(mOutPtr17_out),
        .mOutPtr18_out(mOutPtr18_out),
        .\p_kernel_filter_1_1_val_int_reg_reg[15] (lfilter_fu_86),
        .\p_kernel_filter_1_2_val_int_reg_reg[15] (lfilter_2_fu_94),
        .\p_kernel_filter_2_2_val_int_reg_reg[15] (lfilter_8_fu_118),
        .p_reg_reg(lfilter_4_fu_102),
        .p_reg_reg_0(lfilter_1_fu_90),
        .p_reg_reg_1(lfilter_6_fu_110),
        .push(push),
        .push_0(push_0),
        .q0(q0),
        .q1(q1),
        .\shift_int_reg_reg[7] (p_shift_load26_fu_130),
        .\src_kernel_win_10_reg_948_reg[23] (\src_kernel_win_10_reg_948_reg[23] ),
        .start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .start_once_reg(start_once_reg),
        .temp_3_reg_1302_reg(lfilter_5_fu_106),
        .temp_7_reg_1331_reg(lfilter_7_fu_114),
        .temp_reg_1297_reg(lfilter_3_fu_98),
        .\tmp_21_reg_1535_reg[19] (\tmp_21_reg_1535_reg[19] ),
        .tmp_2_reg_919(tmp_2_reg_919),
        .we0(we0),
        .\zext_ln695_reg_605_reg[15]_0 (img_height_reg_530));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_n_25),
        .Q(grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \i_fu_78[0]_i_1 
       (.I0(i_fu_78[0]),
        .I1(j_fu_74[0]),
        .I2(j_fu_74[1]),
        .O(select_ln833_1_fu_247_p3[0]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \i_fu_78[1]_i_1 
       (.I0(i_fu_78[1]),
        .I1(j_fu_74[1]),
        .I2(j_fu_74[0]),
        .I3(i_fu_78[0]),
        .O(select_ln833_1_fu_247_p3[1]));
  FDRE \i_fu_78_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(select_ln833_1_fu_247_p3[0]),
        .Q(i_fu_78[0]),
        .R(SR));
  FDRE \i_fu_78_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(select_ln833_1_fu_247_p3[1]),
        .Q(i_fu_78[1]),
        .R(SR));
  FDRE \icmp_ln833_reg_485_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_filter_U_n_24),
        .Q(icmp_ln833_reg_485),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[0]),
        .Q(img_height_reg_530[0]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[10]),
        .Q(img_height_reg_530[10]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[11]),
        .Q(img_height_reg_530[11]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[12]),
        .Q(img_height_reg_530[12]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[13]),
        .Q(img_height_reg_530[13]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[14]),
        .Q(img_height_reg_530[14]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[15]),
        .Q(img_height_reg_530[15]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[1]),
        .Q(img_height_reg_530[1]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[2]),
        .Q(img_height_reg_530[2]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[3]),
        .Q(img_height_reg_530[3]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[4]),
        .Q(img_height_reg_530[4]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[5]),
        .Q(img_height_reg_530[5]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[6]),
        .Q(img_height_reg_530[6]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[7]),
        .Q(img_height_reg_530[7]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[8]),
        .Q(img_height_reg_530[8]),
        .R(1'b0));
  FDRE \img_height_reg_530_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_rows_load22_fu_122[9]),
        .Q(img_height_reg_530[9]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[0]),
        .Q(img_width_reg_525[0]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[10]),
        .Q(img_width_reg_525[10]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[11]),
        .Q(img_width_reg_525[11]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[12]),
        .Q(img_width_reg_525[12]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[13]),
        .Q(img_width_reg_525[13]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[14]),
        .Q(img_width_reg_525[14]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[15]),
        .Q(img_width_reg_525[15]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[1]),
        .Q(img_width_reg_525[1]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[2]),
        .Q(img_width_reg_525[2]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[3]),
        .Q(img_width_reg_525[3]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[4]),
        .Q(img_width_reg_525[4]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[5]),
        .Q(img_width_reg_525[5]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[6]),
        .Q(img_width_reg_525[6]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[7]),
        .Q(img_width_reg_525[7]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[8]),
        .Q(img_width_reg_525[8]),
        .R(1'b0));
  FDRE \img_width_reg_525_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state4),
        .D(p_src_mat_cols_load24_fu_126[9]),
        .Q(img_width_reg_525[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \indvar_flatten_fu_82[0]_i_1 
       (.I0(indvar_flatten_fu_82_reg[0]),
        .O(add_ln833_fu_215_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \indvar_flatten_fu_82[1]_i_1 
       (.I0(indvar_flatten_fu_82_reg[1]),
        .I1(indvar_flatten_fu_82_reg[0]),
        .O(add_ln833_fu_215_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \indvar_flatten_fu_82[2]_i_1 
       (.I0(indvar_flatten_fu_82_reg[2]),
        .I1(indvar_flatten_fu_82_reg[0]),
        .I2(indvar_flatten_fu_82_reg[1]),
        .O(add_ln833_fu_215_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \indvar_flatten_fu_82[3]_i_1 
       (.I0(indvar_flatten_fu_82_reg[3]),
        .I1(indvar_flatten_fu_82_reg[1]),
        .I2(indvar_flatten_fu_82_reg[0]),
        .I3(indvar_flatten_fu_82_reg[2]),
        .O(add_ln833_fu_215_p2[3]));
  FDRE \indvar_flatten_fu_82_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(add_ln833_fu_215_p2[0]),
        .Q(indvar_flatten_fu_82_reg[0]),
        .R(SR));
  FDRE \indvar_flatten_fu_82_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(add_ln833_fu_215_p2[1]),
        .Q(indvar_flatten_fu_82_reg[1]),
        .R(SR));
  FDRE \indvar_flatten_fu_82_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(add_ln833_fu_215_p2[2]),
        .Q(indvar_flatten_fu_82_reg[2]),
        .R(SR));
  FDRE \indvar_flatten_fu_82_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(add_ln833_fu_215_p2[3]),
        .Q(indvar_flatten_fu_82_reg[3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_74[0]_i_1 
       (.I0(j_fu_74[1]),
        .I1(j_fu_74[0]),
        .O(add_ln834_fu_300_p2[0]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \j_fu_74[1]_i_3 
       (.I0(j_fu_74[1]),
        .I1(j_fu_74[0]),
        .O(add_ln834_fu_300_p2[1]));
  FDRE \j_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(add_ln834_fu_300_p2[0]),
        .Q(j_fu_74[0]),
        .R(SR));
  FDRE \j_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_sel0),
        .D(add_ln834_fu_300_p2[1]),
        .Q(j_fu_74[1]),
        .R(SR));
  FDRE \lfilter_1_fu_90_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[0]),
        .Q(lfilter_1_fu_90[0]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[10]),
        .Q(lfilter_1_fu_90[10]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[11]),
        .Q(lfilter_1_fu_90[11]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[12]),
        .Q(lfilter_1_fu_90[12]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[13]),
        .Q(lfilter_1_fu_90[13]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[14]),
        .Q(lfilter_1_fu_90[14]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[15]),
        .Q(lfilter_1_fu_90[15]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[1]),
        .Q(lfilter_1_fu_90[1]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[2]),
        .Q(lfilter_1_fu_90[2]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[3]),
        .Q(lfilter_1_fu_90[3]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[4]),
        .Q(lfilter_1_fu_90[4]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[5]),
        .Q(lfilter_1_fu_90[5]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[6]),
        .Q(lfilter_1_fu_90[6]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[7]),
        .Q(lfilter_1_fu_90[7]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[8]),
        .Q(lfilter_1_fu_90[8]),
        .R(1'b0));
  FDRE \lfilter_1_fu_90_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_1_fu_900),
        .D(filter_TDATA_int_regslice[9]),
        .Q(lfilter_1_fu_90[9]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[0]),
        .Q(lfilter_2_fu_94[0]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[10]),
        .Q(lfilter_2_fu_94[10]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[11]),
        .Q(lfilter_2_fu_94[11]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[12]),
        .Q(lfilter_2_fu_94[12]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[13]),
        .Q(lfilter_2_fu_94[13]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[14]),
        .Q(lfilter_2_fu_94[14]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[15]),
        .Q(lfilter_2_fu_94[15]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[1]),
        .Q(lfilter_2_fu_94[1]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[2]),
        .Q(lfilter_2_fu_94[2]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[3]),
        .Q(lfilter_2_fu_94[3]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[4]),
        .Q(lfilter_2_fu_94[4]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[5]),
        .Q(lfilter_2_fu_94[5]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[6]),
        .Q(lfilter_2_fu_94[6]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[7]),
        .Q(lfilter_2_fu_94[7]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[8]),
        .Q(lfilter_2_fu_94[8]),
        .R(1'b0));
  FDRE \lfilter_2_fu_94_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_2_fu_940),
        .D(filter_TDATA_int_regslice[9]),
        .Q(lfilter_2_fu_94[9]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[0]),
        .Q(lfilter_3_fu_98[0]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[10]),
        .Q(lfilter_3_fu_98[10]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[11]),
        .Q(lfilter_3_fu_98[11]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[12]),
        .Q(lfilter_3_fu_98[12]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[13]),
        .Q(lfilter_3_fu_98[13]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[14]),
        .Q(lfilter_3_fu_98[14]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[15]),
        .Q(lfilter_3_fu_98[15]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[1]),
        .Q(lfilter_3_fu_98[1]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[2]),
        .Q(lfilter_3_fu_98[2]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[3]),
        .Q(lfilter_3_fu_98[3]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[4]),
        .Q(lfilter_3_fu_98[4]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[5]),
        .Q(lfilter_3_fu_98[5]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[6]),
        .Q(lfilter_3_fu_98[6]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[7]),
        .Q(lfilter_3_fu_98[7]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[8]),
        .Q(lfilter_3_fu_98[8]),
        .R(1'b0));
  FDRE \lfilter_3_fu_98_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_3_fu_980),
        .D(filter_TDATA_int_regslice[9]),
        .Q(lfilter_3_fu_98[9]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[0]),
        .Q(lfilter_4_fu_102[0]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[10]),
        .Q(lfilter_4_fu_102[10]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[11]),
        .Q(lfilter_4_fu_102[11]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[12]),
        .Q(lfilter_4_fu_102[12]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[13]),
        .Q(lfilter_4_fu_102[13]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[14]),
        .Q(lfilter_4_fu_102[14]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[15]),
        .Q(lfilter_4_fu_102[15]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[1]),
        .Q(lfilter_4_fu_102[1]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[2]),
        .Q(lfilter_4_fu_102[2]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[3]),
        .Q(lfilter_4_fu_102[3]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[4]),
        .Q(lfilter_4_fu_102[4]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[5]),
        .Q(lfilter_4_fu_102[5]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[6]),
        .Q(lfilter_4_fu_102[6]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[7]),
        .Q(lfilter_4_fu_102[7]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[8]),
        .Q(lfilter_4_fu_102[8]),
        .R(1'b0));
  FDRE \lfilter_4_fu_102_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_4_fu_1020),
        .D(filter_TDATA_int_regslice[9]),
        .Q(lfilter_4_fu_102[9]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[0]),
        .Q(lfilter_5_fu_106[0]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[10]),
        .Q(lfilter_5_fu_106[10]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[11]),
        .Q(lfilter_5_fu_106[11]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[12]),
        .Q(lfilter_5_fu_106[12]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[13]),
        .Q(lfilter_5_fu_106[13]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[14]),
        .Q(lfilter_5_fu_106[14]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[15]),
        .Q(lfilter_5_fu_106[15]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[1]),
        .Q(lfilter_5_fu_106[1]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[2]),
        .Q(lfilter_5_fu_106[2]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[3]),
        .Q(lfilter_5_fu_106[3]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[4]),
        .Q(lfilter_5_fu_106[4]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[5]),
        .Q(lfilter_5_fu_106[5]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[6]),
        .Q(lfilter_5_fu_106[6]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[7]),
        .Q(lfilter_5_fu_106[7]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[8]),
        .Q(lfilter_5_fu_106[8]),
        .R(1'b0));
  FDRE \lfilter_5_fu_106_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_5_fu_1060),
        .D(filter_TDATA_int_regslice[9]),
        .Q(lfilter_5_fu_106[9]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[0]),
        .Q(lfilter_6_fu_110[0]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[10]),
        .Q(lfilter_6_fu_110[10]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[11]),
        .Q(lfilter_6_fu_110[11]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[12]),
        .Q(lfilter_6_fu_110[12]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[13]),
        .Q(lfilter_6_fu_110[13]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[14]),
        .Q(lfilter_6_fu_110[14]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[15]),
        .Q(lfilter_6_fu_110[15]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[1]),
        .Q(lfilter_6_fu_110[1]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[2]),
        .Q(lfilter_6_fu_110[2]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[3]),
        .Q(lfilter_6_fu_110[3]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[4]),
        .Q(lfilter_6_fu_110[4]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[5]),
        .Q(lfilter_6_fu_110[5]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[6]),
        .Q(lfilter_6_fu_110[6]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[7]),
        .Q(lfilter_6_fu_110[7]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[8]),
        .Q(lfilter_6_fu_110[8]),
        .R(1'b0));
  FDRE \lfilter_6_fu_110_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_6_fu_1100),
        .D(filter_TDATA_int_regslice[9]),
        .Q(lfilter_6_fu_110[9]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[0]),
        .Q(lfilter_7_fu_114[0]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[10]),
        .Q(lfilter_7_fu_114[10]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[11]),
        .Q(lfilter_7_fu_114[11]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[12]),
        .Q(lfilter_7_fu_114[12]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[13]),
        .Q(lfilter_7_fu_114[13]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[14]),
        .Q(lfilter_7_fu_114[14]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[15]),
        .Q(lfilter_7_fu_114[15]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[1]),
        .Q(lfilter_7_fu_114[1]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[2]),
        .Q(lfilter_7_fu_114[2]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[3]),
        .Q(lfilter_7_fu_114[3]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[4]),
        .Q(lfilter_7_fu_114[4]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[5]),
        .Q(lfilter_7_fu_114[5]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[6]),
        .Q(lfilter_7_fu_114[6]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[7]),
        .Q(lfilter_7_fu_114[7]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[8]),
        .Q(lfilter_7_fu_114[8]),
        .R(1'b0));
  FDRE \lfilter_7_fu_114_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_7_fu_1140),
        .D(filter_TDATA_int_regslice[9]),
        .Q(lfilter_7_fu_114[9]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[0]),
        .Q(lfilter_8_fu_118[0]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[10]),
        .Q(lfilter_8_fu_118[10]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[11]),
        .Q(lfilter_8_fu_118[11]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[12]),
        .Q(lfilter_8_fu_118[12]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[13]),
        .Q(lfilter_8_fu_118[13]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[14]),
        .Q(lfilter_8_fu_118[14]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[15]),
        .Q(lfilter_8_fu_118[15]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[1]),
        .Q(lfilter_8_fu_118[1]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[2]),
        .Q(lfilter_8_fu_118[2]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[3]),
        .Q(lfilter_8_fu_118[3]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[4]),
        .Q(lfilter_8_fu_118[4]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[5]),
        .Q(lfilter_8_fu_118[5]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[6]),
        .Q(lfilter_8_fu_118[6]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[7]),
        .Q(lfilter_8_fu_118[7]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[8]),
        .Q(lfilter_8_fu_118[8]),
        .R(1'b0));
  FDRE \lfilter_8_fu_118_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_8_fu_1180),
        .D(filter_TDATA_int_regslice[9]),
        .Q(lfilter_8_fu_118[9]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[0] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[0]),
        .Q(lfilter_fu_86[0]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[10] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[10]),
        .Q(lfilter_fu_86[10]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[11] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[11]),
        .Q(lfilter_fu_86[11]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[12] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[12]),
        .Q(lfilter_fu_86[12]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[13] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[13]),
        .Q(lfilter_fu_86[13]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[14] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[14]),
        .Q(lfilter_fu_86[14]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[15] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[15]),
        .Q(lfilter_fu_86[15]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[1] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[1]),
        .Q(lfilter_fu_86[1]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[2] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[2]),
        .Q(lfilter_fu_86[2]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[3] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[3]),
        .Q(lfilter_fu_86[3]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[4] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[4]),
        .Q(lfilter_fu_86[4]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[5] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[5]),
        .Q(lfilter_fu_86[5]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[6] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[6]),
        .Q(lfilter_fu_86[6]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[7] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[7]),
        .Q(lfilter_fu_86[7]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[8] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[8]),
        .Q(lfilter_fu_86[8]),
        .R(1'b0));
  FDRE \lfilter_fu_86_reg[9] 
       (.C(ap_clk),
        .CE(lfilter_fu_860),
        .D(filter_TDATA_int_regslice[9]),
        .Q(lfilter_fu_86[9]),
        .R(1'b0));
  FDRE \p_shift_load26_fu_130_reg[0] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(out[0]),
        .Q(p_shift_load26_fu_130[0]),
        .R(1'b0));
  FDRE \p_shift_load26_fu_130_reg[1] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(out[1]),
        .Q(p_shift_load26_fu_130[1]),
        .R(1'b0));
  FDRE \p_shift_load26_fu_130_reg[2] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(out[2]),
        .Q(p_shift_load26_fu_130[2]),
        .R(1'b0));
  FDRE \p_shift_load26_fu_130_reg[3] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(out[3]),
        .Q(p_shift_load26_fu_130[3]),
        .R(1'b0));
  FDRE \p_shift_load26_fu_130_reg[4] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(out[4]),
        .Q(p_shift_load26_fu_130[4]),
        .R(1'b0));
  FDRE \p_shift_load26_fu_130_reg[5] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(out[5]),
        .Q(p_shift_load26_fu_130[5]),
        .R(1'b0));
  FDRE \p_shift_load26_fu_130_reg[6] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(out[6]),
        .Q(p_shift_load26_fu_130[6]),
        .R(1'b0));
  FDRE \p_shift_load26_fu_130_reg[7] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(out[7]),
        .Q(p_shift_load26_fu_130[7]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[0] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [0]),
        .Q(p_src_mat_cols_load24_fu_126[0]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[10] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [10]),
        .Q(p_src_mat_cols_load24_fu_126[10]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[11] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [11]),
        .Q(p_src_mat_cols_load24_fu_126[11]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[12] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [12]),
        .Q(p_src_mat_cols_load24_fu_126[12]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[13] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [13]),
        .Q(p_src_mat_cols_load24_fu_126[13]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[14] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [14]),
        .Q(p_src_mat_cols_load24_fu_126[14]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[15] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [15]),
        .Q(p_src_mat_cols_load24_fu_126[15]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[1] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [1]),
        .Q(p_src_mat_cols_load24_fu_126[1]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[2] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [2]),
        .Q(p_src_mat_cols_load24_fu_126[2]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[3] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [3]),
        .Q(p_src_mat_cols_load24_fu_126[3]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[4] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [4]),
        .Q(p_src_mat_cols_load24_fu_126[4]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[5] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [5]),
        .Q(p_src_mat_cols_load24_fu_126[5]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[6] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [6]),
        .Q(p_src_mat_cols_load24_fu_126[6]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[7] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [7]),
        .Q(p_src_mat_cols_load24_fu_126[7]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[8] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [8]),
        .Q(p_src_mat_cols_load24_fu_126[8]),
        .R(1'b0));
  FDRE \p_src_mat_cols_load24_fu_126_reg[9] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(\p_src_mat_cols_load24_fu_126_reg[15]_0 [9]),
        .Q(p_src_mat_cols_load24_fu_126[9]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[0] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[0]),
        .Q(p_src_mat_rows_load22_fu_122[0]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[10] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[10]),
        .Q(p_src_mat_rows_load22_fu_122[10]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[11] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[11]),
        .Q(p_src_mat_rows_load22_fu_122[11]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[12] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[12]),
        .Q(p_src_mat_rows_load22_fu_122[12]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[13] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[13]),
        .Q(p_src_mat_rows_load22_fu_122[13]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[14] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[14]),
        .Q(p_src_mat_rows_load22_fu_122[14]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[15] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[15]),
        .Q(p_src_mat_rows_load22_fu_122[15]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[1] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[1]),
        .Q(p_src_mat_rows_load22_fu_122[1]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[2] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[2]),
        .Q(p_src_mat_rows_load22_fu_122[2]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[3] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[3]),
        .Q(p_src_mat_rows_load22_fu_122[3]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[4] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[4]),
        .Q(p_src_mat_rows_load22_fu_122[4]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[5] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[5]),
        .Q(p_src_mat_rows_load22_fu_122[5]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[6] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[6]),
        .Q(p_src_mat_rows_load22_fu_122[6]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[7] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[7]),
        .Q(p_src_mat_rows_load22_fu_122[7]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[8] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[8]),
        .Q(p_src_mat_rows_load22_fu_122[8]),
        .R(1'b0));
  FDRE \p_src_mat_rows_load22_fu_122_reg[9] 
       (.C(ap_clk),
        .CE(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .D(D[9]),
        .Q(p_src_mat_rows_load22_fu_122[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized2 regslice_both_filter_U
       (.B_V_data_1_sel0(B_V_data_1_sel0),
        .\B_V_data_1_state_reg[1]_0 (\B_V_data_1_state_reg[1] ),
        .D(filter_TDATA_int_regslice),
        .E(lfilter_7_fu_1140),
        .Q(i_fu_78),
        .SR(SR),
        .\ap_CS_fsm_reg[0] (regslice_both_filter_U_n_19),
        .ap_clk(ap_clk),
        .ap_condition_pp0_exit_iter0_state2(ap_condition_pp0_exit_iter0_state2),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1_reg(regslice_both_filter_U_n_8),
        .ap_enable_reg_pp0_iter1_reg_0(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_p_src_mat_cols_read),
        .ap_enable_reg_pp0_iter1_reg_1(ap_enable_reg_pp0_iter1_reg_n_7),
        .ap_enable_reg_pp0_iter1_reg_2(ap_enable_reg_pp0_iter1_i_2_n_7),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(regslice_both_filter_U_n_21),
        .filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start),
        .filter_TDATA(filter_TDATA),
        .filter_TVALID(filter_TVALID),
        .first_iter_0_reg_158(first_iter_0_reg_158),
        .\first_iter_0_reg_158_reg[0] (regslice_both_filter_U_n_18),
        .\i_fu_78_reg[0] (lfilter_1_fu_900),
        .\i_fu_78_reg[0]_0 (lfilter_fu_860),
        .\i_fu_78_reg[0]_1 (lfilter_2_fu_940),
        .\i_fu_78_reg[1] (lfilter_4_fu_1020),
        .\i_fu_78_reg[1]_0 (lfilter_3_fu_980),
        .\i_fu_78_reg[1]_1 (lfilter_5_fu_1060),
        .\i_fu_78_reg[1]_2 (lfilter_8_fu_1180),
        .\i_fu_78_reg[1]_3 (lfilter_6_fu_1100),
        .icmp_ln833_reg_485(icmp_ln833_reg_485),
        .\icmp_ln833_reg_485_reg[0] (regslice_both_filter_U_n_24),
        .\icmp_ln833_reg_485_reg[0]_0 (indvar_flatten_fu_82_reg),
        .imgInput_cols_c_empty_n(imgInput_cols_c_empty_n),
        .imgInput_rows_c_empty_n(imgInput_rows_c_empty_n),
        .\j_fu_74_reg[1] ({ap_CS_fsm_pp0_stage0,Q}),
        .\lfilter_7_fu_114_reg[0] (j_fu_74),
        .shift_c_empty_n(shift_c_empty_n));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init
   (ap_done_cache,
    ap_loop_init_int_reg_0,
    D,
    DI,
    S,
    \j_fu_74_reg[10] ,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg,
    \sub_reg_164_reg[10] ,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0,
    ap_rst_n_inv,
    ap_done_cache_reg_0,
    ap_clk,
    ap_loop_init_int_reg_1,
    Q,
    imgOutput_rows_channel_empty_n,
    imgOutput_cols_channel_empty_n,
    ap_enable_reg_pp0_iter1,
    \ap_CS_fsm_reg[1] ,
    CO,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    \j_fu_74_reg[11] ,
    out,
    icmp_ln95_fu_163_p2_carry,
    icmp_ln95_fu_163_p2_carry_0,
    icmp_ln95_fu_163_p2_carry_1,
    icmp_ln95_fu_163_p2_carry_2,
    icmp_ln95_fu_163_p2_carry_3);
  output ap_done_cache;
  output ap_loop_init_int_reg_0;
  output [0:0]D;
  output [3:0]DI;
  output [3:0]S;
  output [1:0]\j_fu_74_reg[10] ;
  output [1:0]grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  output [3:0]\sub_reg_164_reg[10] ;
  output [11:0]grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0;
  input ap_rst_n_inv;
  input ap_done_cache_reg_0;
  input ap_clk;
  input ap_loop_init_int_reg_1;
  input [1:0]Q;
  input imgOutput_rows_channel_empty_n;
  input imgOutput_cols_channel_empty_n;
  input ap_enable_reg_pp0_iter1;
  input \ap_CS_fsm_reg[1] ;
  input [0:0]CO;
  input grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input [11:0]\j_fu_74_reg[11] ;
  input [11:0]out;
  input [11:0]icmp_ln95_fu_163_p2_carry;
  input icmp_ln95_fu_163_p2_carry_0;
  input icmp_ln95_fu_163_p2_carry_1;
  input icmp_ln95_fu_163_p2_carry_2;
  input icmp_ln95_fu_163_p2_carry_3;

  wire [0:0]CO;
  wire [0:0]D;
  wire [3:0]DI;
  wire [1:0]Q;
  wire [3:0]S;
  wire \ap_CS_fsm[1]_i_2__0_n_7 ;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg_0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_rst_n_inv;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire [1:0]grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  wire [11:0]grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0;
  wire [11:0]icmp_ln95_fu_163_p2_carry;
  wire icmp_ln95_fu_163_p2_carry_0;
  wire icmp_ln95_fu_163_p2_carry_1;
  wire icmp_ln95_fu_163_p2_carry_2;
  wire icmp_ln95_fu_163_p2_carry_3;
  wire imgOutput_cols_channel_empty_n;
  wire imgOutput_rows_channel_empty_n;
  wire [1:0]\j_fu_74_reg[10] ;
  wire [11:0]\j_fu_74_reg[11] ;
  wire \j_fu_74_reg[11]_i_3_n_10 ;
  wire \j_fu_74_reg[11]_i_3_n_9 ;
  wire \j_fu_74_reg[4]_i_1_n_10 ;
  wire \j_fu_74_reg[4]_i_1_n_7 ;
  wire \j_fu_74_reg[4]_i_1_n_8 ;
  wire \j_fu_74_reg[4]_i_1_n_9 ;
  wire \j_fu_74_reg[8]_i_1_n_10 ;
  wire \j_fu_74_reg[8]_i_1_n_7 ;
  wire \j_fu_74_reg[8]_i_1_n_8 ;
  wire \j_fu_74_reg[8]_i_1_n_9 ;
  wire [11:0]out;
  wire [11:0]p_0_in;
  wire [3:0]\sub_reg_164_reg[10] ;
  wire [3:2]\NLW_j_fu_74_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_fu_74_reg[11]_i_3_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'hFF80)) 
    \ap_CS_fsm[1]_i_1__2 
       (.I0(Q[0]),
        .I1(imgOutput_rows_channel_empty_n),
        .I2(imgOutput_cols_channel_empty_n),
        .I3(\ap_CS_fsm[1]_i_2__0_n_7 ),
        .O(D));
  LUT6 #(
    .INIT(64'h0DFF08000D000800)) 
    \ap_CS_fsm[1]_i_2__0 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\ap_CS_fsm_reg[1] ),
        .I2(CO),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(Q[1]),
        .I5(ap_done_cache),
        .O(\ap_CS_fsm[1]_i_2__0_n_7 ));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_reg_0),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_reg_1),
        .Q(ap_loop_init_int_reg_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    icmp_ln90_fu_151_p2_carry__0_i_3
       (.I0(\j_fu_74_reg[11] [10]),
        .I1(out[10]),
        .I2(\j_fu_74_reg[11] [11]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[11]),
        .O(\j_fu_74_reg[10] [1]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln90_fu_151_p2_carry__0_i_4
       (.I0(\j_fu_74_reg[11] [8]),
        .I1(out[8]),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[9]),
        .I5(\j_fu_74_reg[11] [9]),
        .O(\j_fu_74_reg[10] [0]));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    icmp_ln90_fu_151_p2_carry__0_i_7
       (.I0(out[10]),
        .I1(out[11]),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_74_reg[11] [10]),
        .I5(\j_fu_74_reg[11] [11]),
        .O(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln90_fu_151_p2_carry__0_i_8
       (.I0(out[8]),
        .I1(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[9]),
        .I4(\j_fu_74_reg[11] [9]),
        .I5(\j_fu_74_reg[11] [8]),
        .O(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln90_fu_151_p2_carry_i_1
       (.I0(\j_fu_74_reg[11] [6]),
        .I1(out[6]),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[7]),
        .I5(\j_fu_74_reg[11] [7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hFF4F4F4FCC040404)) 
    icmp_ln90_fu_151_p2_carry_i_2
       (.I0(\j_fu_74_reg[11] [4]),
        .I1(out[4]),
        .I2(\j_fu_74_reg[11] [5]),
        .I3(ap_loop_init_int_reg_0),
        .I4(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I5(out[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln90_fu_151_p2_carry_i_3
       (.I0(\j_fu_74_reg[11] [2]),
        .I1(out[2]),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[3]),
        .I5(\j_fu_74_reg[11] [3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hF444C000FFFFC444)) 
    icmp_ln90_fu_151_p2_carry_i_4
       (.I0(\j_fu_74_reg[11] [0]),
        .I1(out[0]),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(out[1]),
        .I5(\j_fu_74_reg[11] [1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln90_fu_151_p2_carry_i_5
       (.I0(out[6]),
        .I1(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[7]),
        .I4(\j_fu_74_reg[11] [7]),
        .I5(\j_fu_74_reg[11] [6]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h1888144412221111)) 
    icmp_ln90_fu_151_p2_carry_i_6
       (.I0(out[4]),
        .I1(out[5]),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(ap_loop_init_int_reg_0),
        .I4(\j_fu_74_reg[11] [4]),
        .I5(\j_fu_74_reg[11] [5]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln90_fu_151_p2_carry_i_7
       (.I0(out[2]),
        .I1(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[3]),
        .I4(\j_fu_74_reg[11] [3]),
        .I5(\j_fu_74_reg[11] [2]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h2A40006A15400055)) 
    icmp_ln90_fu_151_p2_carry_i_8
       (.I0(out[0]),
        .I1(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_loop_init_int_reg_0),
        .I3(out[1]),
        .I4(\j_fu_74_reg[11] [1]),
        .I5(\j_fu_74_reg[11] [0]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln95_fu_163_p2_carry_i_1
       (.I0(icmp_ln95_fu_163_p2_carry[10]),
        .I1(icmp_ln95_fu_163_p2_carry[9]),
        .I2(icmp_ln95_fu_163_p2_carry[11]),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln95_fu_163_p2_carry_3),
        .O(\sub_reg_164_reg[10] [3]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln95_fu_163_p2_carry_i_2
       (.I0(icmp_ln95_fu_163_p2_carry[7]),
        .I1(icmp_ln95_fu_163_p2_carry[6]),
        .I2(icmp_ln95_fu_163_p2_carry[8]),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln95_fu_163_p2_carry_2),
        .O(\sub_reg_164_reg[10] [2]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln95_fu_163_p2_carry_i_3
       (.I0(icmp_ln95_fu_163_p2_carry[4]),
        .I1(icmp_ln95_fu_163_p2_carry[3]),
        .I2(icmp_ln95_fu_163_p2_carry[5]),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln95_fu_163_p2_carry_1),
        .O(\sub_reg_164_reg[10] [1]));
  LUT6 #(
    .INIT(64'h01FFFFFF01000000)) 
    icmp_ln95_fu_163_p2_carry_i_4
       (.I0(icmp_ln95_fu_163_p2_carry[1]),
        .I1(icmp_ln95_fu_163_p2_carry[0]),
        .I2(icmp_ln95_fu_163_p2_carry[2]),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int_reg_0),
        .I5(icmp_ln95_fu_163_p2_carry_0),
        .O(\sub_reg_164_reg[10] [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_fu_74[0]_i_1__0 
       (.I0(ap_loop_init_int_reg_0),
        .I1(\j_fu_74_reg[11] [0]),
        .O(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[11]_i_5 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [11]),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[11]_i_6 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [10]),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[11]_i_7 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [9]),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[4]_i_2 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [0]),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[4]_i_3 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [4]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[4]_i_4 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [3]),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[4]_i_5 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [2]),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[4]_i_6 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [1]),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[8]_i_2 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [8]),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[8]_i_3 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [7]),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[8]_i_4 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [6]),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h70)) 
    \j_fu_74[8]_i_5 
       (.I0(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I1(ap_loop_init_int_reg_0),
        .I2(\j_fu_74_reg[11] [5]),
        .O(p_0_in[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_74_reg[11]_i_3 
       (.CI(\j_fu_74_reg[8]_i_1_n_7 ),
        .CO({\NLW_j_fu_74_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_fu_74_reg[11]_i_3_n_9 ,\j_fu_74_reg[11]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_74_reg[11]_i_3_O_UNCONNECTED [3],grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0[11:9]}),
        .S({1'b0,p_0_in[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_74_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_74_reg[4]_i_1_n_7 ,\j_fu_74_reg[4]_i_1_n_8 ,\j_fu_74_reg[4]_i_1_n_9 ,\j_fu_74_reg[4]_i_1_n_10 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0[4:1]),
        .S(p_0_in[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_74_reg[8]_i_1 
       (.CI(\j_fu_74_reg[4]_i_1_n_7 ),
        .CO({\j_fu_74_reg[8]_i_1_n_7 ,\j_fu_74_reg[8]_i_1_n_8 ,\j_fu_74_reg[8]_i_1_n_9 ,\j_fu_74_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0[8:5]),
        .S(p_0_in[8:5]));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_10
   (D,
    \j_fu_132_reg[14] ,
    ap_enable_reg_pp0_iter11_reg,
    SR,
    E,
    \ap_CS_fsm_reg[2] ,
    and_ln637_fu_465_p2,
    \src_kernel_win_11_reg_956_reg[23] ,
    \src_kernel_win_3_load_reg_642_reg[23] ,
    \grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 ,
    S,
    DI,
    and_ln794_fu_501_p2,
    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg,
    \widthloop_reg_618_reg[14] ,
    \img_width_reg_525_reg[6] ,
    \img_width_reg_525_reg[6]_0 ,
    \img_width_reg_525_reg[14] ,
    \img_width_reg_525_reg[14]_0 ,
    \ImagLocx_reg_896_reg[15]_i_1_0 ,
    tmp_3_reg_9060,
    \brmerge31_reg_708_reg[0] ,
    ap_rst_n_inv,
    ap_clk,
    ap_loop_exit_ready_pp0_iter10_reg,
    ap_rst_n,
    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
    CO,
    \src_kernel_win_4_fu_144_reg[23] ,
    icmp_ln765_reg_910_pp0_iter2_reg,
    and_ln637_reg_901_pp0_iter2_reg,
    tmp_3_reg_906_pp0_iter2_reg,
    ap_NS_fsm11_out,
    \ap_CS_fsm_reg[3] ,
    ap_enable_reg_pp0_iter11,
    and_ln794_reg_915_pp0_iter10_reg,
    imgOutput_data_full_n,
    imgInput_data_empty_n,
    ap_enable_reg_pp0_iter1,
    brmerge31_reg_708,
    and_ln637_reg_901,
    icmp_ln709_reg_892,
    \and_ln637_reg_901_reg[0] ,
    src_kernel_win_11_reg_956,
    \src_kernel_win_1_fu_136_reg[23] ,
    \src_kernel_win_2_fu_140_reg[0] ,
    \src_kernel_win_2_fu_140_reg[23] ,
    src_kernel_win_10_reg_948,
    \src_kernel_win_2_fu_140_reg[1] ,
    \src_kernel_win_2_fu_140_reg[2] ,
    \src_kernel_win_2_fu_140_reg[3] ,
    \src_kernel_win_2_fu_140_reg[4] ,
    \src_kernel_win_2_fu_140_reg[5] ,
    \src_kernel_win_2_fu_140_reg[6] ,
    \src_kernel_win_2_fu_140_reg[7] ,
    \src_kernel_win_2_fu_140_reg[8] ,
    \src_kernel_win_2_fu_140_reg[9] ,
    \src_kernel_win_2_fu_140_reg[10] ,
    \src_kernel_win_2_fu_140_reg[11] ,
    \src_kernel_win_2_fu_140_reg[12] ,
    \src_kernel_win_2_fu_140_reg[13] ,
    \src_kernel_win_2_fu_140_reg[14] ,
    \src_kernel_win_2_fu_140_reg[15] ,
    \src_kernel_win_2_fu_140_reg[16] ,
    \src_kernel_win_2_fu_140_reg[17] ,
    \src_kernel_win_2_fu_140_reg[18] ,
    \src_kernel_win_2_fu_140_reg[19] ,
    \src_kernel_win_2_fu_140_reg[20] ,
    \src_kernel_win_2_fu_140_reg[21] ,
    \src_kernel_win_2_fu_140_reg[22] ,
    \src_kernel_win_2_fu_140_reg[23]_0 ,
    q1,
    tmp_2_reg_919_pp0_iter2_reg,
    \src_kernel_win_4_fu_144_reg[23]_0 ,
    \src_kernel_win_1_fu_136_reg[23]_0 ,
    \src_kernel_win_4_fu_144_reg[23]_1 ,
    icmp_ln709_reg_892_pp0_iter2_reg,
    ap_enable_reg_pp0_iter3,
    cmp1_i18_reg_676,
    tmp_5_reg_703,
    cmp220_1_reg_692,
    rev_reg_713,
    empty_35_reg_697,
    Q,
    icmp_ln709_fu_423_p2_carry__0,
    cmp245_reg_659,
    icmp_ln637_fu_459_p2_carry__0,
    icmp_ln765_reg_910);
  output [15:0]D;
  output [11:0]\j_fu_132_reg[14] ;
  output ap_enable_reg_pp0_iter11_reg;
  output [0:0]SR;
  output [0:0]E;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output and_ln637_fu_465_p2;
  output [23:0]\src_kernel_win_11_reg_956_reg[23] ;
  output [23:0]\src_kernel_win_3_load_reg_642_reg[23] ;
  output [23:0]\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 ;
  output [3:0]S;
  output [3:0]DI;
  output and_ln794_fu_501_p2;
  output [3:0]grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg;
  output [3:0]\widthloop_reg_618_reg[14] ;
  output [3:0]\img_width_reg_525_reg[6] ;
  output [3:0]\img_width_reg_525_reg[6]_0 ;
  output [3:0]\img_width_reg_525_reg[14] ;
  output [3:0]\img_width_reg_525_reg[14]_0 ;
  output [0:0]\ImagLocx_reg_896_reg[15]_i_1_0 ;
  output tmp_3_reg_9060;
  output \brmerge31_reg_708_reg[0] ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_loop_exit_ready_pp0_iter10_reg;
  input ap_rst_n;
  input grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg;
  input [0:0]CO;
  input \src_kernel_win_4_fu_144_reg[23] ;
  input icmp_ln765_reg_910_pp0_iter2_reg;
  input and_ln637_reg_901_pp0_iter2_reg;
  input tmp_3_reg_906_pp0_iter2_reg;
  input ap_NS_fsm11_out;
  input [1:0]\ap_CS_fsm_reg[3] ;
  input ap_enable_reg_pp0_iter11;
  input and_ln794_reg_915_pp0_iter10_reg;
  input imgOutput_data_full_n;
  input imgInput_data_empty_n;
  input ap_enable_reg_pp0_iter1;
  input brmerge31_reg_708;
  input and_ln637_reg_901;
  input icmp_ln709_reg_892;
  input [0:0]\and_ln637_reg_901_reg[0] ;
  input [23:0]src_kernel_win_11_reg_956;
  input [23:0]\src_kernel_win_1_fu_136_reg[23] ;
  input \src_kernel_win_2_fu_140_reg[0] ;
  input [23:0]\src_kernel_win_2_fu_140_reg[23] ;
  input [23:0]src_kernel_win_10_reg_948;
  input \src_kernel_win_2_fu_140_reg[1] ;
  input \src_kernel_win_2_fu_140_reg[2] ;
  input \src_kernel_win_2_fu_140_reg[3] ;
  input \src_kernel_win_2_fu_140_reg[4] ;
  input \src_kernel_win_2_fu_140_reg[5] ;
  input \src_kernel_win_2_fu_140_reg[6] ;
  input \src_kernel_win_2_fu_140_reg[7] ;
  input \src_kernel_win_2_fu_140_reg[8] ;
  input \src_kernel_win_2_fu_140_reg[9] ;
  input \src_kernel_win_2_fu_140_reg[10] ;
  input \src_kernel_win_2_fu_140_reg[11] ;
  input \src_kernel_win_2_fu_140_reg[12] ;
  input \src_kernel_win_2_fu_140_reg[13] ;
  input \src_kernel_win_2_fu_140_reg[14] ;
  input \src_kernel_win_2_fu_140_reg[15] ;
  input \src_kernel_win_2_fu_140_reg[16] ;
  input \src_kernel_win_2_fu_140_reg[17] ;
  input \src_kernel_win_2_fu_140_reg[18] ;
  input \src_kernel_win_2_fu_140_reg[19] ;
  input \src_kernel_win_2_fu_140_reg[20] ;
  input \src_kernel_win_2_fu_140_reg[21] ;
  input \src_kernel_win_2_fu_140_reg[22] ;
  input \src_kernel_win_2_fu_140_reg[23]_0 ;
  input [23:0]q1;
  input tmp_2_reg_919_pp0_iter2_reg;
  input [23:0]\src_kernel_win_4_fu_144_reg[23]_0 ;
  input [1:0]\src_kernel_win_1_fu_136_reg[23]_0 ;
  input [1:0]\src_kernel_win_4_fu_144_reg[23]_1 ;
  input icmp_ln709_reg_892_pp0_iter2_reg;
  input ap_enable_reg_pp0_iter3;
  input cmp1_i18_reg_676;
  input tmp_5_reg_703;
  input cmp220_1_reg_692;
  input rev_reg_713;
  input empty_35_reg_697;
  input [15:0]Q;
  input [15:0]icmp_ln709_fu_423_p2_carry__0;
  input cmp245_reg_659;
  input [15:0]icmp_ln637_fu_459_p2_carry__0;
  input icmp_ln765_reg_910;

  wire [0:0]CO;
  wire [15:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire \ImagLocx_reg_896[11]_i_6_n_7 ;
  wire \ImagLocx_reg_896[11]_i_7_n_7 ;
  wire \ImagLocx_reg_896[11]_i_8_n_7 ;
  wire \ImagLocx_reg_896[11]_i_9_n_7 ;
  wire \ImagLocx_reg_896[15]_i_3_n_7 ;
  wire \ImagLocx_reg_896[15]_i_4_n_7 ;
  wire \ImagLocx_reg_896[15]_i_5_n_7 ;
  wire \ImagLocx_reg_896[15]_i_6_n_7 ;
  wire \ImagLocx_reg_896[4]_i_4_n_7 ;
  wire \ImagLocx_reg_896[4]_i_6_n_7 ;
  wire \ImagLocx_reg_896[4]_i_7_n_7 ;
  wire \ImagLocx_reg_896[4]_i_8_n_7 ;
  wire \ImagLocx_reg_896[4]_i_9_n_7 ;
  wire \ImagLocx_reg_896[8]_i_6_n_7 ;
  wire \ImagLocx_reg_896[8]_i_7_n_7 ;
  wire \ImagLocx_reg_896[8]_i_8_n_7 ;
  wire \ImagLocx_reg_896[8]_i_9_n_7 ;
  wire \ImagLocx_reg_896_reg[11]_i_1_n_10 ;
  wire \ImagLocx_reg_896_reg[11]_i_1_n_11 ;
  wire \ImagLocx_reg_896_reg[11]_i_1_n_7 ;
  wire \ImagLocx_reg_896_reg[11]_i_1_n_8 ;
  wire \ImagLocx_reg_896_reg[11]_i_1_n_9 ;
  wire [0:0]\ImagLocx_reg_896_reg[15]_i_1_0 ;
  wire \ImagLocx_reg_896_reg[15]_i_1_n_10 ;
  wire \ImagLocx_reg_896_reg[15]_i_1_n_13 ;
  wire \ImagLocx_reg_896_reg[15]_i_1_n_14 ;
  wire \ImagLocx_reg_896_reg[15]_i_1_n_9 ;
  wire \ImagLocx_reg_896_reg[4]_i_1_n_10 ;
  wire \ImagLocx_reg_896_reg[4]_i_1_n_7 ;
  wire \ImagLocx_reg_896_reg[4]_i_1_n_8 ;
  wire \ImagLocx_reg_896_reg[4]_i_1_n_9 ;
  wire \ImagLocx_reg_896_reg[8]_i_1_n_10 ;
  wire \ImagLocx_reg_896_reg[8]_i_1_n_7 ;
  wire \ImagLocx_reg_896_reg[8]_i_1_n_8 ;
  wire \ImagLocx_reg_896_reg[8]_i_1_n_9 ;
  wire [15:0]Q;
  wire [3:0]S;
  wire [0:0]SR;
  wire and_ln637_fu_465_p2;
  wire and_ln637_reg_901;
  wire and_ln637_reg_901_pp0_iter2_reg;
  wire [0:0]\and_ln637_reg_901_reg[0] ;
  wire and_ln794_fu_501_p2;
  wire \and_ln794_reg_915[0]_i_2_n_7 ;
  wire \and_ln794_reg_915[0]_i_6_n_7 ;
  wire \and_ln794_reg_915[0]_i_7_n_7 ;
  wire and_ln794_reg_915_pp0_iter10_reg;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire [1:0]\ap_CS_fsm_reg[3] ;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1__0_n_7;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter11_reg;
  wire ap_enable_reg_pp0_iter3;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1__0_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire [15:0]ap_sig_allocacmp_j_3;
  wire brmerge31_reg_708;
  wire \brmerge31_reg_708_reg[0] ;
  wire cmp1_i18_reg_676;
  wire cmp220_1_reg_692;
  wire cmp245_reg_659;
  wire empty_35_reg_697;
  wire [23:0]\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 ;
  wire grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg;
  wire [3:0]grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg;
  wire [15:0]icmp_ln637_fu_459_p2_carry__0;
  wire [15:0]icmp_ln709_fu_423_p2_carry__0;
  wire icmp_ln709_reg_892;
  wire icmp_ln709_reg_892_pp0_iter2_reg;
  wire icmp_ln765_reg_910;
  wire icmp_ln765_reg_910_pp0_iter2_reg;
  wire imgInput_data_empty_n;
  wire imgOutput_data_full_n;
  wire [3:0]\img_width_reg_525_reg[14] ;
  wire [3:0]\img_width_reg_525_reg[14]_0 ;
  wire [3:0]\img_width_reg_525_reg[6] ;
  wire [3:0]\img_width_reg_525_reg[6]_0 ;
  wire \j_fu_132[12]_i_2_n_7 ;
  wire \j_fu_132[12]_i_3_n_7 ;
  wire \j_fu_132[12]_i_4_n_7 ;
  wire \j_fu_132[12]_i_5_n_7 ;
  wire \j_fu_132[15]_i_4_n_7 ;
  wire \j_fu_132[15]_i_5_n_7 ;
  wire \j_fu_132[15]_i_6_n_7 ;
  wire \j_fu_132[4]_i_3_n_7 ;
  wire \j_fu_132[4]_i_4_n_7 ;
  wire \j_fu_132[4]_i_5_n_7 ;
  wire \j_fu_132[4]_i_6_n_7 ;
  wire \j_fu_132[8]_i_2_n_7 ;
  wire \j_fu_132[8]_i_3_n_7 ;
  wire \j_fu_132[8]_i_4_n_7 ;
  wire \j_fu_132[8]_i_5_n_7 ;
  wire \j_fu_132_reg[12]_i_1_n_10 ;
  wire \j_fu_132_reg[12]_i_1_n_7 ;
  wire \j_fu_132_reg[12]_i_1_n_8 ;
  wire \j_fu_132_reg[12]_i_1_n_9 ;
  wire [11:0]\j_fu_132_reg[14] ;
  wire \j_fu_132_reg[15]_i_3_n_10 ;
  wire \j_fu_132_reg[15]_i_3_n_9 ;
  wire \j_fu_132_reg[4]_i_1_n_10 ;
  wire \j_fu_132_reg[4]_i_1_n_7 ;
  wire \j_fu_132_reg[4]_i_1_n_8 ;
  wire \j_fu_132_reg[4]_i_1_n_9 ;
  wire \j_fu_132_reg[8]_i_1_n_10 ;
  wire \j_fu_132_reg[8]_i_1_n_7 ;
  wire \j_fu_132_reg[8]_i_1_n_8 ;
  wire \j_fu_132_reg[8]_i_1_n_9 ;
  wire [23:0]q1;
  wire ram_reg_0_i_25_n_7;
  wire rev_reg_713;
  wire [23:0]src_kernel_win_10_reg_948;
  wire [23:0]src_kernel_win_11_reg_956;
  wire [23:0]\src_kernel_win_11_reg_956_reg[23] ;
  wire \src_kernel_win_1_fu_136[0]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[10]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[11]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[12]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[13]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[14]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[15]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[16]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[17]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[18]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[19]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[1]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[20]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[21]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[22]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[23]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[23]_i_3_n_7 ;
  wire \src_kernel_win_1_fu_136[23]_i_4_n_7 ;
  wire \src_kernel_win_1_fu_136[2]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[3]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[4]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[5]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[6]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[7]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[8]_i_2_n_7 ;
  wire \src_kernel_win_1_fu_136[9]_i_2_n_7 ;
  wire [23:0]\src_kernel_win_1_fu_136_reg[23] ;
  wire [1:0]\src_kernel_win_1_fu_136_reg[23]_0 ;
  wire \src_kernel_win_2_fu_140[23]_i_3_n_7 ;
  wire \src_kernel_win_2_fu_140[23]_i_4_n_7 ;
  wire \src_kernel_win_2_fu_140_reg[0] ;
  wire \src_kernel_win_2_fu_140_reg[10] ;
  wire \src_kernel_win_2_fu_140_reg[11] ;
  wire \src_kernel_win_2_fu_140_reg[12] ;
  wire \src_kernel_win_2_fu_140_reg[13] ;
  wire \src_kernel_win_2_fu_140_reg[14] ;
  wire \src_kernel_win_2_fu_140_reg[15] ;
  wire \src_kernel_win_2_fu_140_reg[16] ;
  wire \src_kernel_win_2_fu_140_reg[17] ;
  wire \src_kernel_win_2_fu_140_reg[18] ;
  wire \src_kernel_win_2_fu_140_reg[19] ;
  wire \src_kernel_win_2_fu_140_reg[1] ;
  wire \src_kernel_win_2_fu_140_reg[20] ;
  wire \src_kernel_win_2_fu_140_reg[21] ;
  wire \src_kernel_win_2_fu_140_reg[22] ;
  wire [23:0]\src_kernel_win_2_fu_140_reg[23] ;
  wire \src_kernel_win_2_fu_140_reg[23]_0 ;
  wire \src_kernel_win_2_fu_140_reg[2] ;
  wire \src_kernel_win_2_fu_140_reg[3] ;
  wire \src_kernel_win_2_fu_140_reg[4] ;
  wire \src_kernel_win_2_fu_140_reg[5] ;
  wire \src_kernel_win_2_fu_140_reg[6] ;
  wire \src_kernel_win_2_fu_140_reg[7] ;
  wire \src_kernel_win_2_fu_140_reg[8] ;
  wire \src_kernel_win_2_fu_140_reg[9] ;
  wire [23:0]\src_kernel_win_3_load_reg_642_reg[23] ;
  wire \src_kernel_win_4_fu_144[0]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[10]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[11]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[12]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[13]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[14]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[15]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[16]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[17]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[18]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[19]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[1]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[20]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[21]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[22]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[23]_i_3_n_7 ;
  wire \src_kernel_win_4_fu_144[23]_i_5_n_7 ;
  wire \src_kernel_win_4_fu_144[23]_i_6_n_7 ;
  wire \src_kernel_win_4_fu_144[23]_i_7_n_7 ;
  wire \src_kernel_win_4_fu_144[23]_i_8_n_7 ;
  wire \src_kernel_win_4_fu_144[2]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[3]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[4]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[5]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[6]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[7]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[8]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144[9]_i_2_n_7 ;
  wire \src_kernel_win_4_fu_144_reg[23] ;
  wire [23:0]\src_kernel_win_4_fu_144_reg[23]_0 ;
  wire [1:0]\src_kernel_win_4_fu_144_reg[23]_1 ;
  wire tmp_2_reg_919_pp0_iter2_reg;
  wire tmp_3_reg_9060;
  wire tmp_3_reg_906_pp0_iter2_reg;
  wire tmp_5_reg_703;
  wire [3:0]\widthloop_reg_618_reg[14] ;
  wire [3:2]\NLW_ImagLocx_reg_896_reg[15]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_ImagLocx_reg_896_reg[15]_i_1_O_UNCONNECTED ;
  wire [3:2]\NLW_j_fu_132_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_fu_132_reg[15]_i_3_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[11]_i_2 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[12]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[11]_i_3 
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[11]_i_4 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[11]_i_5 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[9]));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[11]_i_6 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[12]),
        .O(\ImagLocx_reg_896[11]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[11]_i_7 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[11]),
        .O(\ImagLocx_reg_896[11]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[11]_i_8 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[10]),
        .O(\ImagLocx_reg_896[11]_i_8_n_7 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[11]_i_9 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[9]),
        .O(\ImagLocx_reg_896[11]_i_9_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[15]_i_2 
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[14]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[15]_i_3 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\ImagLocx_reg_896[15]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[15]_i_4 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[15]),
        .O(\ImagLocx_reg_896[15]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[15]_i_5 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[14]),
        .O(\ImagLocx_reg_896[15]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[15]_i_6 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[13]),
        .O(\ImagLocx_reg_896[15]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[4]_i_2 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[4]_i_3 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[4]_i_4 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\ImagLocx_reg_896[4]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[4]_i_5 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[1]));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[4]_i_6 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[4]),
        .O(\ImagLocx_reg_896[4]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[4]_i_7 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[3]),
        .O(\ImagLocx_reg_896[4]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[4]_i_8 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[2]),
        .O(\ImagLocx_reg_896[4]_i_8_n_7 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[4]_i_9 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[1]),
        .O(\ImagLocx_reg_896[4]_i_9_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[8]_i_2 
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[8]_i_3 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[8]_i_4 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \ImagLocx_reg_896[8]_i_5 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[5]));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[8]_i_6 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[8]),
        .O(\ImagLocx_reg_896[8]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[8]_i_7 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[7]),
        .O(\ImagLocx_reg_896[8]_i_7_n_7 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[8]_i_8 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[6]),
        .O(\ImagLocx_reg_896[8]_i_8_n_7 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \ImagLocx_reg_896[8]_i_9 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[5]),
        .O(\ImagLocx_reg_896[8]_i_9_n_7 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ImagLocx_reg_896_reg[11]_i_1 
       (.CI(\ImagLocx_reg_896_reg[8]_i_1_n_7 ),
        .CO({\ImagLocx_reg_896_reg[11]_i_1_n_7 ,\ImagLocx_reg_896_reg[11]_i_1_n_8 ,\ImagLocx_reg_896_reg[11]_i_1_n_9 ,\ImagLocx_reg_896_reg[11]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_sig_allocacmp_j_3[12:9]),
        .O({\ImagLocx_reg_896_reg[11]_i_1_n_11 ,\j_fu_132_reg[14] [10:8]}),
        .S({\ImagLocx_reg_896[11]_i_6_n_7 ,\ImagLocx_reg_896[11]_i_7_n_7 ,\ImagLocx_reg_896[11]_i_8_n_7 ,\ImagLocx_reg_896[11]_i_9_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ImagLocx_reg_896_reg[15]_i_1 
       (.CI(\ImagLocx_reg_896_reg[11]_i_1_n_7 ),
        .CO({\NLW_ImagLocx_reg_896_reg[15]_i_1_CO_UNCONNECTED [3:2],\ImagLocx_reg_896_reg[15]_i_1_n_9 ,\ImagLocx_reg_896_reg[15]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,ap_sig_allocacmp_j_3[14],\ImagLocx_reg_896[15]_i_3_n_7 }),
        .O({\NLW_ImagLocx_reg_896_reg[15]_i_1_O_UNCONNECTED [3],\j_fu_132_reg[14] [11],\ImagLocx_reg_896_reg[15]_i_1_n_13 ,\ImagLocx_reg_896_reg[15]_i_1_n_14 }),
        .S({1'b0,\ImagLocx_reg_896[15]_i_4_n_7 ,\ImagLocx_reg_896[15]_i_5_n_7 ,\ImagLocx_reg_896[15]_i_6_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ImagLocx_reg_896_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\ImagLocx_reg_896_reg[4]_i_1_n_7 ,\ImagLocx_reg_896_reg[4]_i_1_n_8 ,\ImagLocx_reg_896_reg[4]_i_1_n_9 ,\ImagLocx_reg_896_reg[4]_i_1_n_10 }),
        .CYINIT(ap_sig_allocacmp_j_3[0]),
        .DI({ap_sig_allocacmp_j_3[4:3],\ImagLocx_reg_896[4]_i_4_n_7 ,ap_sig_allocacmp_j_3[1]}),
        .O(\j_fu_132_reg[14] [3:0]),
        .S({\ImagLocx_reg_896[4]_i_6_n_7 ,\ImagLocx_reg_896[4]_i_7_n_7 ,\ImagLocx_reg_896[4]_i_8_n_7 ,\ImagLocx_reg_896[4]_i_9_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \ImagLocx_reg_896_reg[8]_i_1 
       (.CI(\ImagLocx_reg_896_reg[4]_i_1_n_7 ),
        .CO({\ImagLocx_reg_896_reg[8]_i_1_n_7 ,\ImagLocx_reg_896_reg[8]_i_1_n_8 ,\ImagLocx_reg_896_reg[8]_i_1_n_9 ,\ImagLocx_reg_896_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI(ap_sig_allocacmp_j_3[8:5]),
        .O(\j_fu_132_reg[14] [7:4]),
        .S({\ImagLocx_reg_896[8]_i_6_n_7 ,\ImagLocx_reg_896[8]_i_7_n_7 ,\ImagLocx_reg_896[8]_i_8_n_7 ,\ImagLocx_reg_896[8]_i_9_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln637_reg_901[0]_i_2 
       (.I0(\and_ln637_reg_901_reg[0] ),
        .I1(\j_fu_132_reg[14] [11]),
        .O(and_ln637_fu_465_p2));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \and_ln794_reg_915[0]_i_1 
       (.I0(cmp245_reg_659),
        .I1(\and_ln794_reg_915[0]_i_2_n_7 ),
        .I2(ap_sig_allocacmp_j_3[15]),
        .I3(ap_sig_allocacmp_j_3[2]),
        .I4(ap_sig_allocacmp_j_3[13]),
        .I5(\and_ln794_reg_915[0]_i_6_n_7 ),
        .O(and_ln794_fu_501_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \and_ln794_reg_915[0]_i_2 
       (.I0(Q[8]),
        .I1(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I2(Q[5]),
        .I3(Q[10]),
        .I4(Q[7]),
        .I5(\and_ln794_reg_915[0]_i_7_n_7 ),
        .O(\and_ln794_reg_915[0]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \and_ln794_reg_915[0]_i_3 
       (.I0(Q[15]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[15]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \and_ln794_reg_915[0]_i_4 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[2]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \and_ln794_reg_915[0]_i_5 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[13]));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \and_ln794_reg_915[0]_i_6 
       (.I0(Q[9]),
        .I1(Q[12]),
        .I2(Q[11]),
        .I3(ap_loop_init_int),
        .I4(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I5(Q[14]),
        .O(\and_ln794_reg_915[0]_i_6_n_7 ));
  LUT6 #(
    .INIT(64'h00FFFFFF00FEFEFE)) 
    \and_ln794_reg_915[0]_i_7 
       (.I0(Q[3]),
        .I1(Q[6]),
        .I2(Q[1]),
        .I3(ap_loop_init_int),
        .I4(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I5(Q[4]),
        .O(\and_ln794_reg_915[0]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'hBAFFBABAAAAAAAAA)) 
    \ap_CS_fsm[1]_i_1__0 
       (.I0(ap_NS_fsm11_out),
        .I1(ap_enable_reg_pp0_iter11_reg),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3] [1]),
        .O(\ap_CS_fsm_reg[2] [0]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1 
       (.I0(\ap_CS_fsm_reg[3] [0]),
        .I1(ap_enable_reg_pp0_iter11_reg),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I4(ap_done_cache),
        .I5(\ap_CS_fsm_reg[3] [1]),
        .O(\ap_CS_fsm_reg[2] [1]));
  LUT4 #(
    .INIT(16'h7530)) 
    ap_done_cache_i_1__0
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_enable_reg_pp0_iter11_reg),
        .I2(ap_loop_exit_ready_pp0_iter10_reg),
        .I3(ap_done_cache),
        .O(ap_done_cache_i_1__0_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1__0_n_7),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hF3BBF3FB)) 
    ap_loop_init_int_i_1__0
       (.I0(ap_loop_exit_ready_pp0_iter10_reg),
        .I1(ap_rst_n),
        .I2(ap_loop_init_int),
        .I3(ap_enable_reg_pp0_iter11_reg),
        .I4(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_loop_init_int_i_1__0_n_7));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1__0_n_7),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln637_fu_459_p2_carry__0_i_1
       (.I0(icmp_ln637_fu_459_p2_carry__0[14]),
        .I1(\ImagLocx_reg_896_reg[15]_i_1_n_13 ),
        .I2(\j_fu_132_reg[14] [11]),
        .I3(icmp_ln637_fu_459_p2_carry__0[15]),
        .O(\img_width_reg_525_reg[14]_0 [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln637_fu_459_p2_carry__0_i_2
       (.I0(icmp_ln637_fu_459_p2_carry__0[12]),
        .I1(\ImagLocx_reg_896_reg[11]_i_1_n_11 ),
        .I2(\ImagLocx_reg_896_reg[15]_i_1_n_14 ),
        .I3(icmp_ln637_fu_459_p2_carry__0[13]),
        .O(\img_width_reg_525_reg[14]_0 [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln637_fu_459_p2_carry__0_i_3
       (.I0(icmp_ln637_fu_459_p2_carry__0[10]),
        .I1(\j_fu_132_reg[14] [9]),
        .I2(\j_fu_132_reg[14] [10]),
        .I3(icmp_ln637_fu_459_p2_carry__0[11]),
        .O(\img_width_reg_525_reg[14]_0 [1]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln637_fu_459_p2_carry__0_i_4
       (.I0(icmp_ln637_fu_459_p2_carry__0[8]),
        .I1(\j_fu_132_reg[14] [7]),
        .I2(\j_fu_132_reg[14] [8]),
        .I3(icmp_ln637_fu_459_p2_carry__0[9]),
        .O(\img_width_reg_525_reg[14]_0 [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln637_fu_459_p2_carry__0_i_5
       (.I0(\ImagLocx_reg_896_reg[15]_i_1_n_13 ),
        .I1(icmp_ln637_fu_459_p2_carry__0[14]),
        .I2(\j_fu_132_reg[14] [11]),
        .I3(icmp_ln637_fu_459_p2_carry__0[15]),
        .O(\img_width_reg_525_reg[14] [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln637_fu_459_p2_carry__0_i_6
       (.I0(\ImagLocx_reg_896_reg[11]_i_1_n_11 ),
        .I1(icmp_ln637_fu_459_p2_carry__0[12]),
        .I2(\ImagLocx_reg_896_reg[15]_i_1_n_14 ),
        .I3(icmp_ln637_fu_459_p2_carry__0[13]),
        .O(\img_width_reg_525_reg[14] [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln637_fu_459_p2_carry__0_i_7
       (.I0(\j_fu_132_reg[14] [9]),
        .I1(icmp_ln637_fu_459_p2_carry__0[10]),
        .I2(\j_fu_132_reg[14] [10]),
        .I3(icmp_ln637_fu_459_p2_carry__0[11]),
        .O(\img_width_reg_525_reg[14] [1]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln637_fu_459_p2_carry__0_i_8
       (.I0(\j_fu_132_reg[14] [7]),
        .I1(icmp_ln637_fu_459_p2_carry__0[8]),
        .I2(\j_fu_132_reg[14] [8]),
        .I3(icmp_ln637_fu_459_p2_carry__0[9]),
        .O(\img_width_reg_525_reg[14] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln637_fu_459_p2_carry__1_i_1
       (.I0(\j_fu_132_reg[14] [11]),
        .O(\ImagLocx_reg_896_reg[15]_i_1_0 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln637_fu_459_p2_carry_i_1
       (.I0(icmp_ln637_fu_459_p2_carry__0[6]),
        .I1(\j_fu_132_reg[14] [5]),
        .I2(\j_fu_132_reg[14] [6]),
        .I3(icmp_ln637_fu_459_p2_carry__0[7]),
        .O(\img_width_reg_525_reg[6] [3]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln637_fu_459_p2_carry_i_2
       (.I0(icmp_ln637_fu_459_p2_carry__0[4]),
        .I1(\j_fu_132_reg[14] [3]),
        .I2(\j_fu_132_reg[14] [4]),
        .I3(icmp_ln637_fu_459_p2_carry__0[5]),
        .O(\img_width_reg_525_reg[6] [2]));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln637_fu_459_p2_carry_i_3
       (.I0(icmp_ln637_fu_459_p2_carry__0[2]),
        .I1(\j_fu_132_reg[14] [1]),
        .I2(\j_fu_132_reg[14] [2]),
        .I3(icmp_ln637_fu_459_p2_carry__0[3]),
        .O(\img_width_reg_525_reg[6] [1]));
  LUT6 #(
    .INIT(64'h0C0C8E0C8E0C8E0C)) 
    icmp_ln637_fu_459_p2_carry_i_4
       (.I0(icmp_ln637_fu_459_p2_carry__0[0]),
        .I1(icmp_ln637_fu_459_p2_carry__0[1]),
        .I2(\j_fu_132_reg[14] [0]),
        .I3(Q[0]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\img_width_reg_525_reg[6] [0]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln637_fu_459_p2_carry_i_5
       (.I0(\j_fu_132_reg[14] [5]),
        .I1(icmp_ln637_fu_459_p2_carry__0[6]),
        .I2(\j_fu_132_reg[14] [6]),
        .I3(icmp_ln637_fu_459_p2_carry__0[7]),
        .O(\img_width_reg_525_reg[6]_0 [3]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln637_fu_459_p2_carry_i_6
       (.I0(\j_fu_132_reg[14] [3]),
        .I1(icmp_ln637_fu_459_p2_carry__0[4]),
        .I2(\j_fu_132_reg[14] [4]),
        .I3(icmp_ln637_fu_459_p2_carry__0[5]),
        .O(\img_width_reg_525_reg[6]_0 [2]));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln637_fu_459_p2_carry_i_7
       (.I0(\j_fu_132_reg[14] [1]),
        .I1(icmp_ln637_fu_459_p2_carry__0[2]),
        .I2(\j_fu_132_reg[14] [2]),
        .I3(icmp_ln637_fu_459_p2_carry__0[3]),
        .O(\img_width_reg_525_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'hD52A00000000D52A)) 
    icmp_ln637_fu_459_p2_carry_i_8
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I3(icmp_ln637_fu_459_p2_carry__0[0]),
        .I4(icmp_ln637_fu_459_p2_carry__0[1]),
        .I5(\j_fu_132_reg[14] [0]),
        .O(\img_width_reg_525_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'hC0EAFFFF808080AA)) 
    icmp_ln709_fu_423_p2_carry__0_i_1
       (.I0(icmp_ln709_fu_423_p2_carry__0[14]),
        .I1(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[14]),
        .I4(Q[15]),
        .I5(icmp_ln709_fu_423_p2_carry__0[15]),
        .O(\widthloop_reg_618_reg[14] [3]));
  LUT6 #(
    .INIT(64'hC0EAFFFF808080AA)) 
    icmp_ln709_fu_423_p2_carry__0_i_2
       (.I0(icmp_ln709_fu_423_p2_carry__0[12]),
        .I1(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(icmp_ln709_fu_423_p2_carry__0[13]),
        .O(\widthloop_reg_618_reg[14] [2]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln709_fu_423_p2_carry__0_i_3
       (.I0(icmp_ln709_fu_423_p2_carry__0[11]),
        .I1(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[11]),
        .I4(icmp_ln709_fu_423_p2_carry__0[10]),
        .I5(Q[10]),
        .O(\widthloop_reg_618_reg[14] [1]));
  LUT6 #(
    .INIT(64'hC0EAFFFF808080AA)) 
    icmp_ln709_fu_423_p2_carry__0_i_4
       (.I0(icmp_ln709_fu_423_p2_carry__0[8]),
        .I1(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[8]),
        .I4(Q[9]),
        .I5(icmp_ln709_fu_423_p2_carry__0[9]),
        .O(\widthloop_reg_618_reg[14] [0]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln709_fu_423_p2_carry__0_i_5
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[14]),
        .I3(icmp_ln709_fu_423_p2_carry__0[14]),
        .I4(Q[15]),
        .I5(icmp_ln709_fu_423_p2_carry__0[15]),
        .O(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg[3]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln709_fu_423_p2_carry__0_i_6
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[12]),
        .I3(icmp_ln709_fu_423_p2_carry__0[12]),
        .I4(Q[13]),
        .I5(icmp_ln709_fu_423_p2_carry__0[13]),
        .O(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg[2]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln709_fu_423_p2_carry__0_i_7
       (.I0(Q[11]),
        .I1(icmp_ln709_fu_423_p2_carry__0[11]),
        .I2(Q[10]),
        .I3(ap_loop_init_int),
        .I4(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I5(icmp_ln709_fu_423_p2_carry__0[10]),
        .O(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg[1]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln709_fu_423_p2_carry__0_i_8
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[8]),
        .I3(icmp_ln709_fu_423_p2_carry__0[8]),
        .I4(Q[9]),
        .I5(icmp_ln709_fu_423_p2_carry__0[9]),
        .O(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg[0]));
  LUT6 #(
    .INIT(64'hC0EAFFFF808080AA)) 
    icmp_ln709_fu_423_p2_carry_i_1
       (.I0(icmp_ln709_fu_423_p2_carry__0[6]),
        .I1(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[6]),
        .I4(Q[7]),
        .I5(icmp_ln709_fu_423_p2_carry__0[7]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hC0EA80AAEAFF80AA)) 
    icmp_ln709_fu_423_p2_carry_i_2
       (.I0(icmp_ln709_fu_423_p2_carry__0[5]),
        .I1(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[5]),
        .I4(icmp_ln709_fu_423_p2_carry__0[4]),
        .I5(Q[4]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hC0EAFFFF808080AA)) 
    icmp_ln709_fu_423_p2_carry_i_3
       (.I0(icmp_ln709_fu_423_p2_carry__0[2]),
        .I1(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[2]),
        .I4(Q[3]),
        .I5(icmp_ln709_fu_423_p2_carry__0[3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hC0EAFFFF808080AA)) 
    icmp_ln709_fu_423_p2_carry_i_4
       (.I0(icmp_ln709_fu_423_p2_carry__0[0]),
        .I1(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(icmp_ln709_fu_423_p2_carry__0[1]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln709_fu_423_p2_carry_i_5
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[6]),
        .I3(icmp_ln709_fu_423_p2_carry__0[6]),
        .I4(Q[7]),
        .I5(icmp_ln709_fu_423_p2_carry__0[7]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h0090909033090909)) 
    icmp_ln709_fu_423_p2_carry_i_6
       (.I0(Q[5]),
        .I1(icmp_ln709_fu_423_p2_carry__0[5]),
        .I2(Q[4]),
        .I3(ap_loop_init_int),
        .I4(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I5(icmp_ln709_fu_423_p2_carry__0[4]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln709_fu_423_p2_carry_i_7
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[2]),
        .I3(icmp_ln709_fu_423_p2_carry__0[2]),
        .I4(Q[3]),
        .I5(icmp_ln709_fu_423_p2_carry__0[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h700700000088708F)) 
    icmp_ln709_fu_423_p2_carry_i_8
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .I3(icmp_ln709_fu_423_p2_carry__0[0]),
        .I4(Q[1]),
        .I5(icmp_ln709_fu_423_p2_carry__0[1]),
        .O(S[0]));
  LUT6 #(
    .INIT(64'hFFFFFDFF00000000)) 
    \icmp_ln765_reg_910[0]_i_1 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter11_reg),
        .I2(\and_ln637_reg_901_reg[0] ),
        .I3(brmerge31_reg_708),
        .I4(\j_fu_132_reg[14] [11]),
        .I5(icmp_ln765_reg_910),
        .O(\brmerge31_reg_708_reg[0] ));
  LUT3 #(
    .INIT(8'h8F)) 
    \j_fu_132[0]_i_1 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .I2(Q[0]),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[12]_i_2 
       (.I0(Q[12]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[12]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[12]_i_3 
       (.I0(Q[11]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[12]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[12]_i_4 
       (.I0(Q[10]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[12]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[12]_i_5 
       (.I0(Q[9]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[12]_i_5_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \j_fu_132[15]_i_1 
       (.I0(ap_loop_init_int),
        .I1(CO),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I3(ap_enable_reg_pp0_iter11_reg),
        .O(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[15]_i_4 
       (.I0(Q[15]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[15]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[15]_i_5 
       (.I0(Q[14]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[15]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[15]_i_6 
       (.I0(Q[13]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[15]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[4]_i_2 
       (.I0(Q[0]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(ap_sig_allocacmp_j_3[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[4]_i_3 
       (.I0(Q[4]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[4]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[4]_i_4 
       (.I0(Q[3]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[4]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[4]_i_5 
       (.I0(Q[2]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[4]_i_5_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[4]_i_6 
       (.I0(Q[1]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[4]_i_6_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[8]_i_2 
       (.I0(Q[8]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[8]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[8]_i_3 
       (.I0(Q[7]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[8]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[8]_i_4 
       (.I0(Q[6]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[8]_i_4_n_7 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_fu_132[8]_i_5 
       (.I0(Q[5]),
        .I1(ap_loop_init_int),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\j_fu_132[8]_i_5_n_7 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_132_reg[12]_i_1 
       (.CI(\j_fu_132_reg[8]_i_1_n_7 ),
        .CO({\j_fu_132_reg[12]_i_1_n_7 ,\j_fu_132_reg[12]_i_1_n_8 ,\j_fu_132_reg[12]_i_1_n_9 ,\j_fu_132_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S({\j_fu_132[12]_i_2_n_7 ,\j_fu_132[12]_i_3_n_7 ,\j_fu_132[12]_i_4_n_7 ,\j_fu_132[12]_i_5_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_132_reg[15]_i_3 
       (.CI(\j_fu_132_reg[12]_i_1_n_7 ),
        .CO({\NLW_j_fu_132_reg[15]_i_3_CO_UNCONNECTED [3:2],\j_fu_132_reg[15]_i_3_n_9 ,\j_fu_132_reg[15]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_fu_132_reg[15]_i_3_O_UNCONNECTED [3],D[15:13]}),
        .S({1'b0,\j_fu_132[15]_i_4_n_7 ,\j_fu_132[15]_i_5_n_7 ,\j_fu_132[15]_i_6_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_132_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_fu_132_reg[4]_i_1_n_7 ,\j_fu_132_reg[4]_i_1_n_8 ,\j_fu_132_reg[4]_i_1_n_9 ,\j_fu_132_reg[4]_i_1_n_10 }),
        .CYINIT(ap_sig_allocacmp_j_3[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S({\j_fu_132[4]_i_3_n_7 ,\j_fu_132[4]_i_4_n_7 ,\j_fu_132[4]_i_5_n_7 ,\j_fu_132[4]_i_6_n_7 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_fu_132_reg[8]_i_1 
       (.CI(\j_fu_132_reg[4]_i_1_n_7 ),
        .CO({\j_fu_132_reg[8]_i_1_n_7 ,\j_fu_132_reg[8]_i_1_n_8 ,\j_fu_132_reg[8]_i_1_n_9 ,\j_fu_132_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S({\j_fu_132[8]_i_2_n_7 ,\j_fu_132[8]_i_3_n_7 ,\j_fu_132[8]_i_4_n_7 ,\j_fu_132[8]_i_5_n_7 }));
  LUT5 #(
    .INIT(32'h080808FF)) 
    ram_reg_0_i_24
       (.I0(ap_enable_reg_pp0_iter11),
        .I1(and_ln794_reg_915_pp0_iter10_reg),
        .I2(imgOutput_data_full_n),
        .I3(ram_reg_0_i_25_n_7),
        .I4(imgInput_data_empty_n),
        .O(ap_enable_reg_pp0_iter11_reg));
  LUT4 #(
    .INIT(16'h7FFF)) 
    ram_reg_0_i_25
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(brmerge31_reg_708),
        .I2(and_ln637_reg_901),
        .I3(icmp_ln709_reg_892),
        .O(ram_reg_0_i_25_n_7));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[0]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[0]),
        .I2(\src_kernel_win_1_fu_136[0]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [0]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [0]));
  LUT6 #(
    .INIT(64'h0080AA8000800080)) 
    \src_kernel_win_1_fu_136[0]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(src_kernel_win_10_reg_948[0]),
        .I2(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I3(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[0]),
        .O(\src_kernel_win_1_fu_136[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[10]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[10]),
        .I2(\src_kernel_win_1_fu_136[10]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [10]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [10]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[10]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[10]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[10]),
        .O(\src_kernel_win_1_fu_136[10]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[11]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[11]),
        .I2(\src_kernel_win_1_fu_136[11]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [11]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [11]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[11]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[11]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[11]),
        .O(\src_kernel_win_1_fu_136[11]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[12]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[12]),
        .I2(\src_kernel_win_1_fu_136[12]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [12]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [12]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[12]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[12]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[12]),
        .O(\src_kernel_win_1_fu_136[12]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[13]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[13]),
        .I2(\src_kernel_win_1_fu_136[13]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [13]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [13]));
  LUT6 #(
    .INIT(64'h0080AA8000800080)) 
    \src_kernel_win_1_fu_136[13]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(src_kernel_win_10_reg_948[13]),
        .I2(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I3(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[13]),
        .O(\src_kernel_win_1_fu_136[13]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[14]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[14]),
        .I2(\src_kernel_win_1_fu_136[14]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [14]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [14]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[14]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[14]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[14]),
        .O(\src_kernel_win_1_fu_136[14]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[15]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[15]),
        .I2(\src_kernel_win_1_fu_136[15]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [15]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [15]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[15]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[15]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[15]),
        .O(\src_kernel_win_1_fu_136[15]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[16]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[16]),
        .I2(\src_kernel_win_1_fu_136[16]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [16]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [16]));
  LUT6 #(
    .INIT(64'h0080AA8000800080)) 
    \src_kernel_win_1_fu_136[16]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(src_kernel_win_10_reg_948[16]),
        .I2(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I3(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[16]),
        .O(\src_kernel_win_1_fu_136[16]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[17]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[17]),
        .I2(\src_kernel_win_1_fu_136[17]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [17]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [17]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[17]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[17]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[17]),
        .O(\src_kernel_win_1_fu_136[17]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[18]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[18]),
        .I2(\src_kernel_win_1_fu_136[18]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [18]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [18]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[18]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[18]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[18]),
        .O(\src_kernel_win_1_fu_136[18]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[19]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[19]),
        .I2(\src_kernel_win_1_fu_136[19]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [19]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [19]));
  LUT6 #(
    .INIT(64'h0080AA8000800080)) 
    \src_kernel_win_1_fu_136[19]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(src_kernel_win_10_reg_948[19]),
        .I2(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I3(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[19]),
        .O(\src_kernel_win_1_fu_136[19]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[1]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[1]),
        .I2(\src_kernel_win_1_fu_136[1]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [1]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [1]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[1]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[1]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[1]),
        .O(\src_kernel_win_1_fu_136[1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[20]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[20]),
        .I2(\src_kernel_win_1_fu_136[20]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [20]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [20]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[20]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[20]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[20]),
        .O(\src_kernel_win_1_fu_136[20]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[21]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[21]),
        .I2(\src_kernel_win_1_fu_136[21]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [21]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [21]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[21]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[21]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[21]),
        .O(\src_kernel_win_1_fu_136[21]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[22]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[22]),
        .I2(\src_kernel_win_1_fu_136[22]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [22]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [22]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[22]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[22]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[22]),
        .O(\src_kernel_win_1_fu_136[22]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[23]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[23]),
        .I2(\src_kernel_win_1_fu_136[23]_i_3_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [23]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [23]));
  LUT4 #(
    .INIT(16'h00FD)) 
    \src_kernel_win_1_fu_136[23]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I3(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .O(\src_kernel_win_1_fu_136[23]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h0080AA8000800080)) 
    \src_kernel_win_1_fu_136[23]_i_3 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(src_kernel_win_10_reg_948[23]),
        .I2(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I3(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[23]),
        .O(\src_kernel_win_1_fu_136[23]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h002A2A2A2A2A2A2A)) 
    \src_kernel_win_1_fu_136[23]_i_4 
       (.I0(cmp1_i18_reg_676),
        .I1(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I2(ap_loop_init_int),
        .I3(brmerge31_reg_708),
        .I4(icmp_ln709_reg_892_pp0_iter2_reg),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\src_kernel_win_1_fu_136[23]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[2]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[2]),
        .I2(\src_kernel_win_1_fu_136[2]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [2]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [2]));
  LUT6 #(
    .INIT(64'h0080AA8000800080)) 
    \src_kernel_win_1_fu_136[2]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(src_kernel_win_10_reg_948[2]),
        .I2(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I3(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[2]),
        .O(\src_kernel_win_1_fu_136[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[3]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[3]),
        .I2(\src_kernel_win_1_fu_136[3]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [3]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [3]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[3]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[3]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[3]),
        .O(\src_kernel_win_1_fu_136[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[4]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[4]),
        .I2(\src_kernel_win_1_fu_136[4]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [4]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [4]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[4]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[4]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[4]),
        .O(\src_kernel_win_1_fu_136[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[5]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[5]),
        .I2(\src_kernel_win_1_fu_136[5]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [5]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [5]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[5]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[5]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[5]),
        .O(\src_kernel_win_1_fu_136[5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[6]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[6]),
        .I2(\src_kernel_win_1_fu_136[6]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [6]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [6]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[6]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[6]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[6]),
        .O(\src_kernel_win_1_fu_136[6]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[7]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[7]),
        .I2(\src_kernel_win_1_fu_136[7]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [7]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [7]));
  LUT6 #(
    .INIT(64'h0080AA8000800080)) 
    \src_kernel_win_1_fu_136[7]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(src_kernel_win_10_reg_948[7]),
        .I2(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I3(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[7]),
        .O(\src_kernel_win_1_fu_136[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[8]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[8]),
        .I2(\src_kernel_win_1_fu_136[8]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [8]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [8]));
  LUT6 #(
    .INIT(64'h0080AA8000800080)) 
    \src_kernel_win_1_fu_136[8]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(src_kernel_win_10_reg_948[8]),
        .I2(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I3(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[8]),
        .O(\src_kernel_win_1_fu_136[8]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFF4F4F4F4F4F4F4)) 
    \src_kernel_win_1_fu_136[9]_i_1 
       (.I0(\src_kernel_win_1_fu_136[23]_i_2_n_7 ),
        .I1(src_kernel_win_11_reg_956[9]),
        .I2(\src_kernel_win_1_fu_136[9]_i_2_n_7 ),
        .I3(\src_kernel_win_1_fu_136_reg[23] [9]),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_11_reg_956_reg[23] [9]));
  LUT6 #(
    .INIT(64'h22A2008000800080)) 
    \src_kernel_win_1_fu_136[9]_i_2 
       (.I0(\src_kernel_win_1_fu_136[23]_i_4_n_7 ),
        .I1(\src_kernel_win_1_fu_136_reg[23]_0 [1]),
        .I2(q1[9]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(\src_kernel_win_1_fu_136_reg[23]_0 [0]),
        .I5(src_kernel_win_10_reg_948[9]),
        .O(\src_kernel_win_1_fu_136[9]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[0]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[0] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [0]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[0]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [0]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[10]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[10] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [10]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[10]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [10]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[11]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[11] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [11]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[11]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [11]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[12]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[12] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [12]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[12]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [12]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[13]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[13] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [13]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(src_kernel_win_10_reg_948[13]),
        .I5(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [13]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[14]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[14] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I3(src_kernel_win_10_reg_948[14]),
        .I4(\src_kernel_win_2_fu_140_reg[23] [14]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [14]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[15]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[15] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [15]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[15]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [15]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[16]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[16] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [16]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[16]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [16]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[17]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[17] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I3(src_kernel_win_10_reg_948[17]),
        .I4(\src_kernel_win_2_fu_140_reg[23] [17]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [17]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[18]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[18] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [18]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[18]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [18]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[19]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[19] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [19]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[19]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [19]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[1]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[1] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [1]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[1]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [1]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[20]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[20] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [20]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[20]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [20]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[21]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[21] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [21]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[21]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [21]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[22]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[22] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [22]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[22]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [22]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[23]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[23]_0 ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [23]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[23]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [23]));
  LUT6 #(
    .INIT(64'h0001010101010101)) 
    \src_kernel_win_2_fu_140[23]_i_3 
       (.I0(tmp_5_reg_703),
        .I1(cmp220_1_reg_692),
        .I2(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I3(brmerge31_reg_708),
        .I4(icmp_ln709_reg_892_pp0_iter2_reg),
        .I5(ap_enable_reg_pp0_iter3),
        .O(\src_kernel_win_2_fu_140[23]_i_3_n_7 ));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \src_kernel_win_2_fu_140[23]_i_4 
       (.I0(ap_loop_init_int),
        .I1(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I2(brmerge31_reg_708),
        .I3(icmp_ln709_reg_892_pp0_iter2_reg),
        .I4(ap_enable_reg_pp0_iter3),
        .I5(and_ln637_reg_901_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[23]_i_4_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[2]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[2] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [2]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(src_kernel_win_10_reg_948[2]),
        .I5(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [2]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[3]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[3] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [3]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[3]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [3]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[4]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[4] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [4]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[4]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [4]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[5]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[5] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I3(src_kernel_win_10_reg_948[5]),
        .I4(\src_kernel_win_2_fu_140_reg[23] [5]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [5]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[6]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[6] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [6]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[6]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [6]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[7]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[7] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [7]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[7]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [7]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[8]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[8] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [8]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[8]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [8]));
  LUT6 #(
    .INIT(64'hFFFFF444F444F444)) 
    \src_kernel_win_2_fu_140[9]_i_1 
       (.I0(\src_kernel_win_2_fu_140_reg[9] ),
        .I1(\src_kernel_win_2_fu_140[23]_i_3_n_7 ),
        .I2(\src_kernel_win_2_fu_140_reg[23] [9]),
        .I3(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .I4(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I5(src_kernel_win_10_reg_948[9]),
        .O(\src_kernel_win_3_load_reg_642_reg[23] [9]));
  LUT6 #(
    .INIT(64'hFFFFFF20FF20FF20)) 
    \src_kernel_win_4_fu_144[0]_i_1 
       (.I0(q1[0]),
        .I1(tmp_2_reg_919_pp0_iter2_reg),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[0]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [0]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [0]));
  LUT5 #(
    .INIT(32'h00A80008)) 
    \src_kernel_win_4_fu_144[0]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_11_reg_956[0]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_10_reg_948[0]),
        .O(\src_kernel_win_4_fu_144[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[10]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[10]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[10]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [10]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [10]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[10]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[10]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[10]),
        .O(\src_kernel_win_4_fu_144[10]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[11]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[11]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[11]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [11]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [11]));
  LUT5 #(
    .INIT(32'h00A80008)) 
    \src_kernel_win_4_fu_144[11]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_11_reg_956[11]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_10_reg_948[11]),
        .O(\src_kernel_win_4_fu_144[11]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[12]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[12]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[12]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [12]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [12]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[12]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[12]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[12]),
        .O(\src_kernel_win_4_fu_144[12]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF20FF20FF20)) 
    \src_kernel_win_4_fu_144[13]_i_1 
       (.I0(q1[13]),
        .I1(tmp_2_reg_919_pp0_iter2_reg),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[13]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [13]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [13]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[13]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[13]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[13]),
        .O(\src_kernel_win_4_fu_144[13]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[14]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[14]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[14]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [14]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [14]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[14]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[14]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[14]),
        .O(\src_kernel_win_4_fu_144[14]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[15]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[15]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[15]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [15]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [15]));
  LUT5 #(
    .INIT(32'h00A80008)) 
    \src_kernel_win_4_fu_144[15]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_11_reg_956[15]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_10_reg_948[15]),
        .O(\src_kernel_win_4_fu_144[15]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF20FF20FF20)) 
    \src_kernel_win_4_fu_144[16]_i_1 
       (.I0(q1[16]),
        .I1(tmp_2_reg_919_pp0_iter2_reg),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[16]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [16]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [16]));
  LUT5 #(
    .INIT(32'h00A80008)) 
    \src_kernel_win_4_fu_144[16]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_11_reg_956[16]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_10_reg_948[16]),
        .O(\src_kernel_win_4_fu_144[16]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[17]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[17]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[17]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [17]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [17]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[17]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[17]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[17]),
        .O(\src_kernel_win_4_fu_144[17]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[18]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[18]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[18]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [18]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [18]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[18]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[18]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[18]),
        .O(\src_kernel_win_4_fu_144[18]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF20FF20FF20)) 
    \src_kernel_win_4_fu_144[19]_i_1 
       (.I0(q1[19]),
        .I1(tmp_2_reg_919_pp0_iter2_reg),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[19]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [19]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [19]));
  LUT5 #(
    .INIT(32'h00A80008)) 
    \src_kernel_win_4_fu_144[19]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_11_reg_956[19]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_10_reg_948[19]),
        .O(\src_kernel_win_4_fu_144[19]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[1]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[1]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[1]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [1]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [1]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[1]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[1]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[1]),
        .O(\src_kernel_win_4_fu_144[1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[20]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[20]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[20]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [20]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [20]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[20]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[20]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[20]),
        .O(\src_kernel_win_4_fu_144[20]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[21]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[21]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[21]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [21]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [21]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[21]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[21]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[21]),
        .O(\src_kernel_win_4_fu_144[21]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[22]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[22]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[22]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [22]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [22]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[22]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[22]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[22]),
        .O(\src_kernel_win_4_fu_144[22]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'h5454545454544454)) 
    \src_kernel_win_4_fu_144[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter11_reg),
        .I1(\src_kernel_win_4_fu_144[23]_i_3_n_7 ),
        .I2(\src_kernel_win_4_fu_144_reg[23] ),
        .I3(icmp_ln765_reg_910_pp0_iter2_reg),
        .I4(and_ln637_reg_901_pp0_iter2_reg),
        .I5(tmp_3_reg_906_pp0_iter2_reg),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFF08FF08FF08)) 
    \src_kernel_win_4_fu_144[23]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I1(q1[23]),
        .I2(tmp_2_reg_919_pp0_iter2_reg),
        .I3(\src_kernel_win_4_fu_144[23]_i_6_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [23]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [23]));
  LUT6 #(
    .INIT(64'hFFFF008000800080)) 
    \src_kernel_win_4_fu_144[23]_i_3 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(icmp_ln709_reg_892_pp0_iter2_reg),
        .I2(rev_reg_713),
        .I3(brmerge31_reg_708),
        .I4(ap_loop_init_int),
        .I5(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(\src_kernel_win_4_fu_144[23]_i_3_n_7 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \src_kernel_win_4_fu_144[23]_i_5 
       (.I0(\src_kernel_win_2_fu_140[23]_i_4_n_7 ),
        .I1(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .O(\src_kernel_win_4_fu_144[23]_i_5_n_7 ));
  LUT5 #(
    .INIT(32'h00A80008)) 
    \src_kernel_win_4_fu_144[23]_i_6 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_11_reg_956[23]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_10_reg_948[23]),
        .O(\src_kernel_win_4_fu_144[23]_i_6_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \src_kernel_win_4_fu_144[23]_i_7 
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(ap_loop_init_int),
        .O(\src_kernel_win_4_fu_144[23]_i_7_n_7 ));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    \src_kernel_win_4_fu_144[23]_i_8 
       (.I0(rev_reg_713),
        .I1(empty_35_reg_697),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(icmp_ln709_reg_892_pp0_iter2_reg),
        .I4(brmerge31_reg_708),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\src_kernel_win_4_fu_144[23]_i_8_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF20FF20FF20)) 
    \src_kernel_win_4_fu_144[2]_i_1 
       (.I0(q1[2]),
        .I1(tmp_2_reg_919_pp0_iter2_reg),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[2]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [2]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [2]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[2]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[2]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[2]),
        .O(\src_kernel_win_4_fu_144[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[3]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[3]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[3]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [3]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [3]));
  LUT5 #(
    .INIT(32'h00A80008)) 
    \src_kernel_win_4_fu_144[3]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_11_reg_956[3]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_10_reg_948[3]),
        .O(\src_kernel_win_4_fu_144[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[4]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[4]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[4]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [4]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [4]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[4]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[4]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[4]),
        .O(\src_kernel_win_4_fu_144[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[5]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[5]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[5]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [5]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [5]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[5]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[5]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[5]),
        .O(\src_kernel_win_4_fu_144[5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[6]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[6]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[6]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [6]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [6]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[6]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[6]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[6]),
        .O(\src_kernel_win_4_fu_144[6]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF20FF20FF20)) 
    \src_kernel_win_4_fu_144[7]_i_1 
       (.I0(q1[7]),
        .I1(tmp_2_reg_919_pp0_iter2_reg),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[7]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [7]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [7]));
  LUT5 #(
    .INIT(32'h00A80008)) 
    \src_kernel_win_4_fu_144[7]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_11_reg_956[7]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_10_reg_948[7]),
        .O(\src_kernel_win_4_fu_144[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF20FF20FF20)) 
    \src_kernel_win_4_fu_144[8]_i_1 
       (.I0(q1[8]),
        .I1(tmp_2_reg_919_pp0_iter2_reg),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[8]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [8]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [8]));
  LUT5 #(
    .INIT(32'h00A80008)) 
    \src_kernel_win_4_fu_144[8]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_11_reg_956[8]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_10_reg_948[8]),
        .O(\src_kernel_win_4_fu_144[8]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFF40FF40FF40)) 
    \src_kernel_win_4_fu_144[9]_i_1 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[9]),
        .I2(\src_kernel_win_4_fu_144[23]_i_5_n_7 ),
        .I3(\src_kernel_win_4_fu_144[9]_i_2_n_7 ),
        .I4(\src_kernel_win_4_fu_144_reg[23]_0 [9]),
        .I5(\src_kernel_win_4_fu_144[23]_i_7_n_7 ),
        .O(\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 [9]));
  LUT5 #(
    .INIT(32'h008A0080)) 
    \src_kernel_win_4_fu_144[9]_i_2 
       (.I0(\src_kernel_win_4_fu_144[23]_i_8_n_7 ),
        .I1(src_kernel_win_10_reg_948[9]),
        .I2(\src_kernel_win_4_fu_144_reg[23]_1 [0]),
        .I3(\src_kernel_win_4_fu_144_reg[23]_1 [1]),
        .I4(src_kernel_win_11_reg_956[9]),
        .O(\src_kernel_win_4_fu_144[9]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT5 #(
    .INIT(32'h20200020)) 
    \tmp_3_reg_906[0]_i_1 
       (.I0(CO),
        .I1(ap_enable_reg_pp0_iter11_reg),
        .I2(brmerge31_reg_708),
        .I3(\and_ln637_reg_901_reg[0] ),
        .I4(\j_fu_132_reg[14] [11]),
        .O(tmp_3_reg_9060));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_flow_control_loop_pipe_sequential_init" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_40
   (DI,
    ap_loop_init_int_reg_0,
    ap_loop_init_int_reg_1,
    ap_loop_init_int_reg_2,
    ap_loop_init_int_reg_3,
    \j_02_fu_60_reg[10] ,
    ap_loop_init_int_reg_4,
    ap_loop_init_int_reg_5,
    ap_loop_init,
    \ap_CS_fsm_reg[0] ,
    \j_02_fu_60_reg[11] ,
    SR,
    ap_rst_n_inv,
    ap_clk,
    D,
    Q,
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    addr,
    icmp_ln65_fu_107_p2_carry__0_i_7,
    icmp_ln65_fu_107_p2_carry__0_i_7_0,
    \ap_CS_fsm_reg[1] ,
    \ap_CS_fsm_reg[2] ,
    clear,
    CO,
    ap_rst_n,
    imgInput_data_full_n,
    \j_02_fu_60_reg[11]_0 ,
    img_in_TVALID_int_regslice);
  output [3:0]DI;
  output ap_loop_init_int_reg_0;
  output ap_loop_init_int_reg_1;
  output ap_loop_init_int_reg_2;
  output ap_loop_init_int_reg_3;
  output [1:0]\j_02_fu_60_reg[10] ;
  output ap_loop_init_int_reg_4;
  output ap_loop_init_int_reg_5;
  output ap_loop_init;
  output [1:0]\ap_CS_fsm_reg[0] ;
  output [11:0]\j_02_fu_60_reg[11] ;
  output [0:0]SR;
  input ap_rst_n_inv;
  input ap_clk;
  input [11:0]D;
  input [11:0]Q;
  input grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input addr;
  input [5:0]icmp_ln65_fu_107_p2_carry__0_i_7;
  input [5:0]icmp_ln65_fu_107_p2_carry__0_i_7_0;
  input [2:0]\ap_CS_fsm_reg[1] ;
  input [0:0]\ap_CS_fsm_reg[2] ;
  input clear;
  input [0:0]CO;
  input ap_rst_n;
  input imgInput_data_full_n;
  input \j_02_fu_60_reg[11]_0 ;
  input img_in_TVALID_int_regslice;

  wire [0:0]CO;
  wire [11:0]D;
  wire [3:0]DI;
  wire [11:0]Q;
  wire [0:0]SR;
  wire addr;
  wire \ap_CS_fsm[2]_i_3_n_7 ;
  wire [1:0]\ap_CS_fsm_reg[0] ;
  wire [2:0]\ap_CS_fsm_reg[1] ;
  wire [0:0]\ap_CS_fsm_reg[2] ;
  wire ap_block_pp0_stage0_11001__0;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_i_1_n_7;
  wire ap_loop_init;
  wire ap_loop_init_int;
  wire ap_loop_init_int_i_1_n_7;
  wire ap_loop_init_int_reg_0;
  wire ap_loop_init_int_reg_1;
  wire ap_loop_init_int_reg_2;
  wire ap_loop_init_int_reg_3;
  wire ap_loop_init_int_reg_4;
  wire ap_loop_init_int_reg_5;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire clear;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [5:0]icmp_ln65_fu_107_p2_carry__0_i_7;
  wire [5:0]icmp_ln65_fu_107_p2_carry__0_i_7_0;
  wire imgInput_data_full_n;
  wire img_in_TVALID_int_regslice;
  wire [1:0]\j_02_fu_60_reg[10] ;
  wire [11:0]\j_02_fu_60_reg[11] ;
  wire \j_02_fu_60_reg[11]_0 ;
  wire \j_02_fu_60_reg[11]_i_3_n_10 ;
  wire \j_02_fu_60_reg[11]_i_3_n_9 ;
  wire \j_02_fu_60_reg[4]_i_1_n_10 ;
  wire \j_02_fu_60_reg[4]_i_1_n_7 ;
  wire \j_02_fu_60_reg[4]_i_1_n_8 ;
  wire \j_02_fu_60_reg[4]_i_1_n_9 ;
  wire \j_02_fu_60_reg[8]_i_1_n_10 ;
  wire \j_02_fu_60_reg[8]_i_1_n_7 ;
  wire \j_02_fu_60_reg[8]_i_1_n_8 ;
  wire \j_02_fu_60_reg[8]_i_1_n_9 ;
  wire [11:0]p_0_in;
  wire [3:2]\NLW_j_02_fu_60_reg[11]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_j_02_fu_60_reg[11]_i_3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h5404)) 
    \ap_CS_fsm[1]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [1]),
        .I1(\ap_CS_fsm[2]_i_3_n_7 ),
        .I2(\ap_CS_fsm_reg[1] [0]),
        .I3(clear),
        .O(\ap_CS_fsm_reg[0] [0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h4045)) 
    \ap_CS_fsm[2]_i_1 
       (.I0(\ap_CS_fsm_reg[1] [0]),
        .I1(\ap_CS_fsm_reg[2] ),
        .I2(\ap_CS_fsm_reg[1] [1]),
        .I3(\ap_CS_fsm[2]_i_3_n_7 ),
        .O(\ap_CS_fsm_reg[0] [1]));
  LUT5 #(
    .INIT(32'h222E0000)) 
    \ap_CS_fsm[2]_i_3 
       (.I0(ap_done_cache),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(CO),
        .I3(ap_block_pp0_stage0_11001__0),
        .I4(\ap_CS_fsm_reg[1] [2]),
        .O(\ap_CS_fsm[2]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'h0BFF0B00)) 
    ap_done_cache_i_1
       (.I0(imgInput_data_full_n),
        .I1(\j_02_fu_60_reg[11]_0 ),
        .I2(CO),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_done_cache),
        .O(ap_done_cache_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_done_cache_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_done_cache_i_1_n_7),
        .Q(ap_done_cache),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hBBBB3FBB)) 
    ap_loop_init_int_i_1
       (.I0(ap_loop_init_int),
        .I1(ap_rst_n),
        .I2(CO),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_block_pp0_stage0_11001__0),
        .O(ap_loop_init_int_i_1_n_7));
  LUT5 #(
    .INIT(32'h44F44444)) 
    ap_loop_init_int_i_2
       (.I0(imgInput_data_full_n),
        .I1(\j_02_fu_60_reg[11]_0 ),
        .I2(CO),
        .I3(img_in_TVALID_int_regslice),
        .I4(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_block_pp0_stage0_11001__0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_int_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_int_i_1_n_7),
        .Q(ap_loop_init_int),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln65_fu_107_p2_carry__0_i_10
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[9]),
        .I3(addr),
        .I4(icmp_ln65_fu_107_p2_carry__0_i_7[4]),
        .I5(icmp_ln65_fu_107_p2_carry__0_i_7_0[4]),
        .O(ap_loop_init_int_reg_4));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln65_fu_107_p2_carry__0_i_3
       (.I0(D[10]),
        .I1(Q[10]),
        .I2(Q[11]),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[11]),
        .O(\j_02_fu_60_reg[10] [1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln65_fu_107_p2_carry__0_i_4
       (.I0(D[8]),
        .I1(Q[8]),
        .I2(Q[9]),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[9]),
        .O(\j_02_fu_60_reg[10] [0]));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln65_fu_107_p2_carry__0_i_9
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[11]),
        .I3(addr),
        .I4(icmp_ln65_fu_107_p2_carry__0_i_7[5]),
        .I5(icmp_ln65_fu_107_p2_carry__0_i_7_0[5]),
        .O(ap_loop_init_int_reg_5));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln65_fu_107_p2_carry_i_1
       (.I0(D[6]),
        .I1(Q[6]),
        .I2(Q[7]),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[7]),
        .O(DI[3]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h8)) 
    icmp_ln65_fu_107_p2_carry_i_10
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .O(ap_loop_init));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln65_fu_107_p2_carry_i_11
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[7]),
        .I3(addr),
        .I4(icmp_ln65_fu_107_p2_carry__0_i_7[3]),
        .I5(icmp_ln65_fu_107_p2_carry__0_i_7_0[3]),
        .O(ap_loop_init_int_reg_3));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln65_fu_107_p2_carry_i_12
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[5]),
        .I3(addr),
        .I4(icmp_ln65_fu_107_p2_carry__0_i_7[2]),
        .I5(icmp_ln65_fu_107_p2_carry__0_i_7_0[2]),
        .O(ap_loop_init_int_reg_2));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln65_fu_107_p2_carry_i_13
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[3]),
        .I3(addr),
        .I4(icmp_ln65_fu_107_p2_carry__0_i_7[1]),
        .I5(icmp_ln65_fu_107_p2_carry__0_i_7_0[1]),
        .O(ap_loop_init_int_reg_1));
  LUT6 #(
    .INIT(64'h7070708F8F708F8F)) 
    icmp_ln65_fu_107_p2_carry_i_14
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(Q[1]),
        .I3(addr),
        .I4(icmp_ln65_fu_107_p2_carry__0_i_7[0]),
        .I5(icmp_ln65_fu_107_p2_carry__0_i_7_0[0]),
        .O(ap_loop_init_int_reg_0));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln65_fu_107_p2_carry_i_2
       (.I0(D[4]),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[5]),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln65_fu_107_p2_carry_i_3
       (.I0(D[2]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[3]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'hFF2F2F2FAA020202)) 
    icmp_ln65_fu_107_p2_carry_i_4
       (.I0(D[0]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I4(ap_loop_init_int),
        .I5(D[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'hB)) 
    \j_02_fu_60[0]_i_1 
       (.I0(ap_loop_init_int),
        .I1(Q[0]),
        .O(\j_02_fu_60_reg[11] [0]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h08080008)) 
    \j_02_fu_60[11]_i_1 
       (.I0(ap_loop_init_int),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(CO),
        .I3(\j_02_fu_60_reg[11]_0 ),
        .I4(imgInput_data_full_n),
        .O(SR));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[11]_i_4 
       (.I0(Q[11]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[11]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[11]_i_5 
       (.I0(Q[10]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[10]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[11]_i_6 
       (.I0(Q[9]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[9]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[4]_i_2 
       (.I0(Q[0]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[0]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[4]_i_3 
       (.I0(Q[4]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[4]_i_4 
       (.I0(Q[3]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[3]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[4]_i_5 
       (.I0(Q[2]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[2]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[4]_i_6 
       (.I0(Q[1]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[1]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[8]_i_2 
       (.I0(Q[8]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[8]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[8]_i_3 
       (.I0(Q[7]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[7]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[8]_i_4 
       (.I0(Q[6]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'h2A)) 
    \j_02_fu_60[8]_i_5 
       (.I0(Q[5]),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(ap_loop_init_int),
        .O(p_0_in[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_02_fu_60_reg[11]_i_3 
       (.CI(\j_02_fu_60_reg[8]_i_1_n_7 ),
        .CO({\NLW_j_02_fu_60_reg[11]_i_3_CO_UNCONNECTED [3:2],\j_02_fu_60_reg[11]_i_3_n_9 ,\j_02_fu_60_reg[11]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_j_02_fu_60_reg[11]_i_3_O_UNCONNECTED [3],\j_02_fu_60_reg[11] [11:9]}),
        .S({1'b0,p_0_in[11:9]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_02_fu_60_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\j_02_fu_60_reg[4]_i_1_n_7 ,\j_02_fu_60_reg[4]_i_1_n_8 ,\j_02_fu_60_reg[4]_i_1_n_9 ,\j_02_fu_60_reg[4]_i_1_n_10 }),
        .CYINIT(p_0_in[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_02_fu_60_reg[11] [4:1]),
        .S(p_0_in[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \j_02_fu_60_reg[8]_i_1 
       (.CI(\j_02_fu_60_reg[4]_i_1_n_7 ),
        .CO({\j_02_fu_60_reg[8]_i_1_n_7 ,\j_02_fu_60_reg[8]_i_1_n_8 ,\j_02_fu_60_reg[8]_i_1_n_9 ,\j_02_fu_60_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\j_02_fu_60_reg[11] [8:5]),
        .S(p_0_in[8:5]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0
   (P,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1);
  output [24:0]P;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [7:0]p_reg_reg;
  input [15:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;

  wire [0:0]E;
  wire [24:0]P;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_38 Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U
       (.E(E),
        .P(P),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_11
   (P,
    S,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2);
  output [24:0]P;
  output [0:0]S;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [7:0]p_reg_reg;
  input [15:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;
  input [0:0]p_reg_reg_2;

  wire [0:0]E;
  wire [24:0]P;
  wire [0:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_37 Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U
       (.E(E),
        .P(P),
        .S(S),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_12
   (P,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1);
  output [24:0]P;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [7:0]p_reg_reg;
  input [15:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;

  wire [0:0]E;
  wire [24:0]P;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_36 Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U
       (.E(E),
        .P(P),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_13
   (P,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1);
  output [24:0]P;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;

  wire [0:0]E;
  wire [24:0]P;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_35 Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U
       (.E(E),
        .P(P),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_14
   (P,
    S,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2);
  output [24:0]P;
  output [0:0]S;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;
  input [0:0]p_reg_reg_2;

  wire [0:0]E;
  wire [24:0]P;
  wire [0:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_34 Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U
       (.E(E),
        .P(P),
        .S(S),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_15
   (P,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1);
  output [24:0]P;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;

  wire [0:0]E;
  wire [24:0]P;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_33 Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U
       (.E(E),
        .P(P),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_16
   (P,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1);
  output [24:0]P;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;

  wire [0:0]E;
  wire [24:0]P;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_32 Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U
       (.E(E),
        .P(P),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_17
   (P,
    S,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2);
  output [24:0]P;
  output [0:0]S;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;
  input [0:0]p_reg_reg_2;

  wire [0:0]E;
  wire [24:0]P;
  wire [0:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire [0:0]p_reg_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_31 Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U
       (.E(E),
        .P(P),
        .S(S),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_18
   (P,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2);
  output [24:0]P;
  output [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]p_reg_reg;
  input [7:0]p_reg_reg_0;
  input [23:0]p_reg_reg_1;
  input p_reg_reg_2;

  wire [0:0]E;
  wire [24:0]P;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]p_reg_reg;
  wire [7:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire p_reg_reg_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0 Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_U
       (.E(E),
        .P(P),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0
   (P,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3);
  output [24:0]P;
  output [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [23:0]p_reg_reg_2;
  input p_reg_reg_3;

  wire [0:0]E;
  wire [24:0]P;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire p_reg_reg_3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT1 #(
    .INIT(2'h1)) 
    \shift_int_reg[7]_i_1 
       (.I0(p_reg_reg_3),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_31
   (P,
    S,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3);
  output [24:0]P;
  output [0:0]S;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [23:0]p_reg_reg_2;
  input [0:0]p_reg_reg_3;

  wire [0:0]E;
  wire [24:0]P;
  wire [0:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9__3
       (.I0(P[24]),
        .I1(p_reg_reg_3),
        .O(S));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_32
   (P,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2);
  output [24:0]P;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [23:0]p_reg_reg_2;

  wire [0:0]E;
  wire [24:0]P;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_33
   (P,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2);
  output [24:0]P;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [23:0]p_reg_reg_2;

  wire [0:0]E;
  wire [24:0]P;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_34
   (P,
    S,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3);
  output [24:0]P;
  output [0:0]S;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [23:0]p_reg_reg_2;
  input [0:0]p_reg_reg_3;

  wire [0:0]E;
  wire [24:0]P;
  wire [0:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9__1
       (.I0(P[24]),
        .I1(p_reg_reg_3),
        .O(S));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_35
   (P,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2);
  output [24:0]P;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]p_reg_reg_0;
  input [7:0]p_reg_reg_1;
  input [23:0]p_reg_reg_2;

  wire [0:0]E;
  wire [24:0]P;
  wire ap_ce_reg;
  wire ap_clk;
  wire [15:0]p_reg_reg_0;
  wire [7:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({p_reg_reg_0[15],p_reg_reg_0[15],p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_36
   (P,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2);
  output [24:0]P;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [7:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;
  input [23:0]p_reg_reg_2;

  wire [0:0]E;
  wire [24:0]P;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_37
   (P,
    S,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2,
    p_reg_reg_3);
  output [24:0]P;
  output [0:0]S;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [7:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;
  input [23:0]p_reg_reg_2;
  input [0:0]p_reg_reg_3;

  wire [0:0]E;
  wire [24:0]P;
  wire [0:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire [0:0]p_reg_reg_3;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_9
       (.I0(P[24]),
        .I1(p_reg_reg_3),
        .O(S));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_DSP48_0_38
   (P,
    E,
    ap_ce_reg,
    ap_clk,
    p_reg_reg_0,
    p_reg_reg_1,
    p_reg_reg_2);
  output [24:0]P;
  input [0:0]E;
  input ap_ce_reg;
  input ap_clk;
  input [7:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;
  input [23:0]p_reg_reg_2;

  wire [0:0]E;
  wire [24:0]P;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:25]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1[15],p_reg_reg_1}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2[23],p_reg_reg_2}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(E),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(E),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:25],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0
   (P,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0);
  output [25:0]P;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg;
  input [24:0]p_reg_reg_0;

  wire [25:0]P;
  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg;
  wire [24:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_30 Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U
       (.P(P),
        .Q(Q),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_19
   (P,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0);
  output [25:0]P;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg;
  input [24:0]p_reg_reg_0;

  wire [25:0]P;
  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg;
  wire [24:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_29 Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U
       (.P(P),
        .Q(Q),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_20
   (P,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg,
    p_reg_reg_0);
  output [25:0]P;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg;
  input [24:0]p_reg_reg_0;

  wire [25:0]P;
  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg;
  wire [24:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2 Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_U
       (.P(P),
        .Q(Q),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2
   (P,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1);
  output [25:0]P;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [24:0]p_reg_reg_1;

  wire [25:0]P;
  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg_0;
  wire [24:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_29
   (P,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1);
  output [25:0]P;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [24:0]p_reg_reg_1;

  wire [25:0]P;
  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg_0;
  wire [24:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_DSP48_2_30
   (P,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    p_reg_reg_1);
  output [25:0]P;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [24:0]p_reg_reg_1;

  wire [25:0]P;
  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg_0;
  wire [24:0]p_reg_reg_1;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:26]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1[24],p_reg_reg_1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:26],P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0
   (P,
    S,
    ap_ce_reg,
    ap_clk,
    Q,
    A,
    C,
    p_reg_reg);
  output [25:0]P;
  output [1:0]S;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]A;
  input [25:0]C;
  input [0:0]p_reg_reg;

  wire [7:0]A;
  wire [25:0]C;
  wire [25:0]P;
  wire [15:0]Q;
  wire [1:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [0:0]p_reg_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_28 Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U
       (.A(A),
        .C(C),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_21
   (P,
    S,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg,
    C,
    p_reg_reg_0);
  output [25:0]P;
  output [1:0]S;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg;
  input [25:0]C;
  input [0:0]p_reg_reg_0;

  wire [25:0]C;
  wire [25:0]P;
  wire [15:0]Q;
  wire [1:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_27 Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U
       (.C(C),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_22
   (P,
    S,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg,
    C,
    p_reg_reg_0);
  output [25:0]P;
  output [1:0]S;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg;
  input [25:0]C;
  input [0:0]p_reg_reg_0;

  wire [25:0]C;
  wire [25:0]P;
  wire [15:0]Q;
  wire [1:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg;
  wire [0:0]p_reg_reg_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1 Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_U
       (.C(C),
        .P(P),
        .Q(Q),
        .S(S),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1
   (P,
    S,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    C,
    p_reg_reg_1);
  output [25:0]P;
  output [1:0]S;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [25:0]C;
  input [0:0]p_reg_reg_1;

  wire [25:0]C;
  wire [25:0]P;
  wire [15:0]Q;
  wire [1:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_n_86;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],p_reg_reg_n_86,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__1
       (.I0(P[25]),
        .I1(p_reg_reg_1),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__4
       (.I0(P[25]),
        .I1(p_reg_reg_n_86),
        .O(S[1]));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_27
   (P,
    S,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    C,
    p_reg_reg_1);
  output [25:0]P;
  output [1:0]S;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [25:0]C;
  input [0:0]p_reg_reg_1;

  wire [25:0]C;
  wire [25:0]P;
  wire [15:0]Q;
  wire [1:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg_0;
  wire [0:0]p_reg_reg_1;
  wire p_reg_reg_n_86;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],p_reg_reg_n_86,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__0
       (.I0(P[25]),
        .I1(p_reg_reg_1),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__2
       (.I0(P[25]),
        .I1(p_reg_reg_n_86),
        .O(S[1]));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_DSP48_1_28
   (P,
    S,
    ap_ce_reg,
    ap_clk,
    Q,
    A,
    C,
    p_reg_reg_0);
  output [25:0]P;
  output [1:0]S;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]A;
  input [25:0]C;
  input [0:0]p_reg_reg_0;

  wire [7:0]A;
  wire [25:0]C;
  wire [25:0]P;
  wire [15:0]Q;
  wire [1:0]S;
  wire ap_ce_reg;
  wire ap_clk;
  wire [0:0]p_reg_reg_0;
  wire p_reg_reg_n_86;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:27]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C[25],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:27],p_reg_reg_n_86,P}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10
       (.I0(P[25]),
        .I1(p_reg_reg_0),
        .O(S[0]));
  LUT2 #(
    .INIT(4'h9)) 
    p_reg_reg_i_9__0
       (.I0(P[25]),
        .I1(p_reg_reg_n_86),
        .O(S[1]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0
   (P,
    D,
    \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg,
    C,
    shift_read_reg_1106_pp0_iter4_reg,
    \tmp_reg_1503_reg[17] );
  output [0:0]P;
  output [7:0]D;
  output [18:0]\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg;
  input [26:0]C;
  input [7:0]shift_read_reg_1106_pp0_iter4_reg;
  input \tmp_reg_1503_reg[17] ;

  wire [26:0]C;
  wire [7:0]D;
  wire [0:0]P;
  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg;
  wire [7:0]shift_read_reg_1106_pp0_iter4_reg;
  wire [18:0]\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ;
  wire \tmp_reg_1503_reg[17] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_26 Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U
       (.C(C),
        .D(D),
        .P(P),
        .Q(Q),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .shift_read_reg_1106_pp0_iter4_reg(shift_read_reg_1106_pp0_iter4_reg),
        .\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 (\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ),
        .\tmp_reg_1503_reg[17] (\tmp_reg_1503_reg[17] ));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_23
   (P,
    D,
    \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg,
    C,
    shift_read_reg_1106_pp0_iter4_reg,
    \tmp_10_reg_1519_reg[17] );
  output [0:0]P;
  output [7:0]D;
  output [18:0]\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg;
  input [26:0]C;
  input [7:0]shift_read_reg_1106_pp0_iter4_reg;
  input \tmp_10_reg_1519_reg[17] ;

  wire [26:0]C;
  wire [7:0]D;
  wire [0:0]P;
  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg;
  wire [7:0]shift_read_reg_1106_pp0_iter4_reg;
  wire [18:0]\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ;
  wire \tmp_10_reg_1519_reg[17] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_25 Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U
       (.C(C),
        .D(D),
        .P(P),
        .Q(Q),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .shift_read_reg_1106_pp0_iter4_reg(shift_read_reg_1106_pp0_iter4_reg),
        .\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 (\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ),
        .\tmp_10_reg_1519_reg[17] (\tmp_10_reg_1519_reg[17] ));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_24
   (P,
    D,
    \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg,
    C,
    shift_read_reg_1106_pp0_iter4_reg,
    \tmp_sum_2_reg_1530_reg[0] );
  output [0:0]P;
  output [18:0]D;
  output [7:0]\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg;
  input [26:0]C;
  input [7:0]shift_read_reg_1106_pp0_iter4_reg;
  input \tmp_sum_2_reg_1530_reg[0] ;

  wire [26:0]C;
  wire [18:0]D;
  wire [0:0]P;
  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg;
  wire [7:0]shift_read_reg_1106_pp0_iter4_reg;
  wire [7:0]\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ;
  wire \tmp_sum_2_reg_1530_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3 Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_U
       (.C(C),
        .D(D),
        .P(P),
        .Q(Q),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg_0(p_reg_reg),
        .shift_read_reg_1106_pp0_iter4_reg(shift_read_reg_1106_pp0_iter4_reg),
        .\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 (\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ),
        .\tmp_sum_2_reg_1530_reg[0] (\tmp_sum_2_reg_1530_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3
   (P,
    D,
    \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    C,
    shift_read_reg_1106_pp0_iter4_reg,
    \tmp_sum_2_reg_1530_reg[0] );
  output [0:0]P;
  output [18:0]D;
  output [7:0]\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [26:0]C;
  input [7:0]shift_read_reg_1106_pp0_iter4_reg;
  input \tmp_sum_2_reg_1530_reg[0] ;

  wire [26:0]C;
  wire [18:0]D;
  wire [0:0]P;
  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:0]shift_read_reg_1106_pp0_iter4_reg;
  wire [7:0]\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ;
  wire \tmp_21_reg_1535[0]_i_2_n_7 ;
  wire \tmp_21_reg_1535[0]_i_3_n_7 ;
  wire \tmp_21_reg_1535[10]_i_2_n_7 ;
  wire \tmp_21_reg_1535[10]_i_3_n_7 ;
  wire \tmp_21_reg_1535[10]_i_4_n_7 ;
  wire \tmp_21_reg_1535[11]_i_2_n_7 ;
  wire \tmp_21_reg_1535[11]_i_3_n_7 ;
  wire \tmp_21_reg_1535[12]_i_2_n_7 ;
  wire \tmp_21_reg_1535[12]_i_3_n_7 ;
  wire \tmp_21_reg_1535[13]_i_2_n_7 ;
  wire \tmp_21_reg_1535[13]_i_3_n_7 ;
  wire \tmp_21_reg_1535[14]_i_2_n_7 ;
  wire \tmp_21_reg_1535[14]_i_3_n_7 ;
  wire \tmp_21_reg_1535[15]_i_2_n_7 ;
  wire \tmp_21_reg_1535[15]_i_3_n_7 ;
  wire \tmp_21_reg_1535[15]_i_4_n_7 ;
  wire \tmp_21_reg_1535[16]_i_2_n_7 ;
  wire \tmp_21_reg_1535[16]_i_3_n_7 ;
  wire \tmp_21_reg_1535[16]_i_4_n_7 ;
  wire \tmp_21_reg_1535[17]_i_2_n_7 ;
  wire \tmp_21_reg_1535[18]_i_2_n_7 ;
  wire \tmp_21_reg_1535[1]_i_2_n_7 ;
  wire \tmp_21_reg_1535[1]_i_3_n_7 ;
  wire \tmp_21_reg_1535[2]_i_2_n_7 ;
  wire \tmp_21_reg_1535[2]_i_3_n_7 ;
  wire \tmp_21_reg_1535[3]_i_2_n_7 ;
  wire \tmp_21_reg_1535[3]_i_3_n_7 ;
  wire \tmp_21_reg_1535[4]_i_2_n_7 ;
  wire \tmp_21_reg_1535[4]_i_3_n_7 ;
  wire \tmp_21_reg_1535[5]_i_2_n_7 ;
  wire \tmp_21_reg_1535[5]_i_3_n_7 ;
  wire \tmp_21_reg_1535[6]_i_2_n_7 ;
  wire \tmp_21_reg_1535[6]_i_3_n_7 ;
  wire \tmp_21_reg_1535[7]_i_2_n_7 ;
  wire \tmp_21_reg_1535[7]_i_3_n_7 ;
  wire \tmp_21_reg_1535[7]_i_4_n_7 ;
  wire \tmp_21_reg_1535[8]_i_2_n_7 ;
  wire \tmp_21_reg_1535[8]_i_3_n_7 ;
  wire \tmp_21_reg_1535[8]_i_4_n_7 ;
  wire \tmp_21_reg_1535[9]_i_2_n_7 ;
  wire \tmp_21_reg_1535[9]_i_3_n_7 ;
  wire \tmp_21_reg_1535[9]_i_4_n_7 ;
  wire \tmp_sum_2_reg_1530[0]_i_2_n_7 ;
  wire \tmp_sum_2_reg_1530[0]_i_3_n_7 ;
  wire \tmp_sum_2_reg_1530[1]_i_2_n_7 ;
  wire \tmp_sum_2_reg_1530[1]_i_3_n_7 ;
  wire \tmp_sum_2_reg_1530[2]_i_2_n_7 ;
  wire \tmp_sum_2_reg_1530[2]_i_3_n_7 ;
  wire \tmp_sum_2_reg_1530[3]_i_2_n_7 ;
  wire \tmp_sum_2_reg_1530[3]_i_3_n_7 ;
  wire \tmp_sum_2_reg_1530[4]_i_2_n_7 ;
  wire \tmp_sum_2_reg_1530[4]_i_3_n_7 ;
  wire \tmp_sum_2_reg_1530[5]_i_2_n_7 ;
  wire \tmp_sum_2_reg_1530[5]_i_3_n_7 ;
  wire \tmp_sum_2_reg_1530[6]_i_2_n_7 ;
  wire \tmp_sum_2_reg_1530[6]_i_3_n_7 ;
  wire \tmp_sum_2_reg_1530[7]_i_2_n_7 ;
  wire \tmp_sum_2_reg_1530[7]_i_3_n_7 ;
  wire \tmp_sum_2_reg_1530_reg[0] ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[0]_i_1 
       (.I0(\tmp_21_reg_1535[1]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[0]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1535[0]_i_2 
       (.I0(\tmp_21_reg_1535[6]_i_3_n_7 ),
        .I1(\tmp_21_reg_1535[2]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_21_reg_1535[4]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_21_reg_1535[0]_i_3_n_7 ),
        .O(\tmp_21_reg_1535[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1535[0]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_96),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_88),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_104),
        .O(\tmp_21_reg_1535[0]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[10]_i_1 
       (.I0(\tmp_21_reg_1535[11]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[10]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_21_reg_1535[10]_i_2 
       (.I0(\tmp_21_reg_1535[12]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_21_reg_1535[10]_i_3_n_7 ),
        .I3(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I4(\tmp_21_reg_1535[10]_i_4_n_7 ),
        .O(\tmp_21_reg_1535[10]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \tmp_21_reg_1535[10]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I1(P),
        .I2(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_90),
        .O(\tmp_21_reg_1535[10]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_21_reg_1535[10]_i_4 
       (.I0(p_reg_reg_n_86),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_94),
        .O(\tmp_21_reg_1535[10]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[11]_i_1 
       (.I0(\tmp_21_reg_1535[12]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[11]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_21_reg_1535[11]_i_2 
       (.I0(\tmp_21_reg_1535[13]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_21_reg_1535[11]_i_3_n_7 ),
        .O(\tmp_21_reg_1535[11]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_21_reg_1535[11]_i_3 
       (.I0(p_reg_reg_n_89),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_93),
        .O(\tmp_21_reg_1535[11]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[12]_i_1 
       (.I0(\tmp_21_reg_1535[13]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[12]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_21_reg_1535[12]_i_2 
       (.I0(\tmp_21_reg_1535[14]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_21_reg_1535[12]_i_3_n_7 ),
        .O(\tmp_21_reg_1535[12]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_21_reg_1535[12]_i_3 
       (.I0(p_reg_reg_n_88),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_92),
        .O(\tmp_21_reg_1535[12]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[13]_i_1 
       (.I0(\tmp_21_reg_1535[14]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[13]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_21_reg_1535[13]_i_2 
       (.I0(\tmp_21_reg_1535[15]_i_4_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_21_reg_1535[13]_i_3_n_7 ),
        .O(\tmp_21_reg_1535[13]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_21_reg_1535[13]_i_3 
       (.I0(p_reg_reg_n_87),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_91),
        .O(\tmp_21_reg_1535[13]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[14]_i_1 
       (.I0(\tmp_21_reg_1535[15]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[14]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_21_reg_1535[14]_i_2 
       (.I0(\tmp_21_reg_1535[16]_i_4_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_21_reg_1535[14]_i_3_n_7 ),
        .O(\tmp_21_reg_1535[14]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_21_reg_1535[14]_i_3 
       (.I0(p_reg_reg_n_86),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_90),
        .O(\tmp_21_reg_1535[14]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[15]_i_1 
       (.I0(\tmp_21_reg_1535[16]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[15]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_21_reg_1535[15]_i_2 
       (.I0(\tmp_21_reg_1535[15]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_21_reg_1535[15]_i_4_n_7 ),
        .O(\tmp_21_reg_1535[15]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_21_reg_1535[15]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_87),
        .O(\tmp_21_reg_1535[15]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_21_reg_1535[15]_i_4 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_89),
        .O(\tmp_21_reg_1535[15]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[16]_i_1 
       (.I0(\tmp_21_reg_1535[17]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[16]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_21_reg_1535[16]_i_2 
       (.I0(\tmp_21_reg_1535[16]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_21_reg_1535[16]_i_4_n_7 ),
        .O(\tmp_21_reg_1535[16]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_21_reg_1535[16]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_86),
        .O(\tmp_21_reg_1535[16]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_21_reg_1535[16]_i_4 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_88),
        .O(\tmp_21_reg_1535[16]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[17]_i_1 
       (.I0(\tmp_21_reg_1535[18]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[17]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[17]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_21_reg_1535[17]_i_2 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_87),
        .O(\tmp_21_reg_1535[17]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \tmp_21_reg_1535[18]_i_1 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I1(\tmp_21_reg_1535[18]_i_2_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[7]),
        .I3(shift_read_reg_1106_pp0_iter4_reg[5]),
        .I4(shift_read_reg_1106_pp0_iter4_reg[6]),
        .I5(P),
        .O(D[18]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_21_reg_1535[18]_i_2 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_86),
        .O(\tmp_21_reg_1535[18]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[1]_i_1 
       (.I0(\tmp_21_reg_1535[2]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[1]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1535[1]_i_2 
       (.I0(\tmp_21_reg_1535[7]_i_4_n_7 ),
        .I1(\tmp_21_reg_1535[3]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_21_reg_1535[5]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_21_reg_1535[1]_i_3_n_7 ),
        .O(\tmp_21_reg_1535[1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1535[1]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_95),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_87),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_103),
        .O(\tmp_21_reg_1535[1]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[2]_i_1 
       (.I0(\tmp_21_reg_1535[3]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[2]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1535[2]_i_2 
       (.I0(\tmp_21_reg_1535[8]_i_4_n_7 ),
        .I1(\tmp_21_reg_1535[4]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_21_reg_1535[6]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_21_reg_1535[2]_i_3_n_7 ),
        .O(\tmp_21_reg_1535[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1535[2]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_94),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_86),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_102),
        .O(\tmp_21_reg_1535[2]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[3]_i_1 
       (.I0(\tmp_21_reg_1535[4]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[3]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1535[3]_i_2 
       (.I0(\tmp_21_reg_1535[9]_i_4_n_7 ),
        .I1(\tmp_21_reg_1535[5]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_21_reg_1535[7]_i_4_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_21_reg_1535[3]_i_3_n_7 ),
        .O(\tmp_21_reg_1535[3]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_21_reg_1535[3]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_101),
        .O(\tmp_21_reg_1535[3]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[4]_i_1 
       (.I0(\tmp_21_reg_1535[5]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[4]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1535[4]_i_2 
       (.I0(\tmp_21_reg_1535[10]_i_4_n_7 ),
        .I1(\tmp_21_reg_1535[6]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_21_reg_1535[8]_i_4_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_21_reg_1535[4]_i_3_n_7 ),
        .O(\tmp_21_reg_1535[4]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_21_reg_1535[4]_i_3 
       (.I0(p_reg_reg_n_92),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_100),
        .O(\tmp_21_reg_1535[4]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[5]_i_1 
       (.I0(\tmp_21_reg_1535[6]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[5]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1535[5]_i_2 
       (.I0(\tmp_21_reg_1535[7]_i_3_n_7 ),
        .I1(\tmp_21_reg_1535[7]_i_4_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_21_reg_1535[9]_i_4_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_21_reg_1535[5]_i_3_n_7 ),
        .O(\tmp_21_reg_1535[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_21_reg_1535[5]_i_3 
       (.I0(p_reg_reg_n_91),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_99),
        .O(\tmp_21_reg_1535[5]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[6]_i_1 
       (.I0(\tmp_21_reg_1535[7]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[6]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1535[6]_i_2 
       (.I0(\tmp_21_reg_1535[8]_i_3_n_7 ),
        .I1(\tmp_21_reg_1535[8]_i_4_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_21_reg_1535[10]_i_4_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_21_reg_1535[6]_i_3_n_7 ),
        .O(\tmp_21_reg_1535[6]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_21_reg_1535[6]_i_3 
       (.I0(p_reg_reg_n_90),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_98),
        .O(\tmp_21_reg_1535[6]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[7]_i_1 
       (.I0(\tmp_21_reg_1535[8]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[7]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1535[7]_i_2 
       (.I0(\tmp_21_reg_1535[9]_i_3_n_7 ),
        .I1(\tmp_21_reg_1535[9]_i_4_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_21_reg_1535[7]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_21_reg_1535[7]_i_4_n_7 ),
        .O(\tmp_21_reg_1535[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \tmp_21_reg_1535[7]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I1(P),
        .I2(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_93),
        .O(\tmp_21_reg_1535[7]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_21_reg_1535[7]_i_4 
       (.I0(p_reg_reg_n_89),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_97),
        .O(\tmp_21_reg_1535[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[8]_i_1 
       (.I0(\tmp_21_reg_1535[9]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[8]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_21_reg_1535[8]_i_2 
       (.I0(\tmp_21_reg_1535[10]_i_3_n_7 ),
        .I1(\tmp_21_reg_1535[10]_i_4_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_21_reg_1535[8]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_21_reg_1535[8]_i_4_n_7 ),
        .O(\tmp_21_reg_1535[8]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \tmp_21_reg_1535[8]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I1(P),
        .I2(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_92),
        .O(\tmp_21_reg_1535[8]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_21_reg_1535[8]_i_4 
       (.I0(p_reg_reg_n_88),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_96),
        .O(\tmp_21_reg_1535[8]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_21_reg_1535[9]_i_1 
       (.I0(\tmp_21_reg_1535[10]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_21_reg_1535[9]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_21_reg_1535[9]_i_2 
       (.I0(\tmp_21_reg_1535[11]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_21_reg_1535[9]_i_3_n_7 ),
        .I3(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I4(\tmp_21_reg_1535[9]_i_4_n_7 ),
        .O(\tmp_21_reg_1535[9]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \tmp_21_reg_1535[9]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I1(P),
        .I2(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_91),
        .O(\tmp_21_reg_1535[9]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_21_reg_1535[9]_i_4 
       (.I0(p_reg_reg_n_87),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_95),
        .O(\tmp_21_reg_1535[9]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_2_reg_1530[0]_i_1 
       (.I0(\tmp_sum_2_reg_1530[1]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_2_reg_1530[0]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[0]_i_2 
       (.I0(\tmp_sum_2_reg_1530[6]_i_3_n_7 ),
        .I1(\tmp_sum_2_reg_1530[2]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_sum_2_reg_1530[4]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_2_reg_1530[0]_i_3_n_7 ),
        .O(\tmp_sum_2_reg_1530[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[0]_i_3 
       (.I0(p_reg_reg_n_88),
        .I1(p_reg_reg_n_104),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_96),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_112),
        .O(\tmp_sum_2_reg_1530[0]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_2_reg_1530[1]_i_1 
       (.I0(\tmp_sum_2_reg_1530[2]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_2_reg_1530[1]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[1]_i_2 
       (.I0(\tmp_sum_2_reg_1530[7]_i_3_n_7 ),
        .I1(\tmp_sum_2_reg_1530[3]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_sum_2_reg_1530[5]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_2_reg_1530[1]_i_3_n_7 ),
        .O(\tmp_sum_2_reg_1530[1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[1]_i_3 
       (.I0(p_reg_reg_n_87),
        .I1(p_reg_reg_n_103),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_95),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_111),
        .O(\tmp_sum_2_reg_1530[1]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_2_reg_1530[2]_i_1 
       (.I0(\tmp_sum_2_reg_1530[3]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_2_reg_1530[2]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[2]_i_2 
       (.I0(\tmp_21_reg_1535[0]_i_3_n_7 ),
        .I1(\tmp_sum_2_reg_1530[4]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_sum_2_reg_1530[6]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_2_reg_1530[2]_i_3_n_7 ),
        .O(\tmp_sum_2_reg_1530[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[2]_i_3 
       (.I0(p_reg_reg_n_86),
        .I1(p_reg_reg_n_102),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_94),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_110),
        .O(\tmp_sum_2_reg_1530[2]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_2_reg_1530[3]_i_1 
       (.I0(\tmp_sum_2_reg_1530[4]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_2_reg_1530[3]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[3]_i_2 
       (.I0(\tmp_21_reg_1535[1]_i_3_n_7 ),
        .I1(\tmp_sum_2_reg_1530[5]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_sum_2_reg_1530[7]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_2_reg_1530[3]_i_3_n_7 ),
        .O(\tmp_sum_2_reg_1530[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[3]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_101),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_93),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_109),
        .O(\tmp_sum_2_reg_1530[3]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_2_reg_1530[4]_i_1 
       (.I0(\tmp_sum_2_reg_1530[5]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_2_reg_1530[4]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[4]_i_2 
       (.I0(\tmp_21_reg_1535[2]_i_3_n_7 ),
        .I1(\tmp_sum_2_reg_1530[6]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_21_reg_1535[0]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_2_reg_1530[4]_i_3_n_7 ),
        .O(\tmp_sum_2_reg_1530[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[4]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_100),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_92),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_108),
        .O(\tmp_sum_2_reg_1530[4]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_2_reg_1530[5]_i_1 
       (.I0(\tmp_sum_2_reg_1530[6]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_2_reg_1530[5]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[5]_i_2 
       (.I0(\tmp_21_reg_1535[3]_i_3_n_7 ),
        .I1(\tmp_sum_2_reg_1530[7]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_21_reg_1535[1]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_2_reg_1530[5]_i_3_n_7 ),
        .O(\tmp_sum_2_reg_1530[5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[5]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_99),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_91),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_107),
        .O(\tmp_sum_2_reg_1530[5]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_2_reg_1530[6]_i_1 
       (.I0(\tmp_sum_2_reg_1530[7]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_2_reg_1530[6]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[6]_i_2 
       (.I0(\tmp_21_reg_1535[4]_i_3_n_7 ),
        .I1(\tmp_21_reg_1535[0]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_21_reg_1535[2]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_2_reg_1530[6]_i_3_n_7 ),
        .O(\tmp_sum_2_reg_1530[6]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[6]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_98),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_90),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_106),
        .O(\tmp_sum_2_reg_1530[6]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_2_reg_1530[7]_i_1 
       (.I0(\tmp_21_reg_1535[0]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_2_reg_1530[7]_i_2_n_7 ),
        .I3(\tmp_sum_2_reg_1530_reg[0] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[7]_i_2 
       (.I0(\tmp_21_reg_1535[5]_i_3_n_7 ),
        .I1(\tmp_21_reg_1535[1]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_21_reg_1535[3]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_2_reg_1530[7]_i_3_n_7 ),
        .O(\tmp_sum_2_reg_1530[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_2_reg_1530[7]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_97),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_89),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_105),
        .O(\tmp_sum_2_reg_1530[7]_i_3_n_7 ));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_25
   (P,
    D,
    \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    C,
    shift_read_reg_1106_pp0_iter4_reg,
    \tmp_10_reg_1519_reg[17] );
  output [0:0]P;
  output [7:0]D;
  output [18:0]\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [26:0]C;
  input [7:0]shift_read_reg_1106_pp0_iter4_reg;
  input \tmp_10_reg_1519_reg[17] ;

  wire [26:0]C;
  wire [7:0]D;
  wire [0:0]P;
  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:0]shift_read_reg_1106_pp0_iter4_reg;
  wire [18:0]\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ;
  wire \tmp_10_reg_1519[0]_i_2_n_7 ;
  wire \tmp_10_reg_1519[0]_i_3_n_7 ;
  wire \tmp_10_reg_1519[10]_i_2_n_7 ;
  wire \tmp_10_reg_1519[10]_i_3_n_7 ;
  wire \tmp_10_reg_1519[10]_i_4_n_7 ;
  wire \tmp_10_reg_1519[11]_i_2_n_7 ;
  wire \tmp_10_reg_1519[11]_i_3_n_7 ;
  wire \tmp_10_reg_1519[12]_i_2_n_7 ;
  wire \tmp_10_reg_1519[12]_i_3_n_7 ;
  wire \tmp_10_reg_1519[13]_i_2_n_7 ;
  wire \tmp_10_reg_1519[13]_i_3_n_7 ;
  wire \tmp_10_reg_1519[14]_i_2_n_7 ;
  wire \tmp_10_reg_1519[14]_i_3_n_7 ;
  wire \tmp_10_reg_1519[15]_i_2_n_7 ;
  wire \tmp_10_reg_1519[15]_i_3_n_7 ;
  wire \tmp_10_reg_1519[15]_i_4_n_7 ;
  wire \tmp_10_reg_1519[16]_i_2_n_7 ;
  wire \tmp_10_reg_1519[16]_i_3_n_7 ;
  wire \tmp_10_reg_1519[16]_i_4_n_7 ;
  wire \tmp_10_reg_1519[17]_i_2_n_7 ;
  wire \tmp_10_reg_1519[18]_i_2_n_7 ;
  wire \tmp_10_reg_1519[1]_i_2_n_7 ;
  wire \tmp_10_reg_1519[1]_i_3_n_7 ;
  wire \tmp_10_reg_1519[2]_i_2_n_7 ;
  wire \tmp_10_reg_1519[2]_i_3_n_7 ;
  wire \tmp_10_reg_1519[3]_i_2_n_7 ;
  wire \tmp_10_reg_1519[3]_i_3_n_7 ;
  wire \tmp_10_reg_1519[4]_i_2_n_7 ;
  wire \tmp_10_reg_1519[4]_i_3_n_7 ;
  wire \tmp_10_reg_1519[5]_i_2_n_7 ;
  wire \tmp_10_reg_1519[5]_i_3_n_7 ;
  wire \tmp_10_reg_1519[6]_i_2_n_7 ;
  wire \tmp_10_reg_1519[6]_i_3_n_7 ;
  wire \tmp_10_reg_1519[7]_i_2_n_7 ;
  wire \tmp_10_reg_1519[7]_i_3_n_7 ;
  wire \tmp_10_reg_1519[7]_i_4_n_7 ;
  wire \tmp_10_reg_1519[8]_i_2_n_7 ;
  wire \tmp_10_reg_1519[8]_i_3_n_7 ;
  wire \tmp_10_reg_1519[8]_i_4_n_7 ;
  wire \tmp_10_reg_1519[9]_i_2_n_7 ;
  wire \tmp_10_reg_1519[9]_i_3_n_7 ;
  wire \tmp_10_reg_1519[9]_i_4_n_7 ;
  wire \tmp_10_reg_1519_reg[17] ;
  wire \tmp_sum_1_reg_1514[0]_i_2_n_7 ;
  wire \tmp_sum_1_reg_1514[0]_i_3_n_7 ;
  wire \tmp_sum_1_reg_1514[1]_i_2_n_7 ;
  wire \tmp_sum_1_reg_1514[1]_i_3_n_7 ;
  wire \tmp_sum_1_reg_1514[2]_i_2_n_7 ;
  wire \tmp_sum_1_reg_1514[2]_i_3_n_7 ;
  wire \tmp_sum_1_reg_1514[3]_i_2_n_7 ;
  wire \tmp_sum_1_reg_1514[3]_i_3_n_7 ;
  wire \tmp_sum_1_reg_1514[4]_i_2_n_7 ;
  wire \tmp_sum_1_reg_1514[4]_i_3_n_7 ;
  wire \tmp_sum_1_reg_1514[5]_i_2_n_7 ;
  wire \tmp_sum_1_reg_1514[5]_i_3_n_7 ;
  wire \tmp_sum_1_reg_1514[6]_i_2_n_7 ;
  wire \tmp_sum_1_reg_1514[6]_i_3_n_7 ;
  wire \tmp_sum_1_reg_1514[7]_i_2_n_7 ;
  wire \tmp_sum_1_reg_1514[7]_i_3_n_7 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[0]_i_1 
       (.I0(\tmp_10_reg_1519[1]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[0]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_10_reg_1519[0]_i_2 
       (.I0(\tmp_10_reg_1519[6]_i_3_n_7 ),
        .I1(\tmp_10_reg_1519[2]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_10_reg_1519[4]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_10_reg_1519[0]_i_3_n_7 ),
        .O(\tmp_10_reg_1519[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_10_reg_1519[0]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_96),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_88),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_104),
        .O(\tmp_10_reg_1519[0]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[10]_i_1 
       (.I0(\tmp_10_reg_1519[11]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[10]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_10_reg_1519[10]_i_2 
       (.I0(\tmp_10_reg_1519[12]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_10_reg_1519[10]_i_3_n_7 ),
        .I3(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I4(\tmp_10_reg_1519[10]_i_4_n_7 ),
        .O(\tmp_10_reg_1519[10]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \tmp_10_reg_1519[10]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I1(P),
        .I2(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_90),
        .O(\tmp_10_reg_1519[10]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_10_reg_1519[10]_i_4 
       (.I0(p_reg_reg_n_86),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_94),
        .O(\tmp_10_reg_1519[10]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[11]_i_1 
       (.I0(\tmp_10_reg_1519[12]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[11]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1519[11]_i_2 
       (.I0(\tmp_10_reg_1519[13]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_10_reg_1519[11]_i_3_n_7 ),
        .O(\tmp_10_reg_1519[11]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_10_reg_1519[11]_i_3 
       (.I0(p_reg_reg_n_89),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_93),
        .O(\tmp_10_reg_1519[11]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[12]_i_1 
       (.I0(\tmp_10_reg_1519[13]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[12]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1519[12]_i_2 
       (.I0(\tmp_10_reg_1519[14]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_10_reg_1519[12]_i_3_n_7 ),
        .O(\tmp_10_reg_1519[12]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_10_reg_1519[12]_i_3 
       (.I0(p_reg_reg_n_88),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_92),
        .O(\tmp_10_reg_1519[12]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[13]_i_1 
       (.I0(\tmp_10_reg_1519[14]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[13]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1519[13]_i_2 
       (.I0(\tmp_10_reg_1519[15]_i_4_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_10_reg_1519[13]_i_3_n_7 ),
        .O(\tmp_10_reg_1519[13]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_10_reg_1519[13]_i_3 
       (.I0(p_reg_reg_n_87),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_91),
        .O(\tmp_10_reg_1519[13]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[14]_i_1 
       (.I0(\tmp_10_reg_1519[15]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[14]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1519[14]_i_2 
       (.I0(\tmp_10_reg_1519[16]_i_4_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_10_reg_1519[14]_i_3_n_7 ),
        .O(\tmp_10_reg_1519[14]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_10_reg_1519[14]_i_3 
       (.I0(p_reg_reg_n_86),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_90),
        .O(\tmp_10_reg_1519[14]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[15]_i_1 
       (.I0(\tmp_10_reg_1519[16]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[15]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1519[15]_i_2 
       (.I0(\tmp_10_reg_1519[15]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_10_reg_1519[15]_i_4_n_7 ),
        .O(\tmp_10_reg_1519[15]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_10_reg_1519[15]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_87),
        .O(\tmp_10_reg_1519[15]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_10_reg_1519[15]_i_4 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_89),
        .O(\tmp_10_reg_1519[15]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[16]_i_1 
       (.I0(\tmp_10_reg_1519[17]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[16]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_10_reg_1519[16]_i_2 
       (.I0(\tmp_10_reg_1519[16]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_10_reg_1519[16]_i_4_n_7 ),
        .O(\tmp_10_reg_1519[16]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_10_reg_1519[16]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_86),
        .O(\tmp_10_reg_1519[16]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_10_reg_1519[16]_i_4 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_88),
        .O(\tmp_10_reg_1519[16]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[17]_i_1 
       (.I0(\tmp_10_reg_1519[18]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[17]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [17]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_10_reg_1519[17]_i_2 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_87),
        .O(\tmp_10_reg_1519[17]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \tmp_10_reg_1519[18]_i_1 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I1(\tmp_10_reg_1519[18]_i_2_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[7]),
        .I3(shift_read_reg_1106_pp0_iter4_reg[5]),
        .I4(shift_read_reg_1106_pp0_iter4_reg[6]),
        .I5(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [18]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_10_reg_1519[18]_i_2 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_86),
        .O(\tmp_10_reg_1519[18]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[1]_i_1 
       (.I0(\tmp_10_reg_1519[2]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[1]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_10_reg_1519[1]_i_2 
       (.I0(\tmp_10_reg_1519[7]_i_4_n_7 ),
        .I1(\tmp_10_reg_1519[3]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_10_reg_1519[5]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_10_reg_1519[1]_i_3_n_7 ),
        .O(\tmp_10_reg_1519[1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_10_reg_1519[1]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_95),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_87),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_103),
        .O(\tmp_10_reg_1519[1]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[2]_i_1 
       (.I0(\tmp_10_reg_1519[3]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[2]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_10_reg_1519[2]_i_2 
       (.I0(\tmp_10_reg_1519[8]_i_4_n_7 ),
        .I1(\tmp_10_reg_1519[4]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_10_reg_1519[6]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_10_reg_1519[2]_i_3_n_7 ),
        .O(\tmp_10_reg_1519[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_10_reg_1519[2]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_94),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_86),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_102),
        .O(\tmp_10_reg_1519[2]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[3]_i_1 
       (.I0(\tmp_10_reg_1519[4]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[3]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_10_reg_1519[3]_i_2 
       (.I0(\tmp_10_reg_1519[9]_i_4_n_7 ),
        .I1(\tmp_10_reg_1519[5]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_10_reg_1519[7]_i_4_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_10_reg_1519[3]_i_3_n_7 ),
        .O(\tmp_10_reg_1519[3]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_10_reg_1519[3]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_101),
        .O(\tmp_10_reg_1519[3]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[4]_i_1 
       (.I0(\tmp_10_reg_1519[5]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[4]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_10_reg_1519[4]_i_2 
       (.I0(\tmp_10_reg_1519[10]_i_4_n_7 ),
        .I1(\tmp_10_reg_1519[6]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_10_reg_1519[8]_i_4_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_10_reg_1519[4]_i_3_n_7 ),
        .O(\tmp_10_reg_1519[4]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_10_reg_1519[4]_i_3 
       (.I0(p_reg_reg_n_92),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_100),
        .O(\tmp_10_reg_1519[4]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[5]_i_1 
       (.I0(\tmp_10_reg_1519[6]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[5]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_10_reg_1519[5]_i_2 
       (.I0(\tmp_10_reg_1519[7]_i_3_n_7 ),
        .I1(\tmp_10_reg_1519[7]_i_4_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_10_reg_1519[9]_i_4_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_10_reg_1519[5]_i_3_n_7 ),
        .O(\tmp_10_reg_1519[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_10_reg_1519[5]_i_3 
       (.I0(p_reg_reg_n_91),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_99),
        .O(\tmp_10_reg_1519[5]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[6]_i_1 
       (.I0(\tmp_10_reg_1519[7]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[6]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_10_reg_1519[6]_i_2 
       (.I0(\tmp_10_reg_1519[8]_i_3_n_7 ),
        .I1(\tmp_10_reg_1519[8]_i_4_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_10_reg_1519[10]_i_4_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_10_reg_1519[6]_i_3_n_7 ),
        .O(\tmp_10_reg_1519[6]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_10_reg_1519[6]_i_3 
       (.I0(p_reg_reg_n_90),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_98),
        .O(\tmp_10_reg_1519[6]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[7]_i_1 
       (.I0(\tmp_10_reg_1519[8]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[7]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_10_reg_1519[7]_i_2 
       (.I0(\tmp_10_reg_1519[9]_i_3_n_7 ),
        .I1(\tmp_10_reg_1519[9]_i_4_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_10_reg_1519[7]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_10_reg_1519[7]_i_4_n_7 ),
        .O(\tmp_10_reg_1519[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \tmp_10_reg_1519[7]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I1(P),
        .I2(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_93),
        .O(\tmp_10_reg_1519[7]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_10_reg_1519[7]_i_4 
       (.I0(p_reg_reg_n_89),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_97),
        .O(\tmp_10_reg_1519[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[8]_i_1 
       (.I0(\tmp_10_reg_1519[9]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[8]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_10_reg_1519[8]_i_2 
       (.I0(\tmp_10_reg_1519[10]_i_3_n_7 ),
        .I1(\tmp_10_reg_1519[10]_i_4_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_10_reg_1519[8]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_10_reg_1519[8]_i_4_n_7 ),
        .O(\tmp_10_reg_1519[8]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \tmp_10_reg_1519[8]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I1(P),
        .I2(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_92),
        .O(\tmp_10_reg_1519[8]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_10_reg_1519[8]_i_4 
       (.I0(p_reg_reg_n_88),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_96),
        .O(\tmp_10_reg_1519[8]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_10_reg_1519[9]_i_1 
       (.I0(\tmp_10_reg_1519[10]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_10_reg_1519[9]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_10_reg_1519[9]_i_2 
       (.I0(\tmp_10_reg_1519[11]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_10_reg_1519[9]_i_3_n_7 ),
        .I3(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I4(\tmp_10_reg_1519[9]_i_4_n_7 ),
        .O(\tmp_10_reg_1519[9]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \tmp_10_reg_1519[9]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I1(P),
        .I2(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_91),
        .O(\tmp_10_reg_1519[9]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_10_reg_1519[9]_i_4 
       (.I0(p_reg_reg_n_87),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_95),
        .O(\tmp_10_reg_1519[9]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_1_reg_1514[0]_i_1 
       (.I0(\tmp_sum_1_reg_1514[1]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_1_reg_1514[0]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[0]_i_2 
       (.I0(\tmp_sum_1_reg_1514[6]_i_3_n_7 ),
        .I1(\tmp_sum_1_reg_1514[2]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_sum_1_reg_1514[4]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_1_reg_1514[0]_i_3_n_7 ),
        .O(\tmp_sum_1_reg_1514[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[0]_i_3 
       (.I0(p_reg_reg_n_88),
        .I1(p_reg_reg_n_104),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_96),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_112),
        .O(\tmp_sum_1_reg_1514[0]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_1_reg_1514[1]_i_1 
       (.I0(\tmp_sum_1_reg_1514[2]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_1_reg_1514[1]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[1]_i_2 
       (.I0(\tmp_sum_1_reg_1514[7]_i_3_n_7 ),
        .I1(\tmp_sum_1_reg_1514[3]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_sum_1_reg_1514[5]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_1_reg_1514[1]_i_3_n_7 ),
        .O(\tmp_sum_1_reg_1514[1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[1]_i_3 
       (.I0(p_reg_reg_n_87),
        .I1(p_reg_reg_n_103),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_95),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_111),
        .O(\tmp_sum_1_reg_1514[1]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_1_reg_1514[2]_i_1 
       (.I0(\tmp_sum_1_reg_1514[3]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_1_reg_1514[2]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[2]_i_2 
       (.I0(\tmp_10_reg_1519[0]_i_3_n_7 ),
        .I1(\tmp_sum_1_reg_1514[4]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_sum_1_reg_1514[6]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_1_reg_1514[2]_i_3_n_7 ),
        .O(\tmp_sum_1_reg_1514[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[2]_i_3 
       (.I0(p_reg_reg_n_86),
        .I1(p_reg_reg_n_102),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_94),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_110),
        .O(\tmp_sum_1_reg_1514[2]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_1_reg_1514[3]_i_1 
       (.I0(\tmp_sum_1_reg_1514[4]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_1_reg_1514[3]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[3]_i_2 
       (.I0(\tmp_10_reg_1519[1]_i_3_n_7 ),
        .I1(\tmp_sum_1_reg_1514[5]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_sum_1_reg_1514[7]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_1_reg_1514[3]_i_3_n_7 ),
        .O(\tmp_sum_1_reg_1514[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[3]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_101),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_93),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_109),
        .O(\tmp_sum_1_reg_1514[3]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_1_reg_1514[4]_i_1 
       (.I0(\tmp_sum_1_reg_1514[5]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_1_reg_1514[4]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[4]_i_2 
       (.I0(\tmp_10_reg_1519[2]_i_3_n_7 ),
        .I1(\tmp_sum_1_reg_1514[6]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_10_reg_1519[0]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_1_reg_1514[4]_i_3_n_7 ),
        .O(\tmp_sum_1_reg_1514[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[4]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_100),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_92),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_108),
        .O(\tmp_sum_1_reg_1514[4]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_1_reg_1514[5]_i_1 
       (.I0(\tmp_sum_1_reg_1514[6]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_1_reg_1514[5]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[5]_i_2 
       (.I0(\tmp_10_reg_1519[3]_i_3_n_7 ),
        .I1(\tmp_sum_1_reg_1514[7]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_10_reg_1519[1]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_1_reg_1514[5]_i_3_n_7 ),
        .O(\tmp_sum_1_reg_1514[5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[5]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_99),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_91),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_107),
        .O(\tmp_sum_1_reg_1514[5]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_1_reg_1514[6]_i_1 
       (.I0(\tmp_sum_1_reg_1514[7]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_1_reg_1514[6]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[6]_i_2 
       (.I0(\tmp_10_reg_1519[4]_i_3_n_7 ),
        .I1(\tmp_10_reg_1519[0]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_10_reg_1519[2]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_1_reg_1514[6]_i_3_n_7 ),
        .O(\tmp_sum_1_reg_1514[6]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[6]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_98),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_90),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_106),
        .O(\tmp_sum_1_reg_1514[6]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_1_reg_1514[7]_i_1 
       (.I0(\tmp_10_reg_1519[0]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_1_reg_1514[7]_i_2_n_7 ),
        .I3(\tmp_10_reg_1519_reg[17] ),
        .I4(P),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[7]_i_2 
       (.I0(\tmp_10_reg_1519[5]_i_3_n_7 ),
        .I1(\tmp_10_reg_1519[1]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_10_reg_1519[3]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_1_reg_1514[7]_i_3_n_7 ),
        .O(\tmp_sum_1_reg_1514[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_1_reg_1514[7]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_97),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_89),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_105),
        .O(\tmp_sum_1_reg_1514[7]_i_3_n_7 ));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_DSP48_3_26
   (P,
    D,
    \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ,
    ap_ce_reg,
    ap_clk,
    Q,
    p_reg_reg_0,
    C,
    shift_read_reg_1106_pp0_iter4_reg,
    \tmp_reg_1503_reg[17] );
  output [0:0]P;
  output [7:0]D;
  output [18:0]\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ;
  input ap_ce_reg;
  input ap_clk;
  input [15:0]Q;
  input [7:0]p_reg_reg_0;
  input [26:0]C;
  input [7:0]shift_read_reg_1106_pp0_iter4_reg;
  input \tmp_reg_1503_reg[17] ;

  wire [26:0]C;
  wire [7:0]D;
  wire [0:0]P;
  wire [15:0]Q;
  wire ap_ce_reg;
  wire ap_clk;
  wire [7:0]p_reg_reg_0;
  wire p_reg_reg_n_100;
  wire p_reg_reg_n_101;
  wire p_reg_reg_n_102;
  wire p_reg_reg_n_103;
  wire p_reg_reg_n_104;
  wire p_reg_reg_n_105;
  wire p_reg_reg_n_106;
  wire p_reg_reg_n_107;
  wire p_reg_reg_n_108;
  wire p_reg_reg_n_109;
  wire p_reg_reg_n_110;
  wire p_reg_reg_n_111;
  wire p_reg_reg_n_112;
  wire p_reg_reg_n_86;
  wire p_reg_reg_n_87;
  wire p_reg_reg_n_88;
  wire p_reg_reg_n_89;
  wire p_reg_reg_n_90;
  wire p_reg_reg_n_91;
  wire p_reg_reg_n_92;
  wire p_reg_reg_n_93;
  wire p_reg_reg_n_94;
  wire p_reg_reg_n_95;
  wire p_reg_reg_n_96;
  wire p_reg_reg_n_97;
  wire p_reg_reg_n_98;
  wire p_reg_reg_n_99;
  wire [7:0]shift_read_reg_1106_pp0_iter4_reg;
  wire [18:0]\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ;
  wire \tmp_reg_1503[0]_i_2_n_7 ;
  wire \tmp_reg_1503[0]_i_3_n_7 ;
  wire \tmp_reg_1503[10]_i_2_n_7 ;
  wire \tmp_reg_1503[10]_i_3_n_7 ;
  wire \tmp_reg_1503[10]_i_4_n_7 ;
  wire \tmp_reg_1503[11]_i_2_n_7 ;
  wire \tmp_reg_1503[11]_i_3_n_7 ;
  wire \tmp_reg_1503[12]_i_2_n_7 ;
  wire \tmp_reg_1503[12]_i_3_n_7 ;
  wire \tmp_reg_1503[13]_i_2_n_7 ;
  wire \tmp_reg_1503[13]_i_3_n_7 ;
  wire \tmp_reg_1503[14]_i_2_n_7 ;
  wire \tmp_reg_1503[14]_i_3_n_7 ;
  wire \tmp_reg_1503[15]_i_2_n_7 ;
  wire \tmp_reg_1503[15]_i_3_n_7 ;
  wire \tmp_reg_1503[15]_i_4_n_7 ;
  wire \tmp_reg_1503[16]_i_2_n_7 ;
  wire \tmp_reg_1503[16]_i_3_n_7 ;
  wire \tmp_reg_1503[16]_i_4_n_7 ;
  wire \tmp_reg_1503[17]_i_2_n_7 ;
  wire \tmp_reg_1503[18]_i_2_n_7 ;
  wire \tmp_reg_1503[1]_i_2_n_7 ;
  wire \tmp_reg_1503[1]_i_3_n_7 ;
  wire \tmp_reg_1503[2]_i_2_n_7 ;
  wire \tmp_reg_1503[2]_i_3_n_7 ;
  wire \tmp_reg_1503[3]_i_2_n_7 ;
  wire \tmp_reg_1503[3]_i_3_n_7 ;
  wire \tmp_reg_1503[4]_i_2_n_7 ;
  wire \tmp_reg_1503[4]_i_3_n_7 ;
  wire \tmp_reg_1503[5]_i_2_n_7 ;
  wire \tmp_reg_1503[5]_i_3_n_7 ;
  wire \tmp_reg_1503[6]_i_2_n_7 ;
  wire \tmp_reg_1503[6]_i_3_n_7 ;
  wire \tmp_reg_1503[7]_i_2_n_7 ;
  wire \tmp_reg_1503[7]_i_3_n_7 ;
  wire \tmp_reg_1503[7]_i_4_n_7 ;
  wire \tmp_reg_1503[8]_i_2_n_7 ;
  wire \tmp_reg_1503[8]_i_3_n_7 ;
  wire \tmp_reg_1503[8]_i_4_n_7 ;
  wire \tmp_reg_1503[9]_i_2_n_7 ;
  wire \tmp_reg_1503[9]_i_3_n_7 ;
  wire \tmp_reg_1503[9]_i_4_n_7 ;
  wire \tmp_reg_1503_reg[17] ;
  wire \tmp_sum_reg_1498[0]_i_2_n_7 ;
  wire \tmp_sum_reg_1498[0]_i_3_n_7 ;
  wire \tmp_sum_reg_1498[1]_i_2_n_7 ;
  wire \tmp_sum_reg_1498[1]_i_3_n_7 ;
  wire \tmp_sum_reg_1498[2]_i_2_n_7 ;
  wire \tmp_sum_reg_1498[2]_i_3_n_7 ;
  wire \tmp_sum_reg_1498[3]_i_2_n_7 ;
  wire \tmp_sum_reg_1498[3]_i_3_n_7 ;
  wire \tmp_sum_reg_1498[4]_i_2_n_7 ;
  wire \tmp_sum_reg_1498[4]_i_3_n_7 ;
  wire \tmp_sum_reg_1498[5]_i_2_n_7 ;
  wire \tmp_sum_reg_1498[5]_i_3_n_7 ;
  wire \tmp_sum_reg_1498[6]_i_2_n_7 ;
  wire \tmp_sum_reg_1498[6]_i_3_n_7 ;
  wire \tmp_sum_reg_1498[7]_i_2_n_7 ;
  wire \tmp_sum_reg_1498[7]_i_3_n_7 ;
  wire NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_p_reg_reg_OVERFLOW_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_p_reg_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_p_reg_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_p_reg_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_p_reg_reg_CARRYOUT_UNCONNECTED;
  wire [47:28]NLW_p_reg_reg_P_UNCONNECTED;
  wire [47:0]NLW_p_reg_reg_PCOUT_UNCONNECTED;

  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    p_reg_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,p_reg_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_p_reg_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({Q[15],Q[15],Q}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_p_reg_reg_BCOUT_UNCONNECTED[17:0]),
        .C({C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C[26],C}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_p_reg_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_ce_reg),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_ce_reg),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_ce_reg),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_p_reg_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_p_reg_reg_P_UNCONNECTED[47:28],P,p_reg_reg_n_86,p_reg_reg_n_87,p_reg_reg_n_88,p_reg_reg_n_89,p_reg_reg_n_90,p_reg_reg_n_91,p_reg_reg_n_92,p_reg_reg_n_93,p_reg_reg_n_94,p_reg_reg_n_95,p_reg_reg_n_96,p_reg_reg_n_97,p_reg_reg_n_98,p_reg_reg_n_99,p_reg_reg_n_100,p_reg_reg_n_101,p_reg_reg_n_102,p_reg_reg_n_103,p_reg_reg_n_104,p_reg_reg_n_105,p_reg_reg_n_106,p_reg_reg_n_107,p_reg_reg_n_108,p_reg_reg_n_109,p_reg_reg_n_110,p_reg_reg_n_111,p_reg_reg_n_112}),
        .PATTERNBDETECT(NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_p_reg_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_p_reg_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[0]_i_1 
       (.I0(\tmp_reg_1503[1]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[0]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1503[0]_i_2 
       (.I0(\tmp_reg_1503[6]_i_3_n_7 ),
        .I1(\tmp_reg_1503[2]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_reg_1503[4]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_reg_1503[0]_i_3_n_7 ),
        .O(\tmp_reg_1503[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1503[0]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_96),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_88),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_104),
        .O(\tmp_reg_1503[0]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[10]_i_1 
       (.I0(\tmp_reg_1503[11]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[10]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [10]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_1503[10]_i_2 
       (.I0(\tmp_reg_1503[12]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_reg_1503[10]_i_3_n_7 ),
        .I3(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I4(\tmp_reg_1503[10]_i_4_n_7 ),
        .O(\tmp_reg_1503[10]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \tmp_reg_1503[10]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I1(P),
        .I2(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_90),
        .O(\tmp_reg_1503[10]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1503[10]_i_4 
       (.I0(p_reg_reg_n_86),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_94),
        .O(\tmp_reg_1503[10]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[11]_i_1 
       (.I0(\tmp_reg_1503[12]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[11]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1503[11]_i_2 
       (.I0(\tmp_reg_1503[13]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_reg_1503[11]_i_3_n_7 ),
        .O(\tmp_reg_1503[11]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_reg_1503[11]_i_3 
       (.I0(p_reg_reg_n_89),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_93),
        .O(\tmp_reg_1503[11]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[12]_i_1 
       (.I0(\tmp_reg_1503[13]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[12]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1503[12]_i_2 
       (.I0(\tmp_reg_1503[14]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_reg_1503[12]_i_3_n_7 ),
        .O(\tmp_reg_1503[12]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_reg_1503[12]_i_3 
       (.I0(p_reg_reg_n_88),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_92),
        .O(\tmp_reg_1503[12]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[13]_i_1 
       (.I0(\tmp_reg_1503[14]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[13]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1503[13]_i_2 
       (.I0(\tmp_reg_1503[15]_i_4_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_reg_1503[13]_i_3_n_7 ),
        .O(\tmp_reg_1503[13]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_reg_1503[13]_i_3 
       (.I0(p_reg_reg_n_87),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_91),
        .O(\tmp_reg_1503[13]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[14]_i_1 
       (.I0(\tmp_reg_1503[15]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[14]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1503[14]_i_2 
       (.I0(\tmp_reg_1503[16]_i_4_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_reg_1503[14]_i_3_n_7 ),
        .O(\tmp_reg_1503[14]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF00FB0BFF00F808)) 
    \tmp_reg_1503[14]_i_3 
       (.I0(p_reg_reg_n_86),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_90),
        .O(\tmp_reg_1503[14]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[15]_i_1 
       (.I0(\tmp_reg_1503[16]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[15]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1503[15]_i_2 
       (.I0(\tmp_reg_1503[15]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_reg_1503[15]_i_4_n_7 ),
        .O(\tmp_reg_1503[15]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_reg_1503[15]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_87),
        .O(\tmp_reg_1503[15]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_reg_1503[15]_i_4 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_89),
        .O(\tmp_reg_1503[15]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[16]_i_1 
       (.I0(\tmp_reg_1503[17]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[16]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_reg_1503[16]_i_2 
       (.I0(\tmp_reg_1503[16]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_reg_1503[16]_i_4_n_7 ),
        .O(\tmp_reg_1503[16]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_reg_1503[16]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_86),
        .O(\tmp_reg_1503[16]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0F1F0E0)) 
    \tmp_reg_1503[16]_i_4 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_88),
        .O(\tmp_reg_1503[16]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[17]_i_1 
       (.I0(\tmp_reg_1503[18]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[17]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [17]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_reg_1503[17]_i_2 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_87),
        .O(\tmp_reg_1503[17]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000004)) 
    \tmp_reg_1503[18]_i_1 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I1(\tmp_reg_1503[18]_i_2_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[7]),
        .I3(shift_read_reg_1106_pp0_iter4_reg[5]),
        .I4(shift_read_reg_1106_pp0_iter4_reg[6]),
        .I5(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [18]));
  LUT6 #(
    .INIT(64'hFF00FF01FF00FE00)) 
    \tmp_reg_1503[18]_i_2 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(P),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_86),
        .O(\tmp_reg_1503[18]_i_2_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[1]_i_1 
       (.I0(\tmp_reg_1503[2]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[1]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1503[1]_i_2 
       (.I0(\tmp_reg_1503[7]_i_4_n_7 ),
        .I1(\tmp_reg_1503[3]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_reg_1503[5]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_reg_1503[1]_i_3_n_7 ),
        .O(\tmp_reg_1503[1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1503[1]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_95),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_87),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_103),
        .O(\tmp_reg_1503[1]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[2]_i_1 
       (.I0(\tmp_reg_1503[3]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[2]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1503[2]_i_2 
       (.I0(\tmp_reg_1503[8]_i_4_n_7 ),
        .I1(\tmp_reg_1503[4]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_reg_1503[6]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_reg_1503[2]_i_3_n_7 ),
        .O(\tmp_reg_1503[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1503[2]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_94),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_86),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_102),
        .O(\tmp_reg_1503[2]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[3]_i_1 
       (.I0(\tmp_reg_1503[4]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[3]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1503[3]_i_2 
       (.I0(\tmp_reg_1503[9]_i_4_n_7 ),
        .I1(\tmp_reg_1503[5]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_reg_1503[7]_i_4_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_reg_1503[3]_i_3_n_7 ),
        .O(\tmp_reg_1503[3]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1503[3]_i_3 
       (.I0(p_reg_reg_n_93),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_101),
        .O(\tmp_reg_1503[3]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[4]_i_1 
       (.I0(\tmp_reg_1503[5]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[4]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1503[4]_i_2 
       (.I0(\tmp_reg_1503[10]_i_4_n_7 ),
        .I1(\tmp_reg_1503[6]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_reg_1503[8]_i_4_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_reg_1503[4]_i_3_n_7 ),
        .O(\tmp_reg_1503[4]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1503[4]_i_3 
       (.I0(p_reg_reg_n_92),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_100),
        .O(\tmp_reg_1503[4]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[5]_i_1 
       (.I0(\tmp_reg_1503[6]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[5]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1503[5]_i_2 
       (.I0(\tmp_reg_1503[7]_i_3_n_7 ),
        .I1(\tmp_reg_1503[7]_i_4_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_reg_1503[9]_i_4_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_reg_1503[5]_i_3_n_7 ),
        .O(\tmp_reg_1503[5]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1503[5]_i_3 
       (.I0(p_reg_reg_n_91),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_99),
        .O(\tmp_reg_1503[5]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[6]_i_1 
       (.I0(\tmp_reg_1503[7]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[6]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1503[6]_i_2 
       (.I0(\tmp_reg_1503[8]_i_3_n_7 ),
        .I1(\tmp_reg_1503[8]_i_4_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_reg_1503[10]_i_4_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_reg_1503[6]_i_3_n_7 ),
        .O(\tmp_reg_1503[6]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1503[6]_i_3 
       (.I0(p_reg_reg_n_90),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_98),
        .O(\tmp_reg_1503[6]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[7]_i_1 
       (.I0(\tmp_reg_1503[8]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[7]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1503[7]_i_2 
       (.I0(\tmp_reg_1503[9]_i_3_n_7 ),
        .I1(\tmp_reg_1503[9]_i_4_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_reg_1503[7]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_reg_1503[7]_i_4_n_7 ),
        .O(\tmp_reg_1503[7]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \tmp_reg_1503[7]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I1(P),
        .I2(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_93),
        .O(\tmp_reg_1503[7]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1503[7]_i_4 
       (.I0(p_reg_reg_n_89),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_97),
        .O(\tmp_reg_1503[7]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[8]_i_1 
       (.I0(\tmp_reg_1503[9]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[8]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_reg_1503[8]_i_2 
       (.I0(\tmp_reg_1503[10]_i_3_n_7 ),
        .I1(\tmp_reg_1503[10]_i_4_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_reg_1503[8]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_reg_1503[8]_i_4_n_7 ),
        .O(\tmp_reg_1503[8]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \tmp_reg_1503[8]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I1(P),
        .I2(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_92),
        .O(\tmp_reg_1503[8]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1503[8]_i_4 
       (.I0(p_reg_reg_n_88),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_96),
        .O(\tmp_reg_1503[8]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_reg_1503[9]_i_1 
       (.I0(\tmp_reg_1503[10]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_reg_1503[9]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 [9]));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_reg_1503[9]_i_2 
       (.I0(\tmp_reg_1503[11]_i_3_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I2(\tmp_reg_1503[9]_i_3_n_7 ),
        .I3(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I4(\tmp_reg_1503[9]_i_4_n_7 ),
        .O(\tmp_reg_1503[9]_i_2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT4 #(
    .INIT(16'hCDC8)) 
    \tmp_reg_1503[9]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I1(P),
        .I2(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I3(p_reg_reg_n_91),
        .O(\tmp_reg_1503[9]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hF0BBF088)) 
    \tmp_reg_1503[9]_i_4 
       (.I0(p_reg_reg_n_87),
        .I1(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I2(P),
        .I3(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I4(p_reg_reg_n_95),
        .O(\tmp_reg_1503[9]_i_4_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_reg_1498[0]_i_1 
       (.I0(\tmp_sum_reg_1498[1]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_reg_1498[0]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[0]_i_2 
       (.I0(\tmp_sum_reg_1498[6]_i_3_n_7 ),
        .I1(\tmp_sum_reg_1498[2]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_sum_reg_1498[4]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_reg_1498[0]_i_3_n_7 ),
        .O(\tmp_sum_reg_1498[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[0]_i_3 
       (.I0(p_reg_reg_n_88),
        .I1(p_reg_reg_n_104),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_96),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_112),
        .O(\tmp_sum_reg_1498[0]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_reg_1498[1]_i_1 
       (.I0(\tmp_sum_reg_1498[2]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_reg_1498[1]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[1]_i_2 
       (.I0(\tmp_sum_reg_1498[7]_i_3_n_7 ),
        .I1(\tmp_sum_reg_1498[3]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_sum_reg_1498[5]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_reg_1498[1]_i_3_n_7 ),
        .O(\tmp_sum_reg_1498[1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[1]_i_3 
       (.I0(p_reg_reg_n_87),
        .I1(p_reg_reg_n_103),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_95),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_111),
        .O(\tmp_sum_reg_1498[1]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_reg_1498[2]_i_1 
       (.I0(\tmp_sum_reg_1498[3]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_reg_1498[2]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[2]_i_2 
       (.I0(\tmp_reg_1503[0]_i_3_n_7 ),
        .I1(\tmp_sum_reg_1498[4]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_sum_reg_1498[6]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_reg_1498[2]_i_3_n_7 ),
        .O(\tmp_sum_reg_1498[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[2]_i_3 
       (.I0(p_reg_reg_n_86),
        .I1(p_reg_reg_n_102),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_94),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_110),
        .O(\tmp_sum_reg_1498[2]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_reg_1498[3]_i_1 
       (.I0(\tmp_sum_reg_1498[4]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_reg_1498[3]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[3]_i_2 
       (.I0(\tmp_reg_1503[1]_i_3_n_7 ),
        .I1(\tmp_sum_reg_1498[5]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_sum_reg_1498[7]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_reg_1498[3]_i_3_n_7 ),
        .O(\tmp_sum_reg_1498[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[3]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_101),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_93),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_109),
        .O(\tmp_sum_reg_1498[3]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_reg_1498[4]_i_1 
       (.I0(\tmp_sum_reg_1498[5]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_reg_1498[4]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[4]_i_2 
       (.I0(\tmp_reg_1503[2]_i_3_n_7 ),
        .I1(\tmp_sum_reg_1498[6]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_reg_1503[0]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_reg_1498[4]_i_3_n_7 ),
        .O(\tmp_sum_reg_1498[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[4]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_100),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_92),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_108),
        .O(\tmp_sum_reg_1498[4]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_reg_1498[5]_i_1 
       (.I0(\tmp_sum_reg_1498[6]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_reg_1498[5]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[5]_i_2 
       (.I0(\tmp_reg_1503[3]_i_3_n_7 ),
        .I1(\tmp_sum_reg_1498[7]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_reg_1503[1]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_reg_1498[5]_i_3_n_7 ),
        .O(\tmp_sum_reg_1498[5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[5]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_99),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_91),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_107),
        .O(\tmp_sum_reg_1498[5]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_reg_1498[6]_i_1 
       (.I0(\tmp_sum_reg_1498[7]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_reg_1498[6]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[6]_i_2 
       (.I0(\tmp_reg_1503[4]_i_3_n_7 ),
        .I1(\tmp_reg_1503[0]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_reg_1503[2]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_reg_1498[6]_i_3_n_7 ),
        .O(\tmp_sum_reg_1498[6]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[6]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_98),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_90),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_106),
        .O(\tmp_sum_reg_1498[6]_i_3_n_7 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \tmp_sum_reg_1498[7]_i_1 
       (.I0(\tmp_reg_1503[0]_i_2_n_7 ),
        .I1(shift_read_reg_1106_pp0_iter4_reg[0]),
        .I2(\tmp_sum_reg_1498[7]_i_2_n_7 ),
        .I3(\tmp_reg_1503_reg[17] ),
        .I4(P),
        .O(D[7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[7]_i_2 
       (.I0(\tmp_reg_1503[5]_i_3_n_7 ),
        .I1(\tmp_reg_1503[1]_i_3_n_7 ),
        .I2(shift_read_reg_1106_pp0_iter4_reg[1]),
        .I3(\tmp_reg_1503[3]_i_3_n_7 ),
        .I4(shift_read_reg_1106_pp0_iter4_reg[2]),
        .I5(\tmp_sum_reg_1498[7]_i_3_n_7 ),
        .O(\tmp_sum_reg_1498[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \tmp_sum_reg_1498[7]_i_3 
       (.I0(P),
        .I1(p_reg_reg_n_97),
        .I2(shift_read_reg_1106_pp0_iter4_reg[3]),
        .I3(p_reg_reg_n_89),
        .I4(shift_read_reg_1106_pp0_iter4_reg[4]),
        .I5(p_reg_reg_n_105),
        .O(\tmp_sum_reg_1498[7]_i_3_n_7 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both
   (img_out_TREADY_int_regslice,
    \B_V_data_1_state_reg[0]_0 ,
    \ap_CS_fsm_reg[2] ,
    xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read,
    ap_rst_n_0,
    ap_block_pp0_stage0_subdone,
    SR,
    E,
    \B_V_data_1_state_reg[1]_0 ,
    \ap_CS_fsm_reg[2]_0 ,
    D,
    xfMat2axis_24_16_3840_2160_1_U0_ap_done,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg,
    \ap_CS_fsm_reg[1] ,
    empty_n_reg,
    mOutPtr17_out,
    \B_V_data_1_state_reg[0]_1 ,
    mOutPtr17_out_0,
    \B_V_data_1_state_reg[0]_2 ,
    img_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    Q,
    imgOutput_data_empty_n,
    img_out_TREADY,
    ap_enable_reg_pp0_iter1,
    ap_rst_n,
    CO,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    ap_loop_init_int,
    \ap_CS_fsm_reg[2]_1 ,
    imgOutput_rows_channel_empty_n,
    imgOutput_cols_channel_empty_n,
    ap_done_cache,
    push,
    \mOutPtr_reg[0] ,
    push_1,
    push_2,
    \B_V_data_1_payload_B_reg[23]_0 );
  output img_out_TREADY_int_regslice;
  output \B_V_data_1_state_reg[0]_0 ;
  output \ap_CS_fsm_reg[2] ;
  output xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;
  output ap_rst_n_0;
  output ap_block_pp0_stage0_subdone;
  output [0:0]SR;
  output [0:0]E;
  output \B_V_data_1_state_reg[1]_0 ;
  output \ap_CS_fsm_reg[2]_0 ;
  output [2:0]D;
  output xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  output grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  output \ap_CS_fsm_reg[1] ;
  output empty_n_reg;
  output mOutPtr17_out;
  output \B_V_data_1_state_reg[0]_1 ;
  output mOutPtr17_out_0;
  output \B_V_data_1_state_reg[0]_2 ;
  output [23:0]img_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [3:0]Q;
  input imgOutput_data_empty_n;
  input img_out_TREADY;
  input ap_enable_reg_pp0_iter1;
  input ap_rst_n;
  input [0:0]CO;
  input grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input ap_loop_init_int;
  input [0:0]\ap_CS_fsm_reg[2]_1 ;
  input imgOutput_rows_channel_empty_n;
  input imgOutput_cols_channel_empty_n;
  input ap_done_cache;
  input push;
  input [0:0]\mOutPtr_reg[0] ;
  input push_1;
  input push_2;
  input [23:0]\B_V_data_1_payload_B_reg[23]_0 ;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A_reg_n_7_[0] ;
  wire \B_V_data_1_payload_A_reg_n_7_[10] ;
  wire \B_V_data_1_payload_A_reg_n_7_[11] ;
  wire \B_V_data_1_payload_A_reg_n_7_[12] ;
  wire \B_V_data_1_payload_A_reg_n_7_[13] ;
  wire \B_V_data_1_payload_A_reg_n_7_[14] ;
  wire \B_V_data_1_payload_A_reg_n_7_[15] ;
  wire \B_V_data_1_payload_A_reg_n_7_[16] ;
  wire \B_V_data_1_payload_A_reg_n_7_[17] ;
  wire \B_V_data_1_payload_A_reg_n_7_[18] ;
  wire \B_V_data_1_payload_A_reg_n_7_[19] ;
  wire \B_V_data_1_payload_A_reg_n_7_[1] ;
  wire \B_V_data_1_payload_A_reg_n_7_[20] ;
  wire \B_V_data_1_payload_A_reg_n_7_[21] ;
  wire \B_V_data_1_payload_A_reg_n_7_[22] ;
  wire \B_V_data_1_payload_A_reg_n_7_[23] ;
  wire \B_V_data_1_payload_A_reg_n_7_[2] ;
  wire \B_V_data_1_payload_A_reg_n_7_[3] ;
  wire \B_V_data_1_payload_A_reg_n_7_[4] ;
  wire \B_V_data_1_payload_A_reg_n_7_[5] ;
  wire \B_V_data_1_payload_A_reg_n_7_[6] ;
  wire \B_V_data_1_payload_A_reg_n_7_[7] ;
  wire \B_V_data_1_payload_A_reg_n_7_[8] ;
  wire \B_V_data_1_payload_A_reg_n_7_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_7_[0] ;
  wire \B_V_data_1_payload_B_reg_n_7_[10] ;
  wire \B_V_data_1_payload_B_reg_n_7_[11] ;
  wire \B_V_data_1_payload_B_reg_n_7_[12] ;
  wire \B_V_data_1_payload_B_reg_n_7_[13] ;
  wire \B_V_data_1_payload_B_reg_n_7_[14] ;
  wire \B_V_data_1_payload_B_reg_n_7_[15] ;
  wire \B_V_data_1_payload_B_reg_n_7_[16] ;
  wire \B_V_data_1_payload_B_reg_n_7_[17] ;
  wire \B_V_data_1_payload_B_reg_n_7_[18] ;
  wire \B_V_data_1_payload_B_reg_n_7_[19] ;
  wire \B_V_data_1_payload_B_reg_n_7_[1] ;
  wire \B_V_data_1_payload_B_reg_n_7_[20] ;
  wire \B_V_data_1_payload_B_reg_n_7_[21] ;
  wire \B_V_data_1_payload_B_reg_n_7_[22] ;
  wire \B_V_data_1_payload_B_reg_n_7_[23] ;
  wire \B_V_data_1_payload_B_reg_n_7_[2] ;
  wire \B_V_data_1_payload_B_reg_n_7_[3] ;
  wire \B_V_data_1_payload_B_reg_n_7_[4] ;
  wire \B_V_data_1_payload_B_reg_n_7_[5] ;
  wire \B_V_data_1_payload_B_reg_n_7_[6] ;
  wire \B_V_data_1_payload_B_reg_n_7_[7] ;
  wire \B_V_data_1_payload_B_reg_n_7_[8] ;
  wire \B_V_data_1_payload_B_reg_n_7_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__1_n_7;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__2_n_7;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__2_n_7 ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire \B_V_data_1_state_reg[0]_2 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [2:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm[2]_i_2__0_n_7 ;
  wire \ap_CS_fsm[2]_i_3__1_n_7 ;
  wire \ap_CS_fsm_reg[1] ;
  wire \ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire [0:0]\ap_CS_fsm_reg[2]_1 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_enable_reg_pp0_iter1;
  wire ap_loop_init_int;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire ap_rst_n_inv;
  wire empty_n_reg;
  wire \grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg;
  wire imgOutput_cols_channel_empty_n;
  wire imgOutput_data_empty_n;
  wire imgOutput_rows_channel_empty_n;
  wire [23:0]img_out_TDATA;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire mOutPtr17_out;
  wire mOutPtr17_out_0;
  wire [0:0]\mOutPtr_reg[0] ;
  wire push;
  wire push_1;
  wire push_2;
  wire xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  wire xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hD0)) 
    \B_V_data_1_payload_B[23]_i_1__0 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY_int_regslice),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [0]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [10]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [11]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [12]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [13]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [14]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [15]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [16]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [17]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [18]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [19]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [1]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [20]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [21]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [22]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [23]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [2]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [3]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [4]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [5]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [6]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [7]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [8]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(\B_V_data_1_payload_B_reg[23]_0 [9]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__1
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg[0]_0 ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__1_n_7));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__1_n_7),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_wr_i_1__2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(img_out_TREADY_int_regslice),
        .I2(Q[2]),
        .I3(imgOutput_data_empty_n),
        .I4(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__2_n_7));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__2_n_7),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF5F5F5FC0000000)) 
    \B_V_data_1_state[0]_i_1__2 
       (.I0(img_out_TREADY),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(img_out_TREADY_int_regslice),
        .I3(Q[2]),
        .I4(imgOutput_data_empty_n),
        .I5(\B_V_data_1_state_reg[0]_0 ),
        .O(\B_V_data_1_state[0]_i_1__2_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \B_V_data_1_state[0]_i_2__0 
       (.I0(imgOutput_data_empty_n),
        .I1(Q[2]),
        .I2(img_out_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .O(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFF5555)) 
    \B_V_data_1_state[1]_i_1__1 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(Q[2]),
        .I2(imgOutput_data_empty_n),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(img_out_TREADY_int_regslice),
        .I5(img_out_TREADY),
        .O(B_V_data_1_state));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \B_V_data_1_state[1]_i_2 
       (.I0(Q[2]),
        .I1(img_out_TREADY_int_regslice),
        .I2(imgOutput_data_empty_n),
        .O(\ap_CS_fsm_reg[2] ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__2_n_7 ),
        .Q(\B_V_data_1_state_reg[0]_0 ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(img_out_TREADY_int_regslice),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'hF7F0)) 
    \ap_CS_fsm[0]_i_1__2 
       (.I0(imgOutput_rows_channel_empty_n),
        .I1(imgOutput_cols_channel_empty_n),
        .I2(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \ap_CS_fsm[1]_i_3 
       (.I0(img_out_TREADY_int_regslice),
        .I1(Q[2]),
        .I2(imgOutput_data_empty_n),
        .O(\B_V_data_1_state_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \ap_CS_fsm[2]_i_1__1 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\ap_CS_fsm[2]_i_2__0_n_7 ),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hE040EF40)) 
    \ap_CS_fsm[2]_i_2__0 
       (.I0(CO),
        .I1(\ap_CS_fsm[2]_i_3__1_n_7 ),
        .I2(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I3(Q[2]),
        .I4(ap_done_cache),
        .O(\ap_CS_fsm[2]_i_2__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT4 #(
    .INIT(16'h2A00)) 
    \ap_CS_fsm[2]_i_3__1 
       (.I0(Q[2]),
        .I1(imgOutput_data_empty_n),
        .I2(img_out_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .O(\ap_CS_fsm[2]_i_3__1_n_7 ));
  LUT6 #(
    .INIT(64'h44F4F4F444444444)) 
    \ap_CS_fsm[3]_i_1__1 
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\B_V_data_1_state_reg[0]_0 ),
        .I3(img_out_TREADY),
        .I4(img_out_TREADY_int_regslice),
        .I5(Q[3]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_done_cache_i_1__1
       (.I0(\grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I1(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I2(ap_done_cache),
        .O(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    ap_enable_reg_pp0_iter1_i_2__0
       (.I0(Q[2]),
        .I1(img_out_TREADY_int_regslice),
        .O(\ap_CS_fsm_reg[2]_0 ));
  LUT5 #(
    .INIT(32'h7FFF7555)) 
    ap_loop_init_int_i_1__1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .I4(ap_loop_init_int),
        .O(ap_rst_n_0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    ap_loop_init_int_i_2__0
       (.I0(imgOutput_data_empty_n),
        .I1(Q[2]),
        .I2(img_out_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .O(ap_block_pp0_stage0_subdone));
  LUT6 #(
    .INIT(64'h2AFFFFFF00000000)) 
    full_n_i_2
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(img_out_TREADY_int_regslice),
        .I3(Q[3]),
        .I4(imgOutput_rows_channel_empty_n),
        .I5(push_1),
        .O(mOutPtr17_out));
  LUT6 #(
    .INIT(64'h2AFFFFFF00000000)) 
    full_n_i_2__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(img_out_TREADY_int_regslice),
        .I3(Q[3]),
        .I4(imgOutput_cols_channel_empty_n),
        .I5(push_2),
        .O(mOutPtr17_out_0));
  LUT6 #(
    .INIT(64'h00000000D5000000)) 
    full_n_i_3
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(img_out_TREADY_int_regslice),
        .I3(Q[3]),
        .I4(imgOutput_rows_channel_empty_n),
        .I5(push_1),
        .O(\B_V_data_1_state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h00000000D5000000)) 
    full_n_i_3__0
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(img_out_TREADY_int_regslice),
        .I3(Q[3]),
        .I4(imgOutput_cols_channel_empty_n),
        .I5(push_2),
        .O(\B_V_data_1_state_reg[0]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT4 #(
    .INIT(16'h8F88)) 
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[2]_1 ),
        .I1(Q[1]),
        .I2(\grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I3(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\ap_CS_fsm_reg[1] ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[0]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[0] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[10]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[10] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[10]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[11]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[11] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[11]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[12]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[12] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[12]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[13]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[13] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[13]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[14]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[14] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[14]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[15]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[15] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[15]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[16]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[16] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[16]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[17]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[17] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[17]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[18]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[18] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[18]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[19]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[19] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[19]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[1]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[1] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[1]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[20]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[20] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[20]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[21]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[21] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[21]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[22]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[22] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[22]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[23]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[23] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[23]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[2]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[2] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[3]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[3] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[4]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[4] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[4]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[5]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[5] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[6]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[6] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[7]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[7] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[8]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[8] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[8]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \img_out_TDATA[9]_INST_0 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[9] ),
        .I2(B_V_data_1_sel),
        .O(img_out_TDATA[9]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT4 #(
    .INIT(16'hD500)) 
    \int_isr[0]_i_3 
       (.I0(\B_V_data_1_state_reg[0]_0 ),
        .I1(img_out_TREADY),
        .I2(img_out_TREADY_int_regslice),
        .I3(Q[3]),
        .O(xfMat2axis_24_16_3840_2160_1_U0_ap_done));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_74[11]_i_1 
       (.I0(\grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ),
        .I1(ap_loop_init_int),
        .O(SR));
  LUT6 #(
    .INIT(64'h8000AAAA00000000)) 
    \j_fu_74[11]_i_2 
       (.I0(CO),
        .I1(imgOutput_data_empty_n),
        .I2(Q[2]),
        .I3(img_out_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h4000555500000000)) 
    \j_fu_74[11]_i_4 
       (.I0(CO),
        .I1(imgOutput_data_empty_n),
        .I2(Q[2]),
        .I3(img_out_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(\grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78/ap_done_reg1 ));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__4 
       (.I0(imgOutput_data_empty_n),
        .I1(Q[2]),
        .I2(img_out_TREADY_int_regslice),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(push),
        .I5(\mOutPtr_reg[0] ),
        .O(empty_n_reg));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both_39
   (\B_V_data_1_state_reg[1]_0 ,
    img_in_TVALID_int_regslice,
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg,
    push,
    E,
    \B_V_data_1_payload_B_reg[23]_0 ,
    ap_rst_n_inv,
    ap_clk,
    ap_rst_n,
    img_in_TVALID,
    Q,
    grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg,
    CO,
    ap_enable_reg_pp0_iter1,
    imgInput_data_full_n,
    img_in_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output img_in_TVALID_int_regslice;
  output [0:0]grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  output push;
  output [0:0]E;
  output [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_rst_n;
  input img_in_TVALID;
  input [0:0]Q;
  input grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  input [0:0]CO;
  input ap_enable_reg_pp0_iter1;
  input imgInput_data_full_n;
  input [23:0]img_in_TDATA;

  wire B_V_data_1_load_B;
  wire \B_V_data_1_payload_A[23]_i_1__0_n_7 ;
  wire \B_V_data_1_payload_A_reg_n_7_[0] ;
  wire \B_V_data_1_payload_A_reg_n_7_[10] ;
  wire \B_V_data_1_payload_A_reg_n_7_[11] ;
  wire \B_V_data_1_payload_A_reg_n_7_[12] ;
  wire \B_V_data_1_payload_A_reg_n_7_[13] ;
  wire \B_V_data_1_payload_A_reg_n_7_[14] ;
  wire \B_V_data_1_payload_A_reg_n_7_[15] ;
  wire \B_V_data_1_payload_A_reg_n_7_[16] ;
  wire \B_V_data_1_payload_A_reg_n_7_[17] ;
  wire \B_V_data_1_payload_A_reg_n_7_[18] ;
  wire \B_V_data_1_payload_A_reg_n_7_[19] ;
  wire \B_V_data_1_payload_A_reg_n_7_[1] ;
  wire \B_V_data_1_payload_A_reg_n_7_[20] ;
  wire \B_V_data_1_payload_A_reg_n_7_[21] ;
  wire \B_V_data_1_payload_A_reg_n_7_[22] ;
  wire \B_V_data_1_payload_A_reg_n_7_[23] ;
  wire \B_V_data_1_payload_A_reg_n_7_[2] ;
  wire \B_V_data_1_payload_A_reg_n_7_[3] ;
  wire \B_V_data_1_payload_A_reg_n_7_[4] ;
  wire \B_V_data_1_payload_A_reg_n_7_[5] ;
  wire \B_V_data_1_payload_A_reg_n_7_[6] ;
  wire \B_V_data_1_payload_A_reg_n_7_[7] ;
  wire \B_V_data_1_payload_A_reg_n_7_[8] ;
  wire \B_V_data_1_payload_A_reg_n_7_[9] ;
  wire [23:0]\B_V_data_1_payload_B_reg[23]_0 ;
  wire \B_V_data_1_payload_B_reg_n_7_[0] ;
  wire \B_V_data_1_payload_B_reg_n_7_[10] ;
  wire \B_V_data_1_payload_B_reg_n_7_[11] ;
  wire \B_V_data_1_payload_B_reg_n_7_[12] ;
  wire \B_V_data_1_payload_B_reg_n_7_[13] ;
  wire \B_V_data_1_payload_B_reg_n_7_[14] ;
  wire \B_V_data_1_payload_B_reg_n_7_[15] ;
  wire \B_V_data_1_payload_B_reg_n_7_[16] ;
  wire \B_V_data_1_payload_B_reg_n_7_[17] ;
  wire \B_V_data_1_payload_B_reg_n_7_[18] ;
  wire \B_V_data_1_payload_B_reg_n_7_[19] ;
  wire \B_V_data_1_payload_B_reg_n_7_[1] ;
  wire \B_V_data_1_payload_B_reg_n_7_[20] ;
  wire \B_V_data_1_payload_B_reg_n_7_[21] ;
  wire \B_V_data_1_payload_B_reg_n_7_[22] ;
  wire \B_V_data_1_payload_B_reg_n_7_[23] ;
  wire \B_V_data_1_payload_B_reg_n_7_[2] ;
  wire \B_V_data_1_payload_B_reg_n_7_[3] ;
  wire \B_V_data_1_payload_B_reg_n_7_[4] ;
  wire \B_V_data_1_payload_B_reg_n_7_[5] ;
  wire \B_V_data_1_payload_B_reg_n_7_[6] ;
  wire \B_V_data_1_payload_B_reg_n_7_[7] ;
  wire \B_V_data_1_payload_B_reg_n_7_[8] ;
  wire \B_V_data_1_payload_B_reg_n_7_[9] ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1_n_7;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1_n_7;
  wire \B_V_data_1_state[0]_i_1_n_7 ;
  wire \B_V_data_1_state[1]_i_1__2_n_7 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [0:0]CO;
  wire [0:0]E;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg;
  wire [0:0]grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg;
  wire imgInput_data_full_n;
  wire [23:0]img_in_TDATA;
  wire img_in_TREADY_int_regslice;
  wire img_in_TVALID;
  wire img_in_TVALID_int_regslice;
  wire push;

  LUT3 #(
    .INIT(8'h0D)) 
    \B_V_data_1_payload_A[23]_i_1__0 
       (.I0(img_in_TVALID_int_regslice),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(\B_V_data_1_payload_A[23]_i_1__0_n_7 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[0]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[10]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[11]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[12]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[13]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[14]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[15]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[16] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[16]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[17] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[17]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[18] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[18]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[19] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[19]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[1]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[20] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[20]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[21] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[21]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[22] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[22]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[23] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[23]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[2]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[3]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[4]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[5]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[6]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[7]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[8]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(\B_V_data_1_payload_A[23]_i_1__0_n_7 ),
        .D(img_in_TDATA[9]),
        .Q(\B_V_data_1_payload_A_reg_n_7_[9] ),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hA2)) 
    \B_V_data_1_payload_B[23]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(img_in_TVALID_int_regslice),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[0]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[10]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[11]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[12]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[13]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[14]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[15]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[16] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[16]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[17] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[17]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[17] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[18] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[18]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[18] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[19] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[19]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[19] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[1]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[20] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[20]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[20] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[21] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[21]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[21] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[22] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[22]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[22] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[23] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[23]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[23] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[2]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[3]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[4]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[5]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[6]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[7]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[8]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(img_in_TDATA[9]),
        .Q(\B_V_data_1_payload_B_reg_n_7_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    B_V_data_1_sel_rd_i_1
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg),
        .I2(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(img_in_TVALID_int_regslice),
        .I4(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1_n_7));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1_n_7),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1
       (.I0(img_in_TVALID),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1_n_7));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1_n_7),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hA2AAA000)) 
    \B_V_data_1_state[0]_i_1 
       (.I0(ap_rst_n),
        .I1(img_in_TREADY_int_regslice),
        .I2(img_in_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .I4(img_in_TVALID_int_regslice),
        .O(\B_V_data_1_state[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h8000800000008000)) 
    \B_V_data_1_state[0]_i_2 
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I2(img_in_TVALID_int_regslice),
        .I3(CO),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(imgInput_data_full_n),
        .O(img_in_TREADY_int_regslice));
  LUT6 #(
    .INIT(64'h80FF80FFFFFF80FF)) 
    \B_V_data_1_state[1]_i_1__2 
       (.I0(Q),
        .I1(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg),
        .I2(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I3(img_in_TVALID_int_regslice),
        .I4(\B_V_data_1_state_reg[1]_0 ),
        .I5(img_in_TVALID),
        .O(\B_V_data_1_state[1]_i_1__2_n_7 ));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1_n_7 ),
        .Q(img_in_TVALID_int_regslice),
        .R(1'b0));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[1]_i_1__2_n_7 ),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hDF00000000000000)) 
    \SRL_SIG[0][23]_i_1 
       (.I0(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_in_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(imgInput_data_full_n),
        .I5(Q),
        .O(push));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[0]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[0] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[0] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[10]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[10] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[10] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[11]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[11] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[11] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[12]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[12] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[12] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[13]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[13] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[13] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[14]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[14] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[14] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[15]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[15] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[15] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[16]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[16] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[16] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[17]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[17] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[17] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[18]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[18] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[18] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[19]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[19] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[19] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[1]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[1] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[1] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[20]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[20] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[20] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[21]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[21] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[21] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[22]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[22] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[22] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hD0D000D0)) 
    \axi_data_reg_138[23]_i_1 
       (.I0(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_in_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(imgInput_data_full_n),
        .O(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[23]_i_2 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[23] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[23] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[2]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[2] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[2] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[3]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[3] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[3] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[4]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[4] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[4] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[5]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[5] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[5] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[6]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[6] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[6] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[7]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[7] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[7] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[8]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[8] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[8] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \axi_data_reg_138[9]_i_1 
       (.I0(\B_V_data_1_payload_B_reg_n_7_[9] ),
        .I1(\B_V_data_1_payload_A_reg_n_7_[9] ),
        .I2(B_V_data_1_sel),
        .O(\B_V_data_1_payload_B_reg[23]_0 [9]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h80800080)) 
    \j_02_fu_60[11]_i_2 
       (.I0(grp_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat_fu_108_ap_start_reg),
        .I1(img_in_TVALID_int_regslice),
        .I2(CO),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(imgInput_data_full_n),
        .O(E));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized1
   (img_out_TLAST,
    ap_rst_n_inv,
    ap_clk,
    ap_enable_reg_pp0_iter1,
    \B_V_data_1_state_reg[1]_0 ,
    img_out_TREADY,
    xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read,
    axi_last_reg_196,
    imgOutput_data_empty_n,
    Q,
    img_out_TREADY_int_regslice);
  output [0:0]img_out_TLAST;
  input ap_rst_n_inv;
  input ap_clk;
  input ap_enable_reg_pp0_iter1;
  input \B_V_data_1_state_reg[1]_0 ;
  input img_out_TREADY;
  input xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;
  input axi_last_reg_196;
  input imgOutput_data_empty_n;
  input [0:0]Q;
  input img_out_TREADY_int_regslice;

  wire B_V_data_1_payload_A;
  wire \B_V_data_1_payload_A[0]_i_1_n_7 ;
  wire B_V_data_1_payload_B;
  wire \B_V_data_1_payload_B[0]_i_1_n_7 ;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel_rd_i_1__2_n_7;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__1_n_7;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__1_n_7 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire \B_V_data_1_state_reg_n_7_[0] ;
  wire \B_V_data_1_state_reg_n_7_[1] ;
  wire [0:0]Q;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_rst_n_inv;
  wire axi_last_reg_196;
  wire imgOutput_data_empty_n;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;

  LUT5 #(
    .INIT(32'hFFAE00A2)) 
    \B_V_data_1_payload_A[0]_i_1 
       (.I0(axi_last_reg_196),
        .I1(\B_V_data_1_state_reg_n_7_[0] ),
        .I2(\B_V_data_1_state_reg_n_7_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_A),
        .O(\B_V_data_1_payload_A[0]_i_1_n_7 ));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_A[0]_i_1_n_7 ),
        .Q(B_V_data_1_payload_A),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hAEFFA200)) 
    \B_V_data_1_payload_B[0]_i_1 
       (.I0(axi_last_reg_196),
        .I1(\B_V_data_1_state_reg_n_7_[0] ),
        .I2(\B_V_data_1_state_reg_n_7_[1] ),
        .I3(B_V_data_1_sel_wr),
        .I4(B_V_data_1_payload_B),
        .O(\B_V_data_1_payload_B[0]_i_1_n_7 ));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_payload_B[0]_i_1_n_7 ),
        .Q(B_V_data_1_payload_B),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_rd_i_1__2
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_7_[0] ),
        .I2(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__2_n_7));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__2_n_7),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    B_V_data_1_sel_wr_i_1__1
       (.I0(\B_V_data_1_state_reg_n_7_[1] ),
        .I1(imgOutput_data_empty_n),
        .I2(Q),
        .I3(img_out_TREADY_int_regslice),
        .I4(ap_enable_reg_pp0_iter1),
        .I5(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__1_n_7));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__1_n_7),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'hF7C0)) 
    \B_V_data_1_state[0]_i_1__1 
       (.I0(img_out_TREADY),
        .I1(\B_V_data_1_state_reg_n_7_[1] ),
        .I2(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read),
        .I3(\B_V_data_1_state_reg_n_7_[0] ),
        .O(\B_V_data_1_state[0]_i_1__1_n_7 ));
  LUT5 #(
    .INIT(32'hFFFFF755)) 
    \B_V_data_1_state[1]_i_1__0 
       (.I0(\B_V_data_1_state_reg_n_7_[0] ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(\B_V_data_1_state_reg[1]_0 ),
        .I3(\B_V_data_1_state_reg_n_7_[1] ),
        .I4(img_out_TREADY),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__1_n_7 ),
        .Q(\B_V_data_1_state_reg_n_7_[0] ),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg_n_7_[1] ),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hB8)) 
    \img_out_TLAST[0]_INST_0 
       (.I0(B_V_data_1_payload_B),
        .I1(B_V_data_1_sel),
        .I2(B_V_data_1_payload_A),
        .O(img_out_TLAST));
endmodule

(* ORIG_REF_NAME = "Filter2d_accel_regslice_both" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized2
   (\B_V_data_1_state_reg[1]_0 ,
    ap_enable_reg_pp0_iter1_reg,
    E,
    \i_fu_78_reg[0] ,
    \i_fu_78_reg[1] ,
    ap_condition_pp0_exit_iter0_state2,
    \i_fu_78_reg[0]_0 ,
    B_V_data_1_sel0,
    \i_fu_78_reg[1]_0 ,
    \i_fu_78_reg[0]_1 ,
    \i_fu_78_reg[1]_1 ,
    \first_iter_0_reg_158_reg[0] ,
    \ap_CS_fsm_reg[0] ,
    ap_enable_reg_pp0_iter1_reg_0,
    empty_n_reg,
    \i_fu_78_reg[1]_2 ,
    \i_fu_78_reg[1]_3 ,
    \icmp_ln833_reg_485_reg[0] ,
    D,
    ap_rst_n_inv,
    ap_clk,
    SR,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_enable_reg_pp0_iter0,
    ap_enable_reg_pp0_iter1_reg_2,
    ap_rst_n,
    Q,
    \lfilter_7_fu_114_reg[0] ,
    \j_fu_74_reg[1] ,
    filter_TVALID,
    first_iter_0_reg_158,
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start,
    icmp_ln833_reg_485,
    \icmp_ln833_reg_485_reg[0]_0 ,
    imgInput_rows_c_empty_n,
    shift_c_empty_n,
    imgInput_cols_c_empty_n,
    filter_TDATA);
  output \B_V_data_1_state_reg[1]_0 ;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]E;
  output [0:0]\i_fu_78_reg[0] ;
  output [0:0]\i_fu_78_reg[1] ;
  output ap_condition_pp0_exit_iter0_state2;
  output [0:0]\i_fu_78_reg[0]_0 ;
  output B_V_data_1_sel0;
  output [0:0]\i_fu_78_reg[1]_0 ;
  output [0:0]\i_fu_78_reg[0]_1 ;
  output [0:0]\i_fu_78_reg[1]_1 ;
  output \first_iter_0_reg_158_reg[0] ;
  output \ap_CS_fsm_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output empty_n_reg;
  output [0:0]\i_fu_78_reg[1]_2 ;
  output [0:0]\i_fu_78_reg[1]_3 ;
  output \icmp_ln833_reg_485_reg[0] ;
  output [15:0]D;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]SR;
  input ap_enable_reg_pp0_iter1_reg_1;
  input ap_enable_reg_pp0_iter0;
  input ap_enable_reg_pp0_iter1_reg_2;
  input ap_rst_n;
  input [1:0]Q;
  input [1:0]\lfilter_7_fu_114_reg[0] ;
  input [1:0]\j_fu_74_reg[1] ;
  input filter_TVALID;
  input first_iter_0_reg_158;
  input filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start;
  input icmp_ln833_reg_485;
  input [3:0]\icmp_ln833_reg_485_reg[0]_0 ;
  input imgInput_rows_c_empty_n;
  input shift_c_empty_n;
  input imgInput_cols_c_empty_n;
  input [15:0]filter_TDATA;

  wire B_V_data_1_load_A;
  wire B_V_data_1_load_B;
  wire [15:0]B_V_data_1_payload_A;
  wire [15:0]B_V_data_1_payload_B;
  wire B_V_data_1_sel;
  wire B_V_data_1_sel0;
  wire B_V_data_1_sel_rd_i_1__0_n_7;
  wire B_V_data_1_sel_wr;
  wire B_V_data_1_sel_wr_i_1__0_n_7;
  wire [1:1]B_V_data_1_state;
  wire \B_V_data_1_state[0]_i_1__0_n_7 ;
  wire \B_V_data_1_state_reg[1]_0 ;
  wire [15:0]D;
  wire [0:0]E;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[0] ;
  wire ap_clk;
  wire ap_condition_pp0_exit_iter0_state2;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire empty_n_reg;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start;
  wire [15:0]filter_TDATA;
  wire filter_TVALID;
  wire filter_TVALID_int_regslice;
  wire first_iter_0_reg_158;
  wire \first_iter_0_reg_158_reg[0] ;
  wire [0:0]\i_fu_78_reg[0] ;
  wire [0:0]\i_fu_78_reg[0]_0 ;
  wire [0:0]\i_fu_78_reg[0]_1 ;
  wire [0:0]\i_fu_78_reg[1] ;
  wire [0:0]\i_fu_78_reg[1]_0 ;
  wire [0:0]\i_fu_78_reg[1]_1 ;
  wire [0:0]\i_fu_78_reg[1]_2 ;
  wire [0:0]\i_fu_78_reg[1]_3 ;
  wire icmp_ln833_reg_485;
  wire \icmp_ln833_reg_485_reg[0] ;
  wire [3:0]\icmp_ln833_reg_485_reg[0]_0 ;
  wire imgInput_cols_c_empty_n;
  wire imgInput_rows_c_empty_n;
  wire \j_fu_74[1]_i_4_n_7 ;
  wire [1:0]\j_fu_74_reg[1] ;
  wire \lfilter_4_fu_102[15]_i_3_n_7 ;
  wire [1:0]\lfilter_7_fu_114_reg[0] ;
  wire \p_src_mat_rows_load22_fu_122[15]_i_3_n_7 ;
  wire shift_c_empty_n;

  LUT3 #(
    .INIT(8'h45)) 
    \B_V_data_1_payload_A[15]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(filter_TVALID_int_regslice),
        .O(B_V_data_1_load_A));
  FDRE \B_V_data_1_payload_A_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[0]),
        .Q(B_V_data_1_payload_A[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[10]),
        .Q(B_V_data_1_payload_A[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[11]),
        .Q(B_V_data_1_payload_A[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[12]),
        .Q(B_V_data_1_payload_A[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[13]),
        .Q(B_V_data_1_payload_A[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[14]),
        .Q(B_V_data_1_payload_A[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[15]),
        .Q(B_V_data_1_payload_A[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[1]),
        .Q(B_V_data_1_payload_A[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[2]),
        .Q(B_V_data_1_payload_A[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[3]),
        .Q(B_V_data_1_payload_A[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[4]),
        .Q(B_V_data_1_payload_A[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[5]),
        .Q(B_V_data_1_payload_A[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[6]),
        .Q(B_V_data_1_payload_A[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[7]),
        .Q(B_V_data_1_payload_A[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[8]),
        .Q(B_V_data_1_payload_A[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_A_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_A),
        .D(filter_TDATA[9]),
        .Q(B_V_data_1_payload_A[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h8A)) 
    \B_V_data_1_payload_B[15]_i_1 
       (.I0(B_V_data_1_sel_wr),
        .I1(\B_V_data_1_state_reg[1]_0 ),
        .I2(filter_TVALID_int_regslice),
        .O(B_V_data_1_load_B));
  FDRE \B_V_data_1_payload_B_reg[0] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[0]),
        .Q(B_V_data_1_payload_B[0]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[10] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[10]),
        .Q(B_V_data_1_payload_B[10]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[11] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[11]),
        .Q(B_V_data_1_payload_B[11]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[12] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[12]),
        .Q(B_V_data_1_payload_B[12]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[13] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[13]),
        .Q(B_V_data_1_payload_B[13]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[14] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[14]),
        .Q(B_V_data_1_payload_B[14]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[15] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[15]),
        .Q(B_V_data_1_payload_B[15]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[1] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[1]),
        .Q(B_V_data_1_payload_B[1]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[2] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[2]),
        .Q(B_V_data_1_payload_B[2]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[3] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[3]),
        .Q(B_V_data_1_payload_B[3]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[4] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[4]),
        .Q(B_V_data_1_payload_B[4]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[5] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[5]),
        .Q(B_V_data_1_payload_B[5]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[6] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[6]),
        .Q(B_V_data_1_payload_B[6]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[7] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[7]),
        .Q(B_V_data_1_payload_B[7]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[8] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[8]),
        .Q(B_V_data_1_payload_B[8]),
        .R(1'b0));
  FDRE \B_V_data_1_payload_B_reg[9] 
       (.C(ap_clk),
        .CE(B_V_data_1_load_B),
        .D(filter_TDATA[9]),
        .Q(B_V_data_1_payload_B[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h6)) 
    B_V_data_1_sel_rd_i_1__0
       (.I0(B_V_data_1_sel0),
        .I1(B_V_data_1_sel),
        .O(B_V_data_1_sel_rd_i_1__0_n_7));
  FDRE B_V_data_1_sel_rd_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_rd_i_1__0_n_7),
        .Q(B_V_data_1_sel),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'h78)) 
    B_V_data_1_sel_wr_i_1__0
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(filter_TVALID),
        .I2(B_V_data_1_sel_wr),
        .O(B_V_data_1_sel_wr_i_1__0_n_7));
  FDRE B_V_data_1_sel_wr_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_sel_wr_i_1__0_n_7),
        .Q(B_V_data_1_sel_wr),
        .R(ap_rst_n_inv));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hD8F8)) 
    \B_V_data_1_state[0]_i_1__0 
       (.I0(\B_V_data_1_state_reg[1]_0 ),
        .I1(filter_TVALID),
        .I2(filter_TVALID_int_regslice),
        .I3(B_V_data_1_sel0),
        .O(\B_V_data_1_state[0]_i_1__0_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'hDFDD)) 
    \B_V_data_1_state[1]_i_1 
       (.I0(filter_TVALID_int_regslice),
        .I1(B_V_data_1_sel0),
        .I2(filter_TVALID),
        .I3(\B_V_data_1_state_reg[1]_0 ),
        .O(B_V_data_1_state));
  FDRE \B_V_data_1_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\B_V_data_1_state[0]_i_1__0_n_7 ),
        .Q(filter_TVALID_int_regslice),
        .R(ap_rst_n_inv));
  FDRE \B_V_data_1_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(B_V_data_1_state),
        .Q(\B_V_data_1_state_reg[1]_0 ),
        .R(ap_rst_n_inv));
  LUT4 #(
    .INIT(16'h0040)) 
    \ap_CS_fsm[2]_i_2 
       (.I0(\icmp_ln833_reg_485_reg[0]_0 [1]),
        .I1(\icmp_ln833_reg_485_reg[0]_0 [0]),
        .I2(\icmp_ln833_reg_485_reg[0]_0 [3]),
        .I3(\icmp_ln833_reg_485_reg[0]_0 [2]),
        .O(ap_condition_pp0_exit_iter0_state2));
  LUT5 #(
    .INIT(32'h7F000000)) 
    \ap_CS_fsm[2]_i_3__0 
       (.I0(imgInput_rows_c_empty_n),
        .I1(shift_c_empty_n),
        .I2(imgInput_cols_c_empty_n),
        .I3(ap_enable_reg_pp0_iter1_reg_1),
        .I4(first_iter_0_reg_158),
        .O(empty_n_reg));
  LUT6 #(
    .INIT(64'hDDDDD00000000000)) 
    ap_enable_reg_pp0_iter0_i_1
       (.I0(ap_condition_pp0_exit_iter0_state2),
        .I1(\p_src_mat_rows_load22_fu_122[15]_i_3_n_7 ),
        .I2(\j_fu_74_reg[1] [0]),
        .I3(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start),
        .I4(ap_enable_reg_pp0_iter0),
        .I5(ap_rst_n),
        .O(\ap_CS_fsm_reg[0] ));
  LUT6 #(
    .INIT(64'h40404F4000000000)) 
    ap_enable_reg_pp0_iter1_i_1__0
       (.I0(SR),
        .I1(ap_enable_reg_pp0_iter1_reg_1),
        .I2(\j_fu_74[1]_i_4_n_7 ),
        .I3(ap_enable_reg_pp0_iter0),
        .I4(ap_enable_reg_pp0_iter1_reg_2),
        .I5(ap_rst_n),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'hEAEAEAEAEA00EAEA)) 
    \first_iter_0_reg_158[0]_i_1 
       (.I0(first_iter_0_reg_158),
        .I1(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start),
        .I2(\j_fu_74_reg[1] [0]),
        .I3(icmp_ln833_reg_485),
        .I4(ap_enable_reg_pp0_iter1_reg_1),
        .I5(\p_src_mat_rows_load22_fu_122[15]_i_3_n_7 ),
        .O(\first_iter_0_reg_158_reg[0] ));
  LUT6 #(
    .INIT(64'h888888888B888888)) 
    \icmp_ln833_reg_485[0]_i_1 
       (.I0(icmp_ln833_reg_485),
        .I1(\p_src_mat_rows_load22_fu_122[15]_i_3_n_7 ),
        .I2(\icmp_ln833_reg_485_reg[0]_0 [1]),
        .I3(\icmp_ln833_reg_485_reg[0]_0 [0]),
        .I4(\icmp_ln833_reg_485_reg[0]_0 [3]),
        .I5(\icmp_ln833_reg_485_reg[0]_0 [2]),
        .O(\icmp_ln833_reg_485_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    \j_fu_74[1]_i_2 
       (.I0(\j_fu_74_reg[1] [1]),
        .I1(\j_fu_74[1]_i_4_n_7 ),
        .I2(ap_condition_pp0_exit_iter0_state2),
        .I3(ap_enable_reg_pp0_iter0),
        .O(B_V_data_1_sel0));
  LUT4 #(
    .INIT(16'hAABA)) 
    \j_fu_74[1]_i_4 
       (.I0(empty_n_reg),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(filter_TVALID_int_regslice),
        .O(\j_fu_74[1]_i_4_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h00001444)) 
    \lfilter_1_fu_90[15]_i_1 
       (.I0(\lfilter_4_fu_102[15]_i_3_n_7 ),
        .I1(Q[0]),
        .I2(\lfilter_7_fu_114_reg[0] [0]),
        .I3(\lfilter_7_fu_114_reg[0] [1]),
        .I4(Q[1]),
        .O(\i_fu_78_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \lfilter_2_fu_94[15]_i_1 
       (.I0(B_V_data_1_sel0),
        .I1(Q[0]),
        .I2(\lfilter_7_fu_114_reg[0] [0]),
        .I3(\lfilter_7_fu_114_reg[0] [1]),
        .I4(Q[1]),
        .O(\i_fu_78_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \lfilter_3_fu_98[15]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\lfilter_7_fu_114_reg[0] [1]),
        .I3(\lfilter_7_fu_114_reg[0] [0]),
        .I4(B_V_data_1_sel0),
        .O(\i_fu_78_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[0]_i_1 
       (.I0(B_V_data_1_payload_B[0]),
        .I1(B_V_data_1_payload_A[0]),
        .I2(B_V_data_1_sel),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[10]_i_1 
       (.I0(B_V_data_1_payload_B[10]),
        .I1(B_V_data_1_payload_A[10]),
        .I2(B_V_data_1_sel),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[11]_i_1 
       (.I0(B_V_data_1_payload_B[11]),
        .I1(B_V_data_1_payload_A[11]),
        .I2(B_V_data_1_sel),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[12]_i_1 
       (.I0(B_V_data_1_payload_B[12]),
        .I1(B_V_data_1_payload_A[12]),
        .I2(B_V_data_1_sel),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[13]_i_1 
       (.I0(B_V_data_1_payload_B[13]),
        .I1(B_V_data_1_payload_A[13]),
        .I2(B_V_data_1_sel),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[14]_i_1 
       (.I0(B_V_data_1_payload_B[14]),
        .I1(B_V_data_1_payload_A[14]),
        .I2(B_V_data_1_sel),
        .O(D[14]));
  LUT5 #(
    .INIT(32'h00008015)) 
    \lfilter_4_fu_102[15]_i_1 
       (.I0(Q[1]),
        .I1(\lfilter_7_fu_114_reg[0] [1]),
        .I2(\lfilter_7_fu_114_reg[0] [0]),
        .I3(Q[0]),
        .I4(\lfilter_4_fu_102[15]_i_3_n_7 ),
        .O(\i_fu_78_reg[1] ));
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[15]_i_2 
       (.I0(B_V_data_1_payload_B[15]),
        .I1(B_V_data_1_payload_A[15]),
        .I2(B_V_data_1_sel),
        .O(D[15]));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFEFFF)) 
    \lfilter_4_fu_102[15]_i_3 
       (.I0(\j_fu_74[1]_i_4_n_7 ),
        .I1(ap_condition_pp0_exit_iter0_state2),
        .I2(ap_enable_reg_pp0_iter0),
        .I3(\j_fu_74_reg[1] [1]),
        .I4(\lfilter_7_fu_114_reg[0] [1]),
        .I5(\lfilter_7_fu_114_reg[0] [0]),
        .O(\lfilter_4_fu_102[15]_i_3_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[1]_i_1 
       (.I0(B_V_data_1_payload_B[1]),
        .I1(B_V_data_1_payload_A[1]),
        .I2(B_V_data_1_sel),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[2]_i_1 
       (.I0(B_V_data_1_payload_B[2]),
        .I1(B_V_data_1_payload_A[2]),
        .I2(B_V_data_1_sel),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[3]_i_1 
       (.I0(B_V_data_1_payload_B[3]),
        .I1(B_V_data_1_payload_A[3]),
        .I2(B_V_data_1_sel),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[4]_i_1 
       (.I0(B_V_data_1_payload_B[4]),
        .I1(B_V_data_1_payload_A[4]),
        .I2(B_V_data_1_sel),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[5]_i_1 
       (.I0(B_V_data_1_payload_B[5]),
        .I1(B_V_data_1_payload_A[5]),
        .I2(B_V_data_1_sel),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[6]_i_1 
       (.I0(B_V_data_1_payload_B[6]),
        .I1(B_V_data_1_payload_A[6]),
        .I2(B_V_data_1_sel),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[7]_i_1 
       (.I0(B_V_data_1_payload_B[7]),
        .I1(B_V_data_1_payload_A[7]),
        .I2(B_V_data_1_sel),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[8]_i_1 
       (.I0(B_V_data_1_payload_B[8]),
        .I1(B_V_data_1_payload_A[8]),
        .I2(B_V_data_1_sel),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \lfilter_4_fu_102[9]_i_1 
       (.I0(B_V_data_1_payload_B[9]),
        .I1(B_V_data_1_payload_A[9]),
        .I2(B_V_data_1_sel),
        .O(D[9]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \lfilter_5_fu_106[15]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\lfilter_7_fu_114_reg[0] [0]),
        .I3(\lfilter_7_fu_114_reg[0] [1]),
        .I4(B_V_data_1_sel0),
        .O(\i_fu_78_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \lfilter_6_fu_110[15]_i_1 
       (.I0(Q[1]),
        .I1(\lfilter_7_fu_114_reg[0] [1]),
        .I2(\lfilter_7_fu_114_reg[0] [0]),
        .I3(B_V_data_1_sel0),
        .O(\i_fu_78_reg[1]_3 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT5 #(
    .INIT(32'h00007F80)) 
    \lfilter_7_fu_114[15]_i_1 
       (.I0(Q[0]),
        .I1(\lfilter_7_fu_114_reg[0] [0]),
        .I2(\lfilter_7_fu_114_reg[0] [1]),
        .I3(Q[1]),
        .I4(\lfilter_4_fu_102[15]_i_3_n_7 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h2000)) 
    \lfilter_8_fu_118[15]_i_1 
       (.I0(Q[1]),
        .I1(\lfilter_7_fu_114_reg[0] [0]),
        .I2(\lfilter_7_fu_114_reg[0] [1]),
        .I3(B_V_data_1_sel0),
        .O(\i_fu_78_reg[1]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    \lfilter_fu_86[15]_i_1 
       (.I0(B_V_data_1_sel0),
        .I1(Q[0]),
        .I2(\lfilter_7_fu_114_reg[0] [0]),
        .I3(\lfilter_7_fu_114_reg[0] [1]),
        .I4(Q[1]),
        .O(\i_fu_78_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \p_src_mat_rows_load22_fu_122[15]_i_1 
       (.I0(ap_enable_reg_pp0_iter1_reg_1),
        .I1(first_iter_0_reg_158),
        .I2(\p_src_mat_rows_load22_fu_122[15]_i_3_n_7 ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \p_src_mat_rows_load22_fu_122[15]_i_3 
       (.I0(\j_fu_74[1]_i_4_n_7 ),
        .I1(\j_fu_74_reg[1] [1]),
        .O(\p_src_mat_rows_load22_fu_122[15]_i_3_n_7 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0
   (filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start,
    start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
    SR,
    ap_idle,
    ap_rst_n_inv,
    ap_clk,
    Q,
    start_once_reg,
    ap_start,
    \mOutPtr_reg[0]_0 ,
    \mOutPtr_reg[0]_1 ,
    imgOutput_rows_channel_empty_n,
    imgOutput_cols_channel_empty_n,
    imgInput_cols_c10_channel_empty_n,
    imgInput_rows_c9_channel_empty_n,
    int_ap_idle_reg,
    Block_entry1_proc_U0_ap_start,
    int_ap_idle_reg_0,
    int_ap_idle_i_2_0,
    mOutPtr17_out,
    full_n_reg_0);
  output filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start;
  output start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n;
  output [0:0]SR;
  output ap_idle;
  input ap_rst_n_inv;
  input ap_clk;
  input [0:0]Q;
  input start_once_reg;
  input ap_start;
  input \mOutPtr_reg[0]_0 ;
  input \mOutPtr_reg[0]_1 ;
  input imgOutput_rows_channel_empty_n;
  input imgOutput_cols_channel_empty_n;
  input imgInput_cols_c10_channel_empty_n;
  input imgInput_rows_c9_channel_empty_n;
  input int_ap_idle_reg;
  input Block_entry1_proc_U0_ap_start;
  input [0:0]int_ap_idle_reg_0;
  input [0:0]int_ap_idle_i_2_0;
  input mOutPtr17_out;
  input full_n_reg_0;

  wire Block_entry1_proc_U0_ap_start;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_idle;
  wire ap_rst_n_inv;
  wire ap_start;
  wire empty_n_i_1__8_n_7;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start;
  wire full_n_i_1__8_n_7;
  wire full_n_reg_0;
  wire imgInput_cols_c10_channel_empty_n;
  wire imgInput_rows_c9_channel_empty_n;
  wire imgOutput_cols_channel_empty_n;
  wire imgOutput_rows_channel_empty_n;
  wire [0:0]int_ap_idle_i_2_0;
  wire int_ap_idle_i_2_n_7;
  wire int_ap_idle_i_4_n_7;
  wire int_ap_idle_reg;
  wire [0:0]int_ap_idle_reg_0;
  wire [2:0]mOutPtr;
  wire mOutPtr17_out;
  wire \mOutPtr[0]_i_1_n_7 ;
  wire \mOutPtr[1]_i_1_n_7 ;
  wire \mOutPtr[2]_i_1_n_7 ;
  wire \mOutPtr[2]_i_3_n_7 ;
  wire \mOutPtr_reg[0]_0 ;
  wire \mOutPtr_reg[0]_1 ;
  wire start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n;
  wire start_once_reg;

  LUT6 #(
    .INIT(64'hFFFFFFFDFFFF0000)) 
    empty_n_i_1__8
       (.I0(full_n_reg_0),
        .I1(mOutPtr[0]),
        .I2(mOutPtr[1]),
        .I3(mOutPtr[2]),
        .I4(mOutPtr17_out),
        .I5(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start),
        .O(empty_n_i_1__8_n_7));
  FDRE #(
    .INIT(1'b0)) 
    empty_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(empty_n_i_1__8_n_7),
        .Q(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start),
        .R(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'hEFFFEFFF00FF0000)) 
    full_n_i_1__8
       (.I0(mOutPtr[2]),
        .I1(mOutPtr[1]),
        .I2(mOutPtr[0]),
        .I3(mOutPtr17_out),
        .I4(full_n_reg_0),
        .I5(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .O(full_n_i_1__8_n_7));
  FDSE #(
    .INIT(1'b1)) 
    full_n_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(full_n_i_1__8_n_7),
        .Q(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .S(ap_rst_n_inv));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_7),
        .I1(imgOutput_rows_channel_empty_n),
        .I2(imgOutput_cols_channel_empty_n),
        .I3(imgInput_cols_c10_channel_empty_n),
        .I4(imgInput_rows_c9_channel_empty_n),
        .I5(int_ap_idle_reg),
        .O(ap_idle));
  LUT5 #(
    .INIT(32'h00202020)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_i_4_n_7),
        .I1(Block_entry1_proc_U0_ap_start),
        .I2(int_ap_idle_reg_0),
        .I3(imgInput_cols_c10_channel_empty_n),
        .I4(imgInput_rows_c9_channel_empty_n),
        .O(int_ap_idle_i_2_n_7));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT5 #(
    .INIT(32'h04440000)) 
    int_ap_idle_i_4
       (.I0(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start),
        .I1(Q),
        .I2(imgOutput_rows_channel_empty_n),
        .I3(imgOutput_cols_channel_empty_n),
        .I4(int_ap_idle_i_2_0),
        .O(int_ap_idle_i_4_n_7));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \j_fu_74[1]_i_1 
       (.I0(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start),
        .I1(Q),
        .O(SR));
  LUT6 #(
    .INIT(64'hAA9AAAAA55655555)) 
    \mOutPtr[0]_i_1 
       (.I0(\mOutPtr_reg[0]_1 ),
        .I1(\mOutPtr_reg[0]_0 ),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .I5(mOutPtr[0]),
        .O(\mOutPtr[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'h6F90)) 
    \mOutPtr[1]_i_1 
       (.I0(mOutPtr[0]),
        .I1(mOutPtr17_out),
        .I2(\mOutPtr[2]_i_3_n_7 ),
        .I3(mOutPtr[1]),
        .O(\mOutPtr[1]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'h7EFF8100)) 
    \mOutPtr[2]_i_1 
       (.I0(mOutPtr[1]),
        .I1(mOutPtr[0]),
        .I2(mOutPtr17_out),
        .I3(\mOutPtr[2]_i_3_n_7 ),
        .I4(mOutPtr[2]),
        .O(\mOutPtr[2]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'h0020FFDF)) 
    \mOutPtr[2]_i_3 
       (.I0(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .I1(start_once_reg),
        .I2(ap_start),
        .I3(\mOutPtr_reg[0]_0 ),
        .I4(\mOutPtr_reg[0]_1 ),
        .O(\mOutPtr[2]_i_3_n_7 ));
  FDSE \mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[0]_i_1_n_7 ),
        .Q(mOutPtr[0]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[1]_i_1_n_7 ),
        .Q(mOutPtr[1]),
        .S(ap_rst_n_inv));
  FDSE \mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\mOutPtr[2]_i_1_n_7 ),
        .Q(mOutPtr[2]),
        .S(ap_rst_n_inv));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s
   (A,
    ap_block_pp0_stage0_subdone,
    \p_kernel_pixel_1_1_val_int_reg_reg[15]_0 ,
    \p_kernel_pixel_1_1_val_int_reg_reg[23]_0 ,
    \tmp_21_reg_1535_reg[19]_0 ,
    Q,
    ap_clk,
    p_reg_reg,
    \shift_int_reg_reg[7]_0 ,
    temp_20_reg_1361_reg_0,
    temp_reg_1297_reg_0,
    p_reg_reg_0,
    p_reg_reg_1,
    temp_21_reg_1366_reg_0,
    temp_3_reg_1302_reg_0,
    p_reg_reg_2,
    p_reg_reg_3,
    \p_kernel_filter_1_1_val_int_reg_reg[15]_0 ,
    temp_25_reg_1381_reg_0,
    temp_7_reg_1331_reg_0,
    p_reg_reg_4,
    p_reg_reg_5,
    \p_kernel_pixel_1_0_val_int_reg_reg[23]_0 ,
    \p_kernel_filter_1_2_val_int_reg_reg[15]_0 ,
    \p_kernel_pixel_0_0_val_int_reg_reg[23]_0 ,
    \p_kernel_filter_2_2_val_int_reg_reg[15]_0 );
  output [7:0]A;
  output ap_block_pp0_stage0_subdone;
  output [7:0]\p_kernel_pixel_1_1_val_int_reg_reg[15]_0 ;
  output [7:0]\p_kernel_pixel_1_1_val_int_reg_reg[23]_0 ;
  output [23:0]\tmp_21_reg_1535_reg[19]_0 ;
  input [23:0]Q;
  input ap_clk;
  input p_reg_reg;
  input [7:0]\shift_int_reg_reg[7]_0 ;
  input [23:0]temp_20_reg_1361_reg_0;
  input [15:0]temp_reg_1297_reg_0;
  input [23:0]p_reg_reg_0;
  input [15:0]p_reg_reg_1;
  input [23:0]temp_21_reg_1366_reg_0;
  input [15:0]temp_3_reg_1302_reg_0;
  input [23:0]p_reg_reg_2;
  input [15:0]p_reg_reg_3;
  input [15:0]\p_kernel_filter_1_1_val_int_reg_reg[15]_0 ;
  input [23:0]temp_25_reg_1381_reg_0;
  input [15:0]temp_7_reg_1331_reg_0;
  input [23:0]p_reg_reg_4;
  input [15:0]p_reg_reg_5;
  input [23:0]\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 ;
  input [15:0]\p_kernel_filter_1_2_val_int_reg_reg[15]_0 ;
  input [23:0]\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 ;
  input [15:0]\p_kernel_filter_2_2_val_int_reg_reg[15]_0 ;

  wire [7:0]A;
  wire [26:0]C;
  wire [23:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_ce_reg;
  wire ap_clk;
  wire [23:0]ap_return_int_reg;
  wire icmp_ln614_1_fu_830_p2;
  wire icmp_ln614_1_fu_830_p2_carry__0_i_1_n_7;
  wire icmp_ln614_1_fu_830_p2_carry__0_i_2_n_7;
  wire icmp_ln614_1_fu_830_p2_carry__0_i_3_n_7;
  wire icmp_ln614_1_fu_830_p2_carry__0_i_4_n_7;
  wire icmp_ln614_1_fu_830_p2_carry__0_i_5_n_7;
  wire icmp_ln614_1_fu_830_p2_carry__0_i_6_n_7;
  wire icmp_ln614_1_fu_830_p2_carry__0_i_7_n_7;
  wire icmp_ln614_1_fu_830_p2_carry__0_i_8_n_7;
  wire icmp_ln614_1_fu_830_p2_carry__0_n_10;
  wire icmp_ln614_1_fu_830_p2_carry__0_n_7;
  wire icmp_ln614_1_fu_830_p2_carry__0_n_8;
  wire icmp_ln614_1_fu_830_p2_carry__0_n_9;
  wire icmp_ln614_1_fu_830_p2_carry__1_i_1_n_7;
  wire icmp_ln614_1_fu_830_p2_carry__1_i_2_n_7;
  wire icmp_ln614_1_fu_830_p2_carry__1_i_3_n_7;
  wire icmp_ln614_1_fu_830_p2_carry__1_i_4_n_7;
  wire icmp_ln614_1_fu_830_p2_carry__1_n_10;
  wire icmp_ln614_1_fu_830_p2_carry_i_1_n_7;
  wire icmp_ln614_1_fu_830_p2_carry_i_2_n_7;
  wire icmp_ln614_1_fu_830_p2_carry_i_3_n_7;
  wire icmp_ln614_1_fu_830_p2_carry_i_4_n_7;
  wire icmp_ln614_1_fu_830_p2_carry_i_5_n_7;
  wire icmp_ln614_1_fu_830_p2_carry_i_6_n_7;
  wire icmp_ln614_1_fu_830_p2_carry_i_7_n_7;
  wire icmp_ln614_1_fu_830_p2_carry_i_8_n_7;
  wire icmp_ln614_1_fu_830_p2_carry_n_10;
  wire icmp_ln614_1_fu_830_p2_carry_n_7;
  wire icmp_ln614_1_fu_830_p2_carry_n_8;
  wire icmp_ln614_1_fu_830_p2_carry_n_9;
  wire icmp_ln614_2_fu_882_p2;
  wire icmp_ln614_2_fu_882_p2_carry__0_i_1_n_7;
  wire icmp_ln614_2_fu_882_p2_carry__0_i_2_n_7;
  wire icmp_ln614_2_fu_882_p2_carry__0_i_3_n_7;
  wire icmp_ln614_2_fu_882_p2_carry__0_i_4_n_7;
  wire icmp_ln614_2_fu_882_p2_carry__0_i_5_n_7;
  wire icmp_ln614_2_fu_882_p2_carry__0_i_6_n_7;
  wire icmp_ln614_2_fu_882_p2_carry__0_i_7_n_7;
  wire icmp_ln614_2_fu_882_p2_carry__0_i_8_n_7;
  wire icmp_ln614_2_fu_882_p2_carry__0_n_10;
  wire icmp_ln614_2_fu_882_p2_carry__0_n_7;
  wire icmp_ln614_2_fu_882_p2_carry__0_n_8;
  wire icmp_ln614_2_fu_882_p2_carry__0_n_9;
  wire icmp_ln614_2_fu_882_p2_carry__1_i_1_n_7;
  wire icmp_ln614_2_fu_882_p2_carry__1_i_2_n_7;
  wire icmp_ln614_2_fu_882_p2_carry__1_i_3_n_7;
  wire icmp_ln614_2_fu_882_p2_carry__1_i_4_n_7;
  wire icmp_ln614_2_fu_882_p2_carry__1_n_10;
  wire icmp_ln614_2_fu_882_p2_carry_i_1_n_7;
  wire icmp_ln614_2_fu_882_p2_carry_i_2_n_7;
  wire icmp_ln614_2_fu_882_p2_carry_i_3_n_7;
  wire icmp_ln614_2_fu_882_p2_carry_i_4_n_7;
  wire icmp_ln614_2_fu_882_p2_carry_i_5_n_7;
  wire icmp_ln614_2_fu_882_p2_carry_i_6_n_7;
  wire icmp_ln614_2_fu_882_p2_carry_i_7_n_7;
  wire icmp_ln614_2_fu_882_p2_carry_i_8_n_7;
  wire icmp_ln614_2_fu_882_p2_carry_n_10;
  wire icmp_ln614_2_fu_882_p2_carry_n_7;
  wire icmp_ln614_2_fu_882_p2_carry_n_8;
  wire icmp_ln614_2_fu_882_p2_carry_n_9;
  wire icmp_ln614_fu_778_p2;
  wire icmp_ln614_fu_778_p2_carry__0_i_1_n_7;
  wire icmp_ln614_fu_778_p2_carry__0_i_2_n_7;
  wire icmp_ln614_fu_778_p2_carry__0_i_3_n_7;
  wire icmp_ln614_fu_778_p2_carry__0_i_4_n_7;
  wire icmp_ln614_fu_778_p2_carry__0_i_5_n_7;
  wire icmp_ln614_fu_778_p2_carry__0_i_6_n_7;
  wire icmp_ln614_fu_778_p2_carry__0_i_7_n_7;
  wire icmp_ln614_fu_778_p2_carry__0_i_8_n_7;
  wire icmp_ln614_fu_778_p2_carry__0_n_10;
  wire icmp_ln614_fu_778_p2_carry__0_n_7;
  wire icmp_ln614_fu_778_p2_carry__0_n_8;
  wire icmp_ln614_fu_778_p2_carry__0_n_9;
  wire icmp_ln614_fu_778_p2_carry__1_i_1_n_7;
  wire icmp_ln614_fu_778_p2_carry__1_i_2_n_7;
  wire icmp_ln614_fu_778_p2_carry__1_i_3_n_7;
  wire icmp_ln614_fu_778_p2_carry__1_i_4_n_7;
  wire icmp_ln614_fu_778_p2_carry__1_n_10;
  wire icmp_ln614_fu_778_p2_carry_i_1_n_7;
  wire icmp_ln614_fu_778_p2_carry_i_2_n_7;
  wire icmp_ln614_fu_778_p2_carry_i_3_n_7;
  wire icmp_ln614_fu_778_p2_carry_i_4_n_7;
  wire icmp_ln614_fu_778_p2_carry_i_5_n_7;
  wire icmp_ln614_fu_778_p2_carry_i_6_n_7;
  wire icmp_ln614_fu_778_p2_carry_i_7_n_7;
  wire icmp_ln614_fu_778_p2_carry_i_8_n_7;
  wire icmp_ln614_fu_778_p2_carry_n_10;
  wire icmp_ln614_fu_778_p2_carry_n_7;
  wire icmp_ln614_fu_778_p2_carry_n_8;
  wire icmp_ln614_fu_778_p2_carry_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_29;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_30;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_31;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U42_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_29;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_30;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_31;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_32;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U43_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_29;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_30;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_31;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U44_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_29;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_30;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_31;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U45_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_29;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_30;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_31;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_32;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U46_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_29;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_30;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_31;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U47_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_29;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_30;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_31;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U48_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_29;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_30;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_31;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_32;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U49_n_9;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_10;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_11;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_12;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_13;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_14;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_15;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_16;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_17;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_18;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_19;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_20;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_21;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_22;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_23;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_24;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_25;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_26;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_27;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_28;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_29;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_30;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_31;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_7;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_8;
  wire mac_muladd_16s_8ns_24s_25_4_0_U50_n_9;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_10;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_11;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_12;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_13;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_14;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_15;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_16;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_17;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_18;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_19;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_20;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_21;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_22;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_23;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_24;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_25;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_26;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_27;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_28;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_29;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_30;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_31;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_32;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_7;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_8;
  wire mac_muladd_16s_8ns_25s_26_4_0_U52_n_9;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_10;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_11;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_12;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_13;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_14;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_15;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_16;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_17;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_18;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_19;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_20;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_21;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_22;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_23;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_24;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_25;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_26;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_27;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_28;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_29;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_30;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_31;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_32;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_7;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_8;
  wire mac_muladd_16s_8ns_25s_26_4_0_U54_n_9;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_10;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_11;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_12;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_13;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_14;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_15;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_16;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_17;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_18;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_19;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_20;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_21;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_22;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_23;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_24;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_25;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_26;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_27;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_28;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_29;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_30;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_31;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_32;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_7;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_8;
  wire mac_muladd_16s_8ns_25s_26_4_0_U56_n_9;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_10;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_11;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_12;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_13;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_14;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_15;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_16;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_17;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_18;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_19;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_20;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_21;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_22;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_23;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_24;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_25;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_26;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_27;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_28;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_29;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_30;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_31;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_32;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_33;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_34;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_7;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_8;
  wire mac_muladd_16s_8ns_26s_27_4_0_U51_n_9;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_10;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_11;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_12;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_13;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_14;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_15;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_16;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_17;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_18;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_19;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_20;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_21;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_22;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_23;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_24;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_25;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_26;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_27;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_28;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_29;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_30;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_31;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_32;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_33;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_34;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_7;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_8;
  wire mac_muladd_16s_8ns_26s_27_4_0_U53_n_9;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_10;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_11;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_12;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_13;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_14;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_15;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_16;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_17;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_18;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_19;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_20;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_21;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_22;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_23;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_24;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_25;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_26;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_27;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_28;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_29;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_30;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_31;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_32;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_33;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_34;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_7;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_8;
  wire mac_muladd_16s_8ns_26s_27_4_0_U55_n_9;
  wire mac_muladd_16s_8ns_27s_28_4_0_U57_n_10;
  wire mac_muladd_16s_8ns_27s_28_4_0_U57_n_11;
  wire mac_muladd_16s_8ns_27s_28_4_0_U57_n_12;
  wire mac_muladd_16s_8ns_27s_28_4_0_U57_n_13;
  wire mac_muladd_16s_8ns_27s_28_4_0_U57_n_14;
  wire mac_muladd_16s_8ns_27s_28_4_0_U57_n_15;
  wire mac_muladd_16s_8ns_27s_28_4_0_U57_n_7;
  wire mac_muladd_16s_8ns_27s_28_4_0_U57_n_8;
  wire mac_muladd_16s_8ns_27s_28_4_0_U57_n_9;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_10;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_11;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_12;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_13;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_14;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_15;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_16;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_17;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_18;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_19;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_20;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_21;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_22;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_23;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_24;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_25;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_26;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_27;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_28;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_29;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_30;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_31;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_32;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_33;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_34;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_7;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_8;
  wire mac_muladd_16s_8ns_27s_28_4_0_U58_n_9;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_10;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_11;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_12;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_13;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_14;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_15;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_16;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_17;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_18;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_19;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_20;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_21;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_22;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_23;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_24;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_25;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_26;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_27;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_28;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_29;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_30;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_31;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_32;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_33;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_34;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_7;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_8;
  wire mac_muladd_16s_8ns_27s_28_4_0_U59_n_9;
  wire [18:0]p_0_in;
  wire [15:0]p_kernel_filter_1_1_val_int_reg;
  wire [15:0]\p_kernel_filter_1_1_val_int_reg_reg[15]_0 ;
  wire [15:0]p_kernel_filter_1_2_val_int_reg;
  wire [15:0]\p_kernel_filter_1_2_val_int_reg_reg[15]_0 ;
  wire [15:0]p_kernel_filter_2_2_val_int_reg;
  wire [15:0]\p_kernel_filter_2_2_val_int_reg_reg[15]_0 ;
  wire [15:0]p_kernel_filter_2_2_val_read_reg_1111;
  wire [23:0]\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[0] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[10] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[11] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[12] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[13] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[14] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[15] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[16] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[17] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[18] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[19] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[1] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[20] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[21] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[22] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[23] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[2] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[3] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[4] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[5] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[6] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[7] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[8] ;
  wire \p_kernel_pixel_0_0_val_int_reg_reg_n_7_[9] ;
  wire [23:0]\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[0] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[10] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[11] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[12] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[13] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[14] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[15] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[16] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[17] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[18] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[19] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[1] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[20] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[21] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[22] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[23] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[2] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[3] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[4] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[5] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[6] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[7] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[8] ;
  wire \p_kernel_pixel_1_0_val_int_reg_reg_n_7_[9] ;
  wire [7:0]\p_kernel_pixel_1_1_val_int_reg_reg[15]_0 ;
  wire [7:0]\p_kernel_pixel_1_1_val_int_reg_reg[23]_0 ;
  wire p_reg_reg;
  wire [23:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire [23:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;
  wire [23:0]p_reg_reg_4;
  wire [15:0]p_reg_reg_5;
  wire p_reg_reg_i_10__0__0_n_7;
  wire p_reg_reg_i_10__1__0_n_7;
  wire p_reg_reg_i_10__2_n_7;
  wire p_reg_reg_i_11__0_n_7;
  wire p_reg_reg_i_11__1_n_7;
  wire p_reg_reg_i_11__2_n_7;
  wire p_reg_reg_i_11__3_n_7;
  wire p_reg_reg_i_11__4_n_7;
  wire p_reg_reg_i_11_n_7;
  wire p_reg_reg_i_12__0_n_7;
  wire p_reg_reg_i_12__1_n_7;
  wire p_reg_reg_i_12__2_n_7;
  wire p_reg_reg_i_12__3_n_7;
  wire p_reg_reg_i_12__4_n_7;
  wire p_reg_reg_i_12_n_7;
  wire p_reg_reg_i_13__0_n_7;
  wire p_reg_reg_i_13__1_n_7;
  wire p_reg_reg_i_13__2_n_7;
  wire p_reg_reg_i_13__3_n_7;
  wire p_reg_reg_i_13__4_n_7;
  wire p_reg_reg_i_13_n_7;
  wire p_reg_reg_i_14__0_n_7;
  wire p_reg_reg_i_14__1_n_7;
  wire p_reg_reg_i_14__2_n_7;
  wire p_reg_reg_i_14__3_n_7;
  wire p_reg_reg_i_14__4_n_7;
  wire p_reg_reg_i_14_n_7;
  wire p_reg_reg_i_15__0_n_7;
  wire p_reg_reg_i_15__1_n_7;
  wire p_reg_reg_i_15__2_n_7;
  wire p_reg_reg_i_15__3_n_7;
  wire p_reg_reg_i_15__4_n_7;
  wire p_reg_reg_i_15_n_7;
  wire p_reg_reg_i_16__0_n_7;
  wire p_reg_reg_i_16__1_n_7;
  wire p_reg_reg_i_16__2_n_7;
  wire p_reg_reg_i_16__3_n_7;
  wire p_reg_reg_i_16__4_n_7;
  wire p_reg_reg_i_16_n_7;
  wire p_reg_reg_i_17__0_n_7;
  wire p_reg_reg_i_17__1_n_7;
  wire p_reg_reg_i_17__2_n_7;
  wire p_reg_reg_i_17__3_n_7;
  wire p_reg_reg_i_17__4_n_7;
  wire p_reg_reg_i_17_n_7;
  wire p_reg_reg_i_18__0_n_7;
  wire p_reg_reg_i_18__1_n_7;
  wire p_reg_reg_i_18__2_n_7;
  wire p_reg_reg_i_18__3_n_7;
  wire p_reg_reg_i_18__4_n_7;
  wire p_reg_reg_i_18_n_7;
  wire p_reg_reg_i_19__0_n_7;
  wire p_reg_reg_i_19__1_n_7;
  wire p_reg_reg_i_19__2_n_7;
  wire p_reg_reg_i_19__3_n_7;
  wire p_reg_reg_i_19__4_n_7;
  wire p_reg_reg_i_19_n_7;
  wire p_reg_reg_i_1__0_n_10;
  wire p_reg_reg_i_1__0_n_9;
  wire p_reg_reg_i_1__1_n_10;
  wire p_reg_reg_i_1__1_n_13;
  wire p_reg_reg_i_1__1_n_14;
  wire p_reg_reg_i_1__2_n_10;
  wire p_reg_reg_i_1__2_n_12;
  wire p_reg_reg_i_1__2_n_13;
  wire p_reg_reg_i_1__2_n_14;
  wire p_reg_reg_i_1__2_n_9;
  wire p_reg_reg_i_1__3_n_10;
  wire p_reg_reg_i_1__3_n_13;
  wire p_reg_reg_i_1__3_n_14;
  wire p_reg_reg_i_1__4_n_10;
  wire p_reg_reg_i_1__4_n_12;
  wire p_reg_reg_i_1__4_n_13;
  wire p_reg_reg_i_1__4_n_14;
  wire p_reg_reg_i_1__4_n_9;
  wire p_reg_reg_i_1_n_10;
  wire p_reg_reg_i_1_n_13;
  wire p_reg_reg_i_1_n_14;
  wire p_reg_reg_i_20__0_n_7;
  wire p_reg_reg_i_20__1_n_7;
  wire p_reg_reg_i_20__2_n_7;
  wire p_reg_reg_i_20__3_n_7;
  wire p_reg_reg_i_20__4_n_7;
  wire p_reg_reg_i_20_n_7;
  wire p_reg_reg_i_21__0_n_7;
  wire p_reg_reg_i_21__1_n_7;
  wire p_reg_reg_i_21__2_n_7;
  wire p_reg_reg_i_21__3_n_7;
  wire p_reg_reg_i_21__4_n_7;
  wire p_reg_reg_i_21_n_7;
  wire p_reg_reg_i_22__0_n_7;
  wire p_reg_reg_i_22__1_n_7;
  wire p_reg_reg_i_22__2_n_7;
  wire p_reg_reg_i_22__3_n_7;
  wire p_reg_reg_i_22__4_n_7;
  wire p_reg_reg_i_22_n_7;
  wire p_reg_reg_i_23__0_n_7;
  wire p_reg_reg_i_23__1_n_7;
  wire p_reg_reg_i_23__2_n_7;
  wire p_reg_reg_i_23__3_n_7;
  wire p_reg_reg_i_23__4_n_7;
  wire p_reg_reg_i_23_n_7;
  wire p_reg_reg_i_24__0_n_7;
  wire p_reg_reg_i_24__1_n_7;
  wire p_reg_reg_i_24__2_n_7;
  wire p_reg_reg_i_24__3_n_7;
  wire p_reg_reg_i_24__4_n_7;
  wire p_reg_reg_i_24_n_7;
  wire p_reg_reg_i_25__0_n_7;
  wire p_reg_reg_i_25__1_n_7;
  wire p_reg_reg_i_25__2_n_7;
  wire p_reg_reg_i_25__3_n_7;
  wire p_reg_reg_i_25__4_n_7;
  wire p_reg_reg_i_25_n_7;
  wire p_reg_reg_i_26__0_n_7;
  wire p_reg_reg_i_26__1_n_7;
  wire p_reg_reg_i_26__2_n_7;
  wire p_reg_reg_i_26__3_n_7;
  wire p_reg_reg_i_26__4_n_7;
  wire p_reg_reg_i_26_n_7;
  wire p_reg_reg_i_27__0_n_7;
  wire p_reg_reg_i_27__1_n_7;
  wire p_reg_reg_i_27__2_n_7;
  wire p_reg_reg_i_27__3_n_7;
  wire p_reg_reg_i_27__4_n_7;
  wire p_reg_reg_i_27_n_7;
  wire p_reg_reg_i_28__0_n_7;
  wire p_reg_reg_i_28__1_n_7;
  wire p_reg_reg_i_28__2_n_7;
  wire p_reg_reg_i_28__3_n_7;
  wire p_reg_reg_i_28__4_n_7;
  wire p_reg_reg_i_28_n_7;
  wire p_reg_reg_i_29__0_n_7;
  wire p_reg_reg_i_29__1_n_7;
  wire p_reg_reg_i_29__2_n_7;
  wire p_reg_reg_i_29__3_n_7;
  wire p_reg_reg_i_29__4_n_7;
  wire p_reg_reg_i_29_n_7;
  wire p_reg_reg_i_2__0_n_10;
  wire p_reg_reg_i_2__0_n_7;
  wire p_reg_reg_i_2__0_n_8;
  wire p_reg_reg_i_2__0_n_9;
  wire p_reg_reg_i_2__1_n_10;
  wire p_reg_reg_i_2__1_n_11;
  wire p_reg_reg_i_2__1_n_12;
  wire p_reg_reg_i_2__1_n_13;
  wire p_reg_reg_i_2__1_n_14;
  wire p_reg_reg_i_2__1_n_7;
  wire p_reg_reg_i_2__1_n_8;
  wire p_reg_reg_i_2__1_n_9;
  wire p_reg_reg_i_2__2_n_10;
  wire p_reg_reg_i_2__2_n_11;
  wire p_reg_reg_i_2__2_n_12;
  wire p_reg_reg_i_2__2_n_13;
  wire p_reg_reg_i_2__2_n_14;
  wire p_reg_reg_i_2__2_n_7;
  wire p_reg_reg_i_2__2_n_8;
  wire p_reg_reg_i_2__2_n_9;
  wire p_reg_reg_i_2__3_n_10;
  wire p_reg_reg_i_2__3_n_11;
  wire p_reg_reg_i_2__3_n_12;
  wire p_reg_reg_i_2__3_n_13;
  wire p_reg_reg_i_2__3_n_14;
  wire p_reg_reg_i_2__3_n_7;
  wire p_reg_reg_i_2__3_n_8;
  wire p_reg_reg_i_2__3_n_9;
  wire p_reg_reg_i_2__4_n_10;
  wire p_reg_reg_i_2__4_n_11;
  wire p_reg_reg_i_2__4_n_12;
  wire p_reg_reg_i_2__4_n_13;
  wire p_reg_reg_i_2__4_n_14;
  wire p_reg_reg_i_2__4_n_7;
  wire p_reg_reg_i_2__4_n_8;
  wire p_reg_reg_i_2__4_n_9;
  wire p_reg_reg_i_2_n_10;
  wire p_reg_reg_i_2_n_11;
  wire p_reg_reg_i_2_n_12;
  wire p_reg_reg_i_2_n_13;
  wire p_reg_reg_i_2_n_14;
  wire p_reg_reg_i_2_n_7;
  wire p_reg_reg_i_2_n_8;
  wire p_reg_reg_i_2_n_9;
  wire p_reg_reg_i_30__0_n_7;
  wire p_reg_reg_i_30__1_n_7;
  wire p_reg_reg_i_30__2_n_7;
  wire p_reg_reg_i_30__3_n_7;
  wire p_reg_reg_i_30__4_n_7;
  wire p_reg_reg_i_30_n_7;
  wire p_reg_reg_i_31__0_n_7;
  wire p_reg_reg_i_31__1_n_7;
  wire p_reg_reg_i_31__2_n_7;
  wire p_reg_reg_i_31__3_n_7;
  wire p_reg_reg_i_31__4_n_7;
  wire p_reg_reg_i_31_n_7;
  wire p_reg_reg_i_32__0_n_7;
  wire p_reg_reg_i_32__1_n_7;
  wire p_reg_reg_i_32__2_n_7;
  wire p_reg_reg_i_32__3_n_7;
  wire p_reg_reg_i_32__4_n_7;
  wire p_reg_reg_i_32_n_7;
  wire p_reg_reg_i_33__0_n_7;
  wire p_reg_reg_i_33__1_n_7;
  wire p_reg_reg_i_33__2_n_7;
  wire p_reg_reg_i_33__3_n_7;
  wire p_reg_reg_i_33__4_n_7;
  wire p_reg_reg_i_33_n_7;
  wire p_reg_reg_i_34__0_n_7;
  wire p_reg_reg_i_34__1_n_7;
  wire p_reg_reg_i_34_n_7;
  wire p_reg_reg_i_35__0_n_7;
  wire p_reg_reg_i_35__1_n_7;
  wire p_reg_reg_i_35_n_7;
  wire p_reg_reg_i_3__0_n_10;
  wire p_reg_reg_i_3__0_n_7;
  wire p_reg_reg_i_3__0_n_8;
  wire p_reg_reg_i_3__0_n_9;
  wire p_reg_reg_i_3__1_n_10;
  wire p_reg_reg_i_3__1_n_11;
  wire p_reg_reg_i_3__1_n_12;
  wire p_reg_reg_i_3__1_n_13;
  wire p_reg_reg_i_3__1_n_14;
  wire p_reg_reg_i_3__1_n_7;
  wire p_reg_reg_i_3__1_n_8;
  wire p_reg_reg_i_3__1_n_9;
  wire p_reg_reg_i_3__2_n_10;
  wire p_reg_reg_i_3__2_n_11;
  wire p_reg_reg_i_3__2_n_12;
  wire p_reg_reg_i_3__2_n_13;
  wire p_reg_reg_i_3__2_n_14;
  wire p_reg_reg_i_3__2_n_7;
  wire p_reg_reg_i_3__2_n_8;
  wire p_reg_reg_i_3__2_n_9;
  wire p_reg_reg_i_3__3_n_10;
  wire p_reg_reg_i_3__3_n_11;
  wire p_reg_reg_i_3__3_n_12;
  wire p_reg_reg_i_3__3_n_13;
  wire p_reg_reg_i_3__3_n_14;
  wire p_reg_reg_i_3__3_n_7;
  wire p_reg_reg_i_3__3_n_8;
  wire p_reg_reg_i_3__3_n_9;
  wire p_reg_reg_i_3__4_n_10;
  wire p_reg_reg_i_3__4_n_11;
  wire p_reg_reg_i_3__4_n_12;
  wire p_reg_reg_i_3__4_n_13;
  wire p_reg_reg_i_3__4_n_14;
  wire p_reg_reg_i_3__4_n_7;
  wire p_reg_reg_i_3__4_n_8;
  wire p_reg_reg_i_3__4_n_9;
  wire p_reg_reg_i_3_n_10;
  wire p_reg_reg_i_3_n_11;
  wire p_reg_reg_i_3_n_12;
  wire p_reg_reg_i_3_n_13;
  wire p_reg_reg_i_3_n_14;
  wire p_reg_reg_i_3_n_7;
  wire p_reg_reg_i_3_n_8;
  wire p_reg_reg_i_3_n_9;
  wire p_reg_reg_i_4__0_n_10;
  wire p_reg_reg_i_4__0_n_7;
  wire p_reg_reg_i_4__0_n_8;
  wire p_reg_reg_i_4__0_n_9;
  wire p_reg_reg_i_4__1_n_10;
  wire p_reg_reg_i_4__1_n_11;
  wire p_reg_reg_i_4__1_n_12;
  wire p_reg_reg_i_4__1_n_13;
  wire p_reg_reg_i_4__1_n_14;
  wire p_reg_reg_i_4__1_n_7;
  wire p_reg_reg_i_4__1_n_8;
  wire p_reg_reg_i_4__1_n_9;
  wire p_reg_reg_i_4__2_n_10;
  wire p_reg_reg_i_4__2_n_11;
  wire p_reg_reg_i_4__2_n_12;
  wire p_reg_reg_i_4__2_n_13;
  wire p_reg_reg_i_4__2_n_14;
  wire p_reg_reg_i_4__2_n_7;
  wire p_reg_reg_i_4__2_n_8;
  wire p_reg_reg_i_4__2_n_9;
  wire p_reg_reg_i_4__3_n_10;
  wire p_reg_reg_i_4__3_n_11;
  wire p_reg_reg_i_4__3_n_12;
  wire p_reg_reg_i_4__3_n_13;
  wire p_reg_reg_i_4__3_n_14;
  wire p_reg_reg_i_4__3_n_7;
  wire p_reg_reg_i_4__3_n_8;
  wire p_reg_reg_i_4__3_n_9;
  wire p_reg_reg_i_4__4_n_10;
  wire p_reg_reg_i_4__4_n_11;
  wire p_reg_reg_i_4__4_n_12;
  wire p_reg_reg_i_4__4_n_13;
  wire p_reg_reg_i_4__4_n_14;
  wire p_reg_reg_i_4__4_n_7;
  wire p_reg_reg_i_4__4_n_8;
  wire p_reg_reg_i_4__4_n_9;
  wire p_reg_reg_i_4_n_10;
  wire p_reg_reg_i_4_n_11;
  wire p_reg_reg_i_4_n_12;
  wire p_reg_reg_i_4_n_13;
  wire p_reg_reg_i_4_n_14;
  wire p_reg_reg_i_4_n_7;
  wire p_reg_reg_i_4_n_8;
  wire p_reg_reg_i_4_n_9;
  wire p_reg_reg_i_5__0_n_10;
  wire p_reg_reg_i_5__0_n_7;
  wire p_reg_reg_i_5__0_n_8;
  wire p_reg_reg_i_5__0_n_9;
  wire p_reg_reg_i_5__1_n_10;
  wire p_reg_reg_i_5__1_n_11;
  wire p_reg_reg_i_5__1_n_12;
  wire p_reg_reg_i_5__1_n_13;
  wire p_reg_reg_i_5__1_n_14;
  wire p_reg_reg_i_5__1_n_7;
  wire p_reg_reg_i_5__1_n_8;
  wire p_reg_reg_i_5__1_n_9;
  wire p_reg_reg_i_5__2_n_10;
  wire p_reg_reg_i_5__2_n_11;
  wire p_reg_reg_i_5__2_n_12;
  wire p_reg_reg_i_5__2_n_13;
  wire p_reg_reg_i_5__2_n_14;
  wire p_reg_reg_i_5__2_n_7;
  wire p_reg_reg_i_5__2_n_8;
  wire p_reg_reg_i_5__2_n_9;
  wire p_reg_reg_i_5__3_n_10;
  wire p_reg_reg_i_5__3_n_11;
  wire p_reg_reg_i_5__3_n_12;
  wire p_reg_reg_i_5__3_n_13;
  wire p_reg_reg_i_5__3_n_14;
  wire p_reg_reg_i_5__3_n_7;
  wire p_reg_reg_i_5__3_n_8;
  wire p_reg_reg_i_5__3_n_9;
  wire p_reg_reg_i_5__4_n_10;
  wire p_reg_reg_i_5__4_n_11;
  wire p_reg_reg_i_5__4_n_12;
  wire p_reg_reg_i_5__4_n_13;
  wire p_reg_reg_i_5__4_n_14;
  wire p_reg_reg_i_5__4_n_7;
  wire p_reg_reg_i_5__4_n_8;
  wire p_reg_reg_i_5__4_n_9;
  wire p_reg_reg_i_5_n_10;
  wire p_reg_reg_i_5_n_11;
  wire p_reg_reg_i_5_n_12;
  wire p_reg_reg_i_5_n_13;
  wire p_reg_reg_i_5_n_14;
  wire p_reg_reg_i_5_n_7;
  wire p_reg_reg_i_5_n_8;
  wire p_reg_reg_i_5_n_9;
  wire p_reg_reg_i_6__0_n_10;
  wire p_reg_reg_i_6__0_n_7;
  wire p_reg_reg_i_6__0_n_8;
  wire p_reg_reg_i_6__0_n_9;
  wire p_reg_reg_i_6__1_n_10;
  wire p_reg_reg_i_6__1_n_11;
  wire p_reg_reg_i_6__1_n_12;
  wire p_reg_reg_i_6__1_n_13;
  wire p_reg_reg_i_6__1_n_14;
  wire p_reg_reg_i_6__1_n_7;
  wire p_reg_reg_i_6__1_n_8;
  wire p_reg_reg_i_6__1_n_9;
  wire p_reg_reg_i_6__2_n_10;
  wire p_reg_reg_i_6__2_n_11;
  wire p_reg_reg_i_6__2_n_12;
  wire p_reg_reg_i_6__2_n_13;
  wire p_reg_reg_i_6__2_n_14;
  wire p_reg_reg_i_6__2_n_7;
  wire p_reg_reg_i_6__2_n_8;
  wire p_reg_reg_i_6__2_n_9;
  wire p_reg_reg_i_6__3_n_10;
  wire p_reg_reg_i_6__3_n_11;
  wire p_reg_reg_i_6__3_n_12;
  wire p_reg_reg_i_6__3_n_13;
  wire p_reg_reg_i_6__3_n_14;
  wire p_reg_reg_i_6__3_n_7;
  wire p_reg_reg_i_6__3_n_8;
  wire p_reg_reg_i_6__3_n_9;
  wire p_reg_reg_i_6__4_n_10;
  wire p_reg_reg_i_6__4_n_11;
  wire p_reg_reg_i_6__4_n_12;
  wire p_reg_reg_i_6__4_n_13;
  wire p_reg_reg_i_6__4_n_14;
  wire p_reg_reg_i_6__4_n_7;
  wire p_reg_reg_i_6__4_n_8;
  wire p_reg_reg_i_6__4_n_9;
  wire p_reg_reg_i_6_n_10;
  wire p_reg_reg_i_6_n_11;
  wire p_reg_reg_i_6_n_12;
  wire p_reg_reg_i_6_n_13;
  wire p_reg_reg_i_6_n_14;
  wire p_reg_reg_i_6_n_7;
  wire p_reg_reg_i_6_n_8;
  wire p_reg_reg_i_6_n_9;
  wire p_reg_reg_i_7__0_n_10;
  wire p_reg_reg_i_7__0_n_7;
  wire p_reg_reg_i_7__0_n_8;
  wire p_reg_reg_i_7__0_n_9;
  wire p_reg_reg_i_7__1_n_10;
  wire p_reg_reg_i_7__1_n_11;
  wire p_reg_reg_i_7__1_n_12;
  wire p_reg_reg_i_7__1_n_13;
  wire p_reg_reg_i_7__1_n_14;
  wire p_reg_reg_i_7__1_n_7;
  wire p_reg_reg_i_7__1_n_8;
  wire p_reg_reg_i_7__1_n_9;
  wire p_reg_reg_i_7__2_n_10;
  wire p_reg_reg_i_7__2_n_11;
  wire p_reg_reg_i_7__2_n_12;
  wire p_reg_reg_i_7__2_n_13;
  wire p_reg_reg_i_7__2_n_14;
  wire p_reg_reg_i_7__2_n_7;
  wire p_reg_reg_i_7__2_n_8;
  wire p_reg_reg_i_7__2_n_9;
  wire p_reg_reg_i_7__3_n_10;
  wire p_reg_reg_i_7__3_n_11;
  wire p_reg_reg_i_7__3_n_12;
  wire p_reg_reg_i_7__3_n_13;
  wire p_reg_reg_i_7__3_n_14;
  wire p_reg_reg_i_7__3_n_7;
  wire p_reg_reg_i_7__3_n_8;
  wire p_reg_reg_i_7__3_n_9;
  wire p_reg_reg_i_7__4_n_10;
  wire p_reg_reg_i_7__4_n_11;
  wire p_reg_reg_i_7__4_n_12;
  wire p_reg_reg_i_7__4_n_13;
  wire p_reg_reg_i_7__4_n_14;
  wire p_reg_reg_i_7__4_n_7;
  wire p_reg_reg_i_7__4_n_8;
  wire p_reg_reg_i_7__4_n_9;
  wire p_reg_reg_i_7_n_10;
  wire p_reg_reg_i_7_n_11;
  wire p_reg_reg_i_7_n_12;
  wire p_reg_reg_i_7_n_13;
  wire p_reg_reg_i_7_n_14;
  wire p_reg_reg_i_7_n_7;
  wire p_reg_reg_i_7_n_8;
  wire p_reg_reg_i_7_n_9;
  wire p_reg_reg_i_8__0_n_7;
  wire p_reg_reg_i_8__1_n_7;
  wire p_reg_reg_i_8__2_n_7;
  wire p_reg_reg_i_8__3_n_7;
  wire p_reg_reg_i_8__4_n_7;
  wire p_reg_reg_i_8_n_7;
  wire [7:0]shift_int_reg;
  wire [7:0]\shift_int_reg_reg[7]_0 ;
  wire \shift_read_reg_1106_pp0_iter3_reg_reg[0]_srl4_n_7 ;
  wire \shift_read_reg_1106_pp0_iter3_reg_reg[1]_srl4_n_7 ;
  wire \shift_read_reg_1106_pp0_iter3_reg_reg[2]_srl4_n_7 ;
  wire \shift_read_reg_1106_pp0_iter3_reg_reg[3]_srl4_n_7 ;
  wire \shift_read_reg_1106_pp0_iter3_reg_reg[4]_srl4_n_7 ;
  wire \shift_read_reg_1106_pp0_iter3_reg_reg[5]_srl4_n_7 ;
  wire \shift_read_reg_1106_pp0_iter3_reg_reg[6]_srl4_n_7 ;
  wire \shift_read_reg_1106_pp0_iter3_reg_reg[7]_srl4_n_7 ;
  wire [7:0]shift_read_reg_1106_pp0_iter4_reg;
  wire [23:0]storemerge1_fu_934_p4;
  wire temp_11_reg_1336_reg_n_100;
  wire temp_11_reg_1336_reg_n_101;
  wire temp_11_reg_1336_reg_n_102;
  wire temp_11_reg_1336_reg_n_103;
  wire temp_11_reg_1336_reg_n_104;
  wire temp_11_reg_1336_reg_n_105;
  wire temp_11_reg_1336_reg_n_106;
  wire temp_11_reg_1336_reg_n_107;
  wire temp_11_reg_1336_reg_n_108;
  wire temp_11_reg_1336_reg_n_109;
  wire temp_11_reg_1336_reg_n_110;
  wire temp_11_reg_1336_reg_n_111;
  wire temp_11_reg_1336_reg_n_112;
  wire temp_11_reg_1336_reg_n_89;
  wire temp_11_reg_1336_reg_n_90;
  wire temp_11_reg_1336_reg_n_91;
  wire temp_11_reg_1336_reg_n_92;
  wire temp_11_reg_1336_reg_n_93;
  wire temp_11_reg_1336_reg_n_94;
  wire temp_11_reg_1336_reg_n_95;
  wire temp_11_reg_1336_reg_n_96;
  wire temp_11_reg_1336_reg_n_97;
  wire temp_11_reg_1336_reg_n_98;
  wire temp_11_reg_1336_reg_n_99;
  wire temp_12_reg_1341_reg_n_100;
  wire temp_12_reg_1341_reg_n_101;
  wire temp_12_reg_1341_reg_n_102;
  wire temp_12_reg_1341_reg_n_103;
  wire temp_12_reg_1341_reg_n_104;
  wire temp_12_reg_1341_reg_n_105;
  wire temp_12_reg_1341_reg_n_106;
  wire temp_12_reg_1341_reg_n_107;
  wire temp_12_reg_1341_reg_n_108;
  wire temp_12_reg_1341_reg_n_109;
  wire temp_12_reg_1341_reg_n_110;
  wire temp_12_reg_1341_reg_n_111;
  wire temp_12_reg_1341_reg_n_112;
  wire temp_12_reg_1341_reg_n_89;
  wire temp_12_reg_1341_reg_n_90;
  wire temp_12_reg_1341_reg_n_91;
  wire temp_12_reg_1341_reg_n_92;
  wire temp_12_reg_1341_reg_n_93;
  wire temp_12_reg_1341_reg_n_94;
  wire temp_12_reg_1341_reg_n_95;
  wire temp_12_reg_1341_reg_n_96;
  wire temp_12_reg_1341_reg_n_97;
  wire temp_12_reg_1341_reg_n_98;
  wire temp_12_reg_1341_reg_n_99;
  wire temp_16_reg_1356_reg_n_100;
  wire temp_16_reg_1356_reg_n_101;
  wire temp_16_reg_1356_reg_n_102;
  wire temp_16_reg_1356_reg_n_103;
  wire temp_16_reg_1356_reg_n_104;
  wire temp_16_reg_1356_reg_n_105;
  wire temp_16_reg_1356_reg_n_106;
  wire temp_16_reg_1356_reg_n_107;
  wire temp_16_reg_1356_reg_n_108;
  wire temp_16_reg_1356_reg_n_109;
  wire temp_16_reg_1356_reg_n_110;
  wire temp_16_reg_1356_reg_n_111;
  wire temp_16_reg_1356_reg_n_112;
  wire temp_16_reg_1356_reg_n_89;
  wire temp_16_reg_1356_reg_n_90;
  wire temp_16_reg_1356_reg_n_91;
  wire temp_16_reg_1356_reg_n_92;
  wire temp_16_reg_1356_reg_n_93;
  wire temp_16_reg_1356_reg_n_94;
  wire temp_16_reg_1356_reg_n_95;
  wire temp_16_reg_1356_reg_n_96;
  wire temp_16_reg_1356_reg_n_97;
  wire temp_16_reg_1356_reg_n_98;
  wire temp_16_reg_1356_reg_n_99;
  wire [23:0]temp_20_reg_1361_reg_0;
  wire temp_20_reg_1361_reg_n_100;
  wire temp_20_reg_1361_reg_n_101;
  wire temp_20_reg_1361_reg_n_102;
  wire temp_20_reg_1361_reg_n_103;
  wire temp_20_reg_1361_reg_n_104;
  wire temp_20_reg_1361_reg_n_105;
  wire temp_20_reg_1361_reg_n_106;
  wire temp_20_reg_1361_reg_n_107;
  wire temp_20_reg_1361_reg_n_108;
  wire temp_20_reg_1361_reg_n_109;
  wire temp_20_reg_1361_reg_n_110;
  wire temp_20_reg_1361_reg_n_111;
  wire temp_20_reg_1361_reg_n_112;
  wire temp_20_reg_1361_reg_n_89;
  wire temp_20_reg_1361_reg_n_90;
  wire temp_20_reg_1361_reg_n_91;
  wire temp_20_reg_1361_reg_n_92;
  wire temp_20_reg_1361_reg_n_93;
  wire temp_20_reg_1361_reg_n_94;
  wire temp_20_reg_1361_reg_n_95;
  wire temp_20_reg_1361_reg_n_96;
  wire temp_20_reg_1361_reg_n_97;
  wire temp_20_reg_1361_reg_n_98;
  wire temp_20_reg_1361_reg_n_99;
  wire [23:0]temp_21_reg_1366_reg_0;
  wire temp_21_reg_1366_reg_n_100;
  wire temp_21_reg_1366_reg_n_101;
  wire temp_21_reg_1366_reg_n_102;
  wire temp_21_reg_1366_reg_n_103;
  wire temp_21_reg_1366_reg_n_104;
  wire temp_21_reg_1366_reg_n_105;
  wire temp_21_reg_1366_reg_n_106;
  wire temp_21_reg_1366_reg_n_107;
  wire temp_21_reg_1366_reg_n_108;
  wire temp_21_reg_1366_reg_n_109;
  wire temp_21_reg_1366_reg_n_110;
  wire temp_21_reg_1366_reg_n_111;
  wire temp_21_reg_1366_reg_n_112;
  wire temp_21_reg_1366_reg_n_89;
  wire temp_21_reg_1366_reg_n_90;
  wire temp_21_reg_1366_reg_n_91;
  wire temp_21_reg_1366_reg_n_92;
  wire temp_21_reg_1366_reg_n_93;
  wire temp_21_reg_1366_reg_n_94;
  wire temp_21_reg_1366_reg_n_95;
  wire temp_21_reg_1366_reg_n_96;
  wire temp_21_reg_1366_reg_n_97;
  wire temp_21_reg_1366_reg_n_98;
  wire temp_21_reg_1366_reg_n_99;
  wire [23:0]temp_25_reg_1381_reg_0;
  wire temp_25_reg_1381_reg_n_100;
  wire temp_25_reg_1381_reg_n_101;
  wire temp_25_reg_1381_reg_n_102;
  wire temp_25_reg_1381_reg_n_103;
  wire temp_25_reg_1381_reg_n_104;
  wire temp_25_reg_1381_reg_n_105;
  wire temp_25_reg_1381_reg_n_106;
  wire temp_25_reg_1381_reg_n_107;
  wire temp_25_reg_1381_reg_n_108;
  wire temp_25_reg_1381_reg_n_109;
  wire temp_25_reg_1381_reg_n_110;
  wire temp_25_reg_1381_reg_n_111;
  wire temp_25_reg_1381_reg_n_112;
  wire temp_25_reg_1381_reg_n_89;
  wire temp_25_reg_1381_reg_n_90;
  wire temp_25_reg_1381_reg_n_91;
  wire temp_25_reg_1381_reg_n_92;
  wire temp_25_reg_1381_reg_n_93;
  wire temp_25_reg_1381_reg_n_94;
  wire temp_25_reg_1381_reg_n_95;
  wire temp_25_reg_1381_reg_n_96;
  wire temp_25_reg_1381_reg_n_97;
  wire temp_25_reg_1381_reg_n_98;
  wire temp_25_reg_1381_reg_n_99;
  wire [15:0]temp_3_reg_1302_reg_0;
  wire temp_3_reg_1302_reg_n_100;
  wire temp_3_reg_1302_reg_n_101;
  wire temp_3_reg_1302_reg_n_102;
  wire temp_3_reg_1302_reg_n_103;
  wire temp_3_reg_1302_reg_n_104;
  wire temp_3_reg_1302_reg_n_105;
  wire temp_3_reg_1302_reg_n_106;
  wire temp_3_reg_1302_reg_n_107;
  wire temp_3_reg_1302_reg_n_108;
  wire temp_3_reg_1302_reg_n_109;
  wire temp_3_reg_1302_reg_n_110;
  wire temp_3_reg_1302_reg_n_111;
  wire temp_3_reg_1302_reg_n_112;
  wire temp_3_reg_1302_reg_n_89;
  wire temp_3_reg_1302_reg_n_90;
  wire temp_3_reg_1302_reg_n_91;
  wire temp_3_reg_1302_reg_n_92;
  wire temp_3_reg_1302_reg_n_93;
  wire temp_3_reg_1302_reg_n_94;
  wire temp_3_reg_1302_reg_n_95;
  wire temp_3_reg_1302_reg_n_96;
  wire temp_3_reg_1302_reg_n_97;
  wire temp_3_reg_1302_reg_n_98;
  wire temp_3_reg_1302_reg_n_99;
  wire [15:0]temp_7_reg_1331_reg_0;
  wire temp_7_reg_1331_reg_n_100;
  wire temp_7_reg_1331_reg_n_101;
  wire temp_7_reg_1331_reg_n_102;
  wire temp_7_reg_1331_reg_n_103;
  wire temp_7_reg_1331_reg_n_104;
  wire temp_7_reg_1331_reg_n_105;
  wire temp_7_reg_1331_reg_n_106;
  wire temp_7_reg_1331_reg_n_107;
  wire temp_7_reg_1331_reg_n_108;
  wire temp_7_reg_1331_reg_n_109;
  wire temp_7_reg_1331_reg_n_110;
  wire temp_7_reg_1331_reg_n_111;
  wire temp_7_reg_1331_reg_n_112;
  wire temp_7_reg_1331_reg_n_89;
  wire temp_7_reg_1331_reg_n_90;
  wire temp_7_reg_1331_reg_n_91;
  wire temp_7_reg_1331_reg_n_92;
  wire temp_7_reg_1331_reg_n_93;
  wire temp_7_reg_1331_reg_n_94;
  wire temp_7_reg_1331_reg_n_95;
  wire temp_7_reg_1331_reg_n_96;
  wire temp_7_reg_1331_reg_n_97;
  wire temp_7_reg_1331_reg_n_98;
  wire temp_7_reg_1331_reg_n_99;
  wire [15:0]temp_reg_1297_reg_0;
  wire temp_reg_1297_reg_n_100;
  wire temp_reg_1297_reg_n_101;
  wire temp_reg_1297_reg_n_102;
  wire temp_reg_1297_reg_n_103;
  wire temp_reg_1297_reg_n_104;
  wire temp_reg_1297_reg_n_105;
  wire temp_reg_1297_reg_n_106;
  wire temp_reg_1297_reg_n_107;
  wire temp_reg_1297_reg_n_108;
  wire temp_reg_1297_reg_n_109;
  wire temp_reg_1297_reg_n_110;
  wire temp_reg_1297_reg_n_111;
  wire temp_reg_1297_reg_n_112;
  wire temp_reg_1297_reg_n_89;
  wire temp_reg_1297_reg_n_90;
  wire temp_reg_1297_reg_n_91;
  wire temp_reg_1297_reg_n_92;
  wire temp_reg_1297_reg_n_93;
  wire temp_reg_1297_reg_n_94;
  wire temp_reg_1297_reg_n_95;
  wire temp_reg_1297_reg_n_96;
  wire temp_reg_1297_reg_n_97;
  wire temp_reg_1297_reg_n_98;
  wire temp_reg_1297_reg_n_99;
  wire [19:0]tmp_10_reg_1519;
  wire [7:0]tmp_20_reg_1292;
  wire [19:0]tmp_21_reg_1535;
  wire [23:0]\tmp_21_reg_1535_reg[19]_0 ;
  wire [7:0]tmp_9_reg_1247;
  wire [19:0]tmp_reg_1503;
  wire \tmp_reg_1503[17]_i_3_n_7 ;
  wire [7:0]tmp_sum_1_reg_1514;
  wire [7:0]tmp_sum_2_reg_1530;
  wire [7:0]tmp_sum_reg_1498;
  wire [7:0]trunc_ln606_8_reg_1202;
  wire [3:0]NLW_icmp_ln614_1_fu_830_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln614_1_fu_830_p2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln614_1_fu_830_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln614_1_fu_830_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln614_2_fu_882_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln614_2_fu_882_p2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln614_2_fu_882_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln614_2_fu_882_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln614_fu_778_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln614_fu_778_p2_carry__0_O_UNCONNECTED;
  wire [3:2]NLW_icmp_ln614_fu_778_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln614_fu_778_p2_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1_O_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__0_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1__0_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__1_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__1_O_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__2_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1__2_O_UNCONNECTED;
  wire [3:1]NLW_p_reg_reg_i_1__3_CO_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__3_O_UNCONNECTED;
  wire [3:2]NLW_p_reg_reg_i_1__4_CO_UNCONNECTED;
  wire [3:3]NLW_p_reg_reg_i_1__4_O_UNCONNECTED;
  wire NLW_temp_11_reg_1336_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_11_reg_1336_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_11_reg_1336_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_11_reg_1336_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_11_reg_1336_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_11_reg_1336_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_11_reg_1336_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_11_reg_1336_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_11_reg_1336_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp_11_reg_1336_reg_P_UNCONNECTED;
  wire [47:0]NLW_temp_11_reg_1336_reg_PCOUT_UNCONNECTED;
  wire NLW_temp_12_reg_1341_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_12_reg_1341_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_12_reg_1341_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_12_reg_1341_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_12_reg_1341_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_12_reg_1341_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_12_reg_1341_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_12_reg_1341_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_12_reg_1341_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp_12_reg_1341_reg_P_UNCONNECTED;
  wire [47:0]NLW_temp_12_reg_1341_reg_PCOUT_UNCONNECTED;
  wire NLW_temp_16_reg_1356_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_16_reg_1356_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_16_reg_1356_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_16_reg_1356_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_16_reg_1356_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_16_reg_1356_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_16_reg_1356_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_16_reg_1356_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_16_reg_1356_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp_16_reg_1356_reg_P_UNCONNECTED;
  wire [47:0]NLW_temp_16_reg_1356_reg_PCOUT_UNCONNECTED;
  wire NLW_temp_20_reg_1361_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_20_reg_1361_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_20_reg_1361_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_20_reg_1361_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_20_reg_1361_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_20_reg_1361_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_20_reg_1361_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_20_reg_1361_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_20_reg_1361_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp_20_reg_1361_reg_P_UNCONNECTED;
  wire [47:0]NLW_temp_20_reg_1361_reg_PCOUT_UNCONNECTED;
  wire NLW_temp_21_reg_1366_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_21_reg_1366_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_21_reg_1366_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_21_reg_1366_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_21_reg_1366_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_21_reg_1366_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_21_reg_1366_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_21_reg_1366_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_21_reg_1366_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp_21_reg_1366_reg_P_UNCONNECTED;
  wire [47:0]NLW_temp_21_reg_1366_reg_PCOUT_UNCONNECTED;
  wire NLW_temp_25_reg_1381_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_25_reg_1381_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_25_reg_1381_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_25_reg_1381_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_25_reg_1381_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_25_reg_1381_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_25_reg_1381_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_25_reg_1381_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_25_reg_1381_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp_25_reg_1381_reg_P_UNCONNECTED;
  wire [47:0]NLW_temp_25_reg_1381_reg_PCOUT_UNCONNECTED;
  wire NLW_temp_3_reg_1302_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_3_reg_1302_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_3_reg_1302_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_3_reg_1302_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_3_reg_1302_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_3_reg_1302_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_3_reg_1302_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_3_reg_1302_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_3_reg_1302_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp_3_reg_1302_reg_P_UNCONNECTED;
  wire [47:0]NLW_temp_3_reg_1302_reg_PCOUT_UNCONNECTED;
  wire NLW_temp_7_reg_1331_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_7_reg_1331_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_7_reg_1331_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_7_reg_1331_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_7_reg_1331_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_7_reg_1331_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_7_reg_1331_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_7_reg_1331_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_7_reg_1331_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp_7_reg_1331_reg_P_UNCONNECTED;
  wire [47:0]NLW_temp_7_reg_1331_reg_PCOUT_UNCONNECTED;
  wire NLW_temp_reg_1297_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_temp_reg_1297_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_temp_reg_1297_reg_OVERFLOW_UNCONNECTED;
  wire NLW_temp_reg_1297_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_temp_reg_1297_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_temp_reg_1297_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_temp_reg_1297_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_temp_reg_1297_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_temp_reg_1297_reg_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_temp_reg_1297_reg_P_UNCONNECTED;
  wire [47:0]NLW_temp_reg_1297_reg_PCOUT_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][0]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[0]),
        .I3(ap_return_int_reg[0]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][10]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[2]),
        .I3(ap_return_int_reg[10]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [10]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][11]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[3]),
        .I3(ap_return_int_reg[11]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [11]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][12]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[4]),
        .I3(ap_return_int_reg[12]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [12]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][13]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[5]),
        .I3(ap_return_int_reg[13]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [13]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][14]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[6]),
        .I3(ap_return_int_reg[14]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [14]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][15]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[7]),
        .I3(ap_return_int_reg[15]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [15]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][16]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[0]),
        .I3(ap_return_int_reg[16]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [16]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][17]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[1]),
        .I3(ap_return_int_reg[17]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [17]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][18]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[2]),
        .I3(ap_return_int_reg[18]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][19]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[3]),
        .I3(ap_return_int_reg[19]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [19]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][1]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[1]),
        .I3(ap_return_int_reg[1]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][20]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[4]),
        .I3(ap_return_int_reg[20]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [20]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][21]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[5]),
        .I3(ap_return_int_reg[21]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [21]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][22]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[6]),
        .I3(ap_return_int_reg[22]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [22]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][23]_i_2 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[7]),
        .I3(ap_return_int_reg[23]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [23]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][2]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[2]),
        .I3(ap_return_int_reg[2]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][3]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[3]),
        .I3(ap_return_int_reg[3]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][4]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[4]),
        .I3(ap_return_int_reg[4]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][5]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[5]),
        .I3(ap_return_int_reg[5]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][6]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[6]),
        .I3(ap_return_int_reg[6]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][7]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[7]),
        .I3(ap_return_int_reg[7]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][8]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[0]),
        .I3(ap_return_int_reg[8]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [8]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT5 #(
    .INIT(32'hBABAFF00)) 
    \SRL_SIG[0][9]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[1]),
        .I3(ap_return_int_reg[9]),
        .I4(ap_ce_reg),
        .O(\tmp_21_reg_1535_reg[19]_0 [9]));
  FDRE ap_ce_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_block_pp0_stage0_subdone),
        .Q(ap_ce_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[0]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[0]),
        .O(storemerge1_fu_934_p4[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[10]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[2]),
        .O(storemerge1_fu_934_p4[10]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[11]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[3]),
        .O(storemerge1_fu_934_p4[11]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[12]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[4]),
        .O(storemerge1_fu_934_p4[12]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[13]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[5]),
        .O(storemerge1_fu_934_p4[13]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[14]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[6]),
        .O(storemerge1_fu_934_p4[14]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[15]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[7]),
        .O(storemerge1_fu_934_p4[15]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[16]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[0]),
        .O(storemerge1_fu_934_p4[16]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[17]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[1]),
        .O(storemerge1_fu_934_p4[17]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[18]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[2]),
        .O(storemerge1_fu_934_p4[18]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[19]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[3]),
        .O(storemerge1_fu_934_p4[19]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[1]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[1]),
        .O(storemerge1_fu_934_p4[1]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[20]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[4]),
        .O(storemerge1_fu_934_p4[20]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[21]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[5]),
        .O(storemerge1_fu_934_p4[21]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[22]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[6]),
        .O(storemerge1_fu_934_p4[22]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[23]_i_1 
       (.I0(icmp_ln614_2_fu_882_p2),
        .I1(tmp_21_reg_1535[19]),
        .I2(tmp_sum_2_reg_1530[7]),
        .O(storemerge1_fu_934_p4[23]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[2]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[2]),
        .O(storemerge1_fu_934_p4[2]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[3]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[3]),
        .O(storemerge1_fu_934_p4[3]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[4]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[4]),
        .O(storemerge1_fu_934_p4[4]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[5]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[5]),
        .O(storemerge1_fu_934_p4[5]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[6]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[6]),
        .O(storemerge1_fu_934_p4[6]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[7]_i_1 
       (.I0(icmp_ln614_fu_778_p2),
        .I1(tmp_reg_1503[19]),
        .I2(tmp_sum_reg_1498[7]),
        .O(storemerge1_fu_934_p4[7]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[8]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[0]),
        .O(storemerge1_fu_934_p4[8]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \ap_return_int_reg[9]_i_1 
       (.I0(icmp_ln614_1_fu_830_p2),
        .I1(tmp_10_reg_1519[19]),
        .I2(tmp_sum_1_reg_1514[1]),
        .O(storemerge1_fu_934_p4[9]));
  FDRE \ap_return_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[0]),
        .Q(ap_return_int_reg[0]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[10]),
        .Q(ap_return_int_reg[10]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[11]),
        .Q(ap_return_int_reg[11]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[12]),
        .Q(ap_return_int_reg[12]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[13]),
        .Q(ap_return_int_reg[13]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[14]),
        .Q(ap_return_int_reg[14]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[15]),
        .Q(ap_return_int_reg[15]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[16]),
        .Q(ap_return_int_reg[16]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[17]),
        .Q(ap_return_int_reg[17]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[18]),
        .Q(ap_return_int_reg[18]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[19]),
        .Q(ap_return_int_reg[19]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[1]),
        .Q(ap_return_int_reg[1]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[20]),
        .Q(ap_return_int_reg[20]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[21]),
        .Q(ap_return_int_reg[21]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[22]),
        .Q(ap_return_int_reg[22]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[23]),
        .Q(ap_return_int_reg[23]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[2]),
        .Q(ap_return_int_reg[2]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[3]),
        .Q(ap_return_int_reg[3]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[4]),
        .Q(ap_return_int_reg[4]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[5]),
        .Q(ap_return_int_reg[5]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[6]),
        .Q(ap_return_int_reg[6]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[7]),
        .Q(ap_return_int_reg[7]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[8]),
        .Q(ap_return_int_reg[8]),
        .R(1'b0));
  FDRE \ap_return_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(storemerge1_fu_934_p4[9]),
        .Q(ap_return_int_reg[9]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln614_1_fu_830_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln614_1_fu_830_p2_carry_n_7,icmp_ln614_1_fu_830_p2_carry_n_8,icmp_ln614_1_fu_830_p2_carry_n_9,icmp_ln614_1_fu_830_p2_carry_n_10}),
        .CYINIT(1'b0),
        .DI({icmp_ln614_1_fu_830_p2_carry_i_1_n_7,icmp_ln614_1_fu_830_p2_carry_i_2_n_7,icmp_ln614_1_fu_830_p2_carry_i_3_n_7,icmp_ln614_1_fu_830_p2_carry_i_4_n_7}),
        .O(NLW_icmp_ln614_1_fu_830_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln614_1_fu_830_p2_carry_i_5_n_7,icmp_ln614_1_fu_830_p2_carry_i_6_n_7,icmp_ln614_1_fu_830_p2_carry_i_7_n_7,icmp_ln614_1_fu_830_p2_carry_i_8_n_7}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln614_1_fu_830_p2_carry__0
       (.CI(icmp_ln614_1_fu_830_p2_carry_n_7),
        .CO({icmp_ln614_1_fu_830_p2_carry__0_n_7,icmp_ln614_1_fu_830_p2_carry__0_n_8,icmp_ln614_1_fu_830_p2_carry__0_n_9,icmp_ln614_1_fu_830_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({icmp_ln614_1_fu_830_p2_carry__0_i_1_n_7,icmp_ln614_1_fu_830_p2_carry__0_i_2_n_7,icmp_ln614_1_fu_830_p2_carry__0_i_3_n_7,icmp_ln614_1_fu_830_p2_carry__0_i_4_n_7}),
        .O(NLW_icmp_ln614_1_fu_830_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln614_1_fu_830_p2_carry__0_i_5_n_7,icmp_ln614_1_fu_830_p2_carry__0_i_6_n_7,icmp_ln614_1_fu_830_p2_carry__0_i_7_n_7,icmp_ln614_1_fu_830_p2_carry__0_i_8_n_7}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_1_fu_830_p2_carry__0_i_1
       (.I0(tmp_10_reg_1519[14]),
        .I1(tmp_10_reg_1519[15]),
        .O(icmp_ln614_1_fu_830_p2_carry__0_i_1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_1_fu_830_p2_carry__0_i_2
       (.I0(tmp_10_reg_1519[12]),
        .I1(tmp_10_reg_1519[13]),
        .O(icmp_ln614_1_fu_830_p2_carry__0_i_2_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_1_fu_830_p2_carry__0_i_3
       (.I0(tmp_10_reg_1519[10]),
        .I1(tmp_10_reg_1519[11]),
        .O(icmp_ln614_1_fu_830_p2_carry__0_i_3_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_1_fu_830_p2_carry__0_i_4
       (.I0(tmp_10_reg_1519[8]),
        .I1(tmp_10_reg_1519[9]),
        .O(icmp_ln614_1_fu_830_p2_carry__0_i_4_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_1_fu_830_p2_carry__0_i_5
       (.I0(tmp_10_reg_1519[14]),
        .I1(tmp_10_reg_1519[15]),
        .O(icmp_ln614_1_fu_830_p2_carry__0_i_5_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_1_fu_830_p2_carry__0_i_6
       (.I0(tmp_10_reg_1519[12]),
        .I1(tmp_10_reg_1519[13]),
        .O(icmp_ln614_1_fu_830_p2_carry__0_i_6_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_1_fu_830_p2_carry__0_i_7
       (.I0(tmp_10_reg_1519[10]),
        .I1(tmp_10_reg_1519[11]),
        .O(icmp_ln614_1_fu_830_p2_carry__0_i_7_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_1_fu_830_p2_carry__0_i_8
       (.I0(tmp_10_reg_1519[8]),
        .I1(tmp_10_reg_1519[9]),
        .O(icmp_ln614_1_fu_830_p2_carry__0_i_8_n_7));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln614_1_fu_830_p2_carry__1
       (.CI(icmp_ln614_1_fu_830_p2_carry__0_n_7),
        .CO({NLW_icmp_ln614_1_fu_830_p2_carry__1_CO_UNCONNECTED[3:2],icmp_ln614_1_fu_830_p2,icmp_ln614_1_fu_830_p2_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln614_1_fu_830_p2_carry__1_i_1_n_7,icmp_ln614_1_fu_830_p2_carry__1_i_2_n_7}),
        .O(NLW_icmp_ln614_1_fu_830_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln614_1_fu_830_p2_carry__1_i_3_n_7,icmp_ln614_1_fu_830_p2_carry__1_i_4_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln614_1_fu_830_p2_carry__1_i_1
       (.I0(tmp_10_reg_1519[18]),
        .I1(tmp_10_reg_1519[19]),
        .O(icmp_ln614_1_fu_830_p2_carry__1_i_1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_1_fu_830_p2_carry__1_i_2
       (.I0(tmp_10_reg_1519[16]),
        .I1(tmp_10_reg_1519[17]),
        .O(icmp_ln614_1_fu_830_p2_carry__1_i_2_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_1_fu_830_p2_carry__1_i_3
       (.I0(tmp_10_reg_1519[18]),
        .I1(tmp_10_reg_1519[19]),
        .O(icmp_ln614_1_fu_830_p2_carry__1_i_3_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_1_fu_830_p2_carry__1_i_4
       (.I0(tmp_10_reg_1519[16]),
        .I1(tmp_10_reg_1519[17]),
        .O(icmp_ln614_1_fu_830_p2_carry__1_i_4_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_1_fu_830_p2_carry_i_1
       (.I0(tmp_10_reg_1519[6]),
        .I1(tmp_10_reg_1519[7]),
        .O(icmp_ln614_1_fu_830_p2_carry_i_1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_1_fu_830_p2_carry_i_2
       (.I0(tmp_10_reg_1519[4]),
        .I1(tmp_10_reg_1519[5]),
        .O(icmp_ln614_1_fu_830_p2_carry_i_2_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_1_fu_830_p2_carry_i_3
       (.I0(tmp_10_reg_1519[2]),
        .I1(tmp_10_reg_1519[3]),
        .O(icmp_ln614_1_fu_830_p2_carry_i_3_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_1_fu_830_p2_carry_i_4
       (.I0(tmp_10_reg_1519[0]),
        .I1(tmp_10_reg_1519[1]),
        .O(icmp_ln614_1_fu_830_p2_carry_i_4_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_1_fu_830_p2_carry_i_5
       (.I0(tmp_10_reg_1519[6]),
        .I1(tmp_10_reg_1519[7]),
        .O(icmp_ln614_1_fu_830_p2_carry_i_5_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_1_fu_830_p2_carry_i_6
       (.I0(tmp_10_reg_1519[4]),
        .I1(tmp_10_reg_1519[5]),
        .O(icmp_ln614_1_fu_830_p2_carry_i_6_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_1_fu_830_p2_carry_i_7
       (.I0(tmp_10_reg_1519[2]),
        .I1(tmp_10_reg_1519[3]),
        .O(icmp_ln614_1_fu_830_p2_carry_i_7_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_1_fu_830_p2_carry_i_8
       (.I0(tmp_10_reg_1519[0]),
        .I1(tmp_10_reg_1519[1]),
        .O(icmp_ln614_1_fu_830_p2_carry_i_8_n_7));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln614_2_fu_882_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln614_2_fu_882_p2_carry_n_7,icmp_ln614_2_fu_882_p2_carry_n_8,icmp_ln614_2_fu_882_p2_carry_n_9,icmp_ln614_2_fu_882_p2_carry_n_10}),
        .CYINIT(1'b0),
        .DI({icmp_ln614_2_fu_882_p2_carry_i_1_n_7,icmp_ln614_2_fu_882_p2_carry_i_2_n_7,icmp_ln614_2_fu_882_p2_carry_i_3_n_7,icmp_ln614_2_fu_882_p2_carry_i_4_n_7}),
        .O(NLW_icmp_ln614_2_fu_882_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln614_2_fu_882_p2_carry_i_5_n_7,icmp_ln614_2_fu_882_p2_carry_i_6_n_7,icmp_ln614_2_fu_882_p2_carry_i_7_n_7,icmp_ln614_2_fu_882_p2_carry_i_8_n_7}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln614_2_fu_882_p2_carry__0
       (.CI(icmp_ln614_2_fu_882_p2_carry_n_7),
        .CO({icmp_ln614_2_fu_882_p2_carry__0_n_7,icmp_ln614_2_fu_882_p2_carry__0_n_8,icmp_ln614_2_fu_882_p2_carry__0_n_9,icmp_ln614_2_fu_882_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({icmp_ln614_2_fu_882_p2_carry__0_i_1_n_7,icmp_ln614_2_fu_882_p2_carry__0_i_2_n_7,icmp_ln614_2_fu_882_p2_carry__0_i_3_n_7,icmp_ln614_2_fu_882_p2_carry__0_i_4_n_7}),
        .O(NLW_icmp_ln614_2_fu_882_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln614_2_fu_882_p2_carry__0_i_5_n_7,icmp_ln614_2_fu_882_p2_carry__0_i_6_n_7,icmp_ln614_2_fu_882_p2_carry__0_i_7_n_7,icmp_ln614_2_fu_882_p2_carry__0_i_8_n_7}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_2_fu_882_p2_carry__0_i_1
       (.I0(tmp_21_reg_1535[14]),
        .I1(tmp_21_reg_1535[15]),
        .O(icmp_ln614_2_fu_882_p2_carry__0_i_1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_2_fu_882_p2_carry__0_i_2
       (.I0(tmp_21_reg_1535[12]),
        .I1(tmp_21_reg_1535[13]),
        .O(icmp_ln614_2_fu_882_p2_carry__0_i_2_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_2_fu_882_p2_carry__0_i_3
       (.I0(tmp_21_reg_1535[10]),
        .I1(tmp_21_reg_1535[11]),
        .O(icmp_ln614_2_fu_882_p2_carry__0_i_3_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_2_fu_882_p2_carry__0_i_4
       (.I0(tmp_21_reg_1535[8]),
        .I1(tmp_21_reg_1535[9]),
        .O(icmp_ln614_2_fu_882_p2_carry__0_i_4_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_2_fu_882_p2_carry__0_i_5
       (.I0(tmp_21_reg_1535[14]),
        .I1(tmp_21_reg_1535[15]),
        .O(icmp_ln614_2_fu_882_p2_carry__0_i_5_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_2_fu_882_p2_carry__0_i_6
       (.I0(tmp_21_reg_1535[12]),
        .I1(tmp_21_reg_1535[13]),
        .O(icmp_ln614_2_fu_882_p2_carry__0_i_6_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_2_fu_882_p2_carry__0_i_7
       (.I0(tmp_21_reg_1535[10]),
        .I1(tmp_21_reg_1535[11]),
        .O(icmp_ln614_2_fu_882_p2_carry__0_i_7_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_2_fu_882_p2_carry__0_i_8
       (.I0(tmp_21_reg_1535[8]),
        .I1(tmp_21_reg_1535[9]),
        .O(icmp_ln614_2_fu_882_p2_carry__0_i_8_n_7));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln614_2_fu_882_p2_carry__1
       (.CI(icmp_ln614_2_fu_882_p2_carry__0_n_7),
        .CO({NLW_icmp_ln614_2_fu_882_p2_carry__1_CO_UNCONNECTED[3:2],icmp_ln614_2_fu_882_p2,icmp_ln614_2_fu_882_p2_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln614_2_fu_882_p2_carry__1_i_1_n_7,icmp_ln614_2_fu_882_p2_carry__1_i_2_n_7}),
        .O(NLW_icmp_ln614_2_fu_882_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln614_2_fu_882_p2_carry__1_i_3_n_7,icmp_ln614_2_fu_882_p2_carry__1_i_4_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln614_2_fu_882_p2_carry__1_i_1
       (.I0(tmp_21_reg_1535[18]),
        .I1(tmp_21_reg_1535[19]),
        .O(icmp_ln614_2_fu_882_p2_carry__1_i_1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_2_fu_882_p2_carry__1_i_2
       (.I0(tmp_21_reg_1535[16]),
        .I1(tmp_21_reg_1535[17]),
        .O(icmp_ln614_2_fu_882_p2_carry__1_i_2_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_2_fu_882_p2_carry__1_i_3
       (.I0(tmp_21_reg_1535[18]),
        .I1(tmp_21_reg_1535[19]),
        .O(icmp_ln614_2_fu_882_p2_carry__1_i_3_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_2_fu_882_p2_carry__1_i_4
       (.I0(tmp_21_reg_1535[16]),
        .I1(tmp_21_reg_1535[17]),
        .O(icmp_ln614_2_fu_882_p2_carry__1_i_4_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_2_fu_882_p2_carry_i_1
       (.I0(tmp_21_reg_1535[6]),
        .I1(tmp_21_reg_1535[7]),
        .O(icmp_ln614_2_fu_882_p2_carry_i_1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_2_fu_882_p2_carry_i_2
       (.I0(tmp_21_reg_1535[4]),
        .I1(tmp_21_reg_1535[5]),
        .O(icmp_ln614_2_fu_882_p2_carry_i_2_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_2_fu_882_p2_carry_i_3
       (.I0(tmp_21_reg_1535[2]),
        .I1(tmp_21_reg_1535[3]),
        .O(icmp_ln614_2_fu_882_p2_carry_i_3_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_2_fu_882_p2_carry_i_4
       (.I0(tmp_21_reg_1535[0]),
        .I1(tmp_21_reg_1535[1]),
        .O(icmp_ln614_2_fu_882_p2_carry_i_4_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_2_fu_882_p2_carry_i_5
       (.I0(tmp_21_reg_1535[6]),
        .I1(tmp_21_reg_1535[7]),
        .O(icmp_ln614_2_fu_882_p2_carry_i_5_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_2_fu_882_p2_carry_i_6
       (.I0(tmp_21_reg_1535[4]),
        .I1(tmp_21_reg_1535[5]),
        .O(icmp_ln614_2_fu_882_p2_carry_i_6_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_2_fu_882_p2_carry_i_7
       (.I0(tmp_21_reg_1535[2]),
        .I1(tmp_21_reg_1535[3]),
        .O(icmp_ln614_2_fu_882_p2_carry_i_7_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_2_fu_882_p2_carry_i_8
       (.I0(tmp_21_reg_1535[0]),
        .I1(tmp_21_reg_1535[1]),
        .O(icmp_ln614_2_fu_882_p2_carry_i_8_n_7));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln614_fu_778_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln614_fu_778_p2_carry_n_7,icmp_ln614_fu_778_p2_carry_n_8,icmp_ln614_fu_778_p2_carry_n_9,icmp_ln614_fu_778_p2_carry_n_10}),
        .CYINIT(1'b0),
        .DI({icmp_ln614_fu_778_p2_carry_i_1_n_7,icmp_ln614_fu_778_p2_carry_i_2_n_7,icmp_ln614_fu_778_p2_carry_i_3_n_7,icmp_ln614_fu_778_p2_carry_i_4_n_7}),
        .O(NLW_icmp_ln614_fu_778_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln614_fu_778_p2_carry_i_5_n_7,icmp_ln614_fu_778_p2_carry_i_6_n_7,icmp_ln614_fu_778_p2_carry_i_7_n_7,icmp_ln614_fu_778_p2_carry_i_8_n_7}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln614_fu_778_p2_carry__0
       (.CI(icmp_ln614_fu_778_p2_carry_n_7),
        .CO({icmp_ln614_fu_778_p2_carry__0_n_7,icmp_ln614_fu_778_p2_carry__0_n_8,icmp_ln614_fu_778_p2_carry__0_n_9,icmp_ln614_fu_778_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({icmp_ln614_fu_778_p2_carry__0_i_1_n_7,icmp_ln614_fu_778_p2_carry__0_i_2_n_7,icmp_ln614_fu_778_p2_carry__0_i_3_n_7,icmp_ln614_fu_778_p2_carry__0_i_4_n_7}),
        .O(NLW_icmp_ln614_fu_778_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln614_fu_778_p2_carry__0_i_5_n_7,icmp_ln614_fu_778_p2_carry__0_i_6_n_7,icmp_ln614_fu_778_p2_carry__0_i_7_n_7,icmp_ln614_fu_778_p2_carry__0_i_8_n_7}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_fu_778_p2_carry__0_i_1
       (.I0(tmp_reg_1503[14]),
        .I1(tmp_reg_1503[15]),
        .O(icmp_ln614_fu_778_p2_carry__0_i_1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_fu_778_p2_carry__0_i_2
       (.I0(tmp_reg_1503[12]),
        .I1(tmp_reg_1503[13]),
        .O(icmp_ln614_fu_778_p2_carry__0_i_2_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_fu_778_p2_carry__0_i_3
       (.I0(tmp_reg_1503[10]),
        .I1(tmp_reg_1503[11]),
        .O(icmp_ln614_fu_778_p2_carry__0_i_3_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_fu_778_p2_carry__0_i_4
       (.I0(tmp_reg_1503[8]),
        .I1(tmp_reg_1503[9]),
        .O(icmp_ln614_fu_778_p2_carry__0_i_4_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_fu_778_p2_carry__0_i_5
       (.I0(tmp_reg_1503[14]),
        .I1(tmp_reg_1503[15]),
        .O(icmp_ln614_fu_778_p2_carry__0_i_5_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_fu_778_p2_carry__0_i_6
       (.I0(tmp_reg_1503[12]),
        .I1(tmp_reg_1503[13]),
        .O(icmp_ln614_fu_778_p2_carry__0_i_6_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_fu_778_p2_carry__0_i_7
       (.I0(tmp_reg_1503[10]),
        .I1(tmp_reg_1503[11]),
        .O(icmp_ln614_fu_778_p2_carry__0_i_7_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_fu_778_p2_carry__0_i_8
       (.I0(tmp_reg_1503[8]),
        .I1(tmp_reg_1503[9]),
        .O(icmp_ln614_fu_778_p2_carry__0_i_8_n_7));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln614_fu_778_p2_carry__1
       (.CI(icmp_ln614_fu_778_p2_carry__0_n_7),
        .CO({NLW_icmp_ln614_fu_778_p2_carry__1_CO_UNCONNECTED[3:2],icmp_ln614_fu_778_p2,icmp_ln614_fu_778_p2_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_ln614_fu_778_p2_carry__1_i_1_n_7,icmp_ln614_fu_778_p2_carry__1_i_2_n_7}),
        .O(NLW_icmp_ln614_fu_778_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,icmp_ln614_fu_778_p2_carry__1_i_3_n_7,icmp_ln614_fu_778_p2_carry__1_i_4_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    icmp_ln614_fu_778_p2_carry__1_i_1
       (.I0(tmp_reg_1503[18]),
        .I1(tmp_reg_1503[19]),
        .O(icmp_ln614_fu_778_p2_carry__1_i_1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_fu_778_p2_carry__1_i_2
       (.I0(tmp_reg_1503[16]),
        .I1(tmp_reg_1503[17]),
        .O(icmp_ln614_fu_778_p2_carry__1_i_2_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_fu_778_p2_carry__1_i_3
       (.I0(tmp_reg_1503[18]),
        .I1(tmp_reg_1503[19]),
        .O(icmp_ln614_fu_778_p2_carry__1_i_3_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_fu_778_p2_carry__1_i_4
       (.I0(tmp_reg_1503[16]),
        .I1(tmp_reg_1503[17]),
        .O(icmp_ln614_fu_778_p2_carry__1_i_4_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_fu_778_p2_carry_i_1
       (.I0(tmp_reg_1503[6]),
        .I1(tmp_reg_1503[7]),
        .O(icmp_ln614_fu_778_p2_carry_i_1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_fu_778_p2_carry_i_2
       (.I0(tmp_reg_1503[4]),
        .I1(tmp_reg_1503[5]),
        .O(icmp_ln614_fu_778_p2_carry_i_2_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_fu_778_p2_carry_i_3
       (.I0(tmp_reg_1503[2]),
        .I1(tmp_reg_1503[3]),
        .O(icmp_ln614_fu_778_p2_carry_i_3_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_ln614_fu_778_p2_carry_i_4
       (.I0(tmp_reg_1503[0]),
        .I1(tmp_reg_1503[1]),
        .O(icmp_ln614_fu_778_p2_carry_i_4_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_fu_778_p2_carry_i_5
       (.I0(tmp_reg_1503[6]),
        .I1(tmp_reg_1503[7]),
        .O(icmp_ln614_fu_778_p2_carry_i_5_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_fu_778_p2_carry_i_6
       (.I0(tmp_reg_1503[4]),
        .I1(tmp_reg_1503[5]),
        .O(icmp_ln614_fu_778_p2_carry_i_6_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_fu_778_p2_carry_i_7
       (.I0(tmp_reg_1503[2]),
        .I1(tmp_reg_1503[3]),
        .O(icmp_ln614_fu_778_p2_carry_i_7_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln614_fu_778_p2_carry_i_8
       (.I0(tmp_reg_1503[0]),
        .I1(tmp_reg_1503[1]),
        .O(icmp_ln614_fu_778_p2_carry_i_8_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0 mac_muladd_16s_8ns_24s_25_4_0_U42
       (.E(ap_block_pp0_stage0_subdone),
        .P({mac_muladd_16s_8ns_24s_25_4_0_U42_n_7,mac_muladd_16s_8ns_24s_25_4_0_U42_n_8,mac_muladd_16s_8ns_24s_25_4_0_U42_n_9,mac_muladd_16s_8ns_24s_25_4_0_U42_n_10,mac_muladd_16s_8ns_24s_25_4_0_U42_n_11,mac_muladd_16s_8ns_24s_25_4_0_U42_n_12,mac_muladd_16s_8ns_24s_25_4_0_U42_n_13,mac_muladd_16s_8ns_24s_25_4_0_U42_n_14,mac_muladd_16s_8ns_24s_25_4_0_U42_n_15,mac_muladd_16s_8ns_24s_25_4_0_U42_n_16,mac_muladd_16s_8ns_24s_25_4_0_U42_n_17,mac_muladd_16s_8ns_24s_25_4_0_U42_n_18,mac_muladd_16s_8ns_24s_25_4_0_U42_n_19,mac_muladd_16s_8ns_24s_25_4_0_U42_n_20,mac_muladd_16s_8ns_24s_25_4_0_U42_n_21,mac_muladd_16s_8ns_24s_25_4_0_U42_n_22,mac_muladd_16s_8ns_24s_25_4_0_U42_n_23,mac_muladd_16s_8ns_24s_25_4_0_U42_n_24,mac_muladd_16s_8ns_24s_25_4_0_U42_n_25,mac_muladd_16s_8ns_24s_25_4_0_U42_n_26,mac_muladd_16s_8ns_24s_25_4_0_U42_n_27,mac_muladd_16s_8ns_24s_25_4_0_U42_n_28,mac_muladd_16s_8ns_24s_25_4_0_U42_n_29,mac_muladd_16s_8ns_24s_25_4_0_U42_n_30,mac_muladd_16s_8ns_24s_25_4_0_U42_n_31}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_0[7:0]),
        .p_reg_reg_0(p_reg_reg_1),
        .p_reg_reg_1({temp_reg_1297_reg_n_89,temp_reg_1297_reg_n_90,temp_reg_1297_reg_n_91,temp_reg_1297_reg_n_92,temp_reg_1297_reg_n_93,temp_reg_1297_reg_n_94,temp_reg_1297_reg_n_95,temp_reg_1297_reg_n_96,temp_reg_1297_reg_n_97,temp_reg_1297_reg_n_98,temp_reg_1297_reg_n_99,temp_reg_1297_reg_n_100,temp_reg_1297_reg_n_101,temp_reg_1297_reg_n_102,temp_reg_1297_reg_n_103,temp_reg_1297_reg_n_104,temp_reg_1297_reg_n_105,temp_reg_1297_reg_n_106,temp_reg_1297_reg_n_107,temp_reg_1297_reg_n_108,temp_reg_1297_reg_n_109,temp_reg_1297_reg_n_110,temp_reg_1297_reg_n_111,temp_reg_1297_reg_n_112}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_11 mac_muladd_16s_8ns_24s_25_4_0_U43
       (.E(ap_block_pp0_stage0_subdone),
        .P({mac_muladd_16s_8ns_24s_25_4_0_U43_n_7,mac_muladd_16s_8ns_24s_25_4_0_U43_n_8,mac_muladd_16s_8ns_24s_25_4_0_U43_n_9,mac_muladd_16s_8ns_24s_25_4_0_U43_n_10,mac_muladd_16s_8ns_24s_25_4_0_U43_n_11,mac_muladd_16s_8ns_24s_25_4_0_U43_n_12,mac_muladd_16s_8ns_24s_25_4_0_U43_n_13,mac_muladd_16s_8ns_24s_25_4_0_U43_n_14,mac_muladd_16s_8ns_24s_25_4_0_U43_n_15,mac_muladd_16s_8ns_24s_25_4_0_U43_n_16,mac_muladd_16s_8ns_24s_25_4_0_U43_n_17,mac_muladd_16s_8ns_24s_25_4_0_U43_n_18,mac_muladd_16s_8ns_24s_25_4_0_U43_n_19,mac_muladd_16s_8ns_24s_25_4_0_U43_n_20,mac_muladd_16s_8ns_24s_25_4_0_U43_n_21,mac_muladd_16s_8ns_24s_25_4_0_U43_n_22,mac_muladd_16s_8ns_24s_25_4_0_U43_n_23,mac_muladd_16s_8ns_24s_25_4_0_U43_n_24,mac_muladd_16s_8ns_24s_25_4_0_U43_n_25,mac_muladd_16s_8ns_24s_25_4_0_U43_n_26,mac_muladd_16s_8ns_24s_25_4_0_U43_n_27,mac_muladd_16s_8ns_24s_25_4_0_U43_n_28,mac_muladd_16s_8ns_24s_25_4_0_U43_n_29,mac_muladd_16s_8ns_24s_25_4_0_U43_n_30,mac_muladd_16s_8ns_24s_25_4_0_U43_n_31}),
        .S(mac_muladd_16s_8ns_24s_25_4_0_U43_n_32),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_2[7:0]),
        .p_reg_reg_0(p_reg_reg_3),
        .p_reg_reg_1({temp_3_reg_1302_reg_n_89,temp_3_reg_1302_reg_n_90,temp_3_reg_1302_reg_n_91,temp_3_reg_1302_reg_n_92,temp_3_reg_1302_reg_n_93,temp_3_reg_1302_reg_n_94,temp_3_reg_1302_reg_n_95,temp_3_reg_1302_reg_n_96,temp_3_reg_1302_reg_n_97,temp_3_reg_1302_reg_n_98,temp_3_reg_1302_reg_n_99,temp_3_reg_1302_reg_n_100,temp_3_reg_1302_reg_n_101,temp_3_reg_1302_reg_n_102,temp_3_reg_1302_reg_n_103,temp_3_reg_1302_reg_n_104,temp_3_reg_1302_reg_n_105,temp_3_reg_1302_reg_n_106,temp_3_reg_1302_reg_n_107,temp_3_reg_1302_reg_n_108,temp_3_reg_1302_reg_n_109,temp_3_reg_1302_reg_n_110,temp_3_reg_1302_reg_n_111,temp_3_reg_1302_reg_n_112}),
        .p_reg_reg_2(mac_muladd_16s_8ns_24s_25_4_0_U42_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_12 mac_muladd_16s_8ns_24s_25_4_0_U44
       (.E(ap_block_pp0_stage0_subdone),
        .P({mac_muladd_16s_8ns_24s_25_4_0_U44_n_7,mac_muladd_16s_8ns_24s_25_4_0_U44_n_8,mac_muladd_16s_8ns_24s_25_4_0_U44_n_9,mac_muladd_16s_8ns_24s_25_4_0_U44_n_10,mac_muladd_16s_8ns_24s_25_4_0_U44_n_11,mac_muladd_16s_8ns_24s_25_4_0_U44_n_12,mac_muladd_16s_8ns_24s_25_4_0_U44_n_13,mac_muladd_16s_8ns_24s_25_4_0_U44_n_14,mac_muladd_16s_8ns_24s_25_4_0_U44_n_15,mac_muladd_16s_8ns_24s_25_4_0_U44_n_16,mac_muladd_16s_8ns_24s_25_4_0_U44_n_17,mac_muladd_16s_8ns_24s_25_4_0_U44_n_18,mac_muladd_16s_8ns_24s_25_4_0_U44_n_19,mac_muladd_16s_8ns_24s_25_4_0_U44_n_20,mac_muladd_16s_8ns_24s_25_4_0_U44_n_21,mac_muladd_16s_8ns_24s_25_4_0_U44_n_22,mac_muladd_16s_8ns_24s_25_4_0_U44_n_23,mac_muladd_16s_8ns_24s_25_4_0_U44_n_24,mac_muladd_16s_8ns_24s_25_4_0_U44_n_25,mac_muladd_16s_8ns_24s_25_4_0_U44_n_26,mac_muladd_16s_8ns_24s_25_4_0_U44_n_27,mac_muladd_16s_8ns_24s_25_4_0_U44_n_28,mac_muladd_16s_8ns_24s_25_4_0_U44_n_29,mac_muladd_16s_8ns_24s_25_4_0_U44_n_30,mac_muladd_16s_8ns_24s_25_4_0_U44_n_31}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_4[7:0]),
        .p_reg_reg_0(p_reg_reg_5),
        .p_reg_reg_1({temp_7_reg_1331_reg_n_89,temp_7_reg_1331_reg_n_90,temp_7_reg_1331_reg_n_91,temp_7_reg_1331_reg_n_92,temp_7_reg_1331_reg_n_93,temp_7_reg_1331_reg_n_94,temp_7_reg_1331_reg_n_95,temp_7_reg_1331_reg_n_96,temp_7_reg_1331_reg_n_97,temp_7_reg_1331_reg_n_98,temp_7_reg_1331_reg_n_99,temp_7_reg_1331_reg_n_100,temp_7_reg_1331_reg_n_101,temp_7_reg_1331_reg_n_102,temp_7_reg_1331_reg_n_103,temp_7_reg_1331_reg_n_104,temp_7_reg_1331_reg_n_105,temp_7_reg_1331_reg_n_106,temp_7_reg_1331_reg_n_107,temp_7_reg_1331_reg_n_108,temp_7_reg_1331_reg_n_109,temp_7_reg_1331_reg_n_110,temp_7_reg_1331_reg_n_111,temp_7_reg_1331_reg_n_112}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_13 mac_muladd_16s_8ns_24s_25_4_0_U45
       (.E(ap_block_pp0_stage0_subdone),
        .P({mac_muladd_16s_8ns_24s_25_4_0_U45_n_7,mac_muladd_16s_8ns_24s_25_4_0_U45_n_8,mac_muladd_16s_8ns_24s_25_4_0_U45_n_9,mac_muladd_16s_8ns_24s_25_4_0_U45_n_10,mac_muladd_16s_8ns_24s_25_4_0_U45_n_11,mac_muladd_16s_8ns_24s_25_4_0_U45_n_12,mac_muladd_16s_8ns_24s_25_4_0_U45_n_13,mac_muladd_16s_8ns_24s_25_4_0_U45_n_14,mac_muladd_16s_8ns_24s_25_4_0_U45_n_15,mac_muladd_16s_8ns_24s_25_4_0_U45_n_16,mac_muladd_16s_8ns_24s_25_4_0_U45_n_17,mac_muladd_16s_8ns_24s_25_4_0_U45_n_18,mac_muladd_16s_8ns_24s_25_4_0_U45_n_19,mac_muladd_16s_8ns_24s_25_4_0_U45_n_20,mac_muladd_16s_8ns_24s_25_4_0_U45_n_21,mac_muladd_16s_8ns_24s_25_4_0_U45_n_22,mac_muladd_16s_8ns_24s_25_4_0_U45_n_23,mac_muladd_16s_8ns_24s_25_4_0_U45_n_24,mac_muladd_16s_8ns_24s_25_4_0_U45_n_25,mac_muladd_16s_8ns_24s_25_4_0_U45_n_26,mac_muladd_16s_8ns_24s_25_4_0_U45_n_27,mac_muladd_16s_8ns_24s_25_4_0_U45_n_28,mac_muladd_16s_8ns_24s_25_4_0_U45_n_29,mac_muladd_16s_8ns_24s_25_4_0_U45_n_30,mac_muladd_16s_8ns_24s_25_4_0_U45_n_31}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_1),
        .p_reg_reg_0(p_reg_reg_0[15:8]),
        .p_reg_reg_1({temp_11_reg_1336_reg_n_89,temp_11_reg_1336_reg_n_90,temp_11_reg_1336_reg_n_91,temp_11_reg_1336_reg_n_92,temp_11_reg_1336_reg_n_93,temp_11_reg_1336_reg_n_94,temp_11_reg_1336_reg_n_95,temp_11_reg_1336_reg_n_96,temp_11_reg_1336_reg_n_97,temp_11_reg_1336_reg_n_98,temp_11_reg_1336_reg_n_99,temp_11_reg_1336_reg_n_100,temp_11_reg_1336_reg_n_101,temp_11_reg_1336_reg_n_102,temp_11_reg_1336_reg_n_103,temp_11_reg_1336_reg_n_104,temp_11_reg_1336_reg_n_105,temp_11_reg_1336_reg_n_106,temp_11_reg_1336_reg_n_107,temp_11_reg_1336_reg_n_108,temp_11_reg_1336_reg_n_109,temp_11_reg_1336_reg_n_110,temp_11_reg_1336_reg_n_111,temp_11_reg_1336_reg_n_112}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_14 mac_muladd_16s_8ns_24s_25_4_0_U46
       (.E(ap_block_pp0_stage0_subdone),
        .P({mac_muladd_16s_8ns_24s_25_4_0_U46_n_7,mac_muladd_16s_8ns_24s_25_4_0_U46_n_8,mac_muladd_16s_8ns_24s_25_4_0_U46_n_9,mac_muladd_16s_8ns_24s_25_4_0_U46_n_10,mac_muladd_16s_8ns_24s_25_4_0_U46_n_11,mac_muladd_16s_8ns_24s_25_4_0_U46_n_12,mac_muladd_16s_8ns_24s_25_4_0_U46_n_13,mac_muladd_16s_8ns_24s_25_4_0_U46_n_14,mac_muladd_16s_8ns_24s_25_4_0_U46_n_15,mac_muladd_16s_8ns_24s_25_4_0_U46_n_16,mac_muladd_16s_8ns_24s_25_4_0_U46_n_17,mac_muladd_16s_8ns_24s_25_4_0_U46_n_18,mac_muladd_16s_8ns_24s_25_4_0_U46_n_19,mac_muladd_16s_8ns_24s_25_4_0_U46_n_20,mac_muladd_16s_8ns_24s_25_4_0_U46_n_21,mac_muladd_16s_8ns_24s_25_4_0_U46_n_22,mac_muladd_16s_8ns_24s_25_4_0_U46_n_23,mac_muladd_16s_8ns_24s_25_4_0_U46_n_24,mac_muladd_16s_8ns_24s_25_4_0_U46_n_25,mac_muladd_16s_8ns_24s_25_4_0_U46_n_26,mac_muladd_16s_8ns_24s_25_4_0_U46_n_27,mac_muladd_16s_8ns_24s_25_4_0_U46_n_28,mac_muladd_16s_8ns_24s_25_4_0_U46_n_29,mac_muladd_16s_8ns_24s_25_4_0_U46_n_30,mac_muladd_16s_8ns_24s_25_4_0_U46_n_31}),
        .S(mac_muladd_16s_8ns_24s_25_4_0_U46_n_32),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_3),
        .p_reg_reg_0(p_reg_reg_2[15:8]),
        .p_reg_reg_1({temp_12_reg_1341_reg_n_89,temp_12_reg_1341_reg_n_90,temp_12_reg_1341_reg_n_91,temp_12_reg_1341_reg_n_92,temp_12_reg_1341_reg_n_93,temp_12_reg_1341_reg_n_94,temp_12_reg_1341_reg_n_95,temp_12_reg_1341_reg_n_96,temp_12_reg_1341_reg_n_97,temp_12_reg_1341_reg_n_98,temp_12_reg_1341_reg_n_99,temp_12_reg_1341_reg_n_100,temp_12_reg_1341_reg_n_101,temp_12_reg_1341_reg_n_102,temp_12_reg_1341_reg_n_103,temp_12_reg_1341_reg_n_104,temp_12_reg_1341_reg_n_105,temp_12_reg_1341_reg_n_106,temp_12_reg_1341_reg_n_107,temp_12_reg_1341_reg_n_108,temp_12_reg_1341_reg_n_109,temp_12_reg_1341_reg_n_110,temp_12_reg_1341_reg_n_111,temp_12_reg_1341_reg_n_112}),
        .p_reg_reg_2(mac_muladd_16s_8ns_24s_25_4_0_U45_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_15 mac_muladd_16s_8ns_24s_25_4_0_U47
       (.E(ap_block_pp0_stage0_subdone),
        .P({mac_muladd_16s_8ns_24s_25_4_0_U47_n_7,mac_muladd_16s_8ns_24s_25_4_0_U47_n_8,mac_muladd_16s_8ns_24s_25_4_0_U47_n_9,mac_muladd_16s_8ns_24s_25_4_0_U47_n_10,mac_muladd_16s_8ns_24s_25_4_0_U47_n_11,mac_muladd_16s_8ns_24s_25_4_0_U47_n_12,mac_muladd_16s_8ns_24s_25_4_0_U47_n_13,mac_muladd_16s_8ns_24s_25_4_0_U47_n_14,mac_muladd_16s_8ns_24s_25_4_0_U47_n_15,mac_muladd_16s_8ns_24s_25_4_0_U47_n_16,mac_muladd_16s_8ns_24s_25_4_0_U47_n_17,mac_muladd_16s_8ns_24s_25_4_0_U47_n_18,mac_muladd_16s_8ns_24s_25_4_0_U47_n_19,mac_muladd_16s_8ns_24s_25_4_0_U47_n_20,mac_muladd_16s_8ns_24s_25_4_0_U47_n_21,mac_muladd_16s_8ns_24s_25_4_0_U47_n_22,mac_muladd_16s_8ns_24s_25_4_0_U47_n_23,mac_muladd_16s_8ns_24s_25_4_0_U47_n_24,mac_muladd_16s_8ns_24s_25_4_0_U47_n_25,mac_muladd_16s_8ns_24s_25_4_0_U47_n_26,mac_muladd_16s_8ns_24s_25_4_0_U47_n_27,mac_muladd_16s_8ns_24s_25_4_0_U47_n_28,mac_muladd_16s_8ns_24s_25_4_0_U47_n_29,mac_muladd_16s_8ns_24s_25_4_0_U47_n_30,mac_muladd_16s_8ns_24s_25_4_0_U47_n_31}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_5),
        .p_reg_reg_0(p_reg_reg_4[15:8]),
        .p_reg_reg_1({temp_16_reg_1356_reg_n_89,temp_16_reg_1356_reg_n_90,temp_16_reg_1356_reg_n_91,temp_16_reg_1356_reg_n_92,temp_16_reg_1356_reg_n_93,temp_16_reg_1356_reg_n_94,temp_16_reg_1356_reg_n_95,temp_16_reg_1356_reg_n_96,temp_16_reg_1356_reg_n_97,temp_16_reg_1356_reg_n_98,temp_16_reg_1356_reg_n_99,temp_16_reg_1356_reg_n_100,temp_16_reg_1356_reg_n_101,temp_16_reg_1356_reg_n_102,temp_16_reg_1356_reg_n_103,temp_16_reg_1356_reg_n_104,temp_16_reg_1356_reg_n_105,temp_16_reg_1356_reg_n_106,temp_16_reg_1356_reg_n_107,temp_16_reg_1356_reg_n_108,temp_16_reg_1356_reg_n_109,temp_16_reg_1356_reg_n_110,temp_16_reg_1356_reg_n_111,temp_16_reg_1356_reg_n_112}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_16 mac_muladd_16s_8ns_24s_25_4_0_U48
       (.E(ap_block_pp0_stage0_subdone),
        .P({mac_muladd_16s_8ns_24s_25_4_0_U48_n_7,mac_muladd_16s_8ns_24s_25_4_0_U48_n_8,mac_muladd_16s_8ns_24s_25_4_0_U48_n_9,mac_muladd_16s_8ns_24s_25_4_0_U48_n_10,mac_muladd_16s_8ns_24s_25_4_0_U48_n_11,mac_muladd_16s_8ns_24s_25_4_0_U48_n_12,mac_muladd_16s_8ns_24s_25_4_0_U48_n_13,mac_muladd_16s_8ns_24s_25_4_0_U48_n_14,mac_muladd_16s_8ns_24s_25_4_0_U48_n_15,mac_muladd_16s_8ns_24s_25_4_0_U48_n_16,mac_muladd_16s_8ns_24s_25_4_0_U48_n_17,mac_muladd_16s_8ns_24s_25_4_0_U48_n_18,mac_muladd_16s_8ns_24s_25_4_0_U48_n_19,mac_muladd_16s_8ns_24s_25_4_0_U48_n_20,mac_muladd_16s_8ns_24s_25_4_0_U48_n_21,mac_muladd_16s_8ns_24s_25_4_0_U48_n_22,mac_muladd_16s_8ns_24s_25_4_0_U48_n_23,mac_muladd_16s_8ns_24s_25_4_0_U48_n_24,mac_muladd_16s_8ns_24s_25_4_0_U48_n_25,mac_muladd_16s_8ns_24s_25_4_0_U48_n_26,mac_muladd_16s_8ns_24s_25_4_0_U48_n_27,mac_muladd_16s_8ns_24s_25_4_0_U48_n_28,mac_muladd_16s_8ns_24s_25_4_0_U48_n_29,mac_muladd_16s_8ns_24s_25_4_0_U48_n_30,mac_muladd_16s_8ns_24s_25_4_0_U48_n_31}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_1),
        .p_reg_reg_0(p_reg_reg_0[23:16]),
        .p_reg_reg_1({temp_20_reg_1361_reg_n_89,temp_20_reg_1361_reg_n_90,temp_20_reg_1361_reg_n_91,temp_20_reg_1361_reg_n_92,temp_20_reg_1361_reg_n_93,temp_20_reg_1361_reg_n_94,temp_20_reg_1361_reg_n_95,temp_20_reg_1361_reg_n_96,temp_20_reg_1361_reg_n_97,temp_20_reg_1361_reg_n_98,temp_20_reg_1361_reg_n_99,temp_20_reg_1361_reg_n_100,temp_20_reg_1361_reg_n_101,temp_20_reg_1361_reg_n_102,temp_20_reg_1361_reg_n_103,temp_20_reg_1361_reg_n_104,temp_20_reg_1361_reg_n_105,temp_20_reg_1361_reg_n_106,temp_20_reg_1361_reg_n_107,temp_20_reg_1361_reg_n_108,temp_20_reg_1361_reg_n_109,temp_20_reg_1361_reg_n_110,temp_20_reg_1361_reg_n_111,temp_20_reg_1361_reg_n_112}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_17 mac_muladd_16s_8ns_24s_25_4_0_U49
       (.E(ap_block_pp0_stage0_subdone),
        .P({mac_muladd_16s_8ns_24s_25_4_0_U49_n_7,mac_muladd_16s_8ns_24s_25_4_0_U49_n_8,mac_muladd_16s_8ns_24s_25_4_0_U49_n_9,mac_muladd_16s_8ns_24s_25_4_0_U49_n_10,mac_muladd_16s_8ns_24s_25_4_0_U49_n_11,mac_muladd_16s_8ns_24s_25_4_0_U49_n_12,mac_muladd_16s_8ns_24s_25_4_0_U49_n_13,mac_muladd_16s_8ns_24s_25_4_0_U49_n_14,mac_muladd_16s_8ns_24s_25_4_0_U49_n_15,mac_muladd_16s_8ns_24s_25_4_0_U49_n_16,mac_muladd_16s_8ns_24s_25_4_0_U49_n_17,mac_muladd_16s_8ns_24s_25_4_0_U49_n_18,mac_muladd_16s_8ns_24s_25_4_0_U49_n_19,mac_muladd_16s_8ns_24s_25_4_0_U49_n_20,mac_muladd_16s_8ns_24s_25_4_0_U49_n_21,mac_muladd_16s_8ns_24s_25_4_0_U49_n_22,mac_muladd_16s_8ns_24s_25_4_0_U49_n_23,mac_muladd_16s_8ns_24s_25_4_0_U49_n_24,mac_muladd_16s_8ns_24s_25_4_0_U49_n_25,mac_muladd_16s_8ns_24s_25_4_0_U49_n_26,mac_muladd_16s_8ns_24s_25_4_0_U49_n_27,mac_muladd_16s_8ns_24s_25_4_0_U49_n_28,mac_muladd_16s_8ns_24s_25_4_0_U49_n_29,mac_muladd_16s_8ns_24s_25_4_0_U49_n_30,mac_muladd_16s_8ns_24s_25_4_0_U49_n_31}),
        .S(mac_muladd_16s_8ns_24s_25_4_0_U49_n_32),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_3),
        .p_reg_reg_0(p_reg_reg_2[23:16]),
        .p_reg_reg_1({temp_21_reg_1366_reg_n_89,temp_21_reg_1366_reg_n_90,temp_21_reg_1366_reg_n_91,temp_21_reg_1366_reg_n_92,temp_21_reg_1366_reg_n_93,temp_21_reg_1366_reg_n_94,temp_21_reg_1366_reg_n_95,temp_21_reg_1366_reg_n_96,temp_21_reg_1366_reg_n_97,temp_21_reg_1366_reg_n_98,temp_21_reg_1366_reg_n_99,temp_21_reg_1366_reg_n_100,temp_21_reg_1366_reg_n_101,temp_21_reg_1366_reg_n_102,temp_21_reg_1366_reg_n_103,temp_21_reg_1366_reg_n_104,temp_21_reg_1366_reg_n_105,temp_21_reg_1366_reg_n_106,temp_21_reg_1366_reg_n_107,temp_21_reg_1366_reg_n_108,temp_21_reg_1366_reg_n_109,temp_21_reg_1366_reg_n_110,temp_21_reg_1366_reg_n_111,temp_21_reg_1366_reg_n_112}),
        .p_reg_reg_2(mac_muladd_16s_8ns_24s_25_4_0_U48_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_24s_25_4_0_18 mac_muladd_16s_8ns_24s_25_4_0_U50
       (.E(ap_block_pp0_stage0_subdone),
        .P({mac_muladd_16s_8ns_24s_25_4_0_U50_n_7,mac_muladd_16s_8ns_24s_25_4_0_U50_n_8,mac_muladd_16s_8ns_24s_25_4_0_U50_n_9,mac_muladd_16s_8ns_24s_25_4_0_U50_n_10,mac_muladd_16s_8ns_24s_25_4_0_U50_n_11,mac_muladd_16s_8ns_24s_25_4_0_U50_n_12,mac_muladd_16s_8ns_24s_25_4_0_U50_n_13,mac_muladd_16s_8ns_24s_25_4_0_U50_n_14,mac_muladd_16s_8ns_24s_25_4_0_U50_n_15,mac_muladd_16s_8ns_24s_25_4_0_U50_n_16,mac_muladd_16s_8ns_24s_25_4_0_U50_n_17,mac_muladd_16s_8ns_24s_25_4_0_U50_n_18,mac_muladd_16s_8ns_24s_25_4_0_U50_n_19,mac_muladd_16s_8ns_24s_25_4_0_U50_n_20,mac_muladd_16s_8ns_24s_25_4_0_U50_n_21,mac_muladd_16s_8ns_24s_25_4_0_U50_n_22,mac_muladd_16s_8ns_24s_25_4_0_U50_n_23,mac_muladd_16s_8ns_24s_25_4_0_U50_n_24,mac_muladd_16s_8ns_24s_25_4_0_U50_n_25,mac_muladd_16s_8ns_24s_25_4_0_U50_n_26,mac_muladd_16s_8ns_24s_25_4_0_U50_n_27,mac_muladd_16s_8ns_24s_25_4_0_U50_n_28,mac_muladd_16s_8ns_24s_25_4_0_U50_n_29,mac_muladd_16s_8ns_24s_25_4_0_U50_n_30,mac_muladd_16s_8ns_24s_25_4_0_U50_n_31}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(p_reg_reg_5),
        .p_reg_reg_0(p_reg_reg_4[23:16]),
        .p_reg_reg_1({temp_25_reg_1381_reg_n_89,temp_25_reg_1381_reg_n_90,temp_25_reg_1381_reg_n_91,temp_25_reg_1381_reg_n_92,temp_25_reg_1381_reg_n_93,temp_25_reg_1381_reg_n_94,temp_25_reg_1381_reg_n_95,temp_25_reg_1381_reg_n_96,temp_25_reg_1381_reg_n_97,temp_25_reg_1381_reg_n_98,temp_25_reg_1381_reg_n_99,temp_25_reg_1381_reg_n_100,temp_25_reg_1381_reg_n_101,temp_25_reg_1381_reg_n_102,temp_25_reg_1381_reg_n_103,temp_25_reg_1381_reg_n_104,temp_25_reg_1381_reg_n_105,temp_25_reg_1381_reg_n_106,temp_25_reg_1381_reg_n_107,temp_25_reg_1381_reg_n_108,temp_25_reg_1381_reg_n_109,temp_25_reg_1381_reg_n_110,temp_25_reg_1381_reg_n_111,temp_25_reg_1381_reg_n_112}),
        .p_reg_reg_2(p_reg_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0 mac_muladd_16s_8ns_25s_26_4_0_U52
       (.P({mac_muladd_16s_8ns_25s_26_4_0_U52_n_7,mac_muladd_16s_8ns_25s_26_4_0_U52_n_8,mac_muladd_16s_8ns_25s_26_4_0_U52_n_9,mac_muladd_16s_8ns_25s_26_4_0_U52_n_10,mac_muladd_16s_8ns_25s_26_4_0_U52_n_11,mac_muladd_16s_8ns_25s_26_4_0_U52_n_12,mac_muladd_16s_8ns_25s_26_4_0_U52_n_13,mac_muladd_16s_8ns_25s_26_4_0_U52_n_14,mac_muladd_16s_8ns_25s_26_4_0_U52_n_15,mac_muladd_16s_8ns_25s_26_4_0_U52_n_16,mac_muladd_16s_8ns_25s_26_4_0_U52_n_17,mac_muladd_16s_8ns_25s_26_4_0_U52_n_18,mac_muladd_16s_8ns_25s_26_4_0_U52_n_19,mac_muladd_16s_8ns_25s_26_4_0_U52_n_20,mac_muladd_16s_8ns_25s_26_4_0_U52_n_21,mac_muladd_16s_8ns_25s_26_4_0_U52_n_22,mac_muladd_16s_8ns_25s_26_4_0_U52_n_23,mac_muladd_16s_8ns_25s_26_4_0_U52_n_24,mac_muladd_16s_8ns_25s_26_4_0_U52_n_25,mac_muladd_16s_8ns_25s_26_4_0_U52_n_26,mac_muladd_16s_8ns_25s_26_4_0_U52_n_27,mac_muladd_16s_8ns_25s_26_4_0_U52_n_28,mac_muladd_16s_8ns_25s_26_4_0_U52_n_29,mac_muladd_16s_8ns_25s_26_4_0_U52_n_30,mac_muladd_16s_8ns_25s_26_4_0_U52_n_31,mac_muladd_16s_8ns_25s_26_4_0_U52_n_32}),
        .Q(p_kernel_filter_1_2_val_int_reg),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg({\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[7] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[6] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[5] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[4] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[3] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[2] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[1] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[0] }),
        .p_reg_reg_0({mac_muladd_16s_8ns_24s_25_4_0_U44_n_7,mac_muladd_16s_8ns_24s_25_4_0_U44_n_8,mac_muladd_16s_8ns_24s_25_4_0_U44_n_9,mac_muladd_16s_8ns_24s_25_4_0_U44_n_10,mac_muladd_16s_8ns_24s_25_4_0_U44_n_11,mac_muladd_16s_8ns_24s_25_4_0_U44_n_12,mac_muladd_16s_8ns_24s_25_4_0_U44_n_13,mac_muladd_16s_8ns_24s_25_4_0_U44_n_14,mac_muladd_16s_8ns_24s_25_4_0_U44_n_15,mac_muladd_16s_8ns_24s_25_4_0_U44_n_16,mac_muladd_16s_8ns_24s_25_4_0_U44_n_17,mac_muladd_16s_8ns_24s_25_4_0_U44_n_18,mac_muladd_16s_8ns_24s_25_4_0_U44_n_19,mac_muladd_16s_8ns_24s_25_4_0_U44_n_20,mac_muladd_16s_8ns_24s_25_4_0_U44_n_21,mac_muladd_16s_8ns_24s_25_4_0_U44_n_22,mac_muladd_16s_8ns_24s_25_4_0_U44_n_23,mac_muladd_16s_8ns_24s_25_4_0_U44_n_24,mac_muladd_16s_8ns_24s_25_4_0_U44_n_25,mac_muladd_16s_8ns_24s_25_4_0_U44_n_26,mac_muladd_16s_8ns_24s_25_4_0_U44_n_27,mac_muladd_16s_8ns_24s_25_4_0_U44_n_28,mac_muladd_16s_8ns_24s_25_4_0_U44_n_29,mac_muladd_16s_8ns_24s_25_4_0_U44_n_30,mac_muladd_16s_8ns_24s_25_4_0_U44_n_31}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_19 mac_muladd_16s_8ns_25s_26_4_0_U54
       (.P({mac_muladd_16s_8ns_25s_26_4_0_U54_n_7,mac_muladd_16s_8ns_25s_26_4_0_U54_n_8,mac_muladd_16s_8ns_25s_26_4_0_U54_n_9,mac_muladd_16s_8ns_25s_26_4_0_U54_n_10,mac_muladd_16s_8ns_25s_26_4_0_U54_n_11,mac_muladd_16s_8ns_25s_26_4_0_U54_n_12,mac_muladd_16s_8ns_25s_26_4_0_U54_n_13,mac_muladd_16s_8ns_25s_26_4_0_U54_n_14,mac_muladd_16s_8ns_25s_26_4_0_U54_n_15,mac_muladd_16s_8ns_25s_26_4_0_U54_n_16,mac_muladd_16s_8ns_25s_26_4_0_U54_n_17,mac_muladd_16s_8ns_25s_26_4_0_U54_n_18,mac_muladd_16s_8ns_25s_26_4_0_U54_n_19,mac_muladd_16s_8ns_25s_26_4_0_U54_n_20,mac_muladd_16s_8ns_25s_26_4_0_U54_n_21,mac_muladd_16s_8ns_25s_26_4_0_U54_n_22,mac_muladd_16s_8ns_25s_26_4_0_U54_n_23,mac_muladd_16s_8ns_25s_26_4_0_U54_n_24,mac_muladd_16s_8ns_25s_26_4_0_U54_n_25,mac_muladd_16s_8ns_25s_26_4_0_U54_n_26,mac_muladd_16s_8ns_25s_26_4_0_U54_n_27,mac_muladd_16s_8ns_25s_26_4_0_U54_n_28,mac_muladd_16s_8ns_25s_26_4_0_U54_n_29,mac_muladd_16s_8ns_25s_26_4_0_U54_n_30,mac_muladd_16s_8ns_25s_26_4_0_U54_n_31,mac_muladd_16s_8ns_25s_26_4_0_U54_n_32}),
        .Q(p_kernel_filter_1_2_val_int_reg),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg({\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[15] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[14] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[13] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[12] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[11] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[10] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[9] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[8] }),
        .p_reg_reg_0({mac_muladd_16s_8ns_24s_25_4_0_U47_n_7,mac_muladd_16s_8ns_24s_25_4_0_U47_n_8,mac_muladd_16s_8ns_24s_25_4_0_U47_n_9,mac_muladd_16s_8ns_24s_25_4_0_U47_n_10,mac_muladd_16s_8ns_24s_25_4_0_U47_n_11,mac_muladd_16s_8ns_24s_25_4_0_U47_n_12,mac_muladd_16s_8ns_24s_25_4_0_U47_n_13,mac_muladd_16s_8ns_24s_25_4_0_U47_n_14,mac_muladd_16s_8ns_24s_25_4_0_U47_n_15,mac_muladd_16s_8ns_24s_25_4_0_U47_n_16,mac_muladd_16s_8ns_24s_25_4_0_U47_n_17,mac_muladd_16s_8ns_24s_25_4_0_U47_n_18,mac_muladd_16s_8ns_24s_25_4_0_U47_n_19,mac_muladd_16s_8ns_24s_25_4_0_U47_n_20,mac_muladd_16s_8ns_24s_25_4_0_U47_n_21,mac_muladd_16s_8ns_24s_25_4_0_U47_n_22,mac_muladd_16s_8ns_24s_25_4_0_U47_n_23,mac_muladd_16s_8ns_24s_25_4_0_U47_n_24,mac_muladd_16s_8ns_24s_25_4_0_U47_n_25,mac_muladd_16s_8ns_24s_25_4_0_U47_n_26,mac_muladd_16s_8ns_24s_25_4_0_U47_n_27,mac_muladd_16s_8ns_24s_25_4_0_U47_n_28,mac_muladd_16s_8ns_24s_25_4_0_U47_n_29,mac_muladd_16s_8ns_24s_25_4_0_U47_n_30,mac_muladd_16s_8ns_24s_25_4_0_U47_n_31}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_25s_26_4_0_20 mac_muladd_16s_8ns_25s_26_4_0_U56
       (.P({mac_muladd_16s_8ns_25s_26_4_0_U56_n_7,mac_muladd_16s_8ns_25s_26_4_0_U56_n_8,mac_muladd_16s_8ns_25s_26_4_0_U56_n_9,mac_muladd_16s_8ns_25s_26_4_0_U56_n_10,mac_muladd_16s_8ns_25s_26_4_0_U56_n_11,mac_muladd_16s_8ns_25s_26_4_0_U56_n_12,mac_muladd_16s_8ns_25s_26_4_0_U56_n_13,mac_muladd_16s_8ns_25s_26_4_0_U56_n_14,mac_muladd_16s_8ns_25s_26_4_0_U56_n_15,mac_muladd_16s_8ns_25s_26_4_0_U56_n_16,mac_muladd_16s_8ns_25s_26_4_0_U56_n_17,mac_muladd_16s_8ns_25s_26_4_0_U56_n_18,mac_muladd_16s_8ns_25s_26_4_0_U56_n_19,mac_muladd_16s_8ns_25s_26_4_0_U56_n_20,mac_muladd_16s_8ns_25s_26_4_0_U56_n_21,mac_muladd_16s_8ns_25s_26_4_0_U56_n_22,mac_muladd_16s_8ns_25s_26_4_0_U56_n_23,mac_muladd_16s_8ns_25s_26_4_0_U56_n_24,mac_muladd_16s_8ns_25s_26_4_0_U56_n_25,mac_muladd_16s_8ns_25s_26_4_0_U56_n_26,mac_muladd_16s_8ns_25s_26_4_0_U56_n_27,mac_muladd_16s_8ns_25s_26_4_0_U56_n_28,mac_muladd_16s_8ns_25s_26_4_0_U56_n_29,mac_muladd_16s_8ns_25s_26_4_0_U56_n_30,mac_muladd_16s_8ns_25s_26_4_0_U56_n_31,mac_muladd_16s_8ns_25s_26_4_0_U56_n_32}),
        .Q(p_kernel_filter_1_2_val_int_reg),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg({\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[23] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[22] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[21] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[20] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[19] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[18] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[17] ,\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[16] }),
        .p_reg_reg_0({mac_muladd_16s_8ns_24s_25_4_0_U50_n_7,mac_muladd_16s_8ns_24s_25_4_0_U50_n_8,mac_muladd_16s_8ns_24s_25_4_0_U50_n_9,mac_muladd_16s_8ns_24s_25_4_0_U50_n_10,mac_muladd_16s_8ns_24s_25_4_0_U50_n_11,mac_muladd_16s_8ns_24s_25_4_0_U50_n_12,mac_muladd_16s_8ns_24s_25_4_0_U50_n_13,mac_muladd_16s_8ns_24s_25_4_0_U50_n_14,mac_muladd_16s_8ns_24s_25_4_0_U50_n_15,mac_muladd_16s_8ns_24s_25_4_0_U50_n_16,mac_muladd_16s_8ns_24s_25_4_0_U50_n_17,mac_muladd_16s_8ns_24s_25_4_0_U50_n_18,mac_muladd_16s_8ns_24s_25_4_0_U50_n_19,mac_muladd_16s_8ns_24s_25_4_0_U50_n_20,mac_muladd_16s_8ns_24s_25_4_0_U50_n_21,mac_muladd_16s_8ns_24s_25_4_0_U50_n_22,mac_muladd_16s_8ns_24s_25_4_0_U50_n_23,mac_muladd_16s_8ns_24s_25_4_0_U50_n_24,mac_muladd_16s_8ns_24s_25_4_0_U50_n_25,mac_muladd_16s_8ns_24s_25_4_0_U50_n_26,mac_muladd_16s_8ns_24s_25_4_0_U50_n_27,mac_muladd_16s_8ns_24s_25_4_0_U50_n_28,mac_muladd_16s_8ns_24s_25_4_0_U50_n_29,mac_muladd_16s_8ns_24s_25_4_0_U50_n_30,mac_muladd_16s_8ns_24s_25_4_0_U50_n_31}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0 mac_muladd_16s_8ns_26s_27_4_0_U51
       (.A(A),
        .C({p_reg_reg_i_1_n_13,p_reg_reg_i_1_n_14,p_reg_reg_i_2_n_11,p_reg_reg_i_2_n_12,p_reg_reg_i_2_n_13,p_reg_reg_i_2_n_14,p_reg_reg_i_3_n_11,p_reg_reg_i_3_n_12,p_reg_reg_i_3_n_13,p_reg_reg_i_3_n_14,p_reg_reg_i_4_n_11,p_reg_reg_i_4_n_12,p_reg_reg_i_4_n_13,p_reg_reg_i_4_n_14,p_reg_reg_i_5_n_11,p_reg_reg_i_5_n_12,p_reg_reg_i_5_n_13,p_reg_reg_i_5_n_14,p_reg_reg_i_6_n_11,p_reg_reg_i_6_n_12,p_reg_reg_i_6_n_13,p_reg_reg_i_6_n_14,p_reg_reg_i_7_n_11,p_reg_reg_i_7_n_12,p_reg_reg_i_7_n_13,p_reg_reg_i_7_n_14}),
        .P({mac_muladd_16s_8ns_26s_27_4_0_U51_n_7,mac_muladd_16s_8ns_26s_27_4_0_U51_n_8,mac_muladd_16s_8ns_26s_27_4_0_U51_n_9,mac_muladd_16s_8ns_26s_27_4_0_U51_n_10,mac_muladd_16s_8ns_26s_27_4_0_U51_n_11,mac_muladd_16s_8ns_26s_27_4_0_U51_n_12,mac_muladd_16s_8ns_26s_27_4_0_U51_n_13,mac_muladd_16s_8ns_26s_27_4_0_U51_n_14,mac_muladd_16s_8ns_26s_27_4_0_U51_n_15,mac_muladd_16s_8ns_26s_27_4_0_U51_n_16,mac_muladd_16s_8ns_26s_27_4_0_U51_n_17,mac_muladd_16s_8ns_26s_27_4_0_U51_n_18,mac_muladd_16s_8ns_26s_27_4_0_U51_n_19,mac_muladd_16s_8ns_26s_27_4_0_U51_n_20,mac_muladd_16s_8ns_26s_27_4_0_U51_n_21,mac_muladd_16s_8ns_26s_27_4_0_U51_n_22,mac_muladd_16s_8ns_26s_27_4_0_U51_n_23,mac_muladd_16s_8ns_26s_27_4_0_U51_n_24,mac_muladd_16s_8ns_26s_27_4_0_U51_n_25,mac_muladd_16s_8ns_26s_27_4_0_U51_n_26,mac_muladd_16s_8ns_26s_27_4_0_U51_n_27,mac_muladd_16s_8ns_26s_27_4_0_U51_n_28,mac_muladd_16s_8ns_26s_27_4_0_U51_n_29,mac_muladd_16s_8ns_26s_27_4_0_U51_n_30,mac_muladd_16s_8ns_26s_27_4_0_U51_n_31,mac_muladd_16s_8ns_26s_27_4_0_U51_n_32}),
        .Q(p_kernel_filter_1_1_val_int_reg),
        .S({mac_muladd_16s_8ns_26s_27_4_0_U51_n_33,mac_muladd_16s_8ns_26s_27_4_0_U51_n_34}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(mac_muladd_16s_8ns_25s_26_4_0_U52_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_21 mac_muladd_16s_8ns_26s_27_4_0_U53
       (.C({p_reg_reg_i_1__1_n_13,p_reg_reg_i_1__1_n_14,p_reg_reg_i_2__1_n_11,p_reg_reg_i_2__1_n_12,p_reg_reg_i_2__1_n_13,p_reg_reg_i_2__1_n_14,p_reg_reg_i_3__1_n_11,p_reg_reg_i_3__1_n_12,p_reg_reg_i_3__1_n_13,p_reg_reg_i_3__1_n_14,p_reg_reg_i_4__1_n_11,p_reg_reg_i_4__1_n_12,p_reg_reg_i_4__1_n_13,p_reg_reg_i_4__1_n_14,p_reg_reg_i_5__1_n_11,p_reg_reg_i_5__1_n_12,p_reg_reg_i_5__1_n_13,p_reg_reg_i_5__1_n_14,p_reg_reg_i_6__1_n_11,p_reg_reg_i_6__1_n_12,p_reg_reg_i_6__1_n_13,p_reg_reg_i_6__1_n_14,p_reg_reg_i_7__1_n_11,p_reg_reg_i_7__1_n_12,p_reg_reg_i_7__1_n_13,p_reg_reg_i_7__1_n_14}),
        .P({mac_muladd_16s_8ns_26s_27_4_0_U53_n_7,mac_muladd_16s_8ns_26s_27_4_0_U53_n_8,mac_muladd_16s_8ns_26s_27_4_0_U53_n_9,mac_muladd_16s_8ns_26s_27_4_0_U53_n_10,mac_muladd_16s_8ns_26s_27_4_0_U53_n_11,mac_muladd_16s_8ns_26s_27_4_0_U53_n_12,mac_muladd_16s_8ns_26s_27_4_0_U53_n_13,mac_muladd_16s_8ns_26s_27_4_0_U53_n_14,mac_muladd_16s_8ns_26s_27_4_0_U53_n_15,mac_muladd_16s_8ns_26s_27_4_0_U53_n_16,mac_muladd_16s_8ns_26s_27_4_0_U53_n_17,mac_muladd_16s_8ns_26s_27_4_0_U53_n_18,mac_muladd_16s_8ns_26s_27_4_0_U53_n_19,mac_muladd_16s_8ns_26s_27_4_0_U53_n_20,mac_muladd_16s_8ns_26s_27_4_0_U53_n_21,mac_muladd_16s_8ns_26s_27_4_0_U53_n_22,mac_muladd_16s_8ns_26s_27_4_0_U53_n_23,mac_muladd_16s_8ns_26s_27_4_0_U53_n_24,mac_muladd_16s_8ns_26s_27_4_0_U53_n_25,mac_muladd_16s_8ns_26s_27_4_0_U53_n_26,mac_muladd_16s_8ns_26s_27_4_0_U53_n_27,mac_muladd_16s_8ns_26s_27_4_0_U53_n_28,mac_muladd_16s_8ns_26s_27_4_0_U53_n_29,mac_muladd_16s_8ns_26s_27_4_0_U53_n_30,mac_muladd_16s_8ns_26s_27_4_0_U53_n_31,mac_muladd_16s_8ns_26s_27_4_0_U53_n_32}),
        .Q(p_kernel_filter_1_1_val_int_reg),
        .S({mac_muladd_16s_8ns_26s_27_4_0_U53_n_33,mac_muladd_16s_8ns_26s_27_4_0_U53_n_34}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(\p_kernel_pixel_1_1_val_int_reg_reg[15]_0 ),
        .p_reg_reg_0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_26s_27_4_0_22 mac_muladd_16s_8ns_26s_27_4_0_U55
       (.C({p_reg_reg_i_1__3_n_13,p_reg_reg_i_1__3_n_14,p_reg_reg_i_2__3_n_11,p_reg_reg_i_2__3_n_12,p_reg_reg_i_2__3_n_13,p_reg_reg_i_2__3_n_14,p_reg_reg_i_3__3_n_11,p_reg_reg_i_3__3_n_12,p_reg_reg_i_3__3_n_13,p_reg_reg_i_3__3_n_14,p_reg_reg_i_4__3_n_11,p_reg_reg_i_4__3_n_12,p_reg_reg_i_4__3_n_13,p_reg_reg_i_4__3_n_14,p_reg_reg_i_5__3_n_11,p_reg_reg_i_5__3_n_12,p_reg_reg_i_5__3_n_13,p_reg_reg_i_5__3_n_14,p_reg_reg_i_6__3_n_11,p_reg_reg_i_6__3_n_12,p_reg_reg_i_6__3_n_13,p_reg_reg_i_6__3_n_14,p_reg_reg_i_7__3_n_11,p_reg_reg_i_7__3_n_12,p_reg_reg_i_7__3_n_13,p_reg_reg_i_7__3_n_14}),
        .P({mac_muladd_16s_8ns_26s_27_4_0_U55_n_7,mac_muladd_16s_8ns_26s_27_4_0_U55_n_8,mac_muladd_16s_8ns_26s_27_4_0_U55_n_9,mac_muladd_16s_8ns_26s_27_4_0_U55_n_10,mac_muladd_16s_8ns_26s_27_4_0_U55_n_11,mac_muladd_16s_8ns_26s_27_4_0_U55_n_12,mac_muladd_16s_8ns_26s_27_4_0_U55_n_13,mac_muladd_16s_8ns_26s_27_4_0_U55_n_14,mac_muladd_16s_8ns_26s_27_4_0_U55_n_15,mac_muladd_16s_8ns_26s_27_4_0_U55_n_16,mac_muladd_16s_8ns_26s_27_4_0_U55_n_17,mac_muladd_16s_8ns_26s_27_4_0_U55_n_18,mac_muladd_16s_8ns_26s_27_4_0_U55_n_19,mac_muladd_16s_8ns_26s_27_4_0_U55_n_20,mac_muladd_16s_8ns_26s_27_4_0_U55_n_21,mac_muladd_16s_8ns_26s_27_4_0_U55_n_22,mac_muladd_16s_8ns_26s_27_4_0_U55_n_23,mac_muladd_16s_8ns_26s_27_4_0_U55_n_24,mac_muladd_16s_8ns_26s_27_4_0_U55_n_25,mac_muladd_16s_8ns_26s_27_4_0_U55_n_26,mac_muladd_16s_8ns_26s_27_4_0_U55_n_27,mac_muladd_16s_8ns_26s_27_4_0_U55_n_28,mac_muladd_16s_8ns_26s_27_4_0_U55_n_29,mac_muladd_16s_8ns_26s_27_4_0_U55_n_30,mac_muladd_16s_8ns_26s_27_4_0_U55_n_31,mac_muladd_16s_8ns_26s_27_4_0_U55_n_32}),
        .Q(p_kernel_filter_1_1_val_int_reg),
        .S({mac_muladd_16s_8ns_26s_27_4_0_U55_n_33,mac_muladd_16s_8ns_26s_27_4_0_U55_n_34}),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(\p_kernel_pixel_1_1_val_int_reg_reg[23]_0 ),
        .p_reg_reg_0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_7));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0 mac_muladd_16s_8ns_27s_28_4_0_U57
       (.C(C),
        .D({mac_muladd_16s_8ns_27s_28_4_0_U57_n_8,mac_muladd_16s_8ns_27s_28_4_0_U57_n_9,mac_muladd_16s_8ns_27s_28_4_0_U57_n_10,mac_muladd_16s_8ns_27s_28_4_0_U57_n_11,mac_muladd_16s_8ns_27s_28_4_0_U57_n_12,mac_muladd_16s_8ns_27s_28_4_0_U57_n_13,mac_muladd_16s_8ns_27s_28_4_0_U57_n_14,mac_muladd_16s_8ns_27s_28_4_0_U57_n_15}),
        .P(mac_muladd_16s_8ns_27s_28_4_0_U57_n_7),
        .Q(p_kernel_filter_2_2_val_read_reg_1111),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(trunc_ln606_8_reg_1202),
        .shift_read_reg_1106_pp0_iter4_reg(shift_read_reg_1106_pp0_iter4_reg),
        .\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 (p_0_in),
        .\tmp_reg_1503_reg[17] (\tmp_reg_1503[17]_i_3_n_7 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_23 mac_muladd_16s_8ns_27s_28_4_0_U58
       (.C({p_reg_reg_i_1__2_n_12,p_reg_reg_i_1__2_n_13,p_reg_reg_i_1__2_n_14,p_reg_reg_i_2__2_n_11,p_reg_reg_i_2__2_n_12,p_reg_reg_i_2__2_n_13,p_reg_reg_i_2__2_n_14,p_reg_reg_i_3__2_n_11,p_reg_reg_i_3__2_n_12,p_reg_reg_i_3__2_n_13,p_reg_reg_i_3__2_n_14,p_reg_reg_i_4__2_n_11,p_reg_reg_i_4__2_n_12,p_reg_reg_i_4__2_n_13,p_reg_reg_i_4__2_n_14,p_reg_reg_i_5__2_n_11,p_reg_reg_i_5__2_n_12,p_reg_reg_i_5__2_n_13,p_reg_reg_i_5__2_n_14,p_reg_reg_i_6__2_n_11,p_reg_reg_i_6__2_n_12,p_reg_reg_i_6__2_n_13,p_reg_reg_i_6__2_n_14,p_reg_reg_i_7__2_n_11,p_reg_reg_i_7__2_n_12,p_reg_reg_i_7__2_n_13,p_reg_reg_i_7__2_n_14}),
        .D({mac_muladd_16s_8ns_27s_28_4_0_U58_n_8,mac_muladd_16s_8ns_27s_28_4_0_U58_n_9,mac_muladd_16s_8ns_27s_28_4_0_U58_n_10,mac_muladd_16s_8ns_27s_28_4_0_U58_n_11,mac_muladd_16s_8ns_27s_28_4_0_U58_n_12,mac_muladd_16s_8ns_27s_28_4_0_U58_n_13,mac_muladd_16s_8ns_27s_28_4_0_U58_n_14,mac_muladd_16s_8ns_27s_28_4_0_U58_n_15}),
        .P(mac_muladd_16s_8ns_27s_28_4_0_U58_n_7),
        .Q(p_kernel_filter_2_2_val_read_reg_1111),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(tmp_9_reg_1247),
        .shift_read_reg_1106_pp0_iter4_reg(shift_read_reg_1106_pp0_iter4_reg),
        .\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ({mac_muladd_16s_8ns_27s_28_4_0_U58_n_16,mac_muladd_16s_8ns_27s_28_4_0_U58_n_17,mac_muladd_16s_8ns_27s_28_4_0_U58_n_18,mac_muladd_16s_8ns_27s_28_4_0_U58_n_19,mac_muladd_16s_8ns_27s_28_4_0_U58_n_20,mac_muladd_16s_8ns_27s_28_4_0_U58_n_21,mac_muladd_16s_8ns_27s_28_4_0_U58_n_22,mac_muladd_16s_8ns_27s_28_4_0_U58_n_23,mac_muladd_16s_8ns_27s_28_4_0_U58_n_24,mac_muladd_16s_8ns_27s_28_4_0_U58_n_25,mac_muladd_16s_8ns_27s_28_4_0_U58_n_26,mac_muladd_16s_8ns_27s_28_4_0_U58_n_27,mac_muladd_16s_8ns_27s_28_4_0_U58_n_28,mac_muladd_16s_8ns_27s_28_4_0_U58_n_29,mac_muladd_16s_8ns_27s_28_4_0_U58_n_30,mac_muladd_16s_8ns_27s_28_4_0_U58_n_31,mac_muladd_16s_8ns_27s_28_4_0_U58_n_32,mac_muladd_16s_8ns_27s_28_4_0_U58_n_33,mac_muladd_16s_8ns_27s_28_4_0_U58_n_34}),
        .\tmp_10_reg_1519_reg[17] (\tmp_reg_1503[17]_i_3_n_7 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_mac_muladd_16s_8ns_27s_28_4_0_24 mac_muladd_16s_8ns_27s_28_4_0_U59
       (.C({p_reg_reg_i_1__4_n_12,p_reg_reg_i_1__4_n_13,p_reg_reg_i_1__4_n_14,p_reg_reg_i_2__4_n_11,p_reg_reg_i_2__4_n_12,p_reg_reg_i_2__4_n_13,p_reg_reg_i_2__4_n_14,p_reg_reg_i_3__4_n_11,p_reg_reg_i_3__4_n_12,p_reg_reg_i_3__4_n_13,p_reg_reg_i_3__4_n_14,p_reg_reg_i_4__4_n_11,p_reg_reg_i_4__4_n_12,p_reg_reg_i_4__4_n_13,p_reg_reg_i_4__4_n_14,p_reg_reg_i_5__4_n_11,p_reg_reg_i_5__4_n_12,p_reg_reg_i_5__4_n_13,p_reg_reg_i_5__4_n_14,p_reg_reg_i_6__4_n_11,p_reg_reg_i_6__4_n_12,p_reg_reg_i_6__4_n_13,p_reg_reg_i_6__4_n_14,p_reg_reg_i_7__4_n_11,p_reg_reg_i_7__4_n_12,p_reg_reg_i_7__4_n_13,p_reg_reg_i_7__4_n_14}),
        .D({mac_muladd_16s_8ns_27s_28_4_0_U59_n_8,mac_muladd_16s_8ns_27s_28_4_0_U59_n_9,mac_muladd_16s_8ns_27s_28_4_0_U59_n_10,mac_muladd_16s_8ns_27s_28_4_0_U59_n_11,mac_muladd_16s_8ns_27s_28_4_0_U59_n_12,mac_muladd_16s_8ns_27s_28_4_0_U59_n_13,mac_muladd_16s_8ns_27s_28_4_0_U59_n_14,mac_muladd_16s_8ns_27s_28_4_0_U59_n_15,mac_muladd_16s_8ns_27s_28_4_0_U59_n_16,mac_muladd_16s_8ns_27s_28_4_0_U59_n_17,mac_muladd_16s_8ns_27s_28_4_0_U59_n_18,mac_muladd_16s_8ns_27s_28_4_0_U59_n_19,mac_muladd_16s_8ns_27s_28_4_0_U59_n_20,mac_muladd_16s_8ns_27s_28_4_0_U59_n_21,mac_muladd_16s_8ns_27s_28_4_0_U59_n_22,mac_muladd_16s_8ns_27s_28_4_0_U59_n_23,mac_muladd_16s_8ns_27s_28_4_0_U59_n_24,mac_muladd_16s_8ns_27s_28_4_0_U59_n_25,mac_muladd_16s_8ns_27s_28_4_0_U59_n_26}),
        .P(mac_muladd_16s_8ns_27s_28_4_0_U59_n_7),
        .Q(p_kernel_filter_2_2_val_read_reg_1111),
        .ap_ce_reg(ap_ce_reg),
        .ap_clk(ap_clk),
        .p_reg_reg(tmp_20_reg_1292),
        .shift_read_reg_1106_pp0_iter4_reg(shift_read_reg_1106_pp0_iter4_reg),
        .\shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 ({mac_muladd_16s_8ns_27s_28_4_0_U59_n_27,mac_muladd_16s_8ns_27s_28_4_0_U59_n_28,mac_muladd_16s_8ns_27s_28_4_0_U59_n_29,mac_muladd_16s_8ns_27s_28_4_0_U59_n_30,mac_muladd_16s_8ns_27s_28_4_0_U59_n_31,mac_muladd_16s_8ns_27s_28_4_0_U59_n_32,mac_muladd_16s_8ns_27s_28_4_0_U59_n_33,mac_muladd_16s_8ns_27s_28_4_0_U59_n_34}),
        .\tmp_sum_2_reg_1530_reg[0] (\tmp_reg_1503[17]_i_3_n_7 ));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [0]),
        .Q(p_kernel_filter_1_1_val_int_reg[0]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [10]),
        .Q(p_kernel_filter_1_1_val_int_reg[10]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [11]),
        .Q(p_kernel_filter_1_1_val_int_reg[11]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [12]),
        .Q(p_kernel_filter_1_1_val_int_reg[12]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [13]),
        .Q(p_kernel_filter_1_1_val_int_reg[13]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [14]),
        .Q(p_kernel_filter_1_1_val_int_reg[14]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [15]),
        .Q(p_kernel_filter_1_1_val_int_reg[15]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [1]),
        .Q(p_kernel_filter_1_1_val_int_reg[1]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [2]),
        .Q(p_kernel_filter_1_1_val_int_reg[2]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [3]),
        .Q(p_kernel_filter_1_1_val_int_reg[3]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [4]),
        .Q(p_kernel_filter_1_1_val_int_reg[4]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [5]),
        .Q(p_kernel_filter_1_1_val_int_reg[5]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [6]),
        .Q(p_kernel_filter_1_1_val_int_reg[6]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [7]),
        .Q(p_kernel_filter_1_1_val_int_reg[7]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [8]),
        .Q(p_kernel_filter_1_1_val_int_reg[8]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_1_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_1_val_int_reg_reg[15]_0 [9]),
        .Q(p_kernel_filter_1_1_val_int_reg[9]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [0]),
        .Q(p_kernel_filter_1_2_val_int_reg[0]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [10]),
        .Q(p_kernel_filter_1_2_val_int_reg[10]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [11]),
        .Q(p_kernel_filter_1_2_val_int_reg[11]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [12]),
        .Q(p_kernel_filter_1_2_val_int_reg[12]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [13]),
        .Q(p_kernel_filter_1_2_val_int_reg[13]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [14]),
        .Q(p_kernel_filter_1_2_val_int_reg[14]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [15]),
        .Q(p_kernel_filter_1_2_val_int_reg[15]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [1]),
        .Q(p_kernel_filter_1_2_val_int_reg[1]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [2]),
        .Q(p_kernel_filter_1_2_val_int_reg[2]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [3]),
        .Q(p_kernel_filter_1_2_val_int_reg[3]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [4]),
        .Q(p_kernel_filter_1_2_val_int_reg[4]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [5]),
        .Q(p_kernel_filter_1_2_val_int_reg[5]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [6]),
        .Q(p_kernel_filter_1_2_val_int_reg[6]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [7]),
        .Q(p_kernel_filter_1_2_val_int_reg[7]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [8]),
        .Q(p_kernel_filter_1_2_val_int_reg[8]),
        .R(1'b0));
  FDRE \p_kernel_filter_1_2_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_1_2_val_int_reg_reg[15]_0 [9]),
        .Q(p_kernel_filter_1_2_val_int_reg[9]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [0]),
        .Q(p_kernel_filter_2_2_val_int_reg[0]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [10]),
        .Q(p_kernel_filter_2_2_val_int_reg[10]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [11]),
        .Q(p_kernel_filter_2_2_val_int_reg[11]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [12]),
        .Q(p_kernel_filter_2_2_val_int_reg[12]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [13]),
        .Q(p_kernel_filter_2_2_val_int_reg[13]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [14]),
        .Q(p_kernel_filter_2_2_val_int_reg[14]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [15]),
        .Q(p_kernel_filter_2_2_val_int_reg[15]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [1]),
        .Q(p_kernel_filter_2_2_val_int_reg[1]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [2]),
        .Q(p_kernel_filter_2_2_val_int_reg[2]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [3]),
        .Q(p_kernel_filter_2_2_val_int_reg[3]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [4]),
        .Q(p_kernel_filter_2_2_val_int_reg[4]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [5]),
        .Q(p_kernel_filter_2_2_val_int_reg[5]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [6]),
        .Q(p_kernel_filter_2_2_val_int_reg[6]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [7]),
        .Q(p_kernel_filter_2_2_val_int_reg[7]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [8]),
        .Q(p_kernel_filter_2_2_val_int_reg[8]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_filter_2_2_val_int_reg_reg[15]_0 [9]),
        .Q(p_kernel_filter_2_2_val_int_reg[9]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[0]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[0]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[10]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[10]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[11]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[11]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[12]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[12]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[13]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[13]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[14]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[14]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[15]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[15]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[1]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[1]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[2]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[2]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[3]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[3]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[4]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[4]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[5]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[5]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[6]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[6]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[7]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[7]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[8]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[8]),
        .R(1'b0));
  FDRE \p_kernel_filter_2_2_val_read_reg_1111_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_kernel_filter_2_2_val_int_reg[9]),
        .Q(p_kernel_filter_2_2_val_read_reg_1111[9]),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [0]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [10]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [11]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [12]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [13]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [14]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [15]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [16]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [17]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[17] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [18]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[18] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [19]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[19] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [1]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [20]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[20] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [21]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[21] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [22]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[22] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [23]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[23] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [2]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [3]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [4]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [5]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [6]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [7]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [8]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_0_0_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 [9]),
        .Q(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[9] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [0]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [10]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [11]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [12]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [13]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [14]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [15]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [16]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [17]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[17] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [18]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[18] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [19]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[19] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [1]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [20]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[20] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [21]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[21] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [22]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[22] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [23]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[23] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [2]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [3]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [4]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [5]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [6]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [7]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [8]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_0_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 [9]),
        .Q(\p_kernel_pixel_1_0_val_int_reg_reg_n_7_[9] ),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[0]),
        .Q(A[0]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[10]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[15]_0 [2]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[11]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[15]_0 [3]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[12]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[15]_0 [4]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[13]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[15]_0 [5]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[14]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[15]_0 [6]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[15]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[15]_0 [7]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[16]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[17]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[18]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[19]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[1]),
        .Q(A[1]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[20]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[21]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[22]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[23]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[2]),
        .Q(A[2]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[3]),
        .Q(A[3]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[4]),
        .Q(A[4]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[5]),
        .Q(A[5]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[6]),
        .Q(A[6]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[7]),
        .Q(A[7]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[8]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[15]_0 [0]),
        .R(1'b0));
  FDRE \p_kernel_pixel_1_1_val_int_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(Q[9]),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[15]_0 [1]),
        .R(1'b0));
  CARRY4 p_reg_reg_i_1
       (.CI(p_reg_reg_i_2_n_7),
        .CO({NLW_p_reg_reg_i_1_CO_UNCONNECTED[3:1],p_reg_reg_i_1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_i_8_n_7}),
        .O({NLW_p_reg_reg_i_1_O_UNCONNECTED[3:2],p_reg_reg_i_1_n_13,p_reg_reg_i_1_n_14}),
        .S({1'b0,1'b0,1'b1,mac_muladd_16s_8ns_24s_25_4_0_U43_n_32}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__0__0
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_8),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_8),
        .O(p_reg_reg_i_10__0__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__1__0
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_8),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_8),
        .O(p_reg_reg_i_10__1__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_10__2
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_8),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_8),
        .O(p_reg_reg_i_10__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_9),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_9),
        .O(p_reg_reg_i_11_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_8),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_8),
        .O(p_reg_reg_i_11__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_9),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_9),
        .O(p_reg_reg_i_11__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_8),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_8),
        .O(p_reg_reg_i_11__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_9),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_9),
        .O(p_reg_reg_i_11__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_11__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_8),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_8),
        .O(p_reg_reg_i_11__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_10),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_10),
        .O(p_reg_reg_i_12_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_9),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_9),
        .O(p_reg_reg_i_12__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_10),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_10),
        .O(p_reg_reg_i_12__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_9),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_9),
        .O(p_reg_reg_i_12__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_10),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_10),
        .O(p_reg_reg_i_12__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_12__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_9),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_9),
        .O(p_reg_reg_i_12__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_11),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_11),
        .O(p_reg_reg_i_13_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_10),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_10),
        .O(p_reg_reg_i_13__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_11),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_11),
        .O(p_reg_reg_i_13__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_10),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_10),
        .O(p_reg_reg_i_13__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_11),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_11),
        .O(p_reg_reg_i_13__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_13__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_10),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_10),
        .O(p_reg_reg_i_13__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_12),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_12),
        .O(p_reg_reg_i_14_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_11),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_11),
        .O(p_reg_reg_i_14__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_12),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_12),
        .O(p_reg_reg_i_14__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_11),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_11),
        .O(p_reg_reg_i_14__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_12),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_12),
        .O(p_reg_reg_i_14__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_14__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_11),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_11),
        .O(p_reg_reg_i_14__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_13),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_13),
        .O(p_reg_reg_i_15_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_12),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_12),
        .O(p_reg_reg_i_15__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_13),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_13),
        .O(p_reg_reg_i_15__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_12),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_12),
        .O(p_reg_reg_i_15__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_13),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_13),
        .O(p_reg_reg_i_15__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_15__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_12),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_12),
        .O(p_reg_reg_i_15__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_14),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_14),
        .O(p_reg_reg_i_16_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_13),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_13),
        .O(p_reg_reg_i_16__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_14),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_14),
        .O(p_reg_reg_i_16__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_13),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_13),
        .O(p_reg_reg_i_16__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_14),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_14),
        .O(p_reg_reg_i_16__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_16__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_13),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_13),
        .O(p_reg_reg_i_16__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_15),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_15),
        .O(p_reg_reg_i_17_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_14),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_14),
        .O(p_reg_reg_i_17__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_15),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_15),
        .O(p_reg_reg_i_17__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_14),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_14),
        .O(p_reg_reg_i_17__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_15),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_15),
        .O(p_reg_reg_i_17__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_17__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_14),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_14),
        .O(p_reg_reg_i_17__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_16),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_16),
        .O(p_reg_reg_i_18_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_15),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_15),
        .O(p_reg_reg_i_18__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_16),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_16),
        .O(p_reg_reg_i_18__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_15),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_15),
        .O(p_reg_reg_i_18__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_16),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_16),
        .O(p_reg_reg_i_18__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_18__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_15),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_15),
        .O(p_reg_reg_i_18__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_17),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_17),
        .O(p_reg_reg_i_19_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_16),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_16),
        .O(p_reg_reg_i_19__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_17),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_17),
        .O(p_reg_reg_i_19__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_16),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_16),
        .O(p_reg_reg_i_19__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_17),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_17),
        .O(p_reg_reg_i_19__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_19__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_16),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_16),
        .O(p_reg_reg_i_19__4_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_1__0
       (.CI(p_reg_reg_i_2__0_n_7),
        .CO({NLW_p_reg_reg_i_1__0_CO_UNCONNECTED[3:2],p_reg_reg_i_1__0_n_9,p_reg_reg_i_1__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg_reg_i_8__0_n_7,mac_muladd_16s_8ns_25s_26_4_0_U52_n_8}),
        .O({NLW_p_reg_reg_i_1__0_O_UNCONNECTED[3],C[26:24]}),
        .S({1'b0,mac_muladd_16s_8ns_26s_27_4_0_U51_n_33,mac_muladd_16s_8ns_26s_27_4_0_U51_n_34,p_reg_reg_i_11__0_n_7}));
  CARRY4 p_reg_reg_i_1__1
       (.CI(p_reg_reg_i_2__1_n_7),
        .CO({NLW_p_reg_reg_i_1__1_CO_UNCONNECTED[3:1],p_reg_reg_i_1__1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_i_8__1_n_7}),
        .O({NLW_p_reg_reg_i_1__1_O_UNCONNECTED[3:2],p_reg_reg_i_1__1_n_13,p_reg_reg_i_1__1_n_14}),
        .S({1'b0,1'b0,1'b1,mac_muladd_16s_8ns_24s_25_4_0_U46_n_32}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_1__2
       (.CI(p_reg_reg_i_2__2_n_7),
        .CO({NLW_p_reg_reg_i_1__2_CO_UNCONNECTED[3:2],p_reg_reg_i_1__2_n_9,p_reg_reg_i_1__2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg_reg_i_8__2_n_7,mac_muladd_16s_8ns_25s_26_4_0_U54_n_8}),
        .O({NLW_p_reg_reg_i_1__2_O_UNCONNECTED[3],p_reg_reg_i_1__2_n_12,p_reg_reg_i_1__2_n_13,p_reg_reg_i_1__2_n_14}),
        .S({1'b0,mac_muladd_16s_8ns_26s_27_4_0_U53_n_33,mac_muladd_16s_8ns_26s_27_4_0_U53_n_34,p_reg_reg_i_11__2_n_7}));
  CARRY4 p_reg_reg_i_1__3
       (.CI(p_reg_reg_i_2__3_n_7),
        .CO({NLW_p_reg_reg_i_1__3_CO_UNCONNECTED[3:1],p_reg_reg_i_1__3_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,p_reg_reg_i_8__3_n_7}),
        .O({NLW_p_reg_reg_i_1__3_O_UNCONNECTED[3:2],p_reg_reg_i_1__3_n_13,p_reg_reg_i_1__3_n_14}),
        .S({1'b0,1'b0,1'b1,mac_muladd_16s_8ns_24s_25_4_0_U49_n_32}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_1__4
       (.CI(p_reg_reg_i_2__4_n_7),
        .CO({NLW_p_reg_reg_i_1__4_CO_UNCONNECTED[3:2],p_reg_reg_i_1__4_n_9,p_reg_reg_i_1__4_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_reg_reg_i_8__4_n_7,mac_muladd_16s_8ns_25s_26_4_0_U56_n_8}),
        .O({NLW_p_reg_reg_i_1__4_O_UNCONNECTED[3],p_reg_reg_i_1__4_n_12,p_reg_reg_i_1__4_n_13,p_reg_reg_i_1__4_n_14}),
        .S({1'b0,mac_muladd_16s_8ns_26s_27_4_0_U55_n_33,mac_muladd_16s_8ns_26s_27_4_0_U55_n_34,p_reg_reg_i_11__4_n_7}));
  CARRY4 p_reg_reg_i_2
       (.CI(p_reg_reg_i_3_n_7),
        .CO({p_reg_reg_i_2_n_7,p_reg_reg_i_2_n_8,p_reg_reg_i_2_n_9,p_reg_reg_i_2_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U43_n_8,mac_muladd_16s_8ns_24s_25_4_0_U43_n_9,mac_muladd_16s_8ns_24s_25_4_0_U43_n_10,mac_muladd_16s_8ns_24s_25_4_0_U43_n_11}),
        .O({p_reg_reg_i_2_n_11,p_reg_reg_i_2_n_12,p_reg_reg_i_2_n_13,p_reg_reg_i_2_n_14}),
        .S({p_reg_reg_i_10__2_n_7,p_reg_reg_i_11_n_7,p_reg_reg_i_12_n_7,p_reg_reg_i_13_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_18),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_18),
        .O(p_reg_reg_i_20_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_17),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_17),
        .O(p_reg_reg_i_20__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_18),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_18),
        .O(p_reg_reg_i_20__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_17),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_17),
        .O(p_reg_reg_i_20__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_18),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_18),
        .O(p_reg_reg_i_20__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_20__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_17),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_17),
        .O(p_reg_reg_i_20__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_19),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_19),
        .O(p_reg_reg_i_21_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_18),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_18),
        .O(p_reg_reg_i_21__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_19),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_19),
        .O(p_reg_reg_i_21__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_18),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_18),
        .O(p_reg_reg_i_21__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_19),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_19),
        .O(p_reg_reg_i_21__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_21__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_18),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_18),
        .O(p_reg_reg_i_21__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_20),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_20),
        .O(p_reg_reg_i_22_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_19),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_19),
        .O(p_reg_reg_i_22__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_20),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_20),
        .O(p_reg_reg_i_22__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_19),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_19),
        .O(p_reg_reg_i_22__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_20),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_20),
        .O(p_reg_reg_i_22__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_22__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_19),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_19),
        .O(p_reg_reg_i_22__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_21),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_21),
        .O(p_reg_reg_i_23_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_20),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_20),
        .O(p_reg_reg_i_23__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_21),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_21),
        .O(p_reg_reg_i_23__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_20),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_20),
        .O(p_reg_reg_i_23__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_21),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_21),
        .O(p_reg_reg_i_23__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_23__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_20),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_20),
        .O(p_reg_reg_i_23__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_22),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_22),
        .O(p_reg_reg_i_24_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_21),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_21),
        .O(p_reg_reg_i_24__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_22),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_22),
        .O(p_reg_reg_i_24__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_21),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_21),
        .O(p_reg_reg_i_24__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_22),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_22),
        .O(p_reg_reg_i_24__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_24__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_21),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_21),
        .O(p_reg_reg_i_24__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_23),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_23),
        .O(p_reg_reg_i_25_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_22),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_22),
        .O(p_reg_reg_i_25__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_23),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_23),
        .O(p_reg_reg_i_25__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_22),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_22),
        .O(p_reg_reg_i_25__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_23),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_23),
        .O(p_reg_reg_i_25__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_25__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_22),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_22),
        .O(p_reg_reg_i_25__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_24),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_24),
        .O(p_reg_reg_i_26_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_23),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_23),
        .O(p_reg_reg_i_26__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_24),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_24),
        .O(p_reg_reg_i_26__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_23),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_23),
        .O(p_reg_reg_i_26__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_24),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_24),
        .O(p_reg_reg_i_26__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_26__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_23),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_23),
        .O(p_reg_reg_i_26__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_25),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_25),
        .O(p_reg_reg_i_27_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_24),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_24),
        .O(p_reg_reg_i_27__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_25),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_25),
        .O(p_reg_reg_i_27__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_24),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_24),
        .O(p_reg_reg_i_27__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_25),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_25),
        .O(p_reg_reg_i_27__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_27__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_24),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_24),
        .O(p_reg_reg_i_27__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_26),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_26),
        .O(p_reg_reg_i_28_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_25),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_25),
        .O(p_reg_reg_i_28__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_26),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_26),
        .O(p_reg_reg_i_28__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_25),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_25),
        .O(p_reg_reg_i_28__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_26),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_26),
        .O(p_reg_reg_i_28__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_28__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_25),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_25),
        .O(p_reg_reg_i_28__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_27),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_27),
        .O(p_reg_reg_i_29_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_26),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_26),
        .O(p_reg_reg_i_29__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_27),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_27),
        .O(p_reg_reg_i_29__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_26),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_26),
        .O(p_reg_reg_i_29__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_27),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_27),
        .O(p_reg_reg_i_29__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_29__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_26),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_26),
        .O(p_reg_reg_i_29__4_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_2__0
       (.CI(p_reg_reg_i_3__0_n_7),
        .CO({p_reg_reg_i_2__0_n_7,p_reg_reg_i_2__0_n_8,p_reg_reg_i_2__0_n_9,p_reg_reg_i_2__0_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U52_n_9,mac_muladd_16s_8ns_25s_26_4_0_U52_n_10,mac_muladd_16s_8ns_25s_26_4_0_U52_n_11,mac_muladd_16s_8ns_25s_26_4_0_U52_n_12}),
        .O(C[23:20]),
        .S({p_reg_reg_i_12__0_n_7,p_reg_reg_i_13__0_n_7,p_reg_reg_i_14__0_n_7,p_reg_reg_i_15__0_n_7}));
  CARRY4 p_reg_reg_i_2__1
       (.CI(p_reg_reg_i_3__1_n_7),
        .CO({p_reg_reg_i_2__1_n_7,p_reg_reg_i_2__1_n_8,p_reg_reg_i_2__1_n_9,p_reg_reg_i_2__1_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U46_n_8,mac_muladd_16s_8ns_24s_25_4_0_U46_n_9,mac_muladd_16s_8ns_24s_25_4_0_U46_n_10,mac_muladd_16s_8ns_24s_25_4_0_U46_n_11}),
        .O({p_reg_reg_i_2__1_n_11,p_reg_reg_i_2__1_n_12,p_reg_reg_i_2__1_n_13,p_reg_reg_i_2__1_n_14}),
        .S({p_reg_reg_i_10__0__0_n_7,p_reg_reg_i_11__1_n_7,p_reg_reg_i_12__1_n_7,p_reg_reg_i_13__1_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_2__2
       (.CI(p_reg_reg_i_3__2_n_7),
        .CO({p_reg_reg_i_2__2_n_7,p_reg_reg_i_2__2_n_8,p_reg_reg_i_2__2_n_9,p_reg_reg_i_2__2_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U54_n_9,mac_muladd_16s_8ns_25s_26_4_0_U54_n_10,mac_muladd_16s_8ns_25s_26_4_0_U54_n_11,mac_muladd_16s_8ns_25s_26_4_0_U54_n_12}),
        .O({p_reg_reg_i_2__2_n_11,p_reg_reg_i_2__2_n_12,p_reg_reg_i_2__2_n_13,p_reg_reg_i_2__2_n_14}),
        .S({p_reg_reg_i_12__2_n_7,p_reg_reg_i_13__2_n_7,p_reg_reg_i_14__2_n_7,p_reg_reg_i_15__2_n_7}));
  CARRY4 p_reg_reg_i_2__3
       (.CI(p_reg_reg_i_3__3_n_7),
        .CO({p_reg_reg_i_2__3_n_7,p_reg_reg_i_2__3_n_8,p_reg_reg_i_2__3_n_9,p_reg_reg_i_2__3_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U49_n_8,mac_muladd_16s_8ns_24s_25_4_0_U49_n_9,mac_muladd_16s_8ns_24s_25_4_0_U49_n_10,mac_muladd_16s_8ns_24s_25_4_0_U49_n_11}),
        .O({p_reg_reg_i_2__3_n_11,p_reg_reg_i_2__3_n_12,p_reg_reg_i_2__3_n_13,p_reg_reg_i_2__3_n_14}),
        .S({p_reg_reg_i_10__1__0_n_7,p_reg_reg_i_11__3_n_7,p_reg_reg_i_12__3_n_7,p_reg_reg_i_13__3_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_2__4
       (.CI(p_reg_reg_i_3__4_n_7),
        .CO({p_reg_reg_i_2__4_n_7,p_reg_reg_i_2__4_n_8,p_reg_reg_i_2__4_n_9,p_reg_reg_i_2__4_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U56_n_9,mac_muladd_16s_8ns_25s_26_4_0_U56_n_10,mac_muladd_16s_8ns_25s_26_4_0_U56_n_11,mac_muladd_16s_8ns_25s_26_4_0_U56_n_12}),
        .O({p_reg_reg_i_2__4_n_11,p_reg_reg_i_2__4_n_12,p_reg_reg_i_2__4_n_13,p_reg_reg_i_2__4_n_14}),
        .S({p_reg_reg_i_12__4_n_7,p_reg_reg_i_13__4_n_7,p_reg_reg_i_14__4_n_7,p_reg_reg_i_15__4_n_7}));
  CARRY4 p_reg_reg_i_3
       (.CI(p_reg_reg_i_4_n_7),
        .CO({p_reg_reg_i_3_n_7,p_reg_reg_i_3_n_8,p_reg_reg_i_3_n_9,p_reg_reg_i_3_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U43_n_12,mac_muladd_16s_8ns_24s_25_4_0_U43_n_13,mac_muladd_16s_8ns_24s_25_4_0_U43_n_14,mac_muladd_16s_8ns_24s_25_4_0_U43_n_15}),
        .O({p_reg_reg_i_3_n_11,p_reg_reg_i_3_n_12,p_reg_reg_i_3_n_13,p_reg_reg_i_3_n_14}),
        .S({p_reg_reg_i_14_n_7,p_reg_reg_i_15_n_7,p_reg_reg_i_16_n_7,p_reg_reg_i_17_n_7}));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_28),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_28),
        .O(p_reg_reg_i_30_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_27),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_27),
        .O(p_reg_reg_i_30__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_28),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_28),
        .O(p_reg_reg_i_30__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_27),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_27),
        .O(p_reg_reg_i_30__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_28),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_28),
        .O(p_reg_reg_i_30__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_30__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_27),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_27),
        .O(p_reg_reg_i_30__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_29),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_29),
        .O(p_reg_reg_i_31_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_28),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_28),
        .O(p_reg_reg_i_31__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_29),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_29),
        .O(p_reg_reg_i_31__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_28),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_28),
        .O(p_reg_reg_i_31__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_29),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_29),
        .O(p_reg_reg_i_31__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_31__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_28),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_28),
        .O(p_reg_reg_i_31__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_30),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_30),
        .O(p_reg_reg_i_32_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_29),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_29),
        .O(p_reg_reg_i_32__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_30),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_30),
        .O(p_reg_reg_i_32__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_29),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_29),
        .O(p_reg_reg_i_32__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_30),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_30),
        .O(p_reg_reg_i_32__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_32__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_29),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_29),
        .O(p_reg_reg_i_32__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_31),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U42_n_31),
        .O(p_reg_reg_i_33_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_30),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_30),
        .O(p_reg_reg_i_33__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_31),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U45_n_31),
        .O(p_reg_reg_i_33__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33__2
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_30),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_30),
        .O(p_reg_reg_i_33__2_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_31),
        .I1(mac_muladd_16s_8ns_24s_25_4_0_U48_n_31),
        .O(p_reg_reg_i_33__3_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_33__4
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_30),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_30),
        .O(p_reg_reg_i_33__4_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_34
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_31),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_31),
        .O(p_reg_reg_i_34_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_34__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_31),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_31),
        .O(p_reg_reg_i_34__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_34__1
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_31),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_31),
        .O(p_reg_reg_i_34__1_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_35
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U52_n_32),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U51_n_32),
        .O(p_reg_reg_i_35_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_35__0
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U54_n_32),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U53_n_32),
        .O(p_reg_reg_i_35__0_n_7));
  LUT2 #(
    .INIT(4'h6)) 
    p_reg_reg_i_35__1
       (.I0(mac_muladd_16s_8ns_25s_26_4_0_U56_n_32),
        .I1(mac_muladd_16s_8ns_26s_27_4_0_U55_n_32),
        .O(p_reg_reg_i_35__1_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_3__0
       (.CI(p_reg_reg_i_4__0_n_7),
        .CO({p_reg_reg_i_3__0_n_7,p_reg_reg_i_3__0_n_8,p_reg_reg_i_3__0_n_9,p_reg_reg_i_3__0_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U52_n_13,mac_muladd_16s_8ns_25s_26_4_0_U52_n_14,mac_muladd_16s_8ns_25s_26_4_0_U52_n_15,mac_muladd_16s_8ns_25s_26_4_0_U52_n_16}),
        .O(C[19:16]),
        .S({p_reg_reg_i_16__0_n_7,p_reg_reg_i_17__0_n_7,p_reg_reg_i_18__0_n_7,p_reg_reg_i_19__0_n_7}));
  CARRY4 p_reg_reg_i_3__1
       (.CI(p_reg_reg_i_4__1_n_7),
        .CO({p_reg_reg_i_3__1_n_7,p_reg_reg_i_3__1_n_8,p_reg_reg_i_3__1_n_9,p_reg_reg_i_3__1_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U46_n_12,mac_muladd_16s_8ns_24s_25_4_0_U46_n_13,mac_muladd_16s_8ns_24s_25_4_0_U46_n_14,mac_muladd_16s_8ns_24s_25_4_0_U46_n_15}),
        .O({p_reg_reg_i_3__1_n_11,p_reg_reg_i_3__1_n_12,p_reg_reg_i_3__1_n_13,p_reg_reg_i_3__1_n_14}),
        .S({p_reg_reg_i_14__1_n_7,p_reg_reg_i_15__1_n_7,p_reg_reg_i_16__1_n_7,p_reg_reg_i_17__1_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_3__2
       (.CI(p_reg_reg_i_4__2_n_7),
        .CO({p_reg_reg_i_3__2_n_7,p_reg_reg_i_3__2_n_8,p_reg_reg_i_3__2_n_9,p_reg_reg_i_3__2_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U54_n_13,mac_muladd_16s_8ns_25s_26_4_0_U54_n_14,mac_muladd_16s_8ns_25s_26_4_0_U54_n_15,mac_muladd_16s_8ns_25s_26_4_0_U54_n_16}),
        .O({p_reg_reg_i_3__2_n_11,p_reg_reg_i_3__2_n_12,p_reg_reg_i_3__2_n_13,p_reg_reg_i_3__2_n_14}),
        .S({p_reg_reg_i_16__2_n_7,p_reg_reg_i_17__2_n_7,p_reg_reg_i_18__2_n_7,p_reg_reg_i_19__2_n_7}));
  CARRY4 p_reg_reg_i_3__3
       (.CI(p_reg_reg_i_4__3_n_7),
        .CO({p_reg_reg_i_3__3_n_7,p_reg_reg_i_3__3_n_8,p_reg_reg_i_3__3_n_9,p_reg_reg_i_3__3_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U49_n_12,mac_muladd_16s_8ns_24s_25_4_0_U49_n_13,mac_muladd_16s_8ns_24s_25_4_0_U49_n_14,mac_muladd_16s_8ns_24s_25_4_0_U49_n_15}),
        .O({p_reg_reg_i_3__3_n_11,p_reg_reg_i_3__3_n_12,p_reg_reg_i_3__3_n_13,p_reg_reg_i_3__3_n_14}),
        .S({p_reg_reg_i_14__3_n_7,p_reg_reg_i_15__3_n_7,p_reg_reg_i_16__3_n_7,p_reg_reg_i_17__3_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_3__4
       (.CI(p_reg_reg_i_4__4_n_7),
        .CO({p_reg_reg_i_3__4_n_7,p_reg_reg_i_3__4_n_8,p_reg_reg_i_3__4_n_9,p_reg_reg_i_3__4_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U56_n_13,mac_muladd_16s_8ns_25s_26_4_0_U56_n_14,mac_muladd_16s_8ns_25s_26_4_0_U56_n_15,mac_muladd_16s_8ns_25s_26_4_0_U56_n_16}),
        .O({p_reg_reg_i_3__4_n_11,p_reg_reg_i_3__4_n_12,p_reg_reg_i_3__4_n_13,p_reg_reg_i_3__4_n_14}),
        .S({p_reg_reg_i_16__4_n_7,p_reg_reg_i_17__4_n_7,p_reg_reg_i_18__4_n_7,p_reg_reg_i_19__4_n_7}));
  CARRY4 p_reg_reg_i_4
       (.CI(p_reg_reg_i_5_n_7),
        .CO({p_reg_reg_i_4_n_7,p_reg_reg_i_4_n_8,p_reg_reg_i_4_n_9,p_reg_reg_i_4_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U43_n_16,mac_muladd_16s_8ns_24s_25_4_0_U43_n_17,mac_muladd_16s_8ns_24s_25_4_0_U43_n_18,mac_muladd_16s_8ns_24s_25_4_0_U43_n_19}),
        .O({p_reg_reg_i_4_n_11,p_reg_reg_i_4_n_12,p_reg_reg_i_4_n_13,p_reg_reg_i_4_n_14}),
        .S({p_reg_reg_i_18_n_7,p_reg_reg_i_19_n_7,p_reg_reg_i_20_n_7,p_reg_reg_i_21_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_4__0
       (.CI(p_reg_reg_i_5__0_n_7),
        .CO({p_reg_reg_i_4__0_n_7,p_reg_reg_i_4__0_n_8,p_reg_reg_i_4__0_n_9,p_reg_reg_i_4__0_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U52_n_17,mac_muladd_16s_8ns_25s_26_4_0_U52_n_18,mac_muladd_16s_8ns_25s_26_4_0_U52_n_19,mac_muladd_16s_8ns_25s_26_4_0_U52_n_20}),
        .O(C[15:12]),
        .S({p_reg_reg_i_20__0_n_7,p_reg_reg_i_21__0_n_7,p_reg_reg_i_22__0_n_7,p_reg_reg_i_23__0_n_7}));
  CARRY4 p_reg_reg_i_4__1
       (.CI(p_reg_reg_i_5__1_n_7),
        .CO({p_reg_reg_i_4__1_n_7,p_reg_reg_i_4__1_n_8,p_reg_reg_i_4__1_n_9,p_reg_reg_i_4__1_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U46_n_16,mac_muladd_16s_8ns_24s_25_4_0_U46_n_17,mac_muladd_16s_8ns_24s_25_4_0_U46_n_18,mac_muladd_16s_8ns_24s_25_4_0_U46_n_19}),
        .O({p_reg_reg_i_4__1_n_11,p_reg_reg_i_4__1_n_12,p_reg_reg_i_4__1_n_13,p_reg_reg_i_4__1_n_14}),
        .S({p_reg_reg_i_18__1_n_7,p_reg_reg_i_19__1_n_7,p_reg_reg_i_20__1_n_7,p_reg_reg_i_21__1_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_4__2
       (.CI(p_reg_reg_i_5__2_n_7),
        .CO({p_reg_reg_i_4__2_n_7,p_reg_reg_i_4__2_n_8,p_reg_reg_i_4__2_n_9,p_reg_reg_i_4__2_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U54_n_17,mac_muladd_16s_8ns_25s_26_4_0_U54_n_18,mac_muladd_16s_8ns_25s_26_4_0_U54_n_19,mac_muladd_16s_8ns_25s_26_4_0_U54_n_20}),
        .O({p_reg_reg_i_4__2_n_11,p_reg_reg_i_4__2_n_12,p_reg_reg_i_4__2_n_13,p_reg_reg_i_4__2_n_14}),
        .S({p_reg_reg_i_20__2_n_7,p_reg_reg_i_21__2_n_7,p_reg_reg_i_22__2_n_7,p_reg_reg_i_23__2_n_7}));
  CARRY4 p_reg_reg_i_4__3
       (.CI(p_reg_reg_i_5__3_n_7),
        .CO({p_reg_reg_i_4__3_n_7,p_reg_reg_i_4__3_n_8,p_reg_reg_i_4__3_n_9,p_reg_reg_i_4__3_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U49_n_16,mac_muladd_16s_8ns_24s_25_4_0_U49_n_17,mac_muladd_16s_8ns_24s_25_4_0_U49_n_18,mac_muladd_16s_8ns_24s_25_4_0_U49_n_19}),
        .O({p_reg_reg_i_4__3_n_11,p_reg_reg_i_4__3_n_12,p_reg_reg_i_4__3_n_13,p_reg_reg_i_4__3_n_14}),
        .S({p_reg_reg_i_18__3_n_7,p_reg_reg_i_19__3_n_7,p_reg_reg_i_20__3_n_7,p_reg_reg_i_21__3_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_4__4
       (.CI(p_reg_reg_i_5__4_n_7),
        .CO({p_reg_reg_i_4__4_n_7,p_reg_reg_i_4__4_n_8,p_reg_reg_i_4__4_n_9,p_reg_reg_i_4__4_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U56_n_17,mac_muladd_16s_8ns_25s_26_4_0_U56_n_18,mac_muladd_16s_8ns_25s_26_4_0_U56_n_19,mac_muladd_16s_8ns_25s_26_4_0_U56_n_20}),
        .O({p_reg_reg_i_4__4_n_11,p_reg_reg_i_4__4_n_12,p_reg_reg_i_4__4_n_13,p_reg_reg_i_4__4_n_14}),
        .S({p_reg_reg_i_20__4_n_7,p_reg_reg_i_21__4_n_7,p_reg_reg_i_22__4_n_7,p_reg_reg_i_23__4_n_7}));
  CARRY4 p_reg_reg_i_5
       (.CI(p_reg_reg_i_6_n_7),
        .CO({p_reg_reg_i_5_n_7,p_reg_reg_i_5_n_8,p_reg_reg_i_5_n_9,p_reg_reg_i_5_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U43_n_20,mac_muladd_16s_8ns_24s_25_4_0_U43_n_21,mac_muladd_16s_8ns_24s_25_4_0_U43_n_22,mac_muladd_16s_8ns_24s_25_4_0_U43_n_23}),
        .O({p_reg_reg_i_5_n_11,p_reg_reg_i_5_n_12,p_reg_reg_i_5_n_13,p_reg_reg_i_5_n_14}),
        .S({p_reg_reg_i_22_n_7,p_reg_reg_i_23_n_7,p_reg_reg_i_24_n_7,p_reg_reg_i_25_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_5__0
       (.CI(p_reg_reg_i_6__0_n_7),
        .CO({p_reg_reg_i_5__0_n_7,p_reg_reg_i_5__0_n_8,p_reg_reg_i_5__0_n_9,p_reg_reg_i_5__0_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U52_n_21,mac_muladd_16s_8ns_25s_26_4_0_U52_n_22,mac_muladd_16s_8ns_25s_26_4_0_U52_n_23,mac_muladd_16s_8ns_25s_26_4_0_U52_n_24}),
        .O(C[11:8]),
        .S({p_reg_reg_i_24__0_n_7,p_reg_reg_i_25__0_n_7,p_reg_reg_i_26__0_n_7,p_reg_reg_i_27__0_n_7}));
  CARRY4 p_reg_reg_i_5__1
       (.CI(p_reg_reg_i_6__1_n_7),
        .CO({p_reg_reg_i_5__1_n_7,p_reg_reg_i_5__1_n_8,p_reg_reg_i_5__1_n_9,p_reg_reg_i_5__1_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U46_n_20,mac_muladd_16s_8ns_24s_25_4_0_U46_n_21,mac_muladd_16s_8ns_24s_25_4_0_U46_n_22,mac_muladd_16s_8ns_24s_25_4_0_U46_n_23}),
        .O({p_reg_reg_i_5__1_n_11,p_reg_reg_i_5__1_n_12,p_reg_reg_i_5__1_n_13,p_reg_reg_i_5__1_n_14}),
        .S({p_reg_reg_i_22__1_n_7,p_reg_reg_i_23__1_n_7,p_reg_reg_i_24__1_n_7,p_reg_reg_i_25__1_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_5__2
       (.CI(p_reg_reg_i_6__2_n_7),
        .CO({p_reg_reg_i_5__2_n_7,p_reg_reg_i_5__2_n_8,p_reg_reg_i_5__2_n_9,p_reg_reg_i_5__2_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U54_n_21,mac_muladd_16s_8ns_25s_26_4_0_U54_n_22,mac_muladd_16s_8ns_25s_26_4_0_U54_n_23,mac_muladd_16s_8ns_25s_26_4_0_U54_n_24}),
        .O({p_reg_reg_i_5__2_n_11,p_reg_reg_i_5__2_n_12,p_reg_reg_i_5__2_n_13,p_reg_reg_i_5__2_n_14}),
        .S({p_reg_reg_i_24__2_n_7,p_reg_reg_i_25__2_n_7,p_reg_reg_i_26__2_n_7,p_reg_reg_i_27__2_n_7}));
  CARRY4 p_reg_reg_i_5__3
       (.CI(p_reg_reg_i_6__3_n_7),
        .CO({p_reg_reg_i_5__3_n_7,p_reg_reg_i_5__3_n_8,p_reg_reg_i_5__3_n_9,p_reg_reg_i_5__3_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U49_n_20,mac_muladd_16s_8ns_24s_25_4_0_U49_n_21,mac_muladd_16s_8ns_24s_25_4_0_U49_n_22,mac_muladd_16s_8ns_24s_25_4_0_U49_n_23}),
        .O({p_reg_reg_i_5__3_n_11,p_reg_reg_i_5__3_n_12,p_reg_reg_i_5__3_n_13,p_reg_reg_i_5__3_n_14}),
        .S({p_reg_reg_i_22__3_n_7,p_reg_reg_i_23__3_n_7,p_reg_reg_i_24__3_n_7,p_reg_reg_i_25__3_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_5__4
       (.CI(p_reg_reg_i_6__4_n_7),
        .CO({p_reg_reg_i_5__4_n_7,p_reg_reg_i_5__4_n_8,p_reg_reg_i_5__4_n_9,p_reg_reg_i_5__4_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U56_n_21,mac_muladd_16s_8ns_25s_26_4_0_U56_n_22,mac_muladd_16s_8ns_25s_26_4_0_U56_n_23,mac_muladd_16s_8ns_25s_26_4_0_U56_n_24}),
        .O({p_reg_reg_i_5__4_n_11,p_reg_reg_i_5__4_n_12,p_reg_reg_i_5__4_n_13,p_reg_reg_i_5__4_n_14}),
        .S({p_reg_reg_i_24__4_n_7,p_reg_reg_i_25__4_n_7,p_reg_reg_i_26__4_n_7,p_reg_reg_i_27__4_n_7}));
  CARRY4 p_reg_reg_i_6
       (.CI(p_reg_reg_i_7_n_7),
        .CO({p_reg_reg_i_6_n_7,p_reg_reg_i_6_n_8,p_reg_reg_i_6_n_9,p_reg_reg_i_6_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U43_n_24,mac_muladd_16s_8ns_24s_25_4_0_U43_n_25,mac_muladd_16s_8ns_24s_25_4_0_U43_n_26,mac_muladd_16s_8ns_24s_25_4_0_U43_n_27}),
        .O({p_reg_reg_i_6_n_11,p_reg_reg_i_6_n_12,p_reg_reg_i_6_n_13,p_reg_reg_i_6_n_14}),
        .S({p_reg_reg_i_26_n_7,p_reg_reg_i_27_n_7,p_reg_reg_i_28_n_7,p_reg_reg_i_29_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_6__0
       (.CI(p_reg_reg_i_7__0_n_7),
        .CO({p_reg_reg_i_6__0_n_7,p_reg_reg_i_6__0_n_8,p_reg_reg_i_6__0_n_9,p_reg_reg_i_6__0_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U52_n_25,mac_muladd_16s_8ns_25s_26_4_0_U52_n_26,mac_muladd_16s_8ns_25s_26_4_0_U52_n_27,mac_muladd_16s_8ns_25s_26_4_0_U52_n_28}),
        .O(C[7:4]),
        .S({p_reg_reg_i_28__0_n_7,p_reg_reg_i_29__0_n_7,p_reg_reg_i_30__0_n_7,p_reg_reg_i_31__0_n_7}));
  CARRY4 p_reg_reg_i_6__1
       (.CI(p_reg_reg_i_7__1_n_7),
        .CO({p_reg_reg_i_6__1_n_7,p_reg_reg_i_6__1_n_8,p_reg_reg_i_6__1_n_9,p_reg_reg_i_6__1_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U46_n_24,mac_muladd_16s_8ns_24s_25_4_0_U46_n_25,mac_muladd_16s_8ns_24s_25_4_0_U46_n_26,mac_muladd_16s_8ns_24s_25_4_0_U46_n_27}),
        .O({p_reg_reg_i_6__1_n_11,p_reg_reg_i_6__1_n_12,p_reg_reg_i_6__1_n_13,p_reg_reg_i_6__1_n_14}),
        .S({p_reg_reg_i_26__1_n_7,p_reg_reg_i_27__1_n_7,p_reg_reg_i_28__1_n_7,p_reg_reg_i_29__1_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_6__2
       (.CI(p_reg_reg_i_7__2_n_7),
        .CO({p_reg_reg_i_6__2_n_7,p_reg_reg_i_6__2_n_8,p_reg_reg_i_6__2_n_9,p_reg_reg_i_6__2_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U54_n_25,mac_muladd_16s_8ns_25s_26_4_0_U54_n_26,mac_muladd_16s_8ns_25s_26_4_0_U54_n_27,mac_muladd_16s_8ns_25s_26_4_0_U54_n_28}),
        .O({p_reg_reg_i_6__2_n_11,p_reg_reg_i_6__2_n_12,p_reg_reg_i_6__2_n_13,p_reg_reg_i_6__2_n_14}),
        .S({p_reg_reg_i_28__2_n_7,p_reg_reg_i_29__2_n_7,p_reg_reg_i_30__2_n_7,p_reg_reg_i_31__2_n_7}));
  CARRY4 p_reg_reg_i_6__3
       (.CI(p_reg_reg_i_7__3_n_7),
        .CO({p_reg_reg_i_6__3_n_7,p_reg_reg_i_6__3_n_8,p_reg_reg_i_6__3_n_9,p_reg_reg_i_6__3_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U49_n_24,mac_muladd_16s_8ns_24s_25_4_0_U49_n_25,mac_muladd_16s_8ns_24s_25_4_0_U49_n_26,mac_muladd_16s_8ns_24s_25_4_0_U49_n_27}),
        .O({p_reg_reg_i_6__3_n_11,p_reg_reg_i_6__3_n_12,p_reg_reg_i_6__3_n_13,p_reg_reg_i_6__3_n_14}),
        .S({p_reg_reg_i_26__3_n_7,p_reg_reg_i_27__3_n_7,p_reg_reg_i_28__3_n_7,p_reg_reg_i_29__3_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_6__4
       (.CI(p_reg_reg_i_7__4_n_7),
        .CO({p_reg_reg_i_6__4_n_7,p_reg_reg_i_6__4_n_8,p_reg_reg_i_6__4_n_9,p_reg_reg_i_6__4_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U56_n_25,mac_muladd_16s_8ns_25s_26_4_0_U56_n_26,mac_muladd_16s_8ns_25s_26_4_0_U56_n_27,mac_muladd_16s_8ns_25s_26_4_0_U56_n_28}),
        .O({p_reg_reg_i_6__4_n_11,p_reg_reg_i_6__4_n_12,p_reg_reg_i_6__4_n_13,p_reg_reg_i_6__4_n_14}),
        .S({p_reg_reg_i_28__4_n_7,p_reg_reg_i_29__4_n_7,p_reg_reg_i_30__4_n_7,p_reg_reg_i_31__4_n_7}));
  CARRY4 p_reg_reg_i_7
       (.CI(1'b0),
        .CO({p_reg_reg_i_7_n_7,p_reg_reg_i_7_n_8,p_reg_reg_i_7_n_9,p_reg_reg_i_7_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U43_n_28,mac_muladd_16s_8ns_24s_25_4_0_U43_n_29,mac_muladd_16s_8ns_24s_25_4_0_U43_n_30,mac_muladd_16s_8ns_24s_25_4_0_U43_n_31}),
        .O({p_reg_reg_i_7_n_11,p_reg_reg_i_7_n_12,p_reg_reg_i_7_n_13,p_reg_reg_i_7_n_14}),
        .S({p_reg_reg_i_30_n_7,p_reg_reg_i_31_n_7,p_reg_reg_i_32_n_7,p_reg_reg_i_33_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_7__0
       (.CI(1'b0),
        .CO({p_reg_reg_i_7__0_n_7,p_reg_reg_i_7__0_n_8,p_reg_reg_i_7__0_n_9,p_reg_reg_i_7__0_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U52_n_29,mac_muladd_16s_8ns_25s_26_4_0_U52_n_30,mac_muladd_16s_8ns_25s_26_4_0_U52_n_31,mac_muladd_16s_8ns_25s_26_4_0_U52_n_32}),
        .O(C[3:0]),
        .S({p_reg_reg_i_32__0_n_7,p_reg_reg_i_33__0_n_7,p_reg_reg_i_34_n_7,p_reg_reg_i_35_n_7}));
  CARRY4 p_reg_reg_i_7__1
       (.CI(1'b0),
        .CO({p_reg_reg_i_7__1_n_7,p_reg_reg_i_7__1_n_8,p_reg_reg_i_7__1_n_9,p_reg_reg_i_7__1_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U46_n_28,mac_muladd_16s_8ns_24s_25_4_0_U46_n_29,mac_muladd_16s_8ns_24s_25_4_0_U46_n_30,mac_muladd_16s_8ns_24s_25_4_0_U46_n_31}),
        .O({p_reg_reg_i_7__1_n_11,p_reg_reg_i_7__1_n_12,p_reg_reg_i_7__1_n_13,p_reg_reg_i_7__1_n_14}),
        .S({p_reg_reg_i_30__1_n_7,p_reg_reg_i_31__1_n_7,p_reg_reg_i_32__1_n_7,p_reg_reg_i_33__1_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_7__2
       (.CI(1'b0),
        .CO({p_reg_reg_i_7__2_n_7,p_reg_reg_i_7__2_n_8,p_reg_reg_i_7__2_n_9,p_reg_reg_i_7__2_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U54_n_29,mac_muladd_16s_8ns_25s_26_4_0_U54_n_30,mac_muladd_16s_8ns_25s_26_4_0_U54_n_31,mac_muladd_16s_8ns_25s_26_4_0_U54_n_32}),
        .O({p_reg_reg_i_7__2_n_11,p_reg_reg_i_7__2_n_12,p_reg_reg_i_7__2_n_13,p_reg_reg_i_7__2_n_14}),
        .S({p_reg_reg_i_32__2_n_7,p_reg_reg_i_33__2_n_7,p_reg_reg_i_34__0_n_7,p_reg_reg_i_35__0_n_7}));
  CARRY4 p_reg_reg_i_7__3
       (.CI(1'b0),
        .CO({p_reg_reg_i_7__3_n_7,p_reg_reg_i_7__3_n_8,p_reg_reg_i_7__3_n_9,p_reg_reg_i_7__3_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_24s_25_4_0_U49_n_28,mac_muladd_16s_8ns_24s_25_4_0_U49_n_29,mac_muladd_16s_8ns_24s_25_4_0_U49_n_30,mac_muladd_16s_8ns_24s_25_4_0_U49_n_31}),
        .O({p_reg_reg_i_7__3_n_11,p_reg_reg_i_7__3_n_12,p_reg_reg_i_7__3_n_13,p_reg_reg_i_7__3_n_14}),
        .S({p_reg_reg_i_30__3_n_7,p_reg_reg_i_31__3_n_7,p_reg_reg_i_32__3_n_7,p_reg_reg_i_33__3_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 p_reg_reg_i_7__4
       (.CI(1'b0),
        .CO({p_reg_reg_i_7__4_n_7,p_reg_reg_i_7__4_n_8,p_reg_reg_i_7__4_n_9,p_reg_reg_i_7__4_n_10}),
        .CYINIT(1'b0),
        .DI({mac_muladd_16s_8ns_25s_26_4_0_U56_n_29,mac_muladd_16s_8ns_25s_26_4_0_U56_n_30,mac_muladd_16s_8ns_25s_26_4_0_U56_n_31,mac_muladd_16s_8ns_25s_26_4_0_U56_n_32}),
        .O({p_reg_reg_i_7__4_n_11,p_reg_reg_i_7__4_n_12,p_reg_reg_i_7__4_n_13,p_reg_reg_i_7__4_n_14}),
        .S({p_reg_reg_i_32__4_n_7,p_reg_reg_i_33__4_n_7,p_reg_reg_i_34__1_n_7,p_reg_reg_i_35__1_n_7}));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U43_n_7),
        .O(p_reg_reg_i_8_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8__0
       (.I0(mac_muladd_16s_8ns_26s_27_4_0_U51_n_7),
        .O(p_reg_reg_i_8__0_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8__1
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U46_n_7),
        .O(p_reg_reg_i_8__1_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8__2
       (.I0(mac_muladd_16s_8ns_26s_27_4_0_U53_n_7),
        .O(p_reg_reg_i_8__2_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8__3
       (.I0(mac_muladd_16s_8ns_24s_25_4_0_U49_n_7),
        .O(p_reg_reg_i_8__3_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    p_reg_reg_i_8__4
       (.I0(mac_muladd_16s_8ns_26s_27_4_0_U55_n_7),
        .O(p_reg_reg_i_8__4_n_7));
  FDRE \shift_int_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shift_int_reg_reg[7]_0 [0]),
        .Q(shift_int_reg[0]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shift_int_reg_reg[7]_0 [1]),
        .Q(shift_int_reg[1]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shift_int_reg_reg[7]_0 [2]),
        .Q(shift_int_reg[2]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shift_int_reg_reg[7]_0 [3]),
        .Q(shift_int_reg[3]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shift_int_reg_reg[7]_0 [4]),
        .Q(shift_int_reg[4]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shift_int_reg_reg[7]_0 [5]),
        .Q(shift_int_reg[5]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shift_int_reg_reg[7]_0 [6]),
        .Q(shift_int_reg[6]),
        .R(1'b0));
  FDRE \shift_int_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\shift_int_reg_reg[7]_0 [7]),
        .Q(shift_int_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[0]_srl4 " *) 
  SRL16E \shift_read_reg_1106_pp0_iter3_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[0]),
        .Q(\shift_read_reg_1106_pp0_iter3_reg_reg[0]_srl4_n_7 ));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[1]_srl4 " *) 
  SRL16E \shift_read_reg_1106_pp0_iter3_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[1]),
        .Q(\shift_read_reg_1106_pp0_iter3_reg_reg[1]_srl4_n_7 ));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[2]_srl4 " *) 
  SRL16E \shift_read_reg_1106_pp0_iter3_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[2]),
        .Q(\shift_read_reg_1106_pp0_iter3_reg_reg[2]_srl4_n_7 ));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[3]_srl4 " *) 
  SRL16E \shift_read_reg_1106_pp0_iter3_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[3]),
        .Q(\shift_read_reg_1106_pp0_iter3_reg_reg[3]_srl4_n_7 ));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[4]_srl4 " *) 
  SRL16E \shift_read_reg_1106_pp0_iter3_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[4]),
        .Q(\shift_read_reg_1106_pp0_iter3_reg_reg[4]_srl4_n_7 ));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[5]_srl4 " *) 
  SRL16E \shift_read_reg_1106_pp0_iter3_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[5]),
        .Q(\shift_read_reg_1106_pp0_iter3_reg_reg[5]_srl4_n_7 ));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[6]_srl4 " *) 
  SRL16E \shift_read_reg_1106_pp0_iter3_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[6]),
        .Q(\shift_read_reg_1106_pp0_iter3_reg_reg[6]_srl4_n_7 ));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368/shift_read_reg_1106_pp0_iter3_reg_reg[7]_srl4 " *) 
  SRL16E \shift_read_reg_1106_pp0_iter3_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_ce_reg),
        .CLK(ap_clk),
        .D(shift_int_reg[7]),
        .Q(\shift_read_reg_1106_pp0_iter3_reg_reg[7]_srl4_n_7 ));
  FDRE \shift_read_reg_1106_pp0_iter4_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1106_pp0_iter3_reg_reg[0]_srl4_n_7 ),
        .Q(shift_read_reg_1106_pp0_iter4_reg[0]),
        .R(1'b0));
  FDRE \shift_read_reg_1106_pp0_iter4_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1106_pp0_iter3_reg_reg[1]_srl4_n_7 ),
        .Q(shift_read_reg_1106_pp0_iter4_reg[1]),
        .R(1'b0));
  FDRE \shift_read_reg_1106_pp0_iter4_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1106_pp0_iter3_reg_reg[2]_srl4_n_7 ),
        .Q(shift_read_reg_1106_pp0_iter4_reg[2]),
        .R(1'b0));
  FDRE \shift_read_reg_1106_pp0_iter4_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1106_pp0_iter3_reg_reg[3]_srl4_n_7 ),
        .Q(shift_read_reg_1106_pp0_iter4_reg[3]),
        .R(1'b0));
  FDRE \shift_read_reg_1106_pp0_iter4_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1106_pp0_iter3_reg_reg[4]_srl4_n_7 ),
        .Q(shift_read_reg_1106_pp0_iter4_reg[4]),
        .R(1'b0));
  FDRE \shift_read_reg_1106_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1106_pp0_iter3_reg_reg[5]_srl4_n_7 ),
        .Q(shift_read_reg_1106_pp0_iter4_reg[5]),
        .R(1'b0));
  FDRE \shift_read_reg_1106_pp0_iter4_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1106_pp0_iter3_reg_reg[6]_srl4_n_7 ),
        .Q(shift_read_reg_1106_pp0_iter4_reg[6]),
        .R(1'b0));
  FDRE \shift_read_reg_1106_pp0_iter4_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\shift_read_reg_1106_pp0_iter3_reg_reg[7]_srl4_n_7 ),
        .Q(shift_read_reg_1106_pp0_iter4_reg[7]),
        .R(1'b0));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_11_reg_1336_reg
       (.A({temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_11_reg_1336_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,temp_20_reg_1361_reg_0[15:8]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_11_reg_1336_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_11_reg_1336_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_11_reg_1336_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_11_reg_1336_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_11_reg_1336_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_11_reg_1336_reg_P_UNCONNECTED[47:24],temp_11_reg_1336_reg_n_89,temp_11_reg_1336_reg_n_90,temp_11_reg_1336_reg_n_91,temp_11_reg_1336_reg_n_92,temp_11_reg_1336_reg_n_93,temp_11_reg_1336_reg_n_94,temp_11_reg_1336_reg_n_95,temp_11_reg_1336_reg_n_96,temp_11_reg_1336_reg_n_97,temp_11_reg_1336_reg_n_98,temp_11_reg_1336_reg_n_99,temp_11_reg_1336_reg_n_100,temp_11_reg_1336_reg_n_101,temp_11_reg_1336_reg_n_102,temp_11_reg_1336_reg_n_103,temp_11_reg_1336_reg_n_104,temp_11_reg_1336_reg_n_105,temp_11_reg_1336_reg_n_106,temp_11_reg_1336_reg_n_107,temp_11_reg_1336_reg_n_108,temp_11_reg_1336_reg_n_109,temp_11_reg_1336_reg_n_110,temp_11_reg_1336_reg_n_111,temp_11_reg_1336_reg_n_112}),
        .PATTERNBDETECT(NLW_temp_11_reg_1336_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_11_reg_1336_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_11_reg_1336_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_11_reg_1336_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_12_reg_1341_reg
       (.A({temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_12_reg_1341_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,temp_21_reg_1366_reg_0[15:8]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_12_reg_1341_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_12_reg_1341_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_12_reg_1341_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_12_reg_1341_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_12_reg_1341_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_12_reg_1341_reg_P_UNCONNECTED[47:24],temp_12_reg_1341_reg_n_89,temp_12_reg_1341_reg_n_90,temp_12_reg_1341_reg_n_91,temp_12_reg_1341_reg_n_92,temp_12_reg_1341_reg_n_93,temp_12_reg_1341_reg_n_94,temp_12_reg_1341_reg_n_95,temp_12_reg_1341_reg_n_96,temp_12_reg_1341_reg_n_97,temp_12_reg_1341_reg_n_98,temp_12_reg_1341_reg_n_99,temp_12_reg_1341_reg_n_100,temp_12_reg_1341_reg_n_101,temp_12_reg_1341_reg_n_102,temp_12_reg_1341_reg_n_103,temp_12_reg_1341_reg_n_104,temp_12_reg_1341_reg_n_105,temp_12_reg_1341_reg_n_106,temp_12_reg_1341_reg_n_107,temp_12_reg_1341_reg_n_108,temp_12_reg_1341_reg_n_109,temp_12_reg_1341_reg_n_110,temp_12_reg_1341_reg_n_111,temp_12_reg_1341_reg_n_112}),
        .PATTERNBDETECT(NLW_temp_12_reg_1341_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_12_reg_1341_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_12_reg_1341_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_12_reg_1341_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_16_reg_1356_reg
       (.A({temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_16_reg_1356_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,temp_25_reg_1381_reg_0[15:8]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_16_reg_1356_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_16_reg_1356_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_16_reg_1356_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_16_reg_1356_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_16_reg_1356_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_16_reg_1356_reg_P_UNCONNECTED[47:24],temp_16_reg_1356_reg_n_89,temp_16_reg_1356_reg_n_90,temp_16_reg_1356_reg_n_91,temp_16_reg_1356_reg_n_92,temp_16_reg_1356_reg_n_93,temp_16_reg_1356_reg_n_94,temp_16_reg_1356_reg_n_95,temp_16_reg_1356_reg_n_96,temp_16_reg_1356_reg_n_97,temp_16_reg_1356_reg_n_98,temp_16_reg_1356_reg_n_99,temp_16_reg_1356_reg_n_100,temp_16_reg_1356_reg_n_101,temp_16_reg_1356_reg_n_102,temp_16_reg_1356_reg_n_103,temp_16_reg_1356_reg_n_104,temp_16_reg_1356_reg_n_105,temp_16_reg_1356_reg_n_106,temp_16_reg_1356_reg_n_107,temp_16_reg_1356_reg_n_108,temp_16_reg_1356_reg_n_109,temp_16_reg_1356_reg_n_110,temp_16_reg_1356_reg_n_111,temp_16_reg_1356_reg_n_112}),
        .PATTERNBDETECT(NLW_temp_16_reg_1356_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_16_reg_1356_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_16_reg_1356_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_16_reg_1356_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_20_reg_1361_reg
       (.A({temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_20_reg_1361_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,temp_20_reg_1361_reg_0[23:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_20_reg_1361_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_20_reg_1361_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_20_reg_1361_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_20_reg_1361_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_20_reg_1361_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_20_reg_1361_reg_P_UNCONNECTED[47:24],temp_20_reg_1361_reg_n_89,temp_20_reg_1361_reg_n_90,temp_20_reg_1361_reg_n_91,temp_20_reg_1361_reg_n_92,temp_20_reg_1361_reg_n_93,temp_20_reg_1361_reg_n_94,temp_20_reg_1361_reg_n_95,temp_20_reg_1361_reg_n_96,temp_20_reg_1361_reg_n_97,temp_20_reg_1361_reg_n_98,temp_20_reg_1361_reg_n_99,temp_20_reg_1361_reg_n_100,temp_20_reg_1361_reg_n_101,temp_20_reg_1361_reg_n_102,temp_20_reg_1361_reg_n_103,temp_20_reg_1361_reg_n_104,temp_20_reg_1361_reg_n_105,temp_20_reg_1361_reg_n_106,temp_20_reg_1361_reg_n_107,temp_20_reg_1361_reg_n_108,temp_20_reg_1361_reg_n_109,temp_20_reg_1361_reg_n_110,temp_20_reg_1361_reg_n_111,temp_20_reg_1361_reg_n_112}),
        .PATTERNBDETECT(NLW_temp_20_reg_1361_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_20_reg_1361_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_20_reg_1361_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_20_reg_1361_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_21_reg_1366_reg
       (.A({temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_21_reg_1366_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,temp_21_reg_1366_reg_0[23:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_21_reg_1366_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_21_reg_1366_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_21_reg_1366_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_21_reg_1366_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_21_reg_1366_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_21_reg_1366_reg_P_UNCONNECTED[47:24],temp_21_reg_1366_reg_n_89,temp_21_reg_1366_reg_n_90,temp_21_reg_1366_reg_n_91,temp_21_reg_1366_reg_n_92,temp_21_reg_1366_reg_n_93,temp_21_reg_1366_reg_n_94,temp_21_reg_1366_reg_n_95,temp_21_reg_1366_reg_n_96,temp_21_reg_1366_reg_n_97,temp_21_reg_1366_reg_n_98,temp_21_reg_1366_reg_n_99,temp_21_reg_1366_reg_n_100,temp_21_reg_1366_reg_n_101,temp_21_reg_1366_reg_n_102,temp_21_reg_1366_reg_n_103,temp_21_reg_1366_reg_n_104,temp_21_reg_1366_reg_n_105,temp_21_reg_1366_reg_n_106,temp_21_reg_1366_reg_n_107,temp_21_reg_1366_reg_n_108,temp_21_reg_1366_reg_n_109,temp_21_reg_1366_reg_n_110,temp_21_reg_1366_reg_n_111,temp_21_reg_1366_reg_n_112}),
        .PATTERNBDETECT(NLW_temp_21_reg_1366_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_21_reg_1366_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_21_reg_1366_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_21_reg_1366_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_25_reg_1381_reg
       (.A({temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_25_reg_1381_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,temp_25_reg_1381_reg_0[23:16]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_25_reg_1381_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_25_reg_1381_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_25_reg_1381_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_25_reg_1381_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_25_reg_1381_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_25_reg_1381_reg_P_UNCONNECTED[47:24],temp_25_reg_1381_reg_n_89,temp_25_reg_1381_reg_n_90,temp_25_reg_1381_reg_n_91,temp_25_reg_1381_reg_n_92,temp_25_reg_1381_reg_n_93,temp_25_reg_1381_reg_n_94,temp_25_reg_1381_reg_n_95,temp_25_reg_1381_reg_n_96,temp_25_reg_1381_reg_n_97,temp_25_reg_1381_reg_n_98,temp_25_reg_1381_reg_n_99,temp_25_reg_1381_reg_n_100,temp_25_reg_1381_reg_n_101,temp_25_reg_1381_reg_n_102,temp_25_reg_1381_reg_n_103,temp_25_reg_1381_reg_n_104,temp_25_reg_1381_reg_n_105,temp_25_reg_1381_reg_n_106,temp_25_reg_1381_reg_n_107,temp_25_reg_1381_reg_n_108,temp_25_reg_1381_reg_n_109,temp_25_reg_1381_reg_n_110,temp_25_reg_1381_reg_n_111,temp_25_reg_1381_reg_n_112}),
        .PATTERNBDETECT(NLW_temp_25_reg_1381_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_25_reg_1381_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_25_reg_1381_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_25_reg_1381_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_3_reg_1302_reg
       (.A({temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0[15],temp_3_reg_1302_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_3_reg_1302_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,temp_21_reg_1366_reg_0[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_3_reg_1302_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_3_reg_1302_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_3_reg_1302_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_3_reg_1302_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_3_reg_1302_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_3_reg_1302_reg_P_UNCONNECTED[47:24],temp_3_reg_1302_reg_n_89,temp_3_reg_1302_reg_n_90,temp_3_reg_1302_reg_n_91,temp_3_reg_1302_reg_n_92,temp_3_reg_1302_reg_n_93,temp_3_reg_1302_reg_n_94,temp_3_reg_1302_reg_n_95,temp_3_reg_1302_reg_n_96,temp_3_reg_1302_reg_n_97,temp_3_reg_1302_reg_n_98,temp_3_reg_1302_reg_n_99,temp_3_reg_1302_reg_n_100,temp_3_reg_1302_reg_n_101,temp_3_reg_1302_reg_n_102,temp_3_reg_1302_reg_n_103,temp_3_reg_1302_reg_n_104,temp_3_reg_1302_reg_n_105,temp_3_reg_1302_reg_n_106,temp_3_reg_1302_reg_n_107,temp_3_reg_1302_reg_n_108,temp_3_reg_1302_reg_n_109,temp_3_reg_1302_reg_n_110,temp_3_reg_1302_reg_n_111,temp_3_reg_1302_reg_n_112}),
        .PATTERNBDETECT(NLW_temp_3_reg_1302_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_3_reg_1302_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_3_reg_1302_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_3_reg_1302_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_7_reg_1331_reg
       (.A({temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0[15],temp_7_reg_1331_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_7_reg_1331_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,temp_25_reg_1381_reg_0[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_7_reg_1331_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_7_reg_1331_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_7_reg_1331_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_7_reg_1331_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_7_reg_1331_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_7_reg_1331_reg_P_UNCONNECTED[47:24],temp_7_reg_1331_reg_n_89,temp_7_reg_1331_reg_n_90,temp_7_reg_1331_reg_n_91,temp_7_reg_1331_reg_n_92,temp_7_reg_1331_reg_n_93,temp_7_reg_1331_reg_n_94,temp_7_reg_1331_reg_n_95,temp_7_reg_1331_reg_n_96,temp_7_reg_1331_reg_n_97,temp_7_reg_1331_reg_n_98,temp_7_reg_1331_reg_n_99,temp_7_reg_1331_reg_n_100,temp_7_reg_1331_reg_n_101,temp_7_reg_1331_reg_n_102,temp_7_reg_1331_reg_n_103,temp_7_reg_1331_reg_n_104,temp_7_reg_1331_reg_n_105,temp_7_reg_1331_reg_n_106,temp_7_reg_1331_reg_n_107,temp_7_reg_1331_reg_n_108,temp_7_reg_1331_reg_n_109,temp_7_reg_1331_reg_n_110,temp_7_reg_1331_reg_n_111,temp_7_reg_1331_reg_n_112}),
        .PATTERNBDETECT(NLW_temp_7_reg_1331_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_7_reg_1331_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_7_reg_1331_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_7_reg_1331_reg_UNDERFLOW_UNCONNECTED));
  DSP48E1 #(
    .ACASCREG(2),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(2),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(2),
    .BREG(2),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    temp_reg_1297_reg
       (.A({temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0[15],temp_reg_1297_reg_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_temp_reg_1297_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,temp_20_reg_1361_reg_0[7:0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_temp_reg_1297_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_temp_reg_1297_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_temp_reg_1297_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(ap_block_pp0_stage0_subdone),
        .CEA2(ap_ce_reg),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(ap_block_pp0_stage0_subdone),
        .CEB2(ap_ce_reg),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_ce_reg),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_temp_reg_1297_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_temp_reg_1297_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_temp_reg_1297_reg_P_UNCONNECTED[47:24],temp_reg_1297_reg_n_89,temp_reg_1297_reg_n_90,temp_reg_1297_reg_n_91,temp_reg_1297_reg_n_92,temp_reg_1297_reg_n_93,temp_reg_1297_reg_n_94,temp_reg_1297_reg_n_95,temp_reg_1297_reg_n_96,temp_reg_1297_reg_n_97,temp_reg_1297_reg_n_98,temp_reg_1297_reg_n_99,temp_reg_1297_reg_n_100,temp_reg_1297_reg_n_101,temp_reg_1297_reg_n_102,temp_reg_1297_reg_n_103,temp_reg_1297_reg_n_104,temp_reg_1297_reg_n_105,temp_reg_1297_reg_n_106,temp_reg_1297_reg_n_107,temp_reg_1297_reg_n_108,temp_reg_1297_reg_n_109,temp_reg_1297_reg_n_110,temp_reg_1297_reg_n_111,temp_reg_1297_reg_n_112}),
        .PATTERNBDETECT(NLW_temp_reg_1297_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_temp_reg_1297_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_temp_reg_1297_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_temp_reg_1297_reg_UNDERFLOW_UNCONNECTED));
  FDRE \tmp_10_reg_1519_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_34),
        .Q(tmp_10_reg_1519[0]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_24),
        .Q(tmp_10_reg_1519[10]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_23),
        .Q(tmp_10_reg_1519[11]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_22),
        .Q(tmp_10_reg_1519[12]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_21),
        .Q(tmp_10_reg_1519[13]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_20),
        .Q(tmp_10_reg_1519[14]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_19),
        .Q(tmp_10_reg_1519[15]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_18),
        .Q(tmp_10_reg_1519[16]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_17),
        .Q(tmp_10_reg_1519[17]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_16),
        .Q(tmp_10_reg_1519[18]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_7),
        .Q(tmp_10_reg_1519[19]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_33),
        .Q(tmp_10_reg_1519[1]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_32),
        .Q(tmp_10_reg_1519[2]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_31),
        .Q(tmp_10_reg_1519[3]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_30),
        .Q(tmp_10_reg_1519[4]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_29),
        .Q(tmp_10_reg_1519[5]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_28),
        .Q(tmp_10_reg_1519[6]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_27),
        .Q(tmp_10_reg_1519[7]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_26),
        .Q(tmp_10_reg_1519[8]),
        .R(1'b0));
  FDRE \tmp_10_reg_1519_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_25),
        .Q(tmp_10_reg_1519[9]),
        .R(1'b0));
  FDRE \tmp_20_reg_1292_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[16] ),
        .Q(tmp_20_reg_1292[0]),
        .R(1'b0));
  FDRE \tmp_20_reg_1292_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[17] ),
        .Q(tmp_20_reg_1292[1]),
        .R(1'b0));
  FDRE \tmp_20_reg_1292_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[18] ),
        .Q(tmp_20_reg_1292[2]),
        .R(1'b0));
  FDRE \tmp_20_reg_1292_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[19] ),
        .Q(tmp_20_reg_1292[3]),
        .R(1'b0));
  FDRE \tmp_20_reg_1292_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[20] ),
        .Q(tmp_20_reg_1292[4]),
        .R(1'b0));
  FDRE \tmp_20_reg_1292_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[21] ),
        .Q(tmp_20_reg_1292[5]),
        .R(1'b0));
  FDRE \tmp_20_reg_1292_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[22] ),
        .Q(tmp_20_reg_1292[6]),
        .R(1'b0));
  FDRE \tmp_20_reg_1292_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[23] ),
        .Q(tmp_20_reg_1292[7]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_26),
        .Q(tmp_21_reg_1535[0]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_16),
        .Q(tmp_21_reg_1535[10]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_15),
        .Q(tmp_21_reg_1535[11]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_14),
        .Q(tmp_21_reg_1535[12]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_13),
        .Q(tmp_21_reg_1535[13]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_12),
        .Q(tmp_21_reg_1535[14]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_11),
        .Q(tmp_21_reg_1535[15]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_10),
        .Q(tmp_21_reg_1535[16]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_9),
        .Q(tmp_21_reg_1535[17]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_8),
        .Q(tmp_21_reg_1535[18]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_7),
        .Q(tmp_21_reg_1535[19]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_25),
        .Q(tmp_21_reg_1535[1]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_24),
        .Q(tmp_21_reg_1535[2]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_23),
        .Q(tmp_21_reg_1535[3]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_22),
        .Q(tmp_21_reg_1535[4]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_21),
        .Q(tmp_21_reg_1535[5]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_20),
        .Q(tmp_21_reg_1535[6]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_19),
        .Q(tmp_21_reg_1535[7]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_18),
        .Q(tmp_21_reg_1535[8]),
        .R(1'b0));
  FDRE \tmp_21_reg_1535_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_17),
        .Q(tmp_21_reg_1535[9]),
        .R(1'b0));
  FDRE \tmp_9_reg_1247_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[8] ),
        .Q(tmp_9_reg_1247[0]),
        .R(1'b0));
  FDRE \tmp_9_reg_1247_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[9] ),
        .Q(tmp_9_reg_1247[1]),
        .R(1'b0));
  FDRE \tmp_9_reg_1247_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[10] ),
        .Q(tmp_9_reg_1247[2]),
        .R(1'b0));
  FDRE \tmp_9_reg_1247_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[11] ),
        .Q(tmp_9_reg_1247[3]),
        .R(1'b0));
  FDRE \tmp_9_reg_1247_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[12] ),
        .Q(tmp_9_reg_1247[4]),
        .R(1'b0));
  FDRE \tmp_9_reg_1247_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[13] ),
        .Q(tmp_9_reg_1247[5]),
        .R(1'b0));
  FDRE \tmp_9_reg_1247_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[14] ),
        .Q(tmp_9_reg_1247[6]),
        .R(1'b0));
  FDRE \tmp_9_reg_1247_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[15] ),
        .Q(tmp_9_reg_1247[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_reg_1503[17]_i_3 
       (.I0(shift_read_reg_1106_pp0_iter4_reg[7]),
        .I1(shift_read_reg_1106_pp0_iter4_reg[5]),
        .I2(shift_read_reg_1106_pp0_iter4_reg[6]),
        .O(\tmp_reg_1503[17]_i_3_n_7 ));
  FDRE \tmp_reg_1503_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[0]),
        .Q(tmp_reg_1503[0]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[10] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[10]),
        .Q(tmp_reg_1503[10]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[11] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[11]),
        .Q(tmp_reg_1503[11]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[12] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[12]),
        .Q(tmp_reg_1503[12]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[13] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[13]),
        .Q(tmp_reg_1503[13]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[14] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[14]),
        .Q(tmp_reg_1503[14]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[15] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[15]),
        .Q(tmp_reg_1503[15]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[16] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[16]),
        .Q(tmp_reg_1503[16]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[17] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[17]),
        .Q(tmp_reg_1503[17]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[18] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[18]),
        .Q(tmp_reg_1503[18]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[19] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U57_n_7),
        .Q(tmp_reg_1503[19]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[1]),
        .Q(tmp_reg_1503[1]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[2]),
        .Q(tmp_reg_1503[2]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[3]),
        .Q(tmp_reg_1503[3]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[4]),
        .Q(tmp_reg_1503[4]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[5]),
        .Q(tmp_reg_1503[5]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[6]),
        .Q(tmp_reg_1503[6]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[7]),
        .Q(tmp_reg_1503[7]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[8] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[8]),
        .Q(tmp_reg_1503[8]),
        .R(1'b0));
  FDRE \tmp_reg_1503_reg[9] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(p_0_in[9]),
        .Q(tmp_reg_1503[9]),
        .R(1'b0));
  FDRE \tmp_sum_1_reg_1514_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_15),
        .Q(tmp_sum_1_reg_1514[0]),
        .R(1'b0));
  FDRE \tmp_sum_1_reg_1514_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_14),
        .Q(tmp_sum_1_reg_1514[1]),
        .R(1'b0));
  FDRE \tmp_sum_1_reg_1514_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_13),
        .Q(tmp_sum_1_reg_1514[2]),
        .R(1'b0));
  FDRE \tmp_sum_1_reg_1514_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_12),
        .Q(tmp_sum_1_reg_1514[3]),
        .R(1'b0));
  FDRE \tmp_sum_1_reg_1514_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_11),
        .Q(tmp_sum_1_reg_1514[4]),
        .R(1'b0));
  FDRE \tmp_sum_1_reg_1514_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_10),
        .Q(tmp_sum_1_reg_1514[5]),
        .R(1'b0));
  FDRE \tmp_sum_1_reg_1514_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_9),
        .Q(tmp_sum_1_reg_1514[6]),
        .R(1'b0));
  FDRE \tmp_sum_1_reg_1514_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U58_n_8),
        .Q(tmp_sum_1_reg_1514[7]),
        .R(1'b0));
  FDRE \tmp_sum_2_reg_1530_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_34),
        .Q(tmp_sum_2_reg_1530[0]),
        .R(1'b0));
  FDRE \tmp_sum_2_reg_1530_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_33),
        .Q(tmp_sum_2_reg_1530[1]),
        .R(1'b0));
  FDRE \tmp_sum_2_reg_1530_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_32),
        .Q(tmp_sum_2_reg_1530[2]),
        .R(1'b0));
  FDRE \tmp_sum_2_reg_1530_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_31),
        .Q(tmp_sum_2_reg_1530[3]),
        .R(1'b0));
  FDRE \tmp_sum_2_reg_1530_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_30),
        .Q(tmp_sum_2_reg_1530[4]),
        .R(1'b0));
  FDRE \tmp_sum_2_reg_1530_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_29),
        .Q(tmp_sum_2_reg_1530[5]),
        .R(1'b0));
  FDRE \tmp_sum_2_reg_1530_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_28),
        .Q(tmp_sum_2_reg_1530[6]),
        .R(1'b0));
  FDRE \tmp_sum_2_reg_1530_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U59_n_27),
        .Q(tmp_sum_2_reg_1530[7]),
        .R(1'b0));
  FDRE \tmp_sum_reg_1498_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U57_n_15),
        .Q(tmp_sum_reg_1498[0]),
        .R(1'b0));
  FDRE \tmp_sum_reg_1498_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U57_n_14),
        .Q(tmp_sum_reg_1498[1]),
        .R(1'b0));
  FDRE \tmp_sum_reg_1498_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U57_n_13),
        .Q(tmp_sum_reg_1498[2]),
        .R(1'b0));
  FDRE \tmp_sum_reg_1498_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U57_n_12),
        .Q(tmp_sum_reg_1498[3]),
        .R(1'b0));
  FDRE \tmp_sum_reg_1498_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U57_n_11),
        .Q(tmp_sum_reg_1498[4]),
        .R(1'b0));
  FDRE \tmp_sum_reg_1498_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U57_n_10),
        .Q(tmp_sum_reg_1498[5]),
        .R(1'b0));
  FDRE \tmp_sum_reg_1498_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U57_n_9),
        .Q(tmp_sum_reg_1498[6]),
        .R(1'b0));
  FDRE \tmp_sum_reg_1498_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(mac_muladd_16s_8ns_27s_28_4_0_U57_n_8),
        .Q(tmp_sum_reg_1498[7]),
        .R(1'b0));
  FDRE \trunc_ln606_8_reg_1202_reg[0] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[0] ),
        .Q(trunc_ln606_8_reg_1202[0]),
        .R(1'b0));
  FDRE \trunc_ln606_8_reg_1202_reg[1] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[1] ),
        .Q(trunc_ln606_8_reg_1202[1]),
        .R(1'b0));
  FDRE \trunc_ln606_8_reg_1202_reg[2] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[2] ),
        .Q(trunc_ln606_8_reg_1202[2]),
        .R(1'b0));
  FDRE \trunc_ln606_8_reg_1202_reg[3] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[3] ),
        .Q(trunc_ln606_8_reg_1202[3]),
        .R(1'b0));
  FDRE \trunc_ln606_8_reg_1202_reg[4] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[4] ),
        .Q(trunc_ln606_8_reg_1202[4]),
        .R(1'b0));
  FDRE \trunc_ln606_8_reg_1202_reg[5] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[5] ),
        .Q(trunc_ln606_8_reg_1202[5]),
        .R(1'b0));
  FDRE \trunc_ln606_8_reg_1202_reg[6] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[6] ),
        .Q(trunc_ln606_8_reg_1202[6]),
        .R(1'b0));
  FDRE \trunc_ln606_8_reg_1202_reg[7] 
       (.C(ap_clk),
        .CE(ap_ce_reg),
        .D(\p_kernel_pixel_0_0_val_int_reg_reg_n_7_[7] ),
        .Q(trunc_ln606_8_reg_1202[7]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s
   (tmp_2_reg_919,
    \icmp_ln709_reg_892_reg[0] ,
    ce1,
    WEA,
    D,
    address1,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[3]_0 ,
    mOutPtr0,
    mOutPtr18_out,
    push,
    ap_sync_reg_entry_proc_U0_ap_ready_reg,
    empty_n_reg,
    mOutPtr17_out,
    we0,
    k_buf_2_load_reg_9430,
    ce0,
    address0,
    \tmp_21_reg_1535_reg[19] ,
    ap_clk,
    ap_rst_n_inv,
    Q,
    ap_rst_n,
    imgOutput_data_full_n,
    imgInput_data_empty_n,
    q1,
    grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg,
    \SRL_SIG_reg[1][0] ,
    filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start,
    push_0,
    mOutPtr,
    full_n_reg,
    ap_start,
    start_once_reg,
    start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n,
    \zext_ln695_reg_605_reg[15]_0 ,
    \src_kernel_win_10_reg_948_reg[23] ,
    q0,
    \shift_int_reg_reg[7] ,
    temp_reg_1297_reg,
    p_reg_reg,
    temp_3_reg_1302_reg,
    p_reg_reg_0,
    \p_kernel_filter_1_1_val_int_reg_reg[15] ,
    temp_7_reg_1331_reg,
    p_reg_reg_1,
    \p_kernel_filter_1_2_val_int_reg_reg[15] ,
    \p_kernel_filter_2_2_val_int_reg_reg[15] );
  output tmp_2_reg_919;
  output \icmp_ln709_reg_892_reg[0] ;
  output ce1;
  output [0:0]WEA;
  output [1:0]D;
  output [11:0]address1;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[3]_0 ;
  output mOutPtr0;
  output mOutPtr18_out;
  output push;
  output ap_sync_reg_entry_proc_U0_ap_ready_reg;
  output empty_n_reg;
  output mOutPtr17_out;
  output we0;
  output k_buf_2_load_reg_9430;
  output ce0;
  output [11:0]address0;
  output [23:0]\tmp_21_reg_1535_reg[19] ;
  input ap_clk;
  input ap_rst_n_inv;
  input [15:0]Q;
  input ap_rst_n;
  input imgOutput_data_full_n;
  input imgInput_data_empty_n;
  input [23:0]q1;
  input grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg;
  input [2:0]\SRL_SIG_reg[1][0] ;
  input filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start;
  input push_0;
  input [0:0]mOutPtr;
  input full_n_reg;
  input ap_start;
  input start_once_reg;
  input start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n;
  input [15:0]\zext_ln695_reg_605_reg[15]_0 ;
  input [23:0]\src_kernel_win_10_reg_948_reg[23] ;
  input [23:0]q0;
  input [7:0]\shift_int_reg_reg[7] ;
  input [15:0]temp_reg_1297_reg;
  input [15:0]p_reg_reg;
  input [15:0]temp_3_reg_1302_reg;
  input [15:0]p_reg_reg_0;
  input [15:0]\p_kernel_filter_1_1_val_int_reg_reg[15] ;
  input [15:0]temp_7_reg_1331_reg;
  input [15:0]p_reg_reg_1;
  input [15:0]\p_kernel_filter_1_2_val_int_reg_reg[15] ;
  input [15:0]\p_kernel_filter_2_2_val_int_reg_reg[15] ;

  wire [1:0]D;
  wire [15:0]Q;
  wire [2:0]\SRL_SIG_reg[1][0] ;
  wire [0:0]WEA;
  wire [1:1]add_ln707_reg_629;
  wire \add_ln707_reg_629[1]_i_1_n_7 ;
  wire [11:0]address0;
  wire [11:0]address1;
  wire \ap_CS_fsm[0]_i_2_n_7 ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3]_0 ;
  wire ap_CS_fsm_state1;
  wire ap_CS_fsm_state2;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm11_out;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire ap_start;
  wire ap_sync_reg_entry_proc_U0_ap_ready_reg;
  wire brmerge31_fu_428_p2;
  wire brmerge31_reg_708;
  wire \brmerge31_reg_708[0]_i_10_n_7 ;
  wire \brmerge31_reg_708[0]_i_11_n_7 ;
  wire \brmerge31_reg_708[0]_i_12_n_7 ;
  wire \brmerge31_reg_708[0]_i_13_n_7 ;
  wire \brmerge31_reg_708[0]_i_14_n_7 ;
  wire \brmerge31_reg_708[0]_i_15_n_7 ;
  wire \brmerge31_reg_708[0]_i_16_n_7 ;
  wire \brmerge31_reg_708[0]_i_17_n_7 ;
  wire \brmerge31_reg_708[0]_i_18_n_7 ;
  wire \brmerge31_reg_708[0]_i_19_n_7 ;
  wire \brmerge31_reg_708[0]_i_20_n_7 ;
  wire \brmerge31_reg_708[0]_i_21_n_7 ;
  wire \brmerge31_reg_708[0]_i_22_n_7 ;
  wire \brmerge31_reg_708[0]_i_4_n_7 ;
  wire \brmerge31_reg_708[0]_i_5_n_7 ;
  wire \brmerge31_reg_708[0]_i_7_n_7 ;
  wire \brmerge31_reg_708[0]_i_8_n_7 ;
  wire \brmerge31_reg_708[0]_i_9_n_7 ;
  wire \brmerge31_reg_708_reg[0]_i_3_n_10 ;
  wire \brmerge31_reg_708_reg[0]_i_3_n_7 ;
  wire \brmerge31_reg_708_reg[0]_i_3_n_8 ;
  wire \brmerge31_reg_708_reg[0]_i_3_n_9 ;
  wire \brmerge31_reg_708_reg[0]_i_6_n_10 ;
  wire \brmerge31_reg_708_reg[0]_i_6_n_7 ;
  wire \brmerge31_reg_708_reg[0]_i_6_n_8 ;
  wire \brmerge31_reg_708_reg[0]_i_6_n_9 ;
  wire ce0;
  wire ce1;
  wire cmp1_i18_fu_355_p2;
  wire cmp1_i18_fu_355_p2_carry__0_i_1_n_7;
  wire cmp1_i18_fu_355_p2_carry__0_i_2_n_7;
  wire cmp1_i18_fu_355_p2_carry__0_i_3_n_7;
  wire cmp1_i18_fu_355_p2_carry__0_i_4_n_7;
  wire cmp1_i18_fu_355_p2_carry__0_i_5_n_7;
  wire cmp1_i18_fu_355_p2_carry__0_i_6_n_7;
  wire cmp1_i18_fu_355_p2_carry__0_i_7_n_7;
  wire cmp1_i18_fu_355_p2_carry__0_i_8_n_7;
  wire cmp1_i18_fu_355_p2_carry__0_n_10;
  wire cmp1_i18_fu_355_p2_carry__0_n_7;
  wire cmp1_i18_fu_355_p2_carry__0_n_8;
  wire cmp1_i18_fu_355_p2_carry__0_n_9;
  wire cmp1_i18_fu_355_p2_carry__1_i_1_n_7;
  wire cmp1_i18_fu_355_p2_carry_i_1_n_7;
  wire cmp1_i18_fu_355_p2_carry_i_2_n_7;
  wire cmp1_i18_fu_355_p2_carry_i_3_n_7;
  wire cmp1_i18_fu_355_p2_carry_i_4_n_7;
  wire cmp1_i18_fu_355_p2_carry_i_5_n_7;
  wire cmp1_i18_fu_355_p2_carry_i_6_n_7;
  wire cmp1_i18_fu_355_p2_carry_i_7_n_7;
  wire cmp1_i18_fu_355_p2_carry_i_8_n_7;
  wire cmp1_i18_fu_355_p2_carry_n_10;
  wire cmp1_i18_fu_355_p2_carry_n_7;
  wire cmp1_i18_fu_355_p2_carry_n_8;
  wire cmp1_i18_fu_355_p2_carry_n_9;
  wire cmp1_i18_reg_676;
  wire cmp220_1_fu_377_p2;
  wire cmp220_1_reg_692;
  wire \cmp220_1_reg_692[0]_i_10_n_7 ;
  wire \cmp220_1_reg_692[0]_i_11_n_7 ;
  wire \cmp220_1_reg_692[0]_i_12_n_7 ;
  wire \cmp220_1_reg_692[0]_i_13_n_7 ;
  wire \cmp220_1_reg_692[0]_i_14_n_7 ;
  wire \cmp220_1_reg_692[0]_i_15_n_7 ;
  wire \cmp220_1_reg_692[0]_i_16_n_7 ;
  wire \cmp220_1_reg_692[0]_i_17_n_7 ;
  wire \cmp220_1_reg_692[0]_i_18_n_7 ;
  wire \cmp220_1_reg_692[0]_i_19_n_7 ;
  wire \cmp220_1_reg_692[0]_i_20_n_7 ;
  wire \cmp220_1_reg_692[0]_i_3_n_7 ;
  wire \cmp220_1_reg_692[0]_i_5_n_7 ;
  wire \cmp220_1_reg_692[0]_i_6_n_7 ;
  wire \cmp220_1_reg_692[0]_i_7_n_7 ;
  wire \cmp220_1_reg_692[0]_i_8_n_7 ;
  wire \cmp220_1_reg_692[0]_i_9_n_7 ;
  wire \cmp220_1_reg_692_reg[0]_i_2_n_10 ;
  wire \cmp220_1_reg_692_reg[0]_i_2_n_7 ;
  wire \cmp220_1_reg_692_reg[0]_i_2_n_8 ;
  wire \cmp220_1_reg_692_reg[0]_i_2_n_9 ;
  wire \cmp220_1_reg_692_reg[0]_i_4_n_10 ;
  wire \cmp220_1_reg_692_reg[0]_i_4_n_7 ;
  wire \cmp220_1_reg_692_reg[0]_i_4_n_8 ;
  wire \cmp220_1_reg_692_reg[0]_i_4_n_9 ;
  wire cmp245_fu_319_p2;
  wire cmp245_reg_659;
  wire \cmp245_reg_659[0]_i_2_n_7 ;
  wire \cmp245_reg_659[0]_i_3_n_7 ;
  wire \cmp245_reg_659[0]_i_4_n_7 ;
  wire cmp98_fu_313_p2;
  wire cmp98_fu_313_p2_carry__0_i_1_n_7;
  wire cmp98_fu_313_p2_carry__0_i_2_n_7;
  wire cmp98_fu_313_p2_carry__0_i_3_n_7;
  wire cmp98_fu_313_p2_carry__0_i_4_n_7;
  wire cmp98_fu_313_p2_carry__0_i_5_n_7;
  wire cmp98_fu_313_p2_carry__0_i_6_n_7;
  wire cmp98_fu_313_p2_carry__0_n_10;
  wire cmp98_fu_313_p2_carry__0_n_9;
  wire cmp98_fu_313_p2_carry_i_1_n_7;
  wire cmp98_fu_313_p2_carry_i_2_n_7;
  wire cmp98_fu_313_p2_carry_i_3_n_7;
  wire cmp98_fu_313_p2_carry_i_4_n_7;
  wire cmp98_fu_313_p2_carry_i_5_n_7;
  wire cmp98_fu_313_p2_carry_i_6_n_7;
  wire cmp98_fu_313_p2_carry_i_7_n_7;
  wire cmp98_fu_313_p2_carry_i_8_n_7;
  wire cmp98_fu_313_p2_carry_i_9_n_7;
  wire cmp98_fu_313_p2_carry_n_10;
  wire cmp98_fu_313_p2_carry_n_7;
  wire cmp98_fu_313_p2_carry_n_8;
  wire cmp98_fu_313_p2_carry_n_9;
  wire cmp_i17_1_fu_366_p2;
  wire cmp_i17_1_fu_366_p2_carry__0_i_1_n_7;
  wire cmp_i17_1_fu_366_p2_carry__0_i_2_n_7;
  wire cmp_i17_1_fu_366_p2_carry__0_i_3_n_7;
  wire cmp_i17_1_fu_366_p2_carry__0_i_4_n_7;
  wire cmp_i17_1_fu_366_p2_carry__0_i_5_n_7;
  wire cmp_i17_1_fu_366_p2_carry__0_i_6_n_7;
  wire cmp_i17_1_fu_366_p2_carry__0_n_10;
  wire cmp_i17_1_fu_366_p2_carry__0_n_9;
  wire cmp_i17_1_fu_366_p2_carry_i_1_n_7;
  wire cmp_i17_1_fu_366_p2_carry_i_2_n_7;
  wire cmp_i17_1_fu_366_p2_carry_i_3_n_7;
  wire cmp_i17_1_fu_366_p2_carry_i_4_n_7;
  wire cmp_i17_1_fu_366_p2_carry_i_5_n_7;
  wire cmp_i17_1_fu_366_p2_carry_i_6_n_7;
  wire cmp_i17_1_fu_366_p2_carry_i_7_n_7;
  wire cmp_i17_1_fu_366_p2_carry_i_8_n_7;
  wire cmp_i17_1_fu_366_p2_carry_i_9_n_7;
  wire cmp_i17_1_fu_366_p2_carry_n_10;
  wire cmp_i17_1_fu_366_p2_carry_n_7;
  wire cmp_i17_1_fu_366_p2_carry_n_8;
  wire cmp_i17_1_fu_366_p2_carry_n_9;
  wire cmp_i17_1_reg_682;
  wire [1:0]empty_34_reg_652;
  wire empty_35_fu_388_p2;
  wire empty_35_fu_388_p2_carry__0_i_10_n_10;
  wire empty_35_fu_388_p2_carry__0_i_10_n_7;
  wire empty_35_fu_388_p2_carry__0_i_10_n_8;
  wire empty_35_fu_388_p2_carry__0_i_10_n_9;
  wire empty_35_fu_388_p2_carry__0_i_11_n_7;
  wire empty_35_fu_388_p2_carry__0_i_12_n_7;
  wire empty_35_fu_388_p2_carry__0_i_13_n_7;
  wire empty_35_fu_388_p2_carry__0_i_14_n_7;
  wire empty_35_fu_388_p2_carry__0_i_15_n_7;
  wire empty_35_fu_388_p2_carry__0_i_16_n_7;
  wire empty_35_fu_388_p2_carry__0_i_17_n_7;
  wire empty_35_fu_388_p2_carry__0_i_18_n_7;
  wire empty_35_fu_388_p2_carry__0_i_1_n_7;
  wire empty_35_fu_388_p2_carry__0_i_2_n_7;
  wire empty_35_fu_388_p2_carry__0_i_3_n_7;
  wire empty_35_fu_388_p2_carry__0_i_4_n_7;
  wire empty_35_fu_388_p2_carry__0_i_5_n_7;
  wire empty_35_fu_388_p2_carry__0_i_6_n_7;
  wire empty_35_fu_388_p2_carry__0_i_7_n_7;
  wire empty_35_fu_388_p2_carry__0_i_8_n_7;
  wire empty_35_fu_388_p2_carry__0_i_9_n_10;
  wire empty_35_fu_388_p2_carry__0_i_9_n_7;
  wire empty_35_fu_388_p2_carry__0_i_9_n_8;
  wire empty_35_fu_388_p2_carry__0_i_9_n_9;
  wire empty_35_fu_388_p2_carry__0_n_10;
  wire empty_35_fu_388_p2_carry__0_n_7;
  wire empty_35_fu_388_p2_carry__0_n_8;
  wire empty_35_fu_388_p2_carry__0_n_9;
  wire empty_35_fu_388_p2_carry__1_i_1_n_10;
  wire empty_35_fu_388_p2_carry_i_10_n_10;
  wire empty_35_fu_388_p2_carry_i_10_n_7;
  wire empty_35_fu_388_p2_carry_i_10_n_8;
  wire empty_35_fu_388_p2_carry_i_10_n_9;
  wire empty_35_fu_388_p2_carry_i_11_n_7;
  wire empty_35_fu_388_p2_carry_i_12_n_7;
  wire empty_35_fu_388_p2_carry_i_13_n_7;
  wire empty_35_fu_388_p2_carry_i_14_n_7;
  wire empty_35_fu_388_p2_carry_i_15_n_7;
  wire empty_35_fu_388_p2_carry_i_16_n_7;
  wire empty_35_fu_388_p2_carry_i_17_n_7;
  wire empty_35_fu_388_p2_carry_i_1_n_7;
  wire empty_35_fu_388_p2_carry_i_2_n_7;
  wire empty_35_fu_388_p2_carry_i_3_n_7;
  wire empty_35_fu_388_p2_carry_i_4_n_7;
  wire empty_35_fu_388_p2_carry_i_5_n_7;
  wire empty_35_fu_388_p2_carry_i_6_n_7;
  wire empty_35_fu_388_p2_carry_i_7_n_7;
  wire empty_35_fu_388_p2_carry_i_8_n_7;
  wire empty_35_fu_388_p2_carry_i_9_n_10;
  wire empty_35_fu_388_p2_carry_i_9_n_7;
  wire empty_35_fu_388_p2_carry_i_9_n_8;
  wire empty_35_fu_388_p2_carry_i_9_n_9;
  wire empty_35_fu_388_p2_carry_n_10;
  wire empty_35_fu_388_p2_carry_n_7;
  wire empty_35_fu_388_p2_carry_n_8;
  wire empty_35_fu_388_p2_carry_n_9;
  wire empty_35_reg_697;
  wire empty_n_reg;
  wire filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start;
  wire full_n_reg;
  wire grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg;
  wire grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg;
  wire grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_n_171;
  wire [23:0]grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out;
  wire [23:0]grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out;
  wire [23:0]grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out;
  wire [16:0]heightloop_fu_239_p2;
  wire heightloop_fu_239_p2_carry__0_n_10;
  wire heightloop_fu_239_p2_carry__0_n_7;
  wire heightloop_fu_239_p2_carry__0_n_8;
  wire heightloop_fu_239_p2_carry__0_n_9;
  wire heightloop_fu_239_p2_carry__1_n_10;
  wire heightloop_fu_239_p2_carry__1_n_7;
  wire heightloop_fu_239_p2_carry__1_n_8;
  wire heightloop_fu_239_p2_carry__1_n_9;
  wire heightloop_fu_239_p2_carry__2_n_10;
  wire heightloop_fu_239_p2_carry__2_n_9;
  wire heightloop_fu_239_p2_carry_i_1_n_7;
  wire heightloop_fu_239_p2_carry_n_10;
  wire heightloop_fu_239_p2_carry_n_7;
  wire heightloop_fu_239_p2_carry_n_8;
  wire heightloop_fu_239_p2_carry_n_9;
  wire [16:0]heightloop_reg_613;
  wire \i_fu_96[0]_i_3_n_7 ;
  wire [1:0]i_fu_96_reg;
  wire \i_fu_96_reg[0]_i_2_n_10 ;
  wire \i_fu_96_reg[0]_i_2_n_11 ;
  wire \i_fu_96_reg[0]_i_2_n_12 ;
  wire \i_fu_96_reg[0]_i_2_n_13 ;
  wire \i_fu_96_reg[0]_i_2_n_14 ;
  wire \i_fu_96_reg[0]_i_2_n_7 ;
  wire \i_fu_96_reg[0]_i_2_n_8 ;
  wire \i_fu_96_reg[0]_i_2_n_9 ;
  wire \i_fu_96_reg[12]_i_1_n_10 ;
  wire \i_fu_96_reg[12]_i_1_n_11 ;
  wire \i_fu_96_reg[12]_i_1_n_12 ;
  wire \i_fu_96_reg[12]_i_1_n_13 ;
  wire \i_fu_96_reg[12]_i_1_n_14 ;
  wire \i_fu_96_reg[12]_i_1_n_8 ;
  wire \i_fu_96_reg[12]_i_1_n_9 ;
  wire \i_fu_96_reg[4]_i_1_n_10 ;
  wire \i_fu_96_reg[4]_i_1_n_11 ;
  wire \i_fu_96_reg[4]_i_1_n_12 ;
  wire \i_fu_96_reg[4]_i_1_n_13 ;
  wire \i_fu_96_reg[4]_i_1_n_14 ;
  wire \i_fu_96_reg[4]_i_1_n_7 ;
  wire \i_fu_96_reg[4]_i_1_n_8 ;
  wire \i_fu_96_reg[4]_i_1_n_9 ;
  wire \i_fu_96_reg[8]_i_1_n_10 ;
  wire \i_fu_96_reg[8]_i_1_n_11 ;
  wire \i_fu_96_reg[8]_i_1_n_12 ;
  wire \i_fu_96_reg[8]_i_1_n_13 ;
  wire \i_fu_96_reg[8]_i_1_n_14 ;
  wire \i_fu_96_reg[8]_i_1_n_7 ;
  wire \i_fu_96_reg[8]_i_1_n_8 ;
  wire \i_fu_96_reg[8]_i_1_n_9 ;
  wire [15:2]i_fu_96_reg__0;
  wire icmp_fu_411_p2;
  wire icmp_fu_411_p2_carry__0_i_1_n_7;
  wire icmp_fu_411_p2_carry__0_i_2_n_7;
  wire icmp_fu_411_p2_carry__0_i_3_n_7;
  wire icmp_fu_411_p2_carry__0_i_4_n_7;
  wire icmp_fu_411_p2_carry__0_i_5_n_7;
  wire icmp_fu_411_p2_carry__0_n_10;
  wire icmp_fu_411_p2_carry__0_n_9;
  wire icmp_fu_411_p2_carry_i_1_n_7;
  wire icmp_fu_411_p2_carry_i_2_n_7;
  wire icmp_fu_411_p2_carry_i_3_n_7;
  wire icmp_fu_411_p2_carry_i_4_n_7;
  wire icmp_fu_411_p2_carry_i_5_n_7;
  wire icmp_fu_411_p2_carry_i_6_n_7;
  wire icmp_fu_411_p2_carry_i_7_n_7;
  wire icmp_fu_411_p2_carry_i_8_n_7;
  wire icmp_fu_411_p2_carry_i_9_n_7;
  wire icmp_fu_411_p2_carry_n_10;
  wire icmp_fu_411_p2_carry_n_7;
  wire icmp_fu_411_p2_carry_n_8;
  wire icmp_fu_411_p2_carry_n_9;
  wire icmp_ln707_fu_283_p2;
  wire icmp_ln707_fu_283_p2_carry__0_i_1_n_7;
  wire icmp_ln707_fu_283_p2_carry__0_i_2_n_7;
  wire icmp_ln707_fu_283_p2_carry__0_i_3_n_7;
  wire icmp_ln707_fu_283_p2_carry__0_i_4_n_7;
  wire icmp_ln707_fu_283_p2_carry__0_i_5_n_7;
  wire icmp_ln707_fu_283_p2_carry__0_i_6_n_7;
  wire icmp_ln707_fu_283_p2_carry__0_i_7_n_7;
  wire icmp_ln707_fu_283_p2_carry__0_i_8_n_7;
  wire icmp_ln707_fu_283_p2_carry__0_n_10;
  wire icmp_ln707_fu_283_p2_carry__0_n_7;
  wire icmp_ln707_fu_283_p2_carry__0_n_8;
  wire icmp_ln707_fu_283_p2_carry__0_n_9;
  wire icmp_ln707_fu_283_p2_carry__1_i_1_n_7;
  wire icmp_ln707_fu_283_p2_carry_i_1_n_7;
  wire icmp_ln707_fu_283_p2_carry_i_2_n_7;
  wire icmp_ln707_fu_283_p2_carry_i_3_n_7;
  wire icmp_ln707_fu_283_p2_carry_i_4_n_7;
  wire icmp_ln707_fu_283_p2_carry_i_5_n_7;
  wire icmp_ln707_fu_283_p2_carry_i_6_n_7;
  wire icmp_ln707_fu_283_p2_carry_i_7_n_7;
  wire icmp_ln707_fu_283_p2_carry_i_8_n_7;
  wire icmp_ln707_fu_283_p2_carry_n_10;
  wire icmp_ln707_fu_283_p2_carry_n_7;
  wire icmp_ln707_fu_283_p2_carry_n_8;
  wire icmp_ln707_fu_283_p2_carry_n_9;
  wire \icmp_ln709_reg_892_reg[0] ;
  wire imgInput_data_empty_n;
  wire imgOutput_data_full_n;
  wire k_buf_2_load_reg_9430;
  wire [1:1]locy_1_fu_486_p22_out;
  wire [1:0]locy_1_reg_723;
  wire \locy_1_reg_723[0]_i_1_n_7 ;
  wire [1:1]locy_2_fu_504_p21_out;
  wire [1:0]locy_2_reg_728;
  wire \locy_2_reg_728[0]_i_1_n_7 ;
  wire [1:1]locy_fu_457_p20_out;
  wire [1:0]locy_reg_718;
  wire \locy_reg_718[0]_i_1_n_7 ;
  wire [0:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr17_out;
  wire mOutPtr18_out;
  wire notrhs_fu_417_p2;
  wire [15:0]\p_kernel_filter_1_1_val_int_reg_reg[15] ;
  wire [15:0]\p_kernel_filter_1_2_val_int_reg_reg[15] ;
  wire [15:0]\p_kernel_filter_2_2_val_int_reg_reg[15] ;
  wire [15:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [15:0]p_reg_reg_1;
  wire push;
  wire push_0;
  wire [23:0]q0;
  wire [23:0]q1;
  wire [1:0]ref_reg_669;
  wire \ref_reg_669[0]_i_1_n_7 ;
  wire \ref_reg_669[1]_i_10_n_7 ;
  wire \ref_reg_669[1]_i_11_n_7 ;
  wire \ref_reg_669[1]_i_12_n_7 ;
  wire \ref_reg_669[1]_i_13_n_7 ;
  wire \ref_reg_669[1]_i_14_n_7 ;
  wire \ref_reg_669[1]_i_15_n_7 ;
  wire \ref_reg_669[1]_i_16_n_7 ;
  wire \ref_reg_669[1]_i_17_n_7 ;
  wire \ref_reg_669[1]_i_18_n_7 ;
  wire \ref_reg_669[1]_i_19_n_7 ;
  wire \ref_reg_669[1]_i_1_n_7 ;
  wire \ref_reg_669[1]_i_20_n_7 ;
  wire \ref_reg_669[1]_i_21_n_7 ;
  wire \ref_reg_669[1]_i_22_n_7 ;
  wire \ref_reg_669[1]_i_4_n_7 ;
  wire \ref_reg_669[1]_i_5_n_7 ;
  wire \ref_reg_669[1]_i_7_n_7 ;
  wire \ref_reg_669[1]_i_8_n_7 ;
  wire \ref_reg_669[1]_i_9_n_7 ;
  wire \ref_reg_669_reg[1]_i_3_n_10 ;
  wire \ref_reg_669_reg[1]_i_3_n_7 ;
  wire \ref_reg_669_reg[1]_i_3_n_8 ;
  wire \ref_reg_669_reg[1]_i_3_n_9 ;
  wire \ref_reg_669_reg[1]_i_6_n_10 ;
  wire \ref_reg_669_reg[1]_i_6_n_7 ;
  wire \ref_reg_669_reg[1]_i_6_n_8 ;
  wire \ref_reg_669_reg[1]_i_6_n_9 ;
  wire rev_fu_439_p2;
  wire rev_reg_713;
  wire [7:0]\shift_int_reg_reg[7] ;
  wire slt41_fu_372_p2;
  wire slt41_reg_687;
  wire \slt41_reg_687[0]_i_10_n_7 ;
  wire \slt41_reg_687[0]_i_11_n_7 ;
  wire \slt41_reg_687[0]_i_12_n_7 ;
  wire \slt41_reg_687[0]_i_13_n_7 ;
  wire \slt41_reg_687[0]_i_14_n_7 ;
  wire \slt41_reg_687[0]_i_15_n_7 ;
  wire \slt41_reg_687[0]_i_16_n_7 ;
  wire \slt41_reg_687[0]_i_17_n_7 ;
  wire \slt41_reg_687[0]_i_18_n_7 ;
  wire \slt41_reg_687[0]_i_19_n_7 ;
  wire \slt41_reg_687[0]_i_20_n_7 ;
  wire \slt41_reg_687[0]_i_3_n_7 ;
  wire \slt41_reg_687[0]_i_5_n_7 ;
  wire \slt41_reg_687[0]_i_6_n_7 ;
  wire \slt41_reg_687[0]_i_7_n_7 ;
  wire \slt41_reg_687[0]_i_8_n_7 ;
  wire \slt41_reg_687[0]_i_9_n_7 ;
  wire \slt41_reg_687_reg[0]_i_2_n_10 ;
  wire \slt41_reg_687_reg[0]_i_2_n_7 ;
  wire \slt41_reg_687_reg[0]_i_2_n_8 ;
  wire \slt41_reg_687_reg[0]_i_2_n_9 ;
  wire \slt41_reg_687_reg[0]_i_4_n_10 ;
  wire \slt41_reg_687_reg[0]_i_4_n_7 ;
  wire \slt41_reg_687_reg[0]_i_4_n_8 ;
  wire \slt41_reg_687_reg[0]_i_4_n_9 ;
  wire slt_fu_337_p2;
  wire [23:0]\src_kernel_win_10_reg_948_reg[23] ;
  wire [23:0]src_kernel_win_1_fu_104;
  wire [23:0]src_kernel_win_2_fu_108;
  wire src_kernel_win_2_fu_1080;
  wire [23:0]src_kernel_win_3_fu_112;
  wire [23:0]src_kernel_win_3_load_reg_642;
  wire [23:0]src_kernel_win_4_fu_116;
  wire [23:0]src_kernel_win_5_fu_120;
  wire [23:0]src_kernel_win_5_load_reg_647;
  wire [23:0]src_kernel_win_6_reg_964;
  wire [23:0]src_kernel_win_7_reg_971;
  wire [23:0]src_kernel_win_8_reg_978;
  wire [23:0]src_kernel_win_fu_100;
  wire src_kernel_win_fu_1000;
  wire [23:0]src_kernel_win_load_reg_637;
  wire start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n;
  wire start_once_reg;
  wire [16:1]sub103_fu_259_p2;
  wire sub103_fu_259_p2_carry__0_i_1_n_7;
  wire sub103_fu_259_p2_carry__0_i_2_n_7;
  wire sub103_fu_259_p2_carry__0_i_3_n_7;
  wire sub103_fu_259_p2_carry__0_i_4_n_7;
  wire sub103_fu_259_p2_carry__0_n_10;
  wire sub103_fu_259_p2_carry__0_n_7;
  wire sub103_fu_259_p2_carry__0_n_8;
  wire sub103_fu_259_p2_carry__0_n_9;
  wire sub103_fu_259_p2_carry__1_i_1_n_7;
  wire sub103_fu_259_p2_carry__1_i_2_n_7;
  wire sub103_fu_259_p2_carry__1_i_3_n_7;
  wire sub103_fu_259_p2_carry__1_i_4_n_7;
  wire sub103_fu_259_p2_carry__1_n_10;
  wire sub103_fu_259_p2_carry__1_n_7;
  wire sub103_fu_259_p2_carry__1_n_8;
  wire sub103_fu_259_p2_carry__1_n_9;
  wire sub103_fu_259_p2_carry__2_i_1_n_7;
  wire sub103_fu_259_p2_carry__2_i_2_n_7;
  wire sub103_fu_259_p2_carry__2_i_3_n_7;
  wire sub103_fu_259_p2_carry__2_n_10;
  wire sub103_fu_259_p2_carry__2_n_8;
  wire sub103_fu_259_p2_carry__2_n_9;
  wire sub103_fu_259_p2_carry_i_1_n_7;
  wire sub103_fu_259_p2_carry_i_2_n_7;
  wire sub103_fu_259_p2_carry_i_3_n_7;
  wire sub103_fu_259_p2_carry_i_4_n_7;
  wire sub103_fu_259_p2_carry_n_10;
  wire sub103_fu_259_p2_carry_n_7;
  wire sub103_fu_259_p2_carry_n_8;
  wire sub103_fu_259_p2_carry_n_9;
  wire [16:1]sub103_reg_623;
  wire [15:0]temp_3_reg_1302_reg;
  wire [15:0]temp_7_reg_1331_reg;
  wire [15:0]temp_reg_1297_reg;
  wire [23:0]\tmp_21_reg_1535_reg[19] ;
  wire tmp_2_reg_919;
  wire tmp_5_reg_703;
  wire [14:14]tmp_6_fu_401_p4;
  wire [13:0]tmp_6_fu_401_p4__0;
  wire tmp_reg_664;
  wire \tmp_reg_664[0]_i_2_n_7 ;
  wire \tmp_reg_664[0]_i_3_n_7 ;
  wire \tmp_reg_664[0]_i_4_n_7 ;
  wire \tmp_reg_664_reg[0]_i_1_n_10 ;
  wire \tmp_reg_664_reg[0]_i_1_n_9 ;
  wire we0;
  wire [16:0]widthloop_fu_249_p2;
  wire widthloop_fu_249_p2_carry__0_n_10;
  wire widthloop_fu_249_p2_carry__0_n_7;
  wire widthloop_fu_249_p2_carry__0_n_8;
  wire widthloop_fu_249_p2_carry__0_n_9;
  wire widthloop_fu_249_p2_carry__1_n_10;
  wire widthloop_fu_249_p2_carry__1_n_7;
  wire widthloop_fu_249_p2_carry__1_n_8;
  wire widthloop_fu_249_p2_carry__1_n_9;
  wire widthloop_fu_249_p2_carry__2_n_10;
  wire widthloop_fu_249_p2_carry__2_n_7;
  wire widthloop_fu_249_p2_carry__2_n_8;
  wire widthloop_fu_249_p2_carry__2_n_9;
  wire widthloop_fu_249_p2_carry_i_1_n_7;
  wire widthloop_fu_249_p2_carry_n_10;
  wire widthloop_fu_249_p2_carry_n_7;
  wire widthloop_fu_249_p2_carry_n_8;
  wire widthloop_fu_249_p2_carry_n_9;
  wire [16:0]widthloop_reg_618;
  wire [16:16]y_1_fu_360_p2;
  wire y_1_fu_360_p2_carry__0_i_1_n_10;
  wire y_1_fu_360_p2_carry__0_i_1_n_7;
  wire y_1_fu_360_p2_carry__0_i_1_n_8;
  wire y_1_fu_360_p2_carry__0_i_1_n_9;
  wire y_1_fu_360_p2_carry__0_i_2_n_7;
  wire y_1_fu_360_p2_carry__0_i_3_n_7;
  wire y_1_fu_360_p2_carry__0_i_4_n_7;
  wire y_1_fu_360_p2_carry__0_i_5_n_7;
  wire y_1_fu_360_p2_carry__0_i_6_n_7;
  wire y_1_fu_360_p2_carry__0_i_7_n_7;
  wire y_1_fu_360_p2_carry__0_i_8_n_7;
  wire y_1_fu_360_p2_carry__0_i_9_n_7;
  wire y_1_fu_360_p2_carry__0_n_10;
  wire y_1_fu_360_p2_carry__0_n_7;
  wire y_1_fu_360_p2_carry__0_n_8;
  wire y_1_fu_360_p2_carry__0_n_9;
  wire y_1_fu_360_p2_carry__1_i_1_n_10;
  wire y_1_fu_360_p2_carry__1_i_1_n_7;
  wire y_1_fu_360_p2_carry__1_i_1_n_8;
  wire y_1_fu_360_p2_carry__1_i_1_n_9;
  wire y_1_fu_360_p2_carry__1_i_2_n_7;
  wire y_1_fu_360_p2_carry__1_i_3_n_7;
  wire y_1_fu_360_p2_carry__1_i_4_n_7;
  wire y_1_fu_360_p2_carry__1_i_5_n_7;
  wire y_1_fu_360_p2_carry__1_i_6_n_7;
  wire y_1_fu_360_p2_carry__1_i_7_n_7;
  wire y_1_fu_360_p2_carry__1_i_8_n_7;
  wire y_1_fu_360_p2_carry__1_i_9_n_7;
  wire y_1_fu_360_p2_carry__1_n_10;
  wire y_1_fu_360_p2_carry__1_n_7;
  wire y_1_fu_360_p2_carry__1_n_8;
  wire y_1_fu_360_p2_carry__1_n_9;
  wire y_1_fu_360_p2_carry__2_i_1_n_7;
  wire y_1_fu_360_p2_carry__2_i_2_n_7;
  wire y_1_fu_360_p2_carry__2_i_3_n_7;
  wire y_1_fu_360_p2_carry__2_n_10;
  wire y_1_fu_360_p2_carry__2_n_8;
  wire y_1_fu_360_p2_carry__2_n_9;
  wire y_1_fu_360_p2_carry_i_1_n_10;
  wire y_1_fu_360_p2_carry_i_1_n_7;
  wire y_1_fu_360_p2_carry_i_1_n_8;
  wire y_1_fu_360_p2_carry_i_1_n_9;
  wire y_1_fu_360_p2_carry_i_2_n_7;
  wire y_1_fu_360_p2_carry_i_3_n_7;
  wire y_1_fu_360_p2_carry_i_4_n_7;
  wire y_1_fu_360_p2_carry_i_5_n_7;
  wire y_1_fu_360_p2_carry_i_6_n_7;
  wire y_1_fu_360_p2_carry_i_7_n_7;
  wire y_1_fu_360_p2_carry_i_8_n_7;
  wire y_1_fu_360_p2_carry_n_10;
  wire y_1_fu_360_p2_carry_n_7;
  wire y_1_fu_360_p2_carry_n_8;
  wire y_1_fu_360_p2_carry_n_9;
  wire [15:0]y_2_fu_382_p2;
  wire [15:0]zext_ln695_reg_605;
  wire [15:0]\zext_ln695_reg_605_reg[15]_0 ;
  wire [3:1]\NLW_brmerge31_reg_708_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_brmerge31_reg_708_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_brmerge31_reg_708_reg[0]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_brmerge31_reg_708_reg[0]_i_6_O_UNCONNECTED ;
  wire [3:0]NLW_cmp1_i18_fu_355_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_cmp1_i18_fu_355_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_cmp1_i18_fu_355_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_cmp1_i18_fu_355_p2_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_cmp220_1_reg_692_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cmp220_1_reg_692_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp220_1_reg_692_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_cmp220_1_reg_692_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:0]NLW_cmp98_fu_313_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_cmp98_fu_313_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp98_fu_313_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_cmp_i17_1_fu_366_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_cmp_i17_1_fu_366_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_cmp_i17_1_fu_366_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_empty_35_fu_388_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_empty_35_fu_388_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_empty_35_fu_388_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_empty_35_fu_388_p2_carry__1_O_UNCONNECTED;
  wire [3:1]NLW_empty_35_fu_388_p2_carry__1_i_1_CO_UNCONNECTED;
  wire [3:0]NLW_empty_35_fu_388_p2_carry__1_i_1_O_UNCONNECTED;
  wire [2:2]NLW_heightloop_fu_239_p2_carry__2_CO_UNCONNECTED;
  wire [3:3]NLW_heightloop_fu_239_p2_carry__2_O_UNCONNECTED;
  wire [3:3]\NLW_i_fu_96_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]NLW_icmp_fu_411_p2_carry_O_UNCONNECTED;
  wire [3:3]NLW_icmp_fu_411_p2_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_fu_411_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln707_fu_283_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln707_fu_283_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln707_fu_283_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln707_fu_283_p2_carry__1_O_UNCONNECTED;
  wire [3:1]\NLW_ref_reg_669_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ref_reg_669_reg[1]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_ref_reg_669_reg[1]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_ref_reg_669_reg[1]_i_6_O_UNCONNECTED ;
  wire [3:1]\NLW_slt41_reg_687_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_slt41_reg_687_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:0]\NLW_slt41_reg_687_reg[0]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_slt41_reg_687_reg[0]_i_4_O_UNCONNECTED ;
  wire [3:3]NLW_sub103_fu_259_p2_carry__2_CO_UNCONNECTED;
  wire [3:2]\NLW_tmp_reg_664_reg[0]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_reg_664_reg[0]_i_1_O_UNCONNECTED ;
  wire [3:1]\NLW_widthloop_reg_618_reg[16]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_widthloop_reg_618_reg[16]_i_1_O_UNCONNECTED ;
  wire [3:0]NLW_y_1_fu_360_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_y_1_fu_360_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_y_1_fu_360_p2_carry__1_O_UNCONNECTED;
  wire [3:3]NLW_y_1_fu_360_p2_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_y_1_fu_360_p2_carry__2_O_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \add_ln707_reg_629[1]_i_1 
       (.I0(\zext_ln695_reg_605_reg[15]_0 [0]),
        .I1(\zext_ln695_reg_605_reg[15]_0 [1]),
        .O(\add_ln707_reg_629[1]_i_1_n_7 ));
  FDRE \add_ln707_reg_629_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\add_ln707_reg_629[1]_i_1_n_7 ),
        .Q(add_ln707_reg_629),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h22F2)) 
    \ap_CS_fsm[0]_i_1__0 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln707_fu_283_p2),
        .O(ap_NS_fsm[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \ap_CS_fsm[0]_i_1__1 
       (.I0(\ap_CS_fsm[0]_i_2_n_7 ),
        .I1(\SRL_SIG_reg[1][0] [2]),
        .I2(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start),
        .I3(\SRL_SIG_reg[1][0] [0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hB0BB)) 
    \ap_CS_fsm[0]_i_2 
       (.I0(icmp_ln707_fu_283_p2),
        .I1(ap_CS_fsm_state2),
        .I2(grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg),
        .I3(ap_CS_fsm_state1),
        .O(\ap_CS_fsm[0]_i_2_n_7 ));
  LUT2 #(
    .INIT(4'h8)) 
    \ap_CS_fsm[2]_i_1__0 
       (.I0(ap_CS_fsm_state2),
        .I1(icmp_ln707_fu_283_p2),
        .O(ap_NS_fsm[2]));
  LUT6 #(
    .INIT(64'hEFAAEFEFAAAAAAAA)) 
    \ap_CS_fsm[3]_i_1__0 
       (.I0(\SRL_SIG_reg[1][0] [1]),
        .I1(icmp_ln707_fu_283_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .I5(\SRL_SIG_reg[1][0] [2]),
        .O(D[1]));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(ap_CS_fsm_state1),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(ap_CS_fsm_state2),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  LUT3 #(
    .INIT(8'hEA)) 
    \brmerge31_reg_708[0]_i_1 
       (.I0(cmp98_fu_313_p2),
        .I1(notrhs_fu_417_p2),
        .I2(icmp_fu_411_p2),
        .O(brmerge31_fu_428_p2));
  LUT4 #(
    .INIT(16'h20F2)) 
    \brmerge31_reg_708[0]_i_10 
       (.I0(sub103_reg_623[8]),
        .I1(tmp_6_fu_401_p4__0[7]),
        .I2(sub103_reg_623[9]),
        .I3(tmp_6_fu_401_p4__0[8]),
        .O(\brmerge31_reg_708[0]_i_10_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \brmerge31_reg_708[0]_i_11 
       (.I0(tmp_6_fu_401_p4),
        .I1(sub103_reg_623[15]),
        .I2(tmp_6_fu_401_p4__0[13]),
        .I3(sub103_reg_623[14]),
        .O(\brmerge31_reg_708[0]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \brmerge31_reg_708[0]_i_12 
       (.I0(tmp_6_fu_401_p4__0[12]),
        .I1(sub103_reg_623[13]),
        .I2(tmp_6_fu_401_p4__0[11]),
        .I3(sub103_reg_623[12]),
        .O(\brmerge31_reg_708[0]_i_12_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \brmerge31_reg_708[0]_i_13 
       (.I0(tmp_6_fu_401_p4__0[10]),
        .I1(sub103_reg_623[11]),
        .I2(tmp_6_fu_401_p4__0[9]),
        .I3(sub103_reg_623[10]),
        .O(\brmerge31_reg_708[0]_i_13_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \brmerge31_reg_708[0]_i_14 
       (.I0(tmp_6_fu_401_p4__0[8]),
        .I1(sub103_reg_623[9]),
        .I2(tmp_6_fu_401_p4__0[7]),
        .I3(sub103_reg_623[8]),
        .O(\brmerge31_reg_708[0]_i_14_n_7 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \brmerge31_reg_708[0]_i_15 
       (.I0(sub103_reg_623[6]),
        .I1(tmp_6_fu_401_p4__0[5]),
        .I2(sub103_reg_623[7]),
        .I3(tmp_6_fu_401_p4__0[6]),
        .O(\brmerge31_reg_708[0]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \brmerge31_reg_708[0]_i_16 
       (.I0(sub103_reg_623[4]),
        .I1(tmp_6_fu_401_p4__0[3]),
        .I2(sub103_reg_623[5]),
        .I3(tmp_6_fu_401_p4__0[4]),
        .O(\brmerge31_reg_708[0]_i_16_n_7 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \brmerge31_reg_708[0]_i_17 
       (.I0(sub103_reg_623[2]),
        .I1(tmp_6_fu_401_p4__0[1]),
        .I2(sub103_reg_623[3]),
        .I3(tmp_6_fu_401_p4__0[2]),
        .O(\brmerge31_reg_708[0]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \brmerge31_reg_708[0]_i_18 
       (.I0(tmp_6_fu_401_p4__0[0]),
        .I1(sub103_reg_623[1]),
        .I2(heightloop_reg_613[0]),
        .I3(i_fu_96_reg[0]),
        .O(\brmerge31_reg_708[0]_i_18_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \brmerge31_reg_708[0]_i_19 
       (.I0(tmp_6_fu_401_p4__0[6]),
        .I1(sub103_reg_623[7]),
        .I2(tmp_6_fu_401_p4__0[5]),
        .I3(sub103_reg_623[6]),
        .O(\brmerge31_reg_708[0]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \brmerge31_reg_708[0]_i_20 
       (.I0(tmp_6_fu_401_p4__0[4]),
        .I1(sub103_reg_623[5]),
        .I2(tmp_6_fu_401_p4__0[3]),
        .I3(sub103_reg_623[4]),
        .O(\brmerge31_reg_708[0]_i_20_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \brmerge31_reg_708[0]_i_21 
       (.I0(tmp_6_fu_401_p4__0[2]),
        .I1(sub103_reg_623[3]),
        .I2(tmp_6_fu_401_p4__0[1]),
        .I3(sub103_reg_623[2]),
        .O(\brmerge31_reg_708[0]_i_21_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \brmerge31_reg_708[0]_i_22 
       (.I0(heightloop_reg_613[0]),
        .I1(i_fu_96_reg[0]),
        .I2(sub103_reg_623[1]),
        .I3(tmp_6_fu_401_p4__0[0]),
        .O(\brmerge31_reg_708[0]_i_22_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \brmerge31_reg_708[0]_i_4 
       (.I0(tmp_6_fu_401_p4),
        .I1(sub103_reg_623[16]),
        .O(\brmerge31_reg_708[0]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \brmerge31_reg_708[0]_i_5 
       (.I0(sub103_reg_623[16]),
        .I1(tmp_6_fu_401_p4),
        .O(\brmerge31_reg_708[0]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \brmerge31_reg_708[0]_i_7 
       (.I0(sub103_reg_623[14]),
        .I1(tmp_6_fu_401_p4__0[13]),
        .I2(sub103_reg_623[15]),
        .I3(tmp_6_fu_401_p4),
        .O(\brmerge31_reg_708[0]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \brmerge31_reg_708[0]_i_8 
       (.I0(sub103_reg_623[12]),
        .I1(tmp_6_fu_401_p4__0[11]),
        .I2(sub103_reg_623[13]),
        .I3(tmp_6_fu_401_p4__0[12]),
        .O(\brmerge31_reg_708[0]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \brmerge31_reg_708[0]_i_9 
       (.I0(sub103_reg_623[10]),
        .I1(tmp_6_fu_401_p4__0[9]),
        .I2(sub103_reg_623[11]),
        .I3(tmp_6_fu_401_p4__0[10]),
        .O(\brmerge31_reg_708[0]_i_9_n_7 ));
  FDRE \brmerge31_reg_708_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(brmerge31_fu_428_p2),
        .Q(brmerge31_reg_708),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \brmerge31_reg_708_reg[0]_i_2 
       (.CI(\brmerge31_reg_708_reg[0]_i_3_n_7 ),
        .CO({\NLW_brmerge31_reg_708_reg[0]_i_2_CO_UNCONNECTED [3:1],notrhs_fu_417_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\brmerge31_reg_708[0]_i_4_n_7 }),
        .O(\NLW_brmerge31_reg_708_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\brmerge31_reg_708[0]_i_5_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \brmerge31_reg_708_reg[0]_i_3 
       (.CI(\brmerge31_reg_708_reg[0]_i_6_n_7 ),
        .CO({\brmerge31_reg_708_reg[0]_i_3_n_7 ,\brmerge31_reg_708_reg[0]_i_3_n_8 ,\brmerge31_reg_708_reg[0]_i_3_n_9 ,\brmerge31_reg_708_reg[0]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\brmerge31_reg_708[0]_i_7_n_7 ,\brmerge31_reg_708[0]_i_8_n_7 ,\brmerge31_reg_708[0]_i_9_n_7 ,\brmerge31_reg_708[0]_i_10_n_7 }),
        .O(\NLW_brmerge31_reg_708_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\brmerge31_reg_708[0]_i_11_n_7 ,\brmerge31_reg_708[0]_i_12_n_7 ,\brmerge31_reg_708[0]_i_13_n_7 ,\brmerge31_reg_708[0]_i_14_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \brmerge31_reg_708_reg[0]_i_6 
       (.CI(1'b0),
        .CO({\brmerge31_reg_708_reg[0]_i_6_n_7 ,\brmerge31_reg_708_reg[0]_i_6_n_8 ,\brmerge31_reg_708_reg[0]_i_6_n_9 ,\brmerge31_reg_708_reg[0]_i_6_n_10 }),
        .CYINIT(1'b0),
        .DI({\brmerge31_reg_708[0]_i_15_n_7 ,\brmerge31_reg_708[0]_i_16_n_7 ,\brmerge31_reg_708[0]_i_17_n_7 ,\brmerge31_reg_708[0]_i_18_n_7 }),
        .O(\NLW_brmerge31_reg_708_reg[0]_i_6_O_UNCONNECTED [3:0]),
        .S({\brmerge31_reg_708[0]_i_19_n_7 ,\brmerge31_reg_708[0]_i_20_n_7 ,\brmerge31_reg_708[0]_i_21_n_7 ,\brmerge31_reg_708[0]_i_22_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp1_i18_fu_355_p2_carry
       (.CI(1'b0),
        .CO({cmp1_i18_fu_355_p2_carry_n_7,cmp1_i18_fu_355_p2_carry_n_8,cmp1_i18_fu_355_p2_carry_n_9,cmp1_i18_fu_355_p2_carry_n_10}),
        .CYINIT(1'b0),
        .DI({cmp1_i18_fu_355_p2_carry_i_1_n_7,cmp1_i18_fu_355_p2_carry_i_2_n_7,cmp1_i18_fu_355_p2_carry_i_3_n_7,cmp1_i18_fu_355_p2_carry_i_4_n_7}),
        .O(NLW_cmp1_i18_fu_355_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp1_i18_fu_355_p2_carry_i_5_n_7,cmp1_i18_fu_355_p2_carry_i_6_n_7,cmp1_i18_fu_355_p2_carry_i_7_n_7,cmp1_i18_fu_355_p2_carry_i_8_n_7}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp1_i18_fu_355_p2_carry__0
       (.CI(cmp1_i18_fu_355_p2_carry_n_7),
        .CO({cmp1_i18_fu_355_p2_carry__0_n_7,cmp1_i18_fu_355_p2_carry__0_n_8,cmp1_i18_fu_355_p2_carry__0_n_9,cmp1_i18_fu_355_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({cmp1_i18_fu_355_p2_carry__0_i_1_n_7,cmp1_i18_fu_355_p2_carry__0_i_2_n_7,cmp1_i18_fu_355_p2_carry__0_i_3_n_7,cmp1_i18_fu_355_p2_carry__0_i_4_n_7}),
        .O(NLW_cmp1_i18_fu_355_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({cmp1_i18_fu_355_p2_carry__0_i_5_n_7,cmp1_i18_fu_355_p2_carry__0_i_6_n_7,cmp1_i18_fu_355_p2_carry__0_i_7_n_7,cmp1_i18_fu_355_p2_carry__0_i_8_n_7}));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp1_i18_fu_355_p2_carry__0_i_1
       (.I0(zext_ln695_reg_605[14]),
        .I1(tmp_6_fu_401_p4__0[13]),
        .I2(tmp_6_fu_401_p4),
        .I3(zext_ln695_reg_605[15]),
        .O(cmp1_i18_fu_355_p2_carry__0_i_1_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp1_i18_fu_355_p2_carry__0_i_2
       (.I0(zext_ln695_reg_605[12]),
        .I1(tmp_6_fu_401_p4__0[11]),
        .I2(tmp_6_fu_401_p4__0[12]),
        .I3(zext_ln695_reg_605[13]),
        .O(cmp1_i18_fu_355_p2_carry__0_i_2_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp1_i18_fu_355_p2_carry__0_i_3
       (.I0(zext_ln695_reg_605[10]),
        .I1(tmp_6_fu_401_p4__0[9]),
        .I2(tmp_6_fu_401_p4__0[10]),
        .I3(zext_ln695_reg_605[11]),
        .O(cmp1_i18_fu_355_p2_carry__0_i_3_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp1_i18_fu_355_p2_carry__0_i_4
       (.I0(zext_ln695_reg_605[8]),
        .I1(tmp_6_fu_401_p4__0[7]),
        .I2(tmp_6_fu_401_p4__0[8]),
        .I3(zext_ln695_reg_605[9]),
        .O(cmp1_i18_fu_355_p2_carry__0_i_4_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp1_i18_fu_355_p2_carry__0_i_5
       (.I0(tmp_6_fu_401_p4__0[13]),
        .I1(zext_ln695_reg_605[14]),
        .I2(zext_ln695_reg_605[15]),
        .I3(tmp_6_fu_401_p4),
        .O(cmp1_i18_fu_355_p2_carry__0_i_5_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp1_i18_fu_355_p2_carry__0_i_6
       (.I0(tmp_6_fu_401_p4__0[11]),
        .I1(zext_ln695_reg_605[12]),
        .I2(zext_ln695_reg_605[13]),
        .I3(tmp_6_fu_401_p4__0[12]),
        .O(cmp1_i18_fu_355_p2_carry__0_i_6_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp1_i18_fu_355_p2_carry__0_i_7
       (.I0(tmp_6_fu_401_p4__0[9]),
        .I1(zext_ln695_reg_605[10]),
        .I2(zext_ln695_reg_605[11]),
        .I3(tmp_6_fu_401_p4__0[10]),
        .O(cmp1_i18_fu_355_p2_carry__0_i_7_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp1_i18_fu_355_p2_carry__0_i_8
       (.I0(tmp_6_fu_401_p4__0[7]),
        .I1(zext_ln695_reg_605[8]),
        .I2(zext_ln695_reg_605[9]),
        .I3(tmp_6_fu_401_p4__0[8]),
        .O(cmp1_i18_fu_355_p2_carry__0_i_8_n_7));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp1_i18_fu_355_p2_carry__1
       (.CI(cmp1_i18_fu_355_p2_carry__0_n_7),
        .CO({NLW_cmp1_i18_fu_355_p2_carry__1_CO_UNCONNECTED[3:1],cmp1_i18_fu_355_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_6_fu_401_p4}),
        .O(NLW_cmp1_i18_fu_355_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,cmp1_i18_fu_355_p2_carry__1_i_1_n_7}));
  LUT1 #(
    .INIT(2'h1)) 
    cmp1_i18_fu_355_p2_carry__1_i_1
       (.I0(tmp_6_fu_401_p4),
        .O(cmp1_i18_fu_355_p2_carry__1_i_1_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp1_i18_fu_355_p2_carry_i_1
       (.I0(zext_ln695_reg_605[6]),
        .I1(tmp_6_fu_401_p4__0[5]),
        .I2(tmp_6_fu_401_p4__0[6]),
        .I3(zext_ln695_reg_605[7]),
        .O(cmp1_i18_fu_355_p2_carry_i_1_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp1_i18_fu_355_p2_carry_i_2
       (.I0(zext_ln695_reg_605[4]),
        .I1(tmp_6_fu_401_p4__0[3]),
        .I2(tmp_6_fu_401_p4__0[4]),
        .I3(zext_ln695_reg_605[5]),
        .O(cmp1_i18_fu_355_p2_carry_i_2_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp1_i18_fu_355_p2_carry_i_3
       (.I0(zext_ln695_reg_605[2]),
        .I1(tmp_6_fu_401_p4__0[1]),
        .I2(tmp_6_fu_401_p4__0[2]),
        .I3(zext_ln695_reg_605[3]),
        .O(cmp1_i18_fu_355_p2_carry_i_3_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    cmp1_i18_fu_355_p2_carry_i_4
       (.I0(zext_ln695_reg_605[0]),
        .I1(i_fu_96_reg[0]),
        .I2(tmp_6_fu_401_p4__0[0]),
        .I3(zext_ln695_reg_605[1]),
        .O(cmp1_i18_fu_355_p2_carry_i_4_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp1_i18_fu_355_p2_carry_i_5
       (.I0(tmp_6_fu_401_p4__0[5]),
        .I1(zext_ln695_reg_605[6]),
        .I2(zext_ln695_reg_605[7]),
        .I3(tmp_6_fu_401_p4__0[6]),
        .O(cmp1_i18_fu_355_p2_carry_i_5_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp1_i18_fu_355_p2_carry_i_6
       (.I0(tmp_6_fu_401_p4__0[3]),
        .I1(zext_ln695_reg_605[4]),
        .I2(zext_ln695_reg_605[5]),
        .I3(tmp_6_fu_401_p4__0[4]),
        .O(cmp1_i18_fu_355_p2_carry_i_6_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp1_i18_fu_355_p2_carry_i_7
       (.I0(tmp_6_fu_401_p4__0[1]),
        .I1(zext_ln695_reg_605[2]),
        .I2(zext_ln695_reg_605[3]),
        .I3(tmp_6_fu_401_p4__0[2]),
        .O(cmp1_i18_fu_355_p2_carry_i_7_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    cmp1_i18_fu_355_p2_carry_i_8
       (.I0(i_fu_96_reg[0]),
        .I1(zext_ln695_reg_605[0]),
        .I2(zext_ln695_reg_605[1]),
        .I3(tmp_6_fu_401_p4__0[0]),
        .O(cmp1_i18_fu_355_p2_carry_i_8_n_7));
  FDRE \cmp1_i18_reg_676_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(cmp1_i18_fu_355_p2),
        .Q(cmp1_i18_reg_676),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp220_1_reg_692[0]_i_10 
       (.I0(tmp_6_fu_401_p4__0[11]),
        .I1(zext_ln695_reg_605[12]),
        .I2(zext_ln695_reg_605[13]),
        .I3(tmp_6_fu_401_p4__0[12]),
        .O(\cmp220_1_reg_692[0]_i_10_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp220_1_reg_692[0]_i_11 
       (.I0(tmp_6_fu_401_p4__0[9]),
        .I1(zext_ln695_reg_605[10]),
        .I2(zext_ln695_reg_605[11]),
        .I3(tmp_6_fu_401_p4__0[10]),
        .O(\cmp220_1_reg_692[0]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp220_1_reg_692[0]_i_12 
       (.I0(tmp_6_fu_401_p4__0[7]),
        .I1(zext_ln695_reg_605[8]),
        .I2(zext_ln695_reg_605[9]),
        .I3(tmp_6_fu_401_p4__0[8]),
        .O(\cmp220_1_reg_692[0]_i_12_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp220_1_reg_692[0]_i_13 
       (.I0(tmp_6_fu_401_p4__0[5]),
        .I1(zext_ln695_reg_605[6]),
        .I2(zext_ln695_reg_605[7]),
        .I3(tmp_6_fu_401_p4__0[6]),
        .O(\cmp220_1_reg_692[0]_i_13_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp220_1_reg_692[0]_i_14 
       (.I0(tmp_6_fu_401_p4__0[3]),
        .I1(zext_ln695_reg_605[4]),
        .I2(zext_ln695_reg_605[5]),
        .I3(tmp_6_fu_401_p4__0[4]),
        .O(\cmp220_1_reg_692[0]_i_14_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp220_1_reg_692[0]_i_15 
       (.I0(tmp_6_fu_401_p4__0[1]),
        .I1(zext_ln695_reg_605[2]),
        .I2(zext_ln695_reg_605[3]),
        .I3(tmp_6_fu_401_p4__0[2]),
        .O(\cmp220_1_reg_692[0]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp220_1_reg_692[0]_i_16 
       (.I0(i_fu_96_reg[0]),
        .I1(zext_ln695_reg_605[0]),
        .I2(zext_ln695_reg_605[1]),
        .I3(tmp_6_fu_401_p4__0[0]),
        .O(\cmp220_1_reg_692[0]_i_16_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp220_1_reg_692[0]_i_17 
       (.I0(tmp_6_fu_401_p4__0[5]),
        .I1(zext_ln695_reg_605[6]),
        .I2(zext_ln695_reg_605[7]),
        .I3(tmp_6_fu_401_p4__0[6]),
        .O(\cmp220_1_reg_692[0]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp220_1_reg_692[0]_i_18 
       (.I0(tmp_6_fu_401_p4__0[3]),
        .I1(zext_ln695_reg_605[4]),
        .I2(zext_ln695_reg_605[5]),
        .I3(tmp_6_fu_401_p4__0[4]),
        .O(\cmp220_1_reg_692[0]_i_18_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp220_1_reg_692[0]_i_19 
       (.I0(tmp_6_fu_401_p4__0[1]),
        .I1(zext_ln695_reg_605[2]),
        .I2(zext_ln695_reg_605[3]),
        .I3(tmp_6_fu_401_p4__0[2]),
        .O(\cmp220_1_reg_692[0]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp220_1_reg_692[0]_i_20 
       (.I0(i_fu_96_reg[0]),
        .I1(zext_ln695_reg_605[0]),
        .I2(zext_ln695_reg_605[1]),
        .I3(tmp_6_fu_401_p4__0[0]),
        .O(\cmp220_1_reg_692[0]_i_20_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cmp220_1_reg_692[0]_i_3 
       (.I0(tmp_6_fu_401_p4),
        .O(\cmp220_1_reg_692[0]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp220_1_reg_692[0]_i_5 
       (.I0(tmp_6_fu_401_p4__0[13]),
        .I1(zext_ln695_reg_605[14]),
        .I2(zext_ln695_reg_605[15]),
        .I3(tmp_6_fu_401_p4),
        .O(\cmp220_1_reg_692[0]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp220_1_reg_692[0]_i_6 
       (.I0(tmp_6_fu_401_p4__0[11]),
        .I1(zext_ln695_reg_605[12]),
        .I2(zext_ln695_reg_605[13]),
        .I3(tmp_6_fu_401_p4__0[12]),
        .O(\cmp220_1_reg_692[0]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp220_1_reg_692[0]_i_7 
       (.I0(tmp_6_fu_401_p4__0[9]),
        .I1(zext_ln695_reg_605[10]),
        .I2(zext_ln695_reg_605[11]),
        .I3(tmp_6_fu_401_p4__0[10]),
        .O(\cmp220_1_reg_692[0]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \cmp220_1_reg_692[0]_i_8 
       (.I0(tmp_6_fu_401_p4__0[7]),
        .I1(zext_ln695_reg_605[8]),
        .I2(zext_ln695_reg_605[9]),
        .I3(tmp_6_fu_401_p4__0[8]),
        .O(\cmp220_1_reg_692[0]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cmp220_1_reg_692[0]_i_9 
       (.I0(tmp_6_fu_401_p4__0[13]),
        .I1(zext_ln695_reg_605[14]),
        .I2(zext_ln695_reg_605[15]),
        .I3(tmp_6_fu_401_p4),
        .O(\cmp220_1_reg_692[0]_i_9_n_7 ));
  FDRE \cmp220_1_reg_692_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(cmp220_1_fu_377_p2),
        .Q(cmp220_1_reg_692),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp220_1_reg_692_reg[0]_i_1 
       (.CI(\cmp220_1_reg_692_reg[0]_i_2_n_7 ),
        .CO({\NLW_cmp220_1_reg_692_reg[0]_i_1_CO_UNCONNECTED [3:1],cmp220_1_fu_377_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cmp220_1_reg_692_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cmp220_1_reg_692[0]_i_3_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp220_1_reg_692_reg[0]_i_2 
       (.CI(\cmp220_1_reg_692_reg[0]_i_4_n_7 ),
        .CO({\cmp220_1_reg_692_reg[0]_i_2_n_7 ,\cmp220_1_reg_692_reg[0]_i_2_n_8 ,\cmp220_1_reg_692_reg[0]_i_2_n_9 ,\cmp220_1_reg_692_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\cmp220_1_reg_692[0]_i_5_n_7 ,\cmp220_1_reg_692[0]_i_6_n_7 ,\cmp220_1_reg_692[0]_i_7_n_7 ,\cmp220_1_reg_692[0]_i_8_n_7 }),
        .O(\NLW_cmp220_1_reg_692_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\cmp220_1_reg_692[0]_i_9_n_7 ,\cmp220_1_reg_692[0]_i_10_n_7 ,\cmp220_1_reg_692[0]_i_11_n_7 ,\cmp220_1_reg_692[0]_i_12_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \cmp220_1_reg_692_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\cmp220_1_reg_692_reg[0]_i_4_n_7 ,\cmp220_1_reg_692_reg[0]_i_4_n_8 ,\cmp220_1_reg_692_reg[0]_i_4_n_9 ,\cmp220_1_reg_692_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\cmp220_1_reg_692[0]_i_13_n_7 ,\cmp220_1_reg_692[0]_i_14_n_7 ,\cmp220_1_reg_692[0]_i_15_n_7 ,\cmp220_1_reg_692[0]_i_16_n_7 }),
        .O(\NLW_cmp220_1_reg_692_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\cmp220_1_reg_692[0]_i_17_n_7 ,\cmp220_1_reg_692[0]_i_18_n_7 ,\cmp220_1_reg_692[0]_i_19_n_7 ,\cmp220_1_reg_692[0]_i_20_n_7 }));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFEFEFE)) 
    \cmp245_reg_659[0]_i_1 
       (.I0(\cmp245_reg_659[0]_i_2_n_7 ),
        .I1(\cmp245_reg_659[0]_i_3_n_7 ),
        .I2(\cmp245_reg_659[0]_i_4_n_7 ),
        .I3(i_fu_96_reg__0[2]),
        .I4(i_fu_96_reg[0]),
        .I5(i_fu_96_reg[1]),
        .O(cmp245_fu_319_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cmp245_reg_659[0]_i_2 
       (.I0(i_fu_96_reg__0[8]),
        .I1(i_fu_96_reg__0[5]),
        .I2(i_fu_96_reg__0[6]),
        .I3(i_fu_96_reg__0[11]),
        .I4(i_fu_96_reg__0[9]),
        .I5(i_fu_96_reg__0[12]),
        .O(\cmp245_reg_659[0]_i_2_n_7 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cmp245_reg_659[0]_i_3 
       (.I0(i_fu_96_reg__0[15]),
        .I1(i_fu_96_reg__0[7]),
        .I2(i_fu_96_reg__0[3]),
        .O(\cmp245_reg_659[0]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cmp245_reg_659[0]_i_4 
       (.I0(i_fu_96_reg__0[14]),
        .I1(i_fu_96_reg__0[10]),
        .I2(i_fu_96_reg__0[13]),
        .I3(i_fu_96_reg__0[4]),
        .O(\cmp245_reg_659[0]_i_4_n_7 ));
  FDRE \cmp245_reg_659_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(cmp245_fu_319_p2),
        .Q(cmp245_reg_659),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp98_fu_313_p2_carry
       (.CI(1'b0),
        .CO({cmp98_fu_313_p2_carry_n_7,cmp98_fu_313_p2_carry_n_8,cmp98_fu_313_p2_carry_n_9,cmp98_fu_313_p2_carry_n_10}),
        .CYINIT(cmp98_fu_313_p2_carry_i_1_n_7),
        .DI({cmp98_fu_313_p2_carry_i_2_n_7,cmp98_fu_313_p2_carry_i_3_n_7,cmp98_fu_313_p2_carry_i_4_n_7,cmp98_fu_313_p2_carry_i_5_n_7}),
        .O(NLW_cmp98_fu_313_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp98_fu_313_p2_carry_i_6_n_7,cmp98_fu_313_p2_carry_i_7_n_7,cmp98_fu_313_p2_carry_i_8_n_7,cmp98_fu_313_p2_carry_i_9_n_7}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp98_fu_313_p2_carry__0
       (.CI(cmp98_fu_313_p2_carry_n_7),
        .CO({NLW_cmp98_fu_313_p2_carry__0_CO_UNCONNECTED[3],cmp98_fu_313_p2,cmp98_fu_313_p2_carry__0_n_9,cmp98_fu_313_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,cmp98_fu_313_p2_carry__0_i_1_n_7,cmp98_fu_313_p2_carry__0_i_2_n_7,cmp98_fu_313_p2_carry__0_i_3_n_7}),
        .O(NLW_cmp98_fu_313_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,cmp98_fu_313_p2_carry__0_i_4_n_7,cmp98_fu_313_p2_carry__0_i_5_n_7,cmp98_fu_313_p2_carry__0_i_6_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    cmp98_fu_313_p2_carry__0_i_1
       (.I0(tmp_6_fu_401_p4),
        .I1(tmp_6_fu_401_p4__0[13]),
        .O(cmp98_fu_313_p2_carry__0_i_1_n_7));
  LUT2 #(
    .INIT(4'h7)) 
    cmp98_fu_313_p2_carry__0_i_2
       (.I0(tmp_6_fu_401_p4__0[12]),
        .I1(tmp_6_fu_401_p4__0[11]),
        .O(cmp98_fu_313_p2_carry__0_i_2_n_7));
  LUT2 #(
    .INIT(4'h7)) 
    cmp98_fu_313_p2_carry__0_i_3
       (.I0(tmp_6_fu_401_p4__0[10]),
        .I1(tmp_6_fu_401_p4__0[9]),
        .O(cmp98_fu_313_p2_carry__0_i_3_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    cmp98_fu_313_p2_carry__0_i_4
       (.I0(tmp_6_fu_401_p4__0[13]),
        .I1(tmp_6_fu_401_p4),
        .O(cmp98_fu_313_p2_carry__0_i_4_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    cmp98_fu_313_p2_carry__0_i_5
       (.I0(tmp_6_fu_401_p4__0[11]),
        .I1(tmp_6_fu_401_p4__0[12]),
        .O(cmp98_fu_313_p2_carry__0_i_5_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    cmp98_fu_313_p2_carry__0_i_6
       (.I0(tmp_6_fu_401_p4__0[9]),
        .I1(tmp_6_fu_401_p4__0[10]),
        .O(cmp98_fu_313_p2_carry__0_i_6_n_7));
  LUT2 #(
    .INIT(4'h7)) 
    cmp98_fu_313_p2_carry_i_1
       (.I0(i_fu_96_reg[0]),
        .I1(tmp_6_fu_401_p4__0[0]),
        .O(cmp98_fu_313_p2_carry_i_1_n_7));
  LUT2 #(
    .INIT(4'h7)) 
    cmp98_fu_313_p2_carry_i_2
       (.I0(tmp_6_fu_401_p4__0[8]),
        .I1(tmp_6_fu_401_p4__0[7]),
        .O(cmp98_fu_313_p2_carry_i_2_n_7));
  LUT2 #(
    .INIT(4'h7)) 
    cmp98_fu_313_p2_carry_i_3
       (.I0(tmp_6_fu_401_p4__0[6]),
        .I1(tmp_6_fu_401_p4__0[5]),
        .O(cmp98_fu_313_p2_carry_i_3_n_7));
  LUT2 #(
    .INIT(4'h7)) 
    cmp98_fu_313_p2_carry_i_4
       (.I0(tmp_6_fu_401_p4__0[4]),
        .I1(tmp_6_fu_401_p4__0[3]),
        .O(cmp98_fu_313_p2_carry_i_4_n_7));
  LUT2 #(
    .INIT(4'h7)) 
    cmp98_fu_313_p2_carry_i_5
       (.I0(tmp_6_fu_401_p4__0[2]),
        .I1(tmp_6_fu_401_p4__0[1]),
        .O(cmp98_fu_313_p2_carry_i_5_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    cmp98_fu_313_p2_carry_i_6
       (.I0(tmp_6_fu_401_p4__0[7]),
        .I1(tmp_6_fu_401_p4__0[8]),
        .O(cmp98_fu_313_p2_carry_i_6_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    cmp98_fu_313_p2_carry_i_7
       (.I0(tmp_6_fu_401_p4__0[5]),
        .I1(tmp_6_fu_401_p4__0[6]),
        .O(cmp98_fu_313_p2_carry_i_7_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    cmp98_fu_313_p2_carry_i_8
       (.I0(tmp_6_fu_401_p4__0[3]),
        .I1(tmp_6_fu_401_p4__0[4]),
        .O(cmp98_fu_313_p2_carry_i_8_n_7));
  LUT2 #(
    .INIT(4'h8)) 
    cmp98_fu_313_p2_carry_i_9
       (.I0(tmp_6_fu_401_p4__0[1]),
        .I1(tmp_6_fu_401_p4__0[2]),
        .O(cmp98_fu_313_p2_carry_i_9_n_7));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i17_1_fu_366_p2_carry
       (.CI(1'b0),
        .CO({cmp_i17_1_fu_366_p2_carry_n_7,cmp_i17_1_fu_366_p2_carry_n_8,cmp_i17_1_fu_366_p2_carry_n_9,cmp_i17_1_fu_366_p2_carry_n_10}),
        .CYINIT(cmp_i17_1_fu_366_p2_carry_i_1_n_7),
        .DI({cmp_i17_1_fu_366_p2_carry_i_2_n_7,cmp_i17_1_fu_366_p2_carry_i_3_n_7,cmp_i17_1_fu_366_p2_carry_i_4_n_7,cmp_i17_1_fu_366_p2_carry_i_5_n_7}),
        .O(NLW_cmp_i17_1_fu_366_p2_carry_O_UNCONNECTED[3:0]),
        .S({cmp_i17_1_fu_366_p2_carry_i_6_n_7,cmp_i17_1_fu_366_p2_carry_i_7_n_7,cmp_i17_1_fu_366_p2_carry_i_8_n_7,cmp_i17_1_fu_366_p2_carry_i_9_n_7}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 cmp_i17_1_fu_366_p2_carry__0
       (.CI(cmp_i17_1_fu_366_p2_carry_n_7),
        .CO({NLW_cmp_i17_1_fu_366_p2_carry__0_CO_UNCONNECTED[3],cmp_i17_1_fu_366_p2,cmp_i17_1_fu_366_p2_carry__0_n_9,cmp_i17_1_fu_366_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,cmp_i17_1_fu_366_p2_carry__0_i_1_n_7,cmp_i17_1_fu_366_p2_carry__0_i_2_n_7,cmp_i17_1_fu_366_p2_carry__0_i_3_n_7}),
        .O(NLW_cmp_i17_1_fu_366_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,cmp_i17_1_fu_366_p2_carry__0_i_4_n_7,cmp_i17_1_fu_366_p2_carry__0_i_5_n_7,cmp_i17_1_fu_366_p2_carry__0_i_6_n_7}));
  LUT2 #(
    .INIT(4'h2)) 
    cmp_i17_1_fu_366_p2_carry__0_i_1
       (.I0(tmp_6_fu_401_p4__0[13]),
        .I1(tmp_6_fu_401_p4),
        .O(cmp_i17_1_fu_366_p2_carry__0_i_1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i17_1_fu_366_p2_carry__0_i_2
       (.I0(tmp_6_fu_401_p4__0[12]),
        .I1(tmp_6_fu_401_p4__0[11]),
        .O(cmp_i17_1_fu_366_p2_carry__0_i_2_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i17_1_fu_366_p2_carry__0_i_3
       (.I0(tmp_6_fu_401_p4__0[10]),
        .I1(tmp_6_fu_401_p4__0[9]),
        .O(cmp_i17_1_fu_366_p2_carry__0_i_3_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i17_1_fu_366_p2_carry__0_i_4
       (.I0(tmp_6_fu_401_p4__0[13]),
        .I1(tmp_6_fu_401_p4),
        .O(cmp_i17_1_fu_366_p2_carry__0_i_4_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i17_1_fu_366_p2_carry__0_i_5
       (.I0(tmp_6_fu_401_p4__0[11]),
        .I1(tmp_6_fu_401_p4__0[12]),
        .O(cmp_i17_1_fu_366_p2_carry__0_i_5_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i17_1_fu_366_p2_carry__0_i_6
       (.I0(tmp_6_fu_401_p4__0[9]),
        .I1(tmp_6_fu_401_p4__0[10]),
        .O(cmp_i17_1_fu_366_p2_carry__0_i_6_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i17_1_fu_366_p2_carry_i_1
       (.I0(i_fu_96_reg[0]),
        .I1(tmp_6_fu_401_p4__0[0]),
        .O(cmp_i17_1_fu_366_p2_carry_i_1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i17_1_fu_366_p2_carry_i_2
       (.I0(tmp_6_fu_401_p4__0[8]),
        .I1(tmp_6_fu_401_p4__0[7]),
        .O(cmp_i17_1_fu_366_p2_carry_i_2_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i17_1_fu_366_p2_carry_i_3
       (.I0(tmp_6_fu_401_p4__0[6]),
        .I1(tmp_6_fu_401_p4__0[5]),
        .O(cmp_i17_1_fu_366_p2_carry_i_3_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i17_1_fu_366_p2_carry_i_4
       (.I0(tmp_6_fu_401_p4__0[4]),
        .I1(tmp_6_fu_401_p4__0[3]),
        .O(cmp_i17_1_fu_366_p2_carry_i_4_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    cmp_i17_1_fu_366_p2_carry_i_5
       (.I0(tmp_6_fu_401_p4__0[2]),
        .I1(tmp_6_fu_401_p4__0[1]),
        .O(cmp_i17_1_fu_366_p2_carry_i_5_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i17_1_fu_366_p2_carry_i_6
       (.I0(tmp_6_fu_401_p4__0[7]),
        .I1(tmp_6_fu_401_p4__0[8]),
        .O(cmp_i17_1_fu_366_p2_carry_i_6_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i17_1_fu_366_p2_carry_i_7
       (.I0(tmp_6_fu_401_p4__0[5]),
        .I1(tmp_6_fu_401_p4__0[6]),
        .O(cmp_i17_1_fu_366_p2_carry_i_7_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i17_1_fu_366_p2_carry_i_8
       (.I0(tmp_6_fu_401_p4__0[3]),
        .I1(tmp_6_fu_401_p4__0[4]),
        .O(cmp_i17_1_fu_366_p2_carry_i_8_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    cmp_i17_1_fu_366_p2_carry_i_9
       (.I0(tmp_6_fu_401_p4__0[1]),
        .I1(tmp_6_fu_401_p4__0[2]),
        .O(cmp_i17_1_fu_366_p2_carry_i_9_n_7));
  FDRE \cmp_i17_1_reg_682_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(cmp_i17_1_fu_366_p2),
        .Q(cmp_i17_1_reg_682),
        .R(1'b0));
  FDRE \empty_34_reg_652_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(i_fu_96_reg[0]),
        .Q(empty_34_reg_652[0]),
        .R(1'b0));
  FDRE \empty_34_reg_652_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(i_fu_96_reg[1]),
        .Q(empty_34_reg_652[1]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 empty_35_fu_388_p2_carry
       (.CI(1'b0),
        .CO({empty_35_fu_388_p2_carry_n_7,empty_35_fu_388_p2_carry_n_8,empty_35_fu_388_p2_carry_n_9,empty_35_fu_388_p2_carry_n_10}),
        .CYINIT(1'b0),
        .DI({empty_35_fu_388_p2_carry_i_1_n_7,empty_35_fu_388_p2_carry_i_2_n_7,empty_35_fu_388_p2_carry_i_3_n_7,empty_35_fu_388_p2_carry_i_4_n_7}),
        .O(NLW_empty_35_fu_388_p2_carry_O_UNCONNECTED[3:0]),
        .S({empty_35_fu_388_p2_carry_i_5_n_7,empty_35_fu_388_p2_carry_i_6_n_7,empty_35_fu_388_p2_carry_i_7_n_7,empty_35_fu_388_p2_carry_i_8_n_7}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 empty_35_fu_388_p2_carry__0
       (.CI(empty_35_fu_388_p2_carry_n_7),
        .CO({empty_35_fu_388_p2_carry__0_n_7,empty_35_fu_388_p2_carry__0_n_8,empty_35_fu_388_p2_carry__0_n_9,empty_35_fu_388_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({empty_35_fu_388_p2_carry__0_i_1_n_7,empty_35_fu_388_p2_carry__0_i_2_n_7,empty_35_fu_388_p2_carry__0_i_3_n_7,empty_35_fu_388_p2_carry__0_i_4_n_7}),
        .O(NLW_empty_35_fu_388_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({empty_35_fu_388_p2_carry__0_i_5_n_7,empty_35_fu_388_p2_carry__0_i_6_n_7,empty_35_fu_388_p2_carry__0_i_7_n_7,empty_35_fu_388_p2_carry__0_i_8_n_7}));
  LUT4 #(
    .INIT(16'h2F02)) 
    empty_35_fu_388_p2_carry__0_i_1
       (.I0(zext_ln695_reg_605[14]),
        .I1(y_2_fu_382_p2[14]),
        .I2(y_2_fu_382_p2[15]),
        .I3(zext_ln695_reg_605[15]),
        .O(empty_35_fu_388_p2_carry__0_i_1_n_7));
  CARRY4 empty_35_fu_388_p2_carry__0_i_10
       (.CI(empty_35_fu_388_p2_carry_i_9_n_7),
        .CO({empty_35_fu_388_p2_carry__0_i_10_n_7,empty_35_fu_388_p2_carry__0_i_10_n_8,empty_35_fu_388_p2_carry__0_i_10_n_9,empty_35_fu_388_p2_carry__0_i_10_n_10}),
        .CYINIT(1'b0),
        .DI(tmp_6_fu_401_p4__0[10:7]),
        .O(y_2_fu_382_p2[11:8]),
        .S({empty_35_fu_388_p2_carry__0_i_15_n_7,empty_35_fu_388_p2_carry__0_i_16_n_7,empty_35_fu_388_p2_carry__0_i_17_n_7,empty_35_fu_388_p2_carry__0_i_18_n_7}));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry__0_i_11
       (.I0(tmp_6_fu_401_p4),
        .O(empty_35_fu_388_p2_carry__0_i_11_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry__0_i_12
       (.I0(tmp_6_fu_401_p4__0[13]),
        .O(empty_35_fu_388_p2_carry__0_i_12_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry__0_i_13
       (.I0(tmp_6_fu_401_p4__0[12]),
        .O(empty_35_fu_388_p2_carry__0_i_13_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry__0_i_14
       (.I0(tmp_6_fu_401_p4__0[11]),
        .O(empty_35_fu_388_p2_carry__0_i_14_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry__0_i_15
       (.I0(tmp_6_fu_401_p4__0[10]),
        .O(empty_35_fu_388_p2_carry__0_i_15_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry__0_i_16
       (.I0(tmp_6_fu_401_p4__0[9]),
        .O(empty_35_fu_388_p2_carry__0_i_16_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry__0_i_17
       (.I0(tmp_6_fu_401_p4__0[8]),
        .O(empty_35_fu_388_p2_carry__0_i_17_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry__0_i_18
       (.I0(tmp_6_fu_401_p4__0[7]),
        .O(empty_35_fu_388_p2_carry__0_i_18_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    empty_35_fu_388_p2_carry__0_i_2
       (.I0(zext_ln695_reg_605[12]),
        .I1(y_2_fu_382_p2[12]),
        .I2(y_2_fu_382_p2[13]),
        .I3(zext_ln695_reg_605[13]),
        .O(empty_35_fu_388_p2_carry__0_i_2_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    empty_35_fu_388_p2_carry__0_i_3
       (.I0(zext_ln695_reg_605[10]),
        .I1(y_2_fu_382_p2[10]),
        .I2(y_2_fu_382_p2[11]),
        .I3(zext_ln695_reg_605[11]),
        .O(empty_35_fu_388_p2_carry__0_i_3_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    empty_35_fu_388_p2_carry__0_i_4
       (.I0(zext_ln695_reg_605[8]),
        .I1(y_2_fu_382_p2[8]),
        .I2(y_2_fu_382_p2[9]),
        .I3(zext_ln695_reg_605[9]),
        .O(empty_35_fu_388_p2_carry__0_i_4_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    empty_35_fu_388_p2_carry__0_i_5
       (.I0(y_2_fu_382_p2[14]),
        .I1(zext_ln695_reg_605[14]),
        .I2(y_2_fu_382_p2[15]),
        .I3(zext_ln695_reg_605[15]),
        .O(empty_35_fu_388_p2_carry__0_i_5_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    empty_35_fu_388_p2_carry__0_i_6
       (.I0(y_2_fu_382_p2[12]),
        .I1(zext_ln695_reg_605[12]),
        .I2(y_2_fu_382_p2[13]),
        .I3(zext_ln695_reg_605[13]),
        .O(empty_35_fu_388_p2_carry__0_i_6_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    empty_35_fu_388_p2_carry__0_i_7
       (.I0(y_2_fu_382_p2[10]),
        .I1(zext_ln695_reg_605[10]),
        .I2(y_2_fu_382_p2[11]),
        .I3(zext_ln695_reg_605[11]),
        .O(empty_35_fu_388_p2_carry__0_i_7_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    empty_35_fu_388_p2_carry__0_i_8
       (.I0(y_2_fu_382_p2[8]),
        .I1(zext_ln695_reg_605[8]),
        .I2(y_2_fu_382_p2[9]),
        .I3(zext_ln695_reg_605[9]),
        .O(empty_35_fu_388_p2_carry__0_i_8_n_7));
  CARRY4 empty_35_fu_388_p2_carry__0_i_9
       (.CI(empty_35_fu_388_p2_carry__0_i_10_n_7),
        .CO({empty_35_fu_388_p2_carry__0_i_9_n_7,empty_35_fu_388_p2_carry__0_i_9_n_8,empty_35_fu_388_p2_carry__0_i_9_n_9,empty_35_fu_388_p2_carry__0_i_9_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,tmp_6_fu_401_p4__0[13:11]}),
        .O(y_2_fu_382_p2[15:12]),
        .S({empty_35_fu_388_p2_carry__0_i_11_n_7,empty_35_fu_388_p2_carry__0_i_12_n_7,empty_35_fu_388_p2_carry__0_i_13_n_7,empty_35_fu_388_p2_carry__0_i_14_n_7}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 empty_35_fu_388_p2_carry__1
       (.CI(empty_35_fu_388_p2_carry__0_n_7),
        .CO({NLW_empty_35_fu_388_p2_carry__1_CO_UNCONNECTED[3:1],empty_35_fu_388_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_empty_35_fu_388_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,empty_35_fu_388_p2_carry__1_i_1_n_10}));
  CARRY4 empty_35_fu_388_p2_carry__1_i_1
       (.CI(empty_35_fu_388_p2_carry__0_i_9_n_7),
        .CO({NLW_empty_35_fu_388_p2_carry__1_i_1_CO_UNCONNECTED[3:1],empty_35_fu_388_p2_carry__1_i_1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_empty_35_fu_388_p2_carry__1_i_1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h2F02)) 
    empty_35_fu_388_p2_carry_i_1
       (.I0(zext_ln695_reg_605[6]),
        .I1(y_2_fu_382_p2[6]),
        .I2(y_2_fu_382_p2[7]),
        .I3(zext_ln695_reg_605[7]),
        .O(empty_35_fu_388_p2_carry_i_1_n_7));
  CARRY4 empty_35_fu_388_p2_carry_i_10
       (.CI(1'b0),
        .CO({empty_35_fu_388_p2_carry_i_10_n_7,empty_35_fu_388_p2_carry_i_10_n_8,empty_35_fu_388_p2_carry_i_10_n_9,empty_35_fu_388_p2_carry_i_10_n_10}),
        .CYINIT(1'b0),
        .DI({tmp_6_fu_401_p4__0[2:0],1'b0}),
        .O(y_2_fu_382_p2[3:0]),
        .S({empty_35_fu_388_p2_carry_i_15_n_7,empty_35_fu_388_p2_carry_i_16_n_7,empty_35_fu_388_p2_carry_i_17_n_7,i_fu_96_reg[0]}));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry_i_11
       (.I0(tmp_6_fu_401_p4__0[6]),
        .O(empty_35_fu_388_p2_carry_i_11_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry_i_12
       (.I0(tmp_6_fu_401_p4__0[5]),
        .O(empty_35_fu_388_p2_carry_i_12_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry_i_13
       (.I0(tmp_6_fu_401_p4__0[4]),
        .O(empty_35_fu_388_p2_carry_i_13_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry_i_14
       (.I0(tmp_6_fu_401_p4__0[3]),
        .O(empty_35_fu_388_p2_carry_i_14_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry_i_15
       (.I0(tmp_6_fu_401_p4__0[2]),
        .O(empty_35_fu_388_p2_carry_i_15_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry_i_16
       (.I0(tmp_6_fu_401_p4__0[1]),
        .O(empty_35_fu_388_p2_carry_i_16_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    empty_35_fu_388_p2_carry_i_17
       (.I0(tmp_6_fu_401_p4__0[0]),
        .O(empty_35_fu_388_p2_carry_i_17_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    empty_35_fu_388_p2_carry_i_2
       (.I0(zext_ln695_reg_605[4]),
        .I1(y_2_fu_382_p2[4]),
        .I2(y_2_fu_382_p2[5]),
        .I3(zext_ln695_reg_605[5]),
        .O(empty_35_fu_388_p2_carry_i_2_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    empty_35_fu_388_p2_carry_i_3
       (.I0(zext_ln695_reg_605[2]),
        .I1(y_2_fu_382_p2[2]),
        .I2(y_2_fu_382_p2[3]),
        .I3(zext_ln695_reg_605[3]),
        .O(empty_35_fu_388_p2_carry_i_3_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    empty_35_fu_388_p2_carry_i_4
       (.I0(zext_ln695_reg_605[0]),
        .I1(y_2_fu_382_p2[0]),
        .I2(y_2_fu_382_p2[1]),
        .I3(zext_ln695_reg_605[1]),
        .O(empty_35_fu_388_p2_carry_i_4_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    empty_35_fu_388_p2_carry_i_5
       (.I0(y_2_fu_382_p2[6]),
        .I1(zext_ln695_reg_605[6]),
        .I2(y_2_fu_382_p2[7]),
        .I3(zext_ln695_reg_605[7]),
        .O(empty_35_fu_388_p2_carry_i_5_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    empty_35_fu_388_p2_carry_i_6
       (.I0(y_2_fu_382_p2[4]),
        .I1(zext_ln695_reg_605[4]),
        .I2(y_2_fu_382_p2[5]),
        .I3(zext_ln695_reg_605[5]),
        .O(empty_35_fu_388_p2_carry_i_6_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    empty_35_fu_388_p2_carry_i_7
       (.I0(y_2_fu_382_p2[2]),
        .I1(zext_ln695_reg_605[2]),
        .I2(y_2_fu_382_p2[3]),
        .I3(zext_ln695_reg_605[3]),
        .O(empty_35_fu_388_p2_carry_i_7_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    empty_35_fu_388_p2_carry_i_8
       (.I0(y_2_fu_382_p2[0]),
        .I1(zext_ln695_reg_605[0]),
        .I2(y_2_fu_382_p2[1]),
        .I3(zext_ln695_reg_605[1]),
        .O(empty_35_fu_388_p2_carry_i_8_n_7));
  CARRY4 empty_35_fu_388_p2_carry_i_9
       (.CI(empty_35_fu_388_p2_carry_i_10_n_7),
        .CO({empty_35_fu_388_p2_carry_i_9_n_7,empty_35_fu_388_p2_carry_i_9_n_8,empty_35_fu_388_p2_carry_i_9_n_9,empty_35_fu_388_p2_carry_i_9_n_10}),
        .CYINIT(1'b0),
        .DI(tmp_6_fu_401_p4__0[6:3]),
        .O(y_2_fu_382_p2[7:4]),
        .S({empty_35_fu_388_p2_carry_i_11_n_7,empty_35_fu_388_p2_carry_i_12_n_7,empty_35_fu_388_p2_carry_i_13_n_7,empty_35_fu_388_p2_carry_i_14_n_7}));
  FDRE \empty_35_reg_697_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(empty_35_fu_388_p2),
        .Q(empty_35_reg_697),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h55455555)) 
    empty_n_i_2
       (.I0(empty_n_reg),
        .I1(full_n_reg),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .O(ap_sync_reg_entry_proc_U0_ap_ready_reg));
  LUT4 #(
    .INIT(16'hEFAA)) 
    grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg_i_1
       (.I0(\SRL_SIG_reg[1][0] [1]),
        .I1(icmp_ln707_fu_283_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg),
        .O(\ap_CS_fsm_reg[2]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196
       (.D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out),
        .E(src_kernel_win_2_fu_1080),
        .Q(src_kernel_win_7_reg_971),
        .\SRL_SIG_reg[1][0] (\SRL_SIG_reg[1][0] [2]),
        .WEA(WEA),
        .address0(address0),
        .address1(address1),
        .\ap_CS_fsm_reg[2] ({ap_NS_fsm[3],ap_NS_fsm[1]}),
        .\ap_CS_fsm_reg[2]_0 (grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_n_171),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .\ap_CS_fsm_reg[3]_0 ({ap_CS_fsm_state4,ap_CS_fsm_state3}),
        .ap_NS_fsm11_out(ap_NS_fsm11_out),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .brmerge31_reg_708(brmerge31_reg_708),
        .ce0(ce0),
        .ce1(ce1),
        .cmp1_i18_reg_676(cmp1_i18_reg_676),
        .cmp220_1_reg_692(cmp220_1_reg_692),
        .cmp245_reg_659(cmp245_reg_659),
        .empty_35_reg_697(empty_35_reg_697),
        .grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .icmp_ln637_fu_459_p2_carry__0_0(Q),
        .\icmp_ln709_reg_892_pp0_iter9_reg_reg[0]__0_0 (src_kernel_win_fu_1000),
        .\icmp_ln709_reg_892_reg[0]_0 (\icmp_ln709_reg_892_reg[0] ),
        .\icmp_ln709_reg_892_reg[0]_1 (widthloop_reg_618),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .k_buf_2_load_reg_9430(k_buf_2_load_reg_9430),
        .mOutPtr(mOutPtr),
        .mOutPtr0(mOutPtr0),
        .mOutPtr18_out(mOutPtr18_out),
        .\p_kernel_filter_1_1_val_int_reg_reg[15] (\p_kernel_filter_1_1_val_int_reg_reg[15] ),
        .\p_kernel_filter_1_2_val_int_reg_reg[15] (\p_kernel_filter_1_2_val_int_reg_reg[15] ),
        .\p_kernel_filter_2_2_val_int_reg_reg[15] (\p_kernel_filter_2_2_val_int_reg_reg[15] ),
        .\p_kernel_pixel_1_1_val_int_reg_reg[23] (grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out),
        .p_reg_reg(src_kernel_win_2_fu_108),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(src_kernel_win_4_fu_116),
        .p_reg_reg_2(p_reg_reg_0),
        .p_reg_reg_3(p_reg_reg_1),
        .push(push),
        .push_0(push_0),
        .q0(q0),
        .q1(q1),
        .rev_reg_713(rev_reg_713),
        .\shift_int_reg_reg[7] (\shift_int_reg_reg[7] ),
        .\src_kernel_win_10_reg_948_reg[23]_0 (\src_kernel_win_10_reg_948_reg[23] ),
        .\src_kernel_win_1_fu_136_reg[23]_0 (src_kernel_win_load_reg_637),
        .\src_kernel_win_1_fu_136_reg[23]_1 (locy_reg_718),
        .\src_kernel_win_2_fu_140_reg[23]_0 (src_kernel_win_3_load_reg_642),
        .\src_kernel_win_2_fu_140_reg[23]_1 (locy_1_reg_723),
        .\src_kernel_win_4_fu_144_reg[23]_0 (src_kernel_win_5_load_reg_647),
        .\src_kernel_win_4_fu_144_reg[23]_1 (locy_2_reg_728),
        .\src_kernel_win_6_reg_964_reg[23]_0 (grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out),
        .\src_kernel_win_6_reg_964_reg[23]_1 (src_kernel_win_6_reg_964),
        .\src_kernel_win_8_reg_978_reg[23]_0 (src_kernel_win_8_reg_978),
        .temp_25_reg_1381_reg(src_kernel_win_1_fu_104),
        .temp_3_reg_1302_reg(temp_3_reg_1302_reg),
        .temp_7_reg_1331_reg(temp_7_reg_1331_reg),
        .temp_reg_1297_reg(temp_reg_1297_reg),
        .\tmp_21_reg_1535_reg[19] (\tmp_21_reg_1535_reg[19] ),
        .tmp_2_reg_919(tmp_2_reg_919),
        .tmp_5_reg_703(tmp_5_reg_703),
        .we0(we0));
  FDRE #(
    .INIT(1'b0)) 
    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_n_171),
        .Q(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .R(ap_rst_n_inv));
  CARRY4 heightloop_fu_239_p2_carry
       (.CI(1'b0),
        .CO({heightloop_fu_239_p2_carry_n_7,heightloop_fu_239_p2_carry_n_8,heightloop_fu_239_p2_carry_n_9,heightloop_fu_239_p2_carry_n_10}),
        .CYINIT(\zext_ln695_reg_605_reg[15]_0 [0]),
        .DI({1'b0,1'b0,\zext_ln695_reg_605_reg[15]_0 [2],1'b0}),
        .O(heightloop_fu_239_p2[4:1]),
        .S({\zext_ln695_reg_605_reg[15]_0 [4:3],heightloop_fu_239_p2_carry_i_1_n_7,\zext_ln695_reg_605_reg[15]_0 [1]}));
  CARRY4 heightloop_fu_239_p2_carry__0
       (.CI(heightloop_fu_239_p2_carry_n_7),
        .CO({heightloop_fu_239_p2_carry__0_n_7,heightloop_fu_239_p2_carry__0_n_8,heightloop_fu_239_p2_carry__0_n_9,heightloop_fu_239_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(heightloop_fu_239_p2[8:5]),
        .S(\zext_ln695_reg_605_reg[15]_0 [8:5]));
  CARRY4 heightloop_fu_239_p2_carry__1
       (.CI(heightloop_fu_239_p2_carry__0_n_7),
        .CO({heightloop_fu_239_p2_carry__1_n_7,heightloop_fu_239_p2_carry__1_n_8,heightloop_fu_239_p2_carry__1_n_9,heightloop_fu_239_p2_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(heightloop_fu_239_p2[12:9]),
        .S(\zext_ln695_reg_605_reg[15]_0 [12:9]));
  CARRY4 heightloop_fu_239_p2_carry__2
       (.CI(heightloop_fu_239_p2_carry__1_n_7),
        .CO({heightloop_fu_239_p2[16],NLW_heightloop_fu_239_p2_carry__2_CO_UNCONNECTED[2],heightloop_fu_239_p2_carry__2_n_9,heightloop_fu_239_p2_carry__2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_heightloop_fu_239_p2_carry__2_O_UNCONNECTED[3],heightloop_fu_239_p2[15:13]}),
        .S({1'b1,\zext_ln695_reg_605_reg[15]_0 [15:13]}));
  LUT1 #(
    .INIT(2'h1)) 
    heightloop_fu_239_p2_carry_i_1
       (.I0(\zext_ln695_reg_605_reg[15]_0 [2]),
        .O(heightloop_fu_239_p2_carry_i_1_n_7));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \heightloop_reg_613[0]_i_1 
       (.I0(\zext_ln695_reg_605_reg[15]_0 [0]),
        .O(heightloop_fu_239_p2[0]));
  FDRE \heightloop_reg_613_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[0]),
        .Q(heightloop_reg_613[0]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[10]),
        .Q(heightloop_reg_613[10]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[11]),
        .Q(heightloop_reg_613[11]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[12]),
        .Q(heightloop_reg_613[12]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[13]),
        .Q(heightloop_reg_613[13]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[14]),
        .Q(heightloop_reg_613[14]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[15]),
        .Q(heightloop_reg_613[15]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[16]),
        .Q(heightloop_reg_613[16]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[1]),
        .Q(heightloop_reg_613[1]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[2]),
        .Q(heightloop_reg_613[2]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[3]),
        .Q(heightloop_reg_613[3]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[4]),
        .Q(heightloop_reg_613[4]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[5]),
        .Q(heightloop_reg_613[5]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[6]),
        .Q(heightloop_reg_613[6]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[7]),
        .Q(heightloop_reg_613[7]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[8]),
        .Q(heightloop_reg_613[8]),
        .R(1'b0));
  FDRE \heightloop_reg_613_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(heightloop_fu_239_p2[9]),
        .Q(heightloop_reg_613[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \i_fu_96[0]_i_1 
       (.I0(ap_CS_fsm_state1),
        .I1(grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg),
        .O(ap_NS_fsm11_out));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_96[0]_i_3 
       (.I0(i_fu_96_reg[0]),
        .O(\i_fu_96[0]_i_3_n_7 ));
  FDRE \i_fu_96_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[0]_i_2_n_14 ),
        .Q(i_fu_96_reg[0]),
        .R(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_96_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_96_reg[0]_i_2_n_7 ,\i_fu_96_reg[0]_i_2_n_8 ,\i_fu_96_reg[0]_i_2_n_9 ,\i_fu_96_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_96_reg[0]_i_2_n_11 ,\i_fu_96_reg[0]_i_2_n_12 ,\i_fu_96_reg[0]_i_2_n_13 ,\i_fu_96_reg[0]_i_2_n_14 }),
        .S({i_fu_96_reg__0[3:2],i_fu_96_reg[1],\i_fu_96[0]_i_3_n_7 }));
  FDRE \i_fu_96_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[8]_i_1_n_12 ),
        .Q(i_fu_96_reg__0[10]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_96_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[8]_i_1_n_11 ),
        .Q(i_fu_96_reg__0[11]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_96_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[12]_i_1_n_14 ),
        .Q(i_fu_96_reg__0[12]),
        .R(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_96_reg[12]_i_1 
       (.CI(\i_fu_96_reg[8]_i_1_n_7 ),
        .CO({\NLW_i_fu_96_reg[12]_i_1_CO_UNCONNECTED [3],\i_fu_96_reg[12]_i_1_n_8 ,\i_fu_96_reg[12]_i_1_n_9 ,\i_fu_96_reg[12]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_96_reg[12]_i_1_n_11 ,\i_fu_96_reg[12]_i_1_n_12 ,\i_fu_96_reg[12]_i_1_n_13 ,\i_fu_96_reg[12]_i_1_n_14 }),
        .S(i_fu_96_reg__0[15:12]));
  FDRE \i_fu_96_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[12]_i_1_n_13 ),
        .Q(i_fu_96_reg__0[13]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_96_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[12]_i_1_n_12 ),
        .Q(i_fu_96_reg__0[14]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_96_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[12]_i_1_n_11 ),
        .Q(i_fu_96_reg__0[15]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_96_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[0]_i_2_n_13 ),
        .Q(i_fu_96_reg[1]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_96_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[0]_i_2_n_12 ),
        .Q(i_fu_96_reg__0[2]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_96_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[0]_i_2_n_11 ),
        .Q(i_fu_96_reg__0[3]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_96_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[4]_i_1_n_14 ),
        .Q(i_fu_96_reg__0[4]),
        .R(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_96_reg[4]_i_1 
       (.CI(\i_fu_96_reg[0]_i_2_n_7 ),
        .CO({\i_fu_96_reg[4]_i_1_n_7 ,\i_fu_96_reg[4]_i_1_n_8 ,\i_fu_96_reg[4]_i_1_n_9 ,\i_fu_96_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_96_reg[4]_i_1_n_11 ,\i_fu_96_reg[4]_i_1_n_12 ,\i_fu_96_reg[4]_i_1_n_13 ,\i_fu_96_reg[4]_i_1_n_14 }),
        .S(i_fu_96_reg__0[7:4]));
  FDRE \i_fu_96_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[4]_i_1_n_13 ),
        .Q(i_fu_96_reg__0[5]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_96_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[4]_i_1_n_12 ),
        .Q(i_fu_96_reg__0[6]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_96_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[4]_i_1_n_11 ),
        .Q(i_fu_96_reg__0[7]),
        .R(ap_NS_fsm11_out));
  FDRE \i_fu_96_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[8]_i_1_n_14 ),
        .Q(i_fu_96_reg__0[8]),
        .R(ap_NS_fsm11_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_96_reg[8]_i_1 
       (.CI(\i_fu_96_reg[4]_i_1_n_7 ),
        .CO({\i_fu_96_reg[8]_i_1_n_7 ,\i_fu_96_reg[8]_i_1_n_8 ,\i_fu_96_reg[8]_i_1_n_9 ,\i_fu_96_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_96_reg[8]_i_1_n_11 ,\i_fu_96_reg[8]_i_1_n_12 ,\i_fu_96_reg[8]_i_1_n_13 ,\i_fu_96_reg[8]_i_1_n_14 }),
        .S(i_fu_96_reg__0[11:8]));
  FDRE \i_fu_96_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(\i_fu_96_reg[8]_i_1_n_13 ),
        .Q(i_fu_96_reg__0[9]),
        .R(ap_NS_fsm11_out));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_fu_411_p2_carry
       (.CI(1'b0),
        .CO({icmp_fu_411_p2_carry_n_7,icmp_fu_411_p2_carry_n_8,icmp_fu_411_p2_carry_n_9,icmp_fu_411_p2_carry_n_10}),
        .CYINIT(icmp_fu_411_p2_carry_i_1_n_7),
        .DI({icmp_fu_411_p2_carry_i_2_n_7,icmp_fu_411_p2_carry_i_3_n_7,icmp_fu_411_p2_carry_i_4_n_7,icmp_fu_411_p2_carry_i_5_n_7}),
        .O(NLW_icmp_fu_411_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_fu_411_p2_carry_i_6_n_7,icmp_fu_411_p2_carry_i_7_n_7,icmp_fu_411_p2_carry_i_8_n_7,icmp_fu_411_p2_carry_i_9_n_7}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_fu_411_p2_carry__0
       (.CI(icmp_fu_411_p2_carry_n_7),
        .CO({NLW_icmp_fu_411_p2_carry__0_CO_UNCONNECTED[3],icmp_fu_411_p2,icmp_fu_411_p2_carry__0_n_9,icmp_fu_411_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,icmp_fu_411_p2_carry__0_i_1_n_7,icmp_fu_411_p2_carry__0_i_2_n_7}),
        .O(NLW_icmp_fu_411_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_fu_411_p2_carry__0_i_3_n_7,icmp_fu_411_p2_carry__0_i_4_n_7,icmp_fu_411_p2_carry__0_i_5_n_7}));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_411_p2_carry__0_i_1
       (.I0(tmp_6_fu_401_p4__0[12]),
        .I1(tmp_6_fu_401_p4__0[13]),
        .O(icmp_fu_411_p2_carry__0_i_1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_411_p2_carry__0_i_2
       (.I0(tmp_6_fu_401_p4__0[10]),
        .I1(tmp_6_fu_401_p4__0[11]),
        .O(icmp_fu_411_p2_carry__0_i_2_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_fu_411_p2_carry__0_i_3
       (.I0(tmp_6_fu_401_p4),
        .O(icmp_fu_411_p2_carry__0_i_3_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_fu_411_p2_carry__0_i_4
       (.I0(tmp_6_fu_401_p4__0[13]),
        .I1(tmp_6_fu_401_p4__0[12]),
        .O(icmp_fu_411_p2_carry__0_i_4_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_fu_411_p2_carry__0_i_5
       (.I0(tmp_6_fu_401_p4__0[11]),
        .I1(tmp_6_fu_401_p4__0[10]),
        .O(icmp_fu_411_p2_carry__0_i_5_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_411_p2_carry_i_1
       (.I0(tmp_6_fu_401_p4__0[1]),
        .I1(tmp_6_fu_401_p4__0[0]),
        .O(icmp_fu_411_p2_carry_i_1_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_411_p2_carry_i_2
       (.I0(tmp_6_fu_401_p4__0[8]),
        .I1(tmp_6_fu_401_p4__0[9]),
        .O(icmp_fu_411_p2_carry_i_2_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_411_p2_carry_i_3
       (.I0(tmp_6_fu_401_p4__0[6]),
        .I1(tmp_6_fu_401_p4__0[7]),
        .O(icmp_fu_411_p2_carry_i_3_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_411_p2_carry_i_4
       (.I0(tmp_6_fu_401_p4__0[4]),
        .I1(tmp_6_fu_401_p4__0[5]),
        .O(icmp_fu_411_p2_carry_i_4_n_7));
  LUT2 #(
    .INIT(4'hE)) 
    icmp_fu_411_p2_carry_i_5
       (.I0(tmp_6_fu_401_p4__0[2]),
        .I1(tmp_6_fu_401_p4__0[3]),
        .O(icmp_fu_411_p2_carry_i_5_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_fu_411_p2_carry_i_6
       (.I0(tmp_6_fu_401_p4__0[9]),
        .I1(tmp_6_fu_401_p4__0[8]),
        .O(icmp_fu_411_p2_carry_i_6_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_fu_411_p2_carry_i_7
       (.I0(tmp_6_fu_401_p4__0[7]),
        .I1(tmp_6_fu_401_p4__0[6]),
        .O(icmp_fu_411_p2_carry_i_7_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_fu_411_p2_carry_i_8
       (.I0(tmp_6_fu_401_p4__0[5]),
        .I1(tmp_6_fu_401_p4__0[4]),
        .O(icmp_fu_411_p2_carry_i_8_n_7));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_fu_411_p2_carry_i_9
       (.I0(tmp_6_fu_401_p4__0[3]),
        .I1(tmp_6_fu_401_p4__0[2]),
        .O(icmp_fu_411_p2_carry_i_9_n_7));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln707_fu_283_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln707_fu_283_p2_carry_n_7,icmp_ln707_fu_283_p2_carry_n_8,icmp_ln707_fu_283_p2_carry_n_9,icmp_ln707_fu_283_p2_carry_n_10}),
        .CYINIT(1'b0),
        .DI({icmp_ln707_fu_283_p2_carry_i_1_n_7,icmp_ln707_fu_283_p2_carry_i_2_n_7,icmp_ln707_fu_283_p2_carry_i_3_n_7,icmp_ln707_fu_283_p2_carry_i_4_n_7}),
        .O(NLW_icmp_ln707_fu_283_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln707_fu_283_p2_carry_i_5_n_7,icmp_ln707_fu_283_p2_carry_i_6_n_7,icmp_ln707_fu_283_p2_carry_i_7_n_7,icmp_ln707_fu_283_p2_carry_i_8_n_7}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln707_fu_283_p2_carry__0
       (.CI(icmp_ln707_fu_283_p2_carry_n_7),
        .CO({icmp_ln707_fu_283_p2_carry__0_n_7,icmp_ln707_fu_283_p2_carry__0_n_8,icmp_ln707_fu_283_p2_carry__0_n_9,icmp_ln707_fu_283_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({icmp_ln707_fu_283_p2_carry__0_i_1_n_7,icmp_ln707_fu_283_p2_carry__0_i_2_n_7,icmp_ln707_fu_283_p2_carry__0_i_3_n_7,icmp_ln707_fu_283_p2_carry__0_i_4_n_7}),
        .O(NLW_icmp_ln707_fu_283_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln707_fu_283_p2_carry__0_i_5_n_7,icmp_ln707_fu_283_p2_carry__0_i_6_n_7,icmp_ln707_fu_283_p2_carry__0_i_7_n_7,icmp_ln707_fu_283_p2_carry__0_i_8_n_7}));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln707_fu_283_p2_carry__0_i_1
       (.I0(heightloop_reg_613[14]),
        .I1(i_fu_96_reg__0[14]),
        .I2(i_fu_96_reg__0[15]),
        .I3(heightloop_reg_613[15]),
        .O(icmp_ln707_fu_283_p2_carry__0_i_1_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln707_fu_283_p2_carry__0_i_2
       (.I0(heightloop_reg_613[12]),
        .I1(i_fu_96_reg__0[12]),
        .I2(i_fu_96_reg__0[13]),
        .I3(heightloop_reg_613[13]),
        .O(icmp_ln707_fu_283_p2_carry__0_i_2_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln707_fu_283_p2_carry__0_i_3
       (.I0(heightloop_reg_613[10]),
        .I1(i_fu_96_reg__0[10]),
        .I2(i_fu_96_reg__0[11]),
        .I3(heightloop_reg_613[11]),
        .O(icmp_ln707_fu_283_p2_carry__0_i_3_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln707_fu_283_p2_carry__0_i_4
       (.I0(heightloop_reg_613[8]),
        .I1(i_fu_96_reg__0[8]),
        .I2(i_fu_96_reg__0[9]),
        .I3(heightloop_reg_613[9]),
        .O(icmp_ln707_fu_283_p2_carry__0_i_4_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln707_fu_283_p2_carry__0_i_5
       (.I0(i_fu_96_reg__0[14]),
        .I1(heightloop_reg_613[14]),
        .I2(i_fu_96_reg__0[15]),
        .I3(heightloop_reg_613[15]),
        .O(icmp_ln707_fu_283_p2_carry__0_i_5_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln707_fu_283_p2_carry__0_i_6
       (.I0(i_fu_96_reg__0[12]),
        .I1(heightloop_reg_613[12]),
        .I2(i_fu_96_reg__0[13]),
        .I3(heightloop_reg_613[13]),
        .O(icmp_ln707_fu_283_p2_carry__0_i_6_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln707_fu_283_p2_carry__0_i_7
       (.I0(i_fu_96_reg__0[10]),
        .I1(heightloop_reg_613[10]),
        .I2(i_fu_96_reg__0[11]),
        .I3(heightloop_reg_613[11]),
        .O(icmp_ln707_fu_283_p2_carry__0_i_7_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln707_fu_283_p2_carry__0_i_8
       (.I0(i_fu_96_reg__0[8]),
        .I1(heightloop_reg_613[8]),
        .I2(i_fu_96_reg__0[9]),
        .I3(heightloop_reg_613[9]),
        .O(icmp_ln707_fu_283_p2_carry__0_i_8_n_7));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln707_fu_283_p2_carry__1
       (.CI(icmp_ln707_fu_283_p2_carry__0_n_7),
        .CO({NLW_icmp_ln707_fu_283_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln707_fu_283_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,heightloop_reg_613[16]}),
        .O(NLW_icmp_ln707_fu_283_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln707_fu_283_p2_carry__1_i_1_n_7}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln707_fu_283_p2_carry__1_i_1
       (.I0(heightloop_reg_613[16]),
        .O(icmp_ln707_fu_283_p2_carry__1_i_1_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln707_fu_283_p2_carry_i_1
       (.I0(heightloop_reg_613[6]),
        .I1(i_fu_96_reg__0[6]),
        .I2(i_fu_96_reg__0[7]),
        .I3(heightloop_reg_613[7]),
        .O(icmp_ln707_fu_283_p2_carry_i_1_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln707_fu_283_p2_carry_i_2
       (.I0(heightloop_reg_613[4]),
        .I1(i_fu_96_reg__0[4]),
        .I2(i_fu_96_reg__0[5]),
        .I3(heightloop_reg_613[5]),
        .O(icmp_ln707_fu_283_p2_carry_i_2_n_7));
  LUT4 #(
    .INIT(16'h2F02)) 
    icmp_ln707_fu_283_p2_carry_i_3
       (.I0(heightloop_reg_613[2]),
        .I1(i_fu_96_reg__0[2]),
        .I2(i_fu_96_reg__0[3]),
        .I3(heightloop_reg_613[3]),
        .O(icmp_ln707_fu_283_p2_carry_i_3_n_7));
  LUT4 #(
    .INIT(16'h44D4)) 
    icmp_ln707_fu_283_p2_carry_i_4
       (.I0(i_fu_96_reg[1]),
        .I1(heightloop_reg_613[1]),
        .I2(heightloop_reg_613[0]),
        .I3(i_fu_96_reg[0]),
        .O(icmp_ln707_fu_283_p2_carry_i_4_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln707_fu_283_p2_carry_i_5
       (.I0(i_fu_96_reg__0[6]),
        .I1(heightloop_reg_613[6]),
        .I2(i_fu_96_reg__0[7]),
        .I3(heightloop_reg_613[7]),
        .O(icmp_ln707_fu_283_p2_carry_i_5_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln707_fu_283_p2_carry_i_6
       (.I0(i_fu_96_reg__0[4]),
        .I1(heightloop_reg_613[4]),
        .I2(i_fu_96_reg__0[5]),
        .I3(heightloop_reg_613[5]),
        .O(icmp_ln707_fu_283_p2_carry_i_6_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln707_fu_283_p2_carry_i_7
       (.I0(i_fu_96_reg__0[2]),
        .I1(heightloop_reg_613[2]),
        .I2(i_fu_96_reg__0[3]),
        .I3(heightloop_reg_613[3]),
        .O(icmp_ln707_fu_283_p2_carry_i_7_n_7));
  LUT4 #(
    .INIT(16'h9009)) 
    icmp_ln707_fu_283_p2_carry_i_8
       (.I0(heightloop_reg_613[1]),
        .I1(i_fu_96_reg[1]),
        .I2(heightloop_reg_613[0]),
        .I3(i_fu_96_reg[0]),
        .O(icmp_ln707_fu_283_p2_carry_i_8_n_7));
  LUT4 #(
    .INIT(16'h6555)) 
    \locy_1_reg_723[0]_i_1 
       (.I0(ref_reg_669[0]),
        .I1(slt41_reg_687),
        .I2(cmp_i17_1_reg_682),
        .I3(empty_34_reg_652[0]),
        .O(\locy_1_reg_723[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h55552D55AAAAD2AA)) 
    \locy_1_reg_723[1]_i_1 
       (.I0(ref_reg_669[0]),
        .I1(empty_34_reg_652[0]),
        .I2(empty_34_reg_652[1]),
        .I3(cmp_i17_1_reg_682),
        .I4(slt41_reg_687),
        .I5(ref_reg_669[1]),
        .O(locy_1_fu_486_p22_out));
  FDRE \locy_1_reg_723_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\locy_1_reg_723[0]_i_1_n_7 ),
        .Q(locy_1_reg_723[0]),
        .R(1'b0));
  FDRE \locy_1_reg_723_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(locy_1_fu_486_p22_out),
        .Q(locy_1_reg_723[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT3 #(
    .INIT(8'h65)) 
    \locy_2_reg_728[0]_i_1 
       (.I0(ref_reg_669[0]),
        .I1(empty_34_reg_652[0]),
        .I2(empty_35_reg_697),
        .O(\locy_2_reg_728[0]_i_1_n_7 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT5 #(
    .INIT(32'h93936C9C)) 
    \locy_2_reg_728[1]_i_1 
       (.I0(empty_34_reg_652[1]),
        .I1(ref_reg_669[1]),
        .I2(empty_35_reg_697),
        .I3(empty_34_reg_652[0]),
        .I4(ref_reg_669[0]),
        .O(locy_2_fu_504_p21_out));
  FDRE \locy_2_reg_728_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\locy_2_reg_728[0]_i_1_n_7 ),
        .Q(locy_2_reg_728[0]),
        .R(1'b0));
  FDRE \locy_2_reg_728_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(locy_2_fu_504_p21_out),
        .Q(locy_2_reg_728[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h5565)) 
    \locy_reg_718[0]_i_1 
       (.I0(ref_reg_669[0]),
        .I1(tmp_reg_664),
        .I2(cmp1_i18_reg_676),
        .I3(empty_34_reg_652[0]),
        .O(\locy_reg_718[0]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h33332D33CCCCD2CC)) 
    \locy_reg_718[1]_i_1 
       (.I0(empty_34_reg_652[0]),
        .I1(ref_reg_669[0]),
        .I2(empty_34_reg_652[1]),
        .I3(cmp1_i18_reg_676),
        .I4(tmp_reg_664),
        .I5(ref_reg_669[1]),
        .O(locy_fu_457_p20_out));
  FDRE \locy_reg_718_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(\locy_reg_718[0]_i_1_n_7 ),
        .Q(locy_reg_718[0]),
        .R(1'b0));
  FDRE \locy_reg_718_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(locy_fu_457_p20_out),
        .Q(locy_reg_718[1]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDF55DFDFFFFFFFFF)) 
    \mOutPtr[0]_i_2 
       (.I0(filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_ap_start),
        .I1(icmp_ln707_fu_283_p2),
        .I2(ap_CS_fsm_state2),
        .I3(grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171_ap_start_reg),
        .I4(ap_CS_fsm_state1),
        .I5(\SRL_SIG_reg[1][0] [2]),
        .O(empty_n_reg));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \mOutPtr[2]_i_2 
       (.I0(empty_n_reg),
        .I1(full_n_reg),
        .I2(ap_start),
        .I3(start_once_reg),
        .I4(start_for_filter2D_0_3_3_16_16_3840_2160_1_2_2_U0_full_n),
        .O(mOutPtr17_out));
  LUT5 #(
    .INIT(32'h0AAACAAA)) 
    \ref_reg_669[0]_i_1 
       (.I0(ref_reg_669[0]),
        .I1(heightloop_reg_613[0]),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln707_fu_283_p2),
        .I4(slt_fu_337_p2),
        .O(\ref_reg_669[0]_i_1_n_7 ));
  LUT5 #(
    .INIT(32'hFAAACAAA)) 
    \ref_reg_669[1]_i_1 
       (.I0(ref_reg_669[1]),
        .I1(add_ln707_reg_629),
        .I2(ap_CS_fsm_state2),
        .I3(icmp_ln707_fu_283_p2),
        .I4(slt_fu_337_p2),
        .O(\ref_reg_669[1]_i_1_n_7 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ref_reg_669[1]_i_10 
       (.I0(sub103_reg_623[8]),
        .I1(tmp_6_fu_401_p4__0[7]),
        .I2(sub103_reg_623[9]),
        .I3(tmp_6_fu_401_p4__0[8]),
        .O(\ref_reg_669[1]_i_10_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ref_reg_669[1]_i_11 
       (.I0(tmp_6_fu_401_p4),
        .I1(sub103_reg_623[15]),
        .I2(tmp_6_fu_401_p4__0[13]),
        .I3(sub103_reg_623[14]),
        .O(\ref_reg_669[1]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ref_reg_669[1]_i_12 
       (.I0(tmp_6_fu_401_p4__0[12]),
        .I1(sub103_reg_623[13]),
        .I2(tmp_6_fu_401_p4__0[11]),
        .I3(sub103_reg_623[12]),
        .O(\ref_reg_669[1]_i_12_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ref_reg_669[1]_i_13 
       (.I0(tmp_6_fu_401_p4__0[10]),
        .I1(sub103_reg_623[11]),
        .I2(tmp_6_fu_401_p4__0[9]),
        .I3(sub103_reg_623[10]),
        .O(\ref_reg_669[1]_i_13_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ref_reg_669[1]_i_14 
       (.I0(tmp_6_fu_401_p4__0[8]),
        .I1(sub103_reg_623[9]),
        .I2(tmp_6_fu_401_p4__0[7]),
        .I3(sub103_reg_623[8]),
        .O(\ref_reg_669[1]_i_14_n_7 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ref_reg_669[1]_i_15 
       (.I0(sub103_reg_623[6]),
        .I1(tmp_6_fu_401_p4__0[5]),
        .I2(sub103_reg_623[7]),
        .I3(tmp_6_fu_401_p4__0[6]),
        .O(\ref_reg_669[1]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ref_reg_669[1]_i_16 
       (.I0(sub103_reg_623[4]),
        .I1(tmp_6_fu_401_p4__0[3]),
        .I2(sub103_reg_623[5]),
        .I3(tmp_6_fu_401_p4__0[4]),
        .O(\ref_reg_669[1]_i_16_n_7 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ref_reg_669[1]_i_17 
       (.I0(sub103_reg_623[2]),
        .I1(tmp_6_fu_401_p4__0[1]),
        .I2(sub103_reg_623[3]),
        .I3(tmp_6_fu_401_p4__0[2]),
        .O(\ref_reg_669[1]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h44D4)) 
    \ref_reg_669[1]_i_18 
       (.I0(tmp_6_fu_401_p4__0[0]),
        .I1(sub103_reg_623[1]),
        .I2(heightloop_reg_613[0]),
        .I3(i_fu_96_reg[0]),
        .O(\ref_reg_669[1]_i_18_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ref_reg_669[1]_i_19 
       (.I0(tmp_6_fu_401_p4__0[6]),
        .I1(sub103_reg_623[7]),
        .I2(tmp_6_fu_401_p4__0[5]),
        .I3(sub103_reg_623[6]),
        .O(\ref_reg_669[1]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ref_reg_669[1]_i_20 
       (.I0(tmp_6_fu_401_p4__0[4]),
        .I1(sub103_reg_623[5]),
        .I2(tmp_6_fu_401_p4__0[3]),
        .I3(sub103_reg_623[4]),
        .O(\ref_reg_669[1]_i_20_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ref_reg_669[1]_i_21 
       (.I0(tmp_6_fu_401_p4__0[2]),
        .I1(sub103_reg_623[3]),
        .I2(tmp_6_fu_401_p4__0[1]),
        .I3(sub103_reg_623[2]),
        .O(\ref_reg_669[1]_i_21_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \ref_reg_669[1]_i_22 
       (.I0(heightloop_reg_613[0]),
        .I1(i_fu_96_reg[0]),
        .I2(sub103_reg_623[1]),
        .I3(tmp_6_fu_401_p4__0[0]),
        .O(\ref_reg_669[1]_i_22_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \ref_reg_669[1]_i_4 
       (.I0(tmp_6_fu_401_p4),
        .I1(sub103_reg_623[16]),
        .O(\ref_reg_669[1]_i_4_n_7 ));
  LUT2 #(
    .INIT(4'h9)) 
    \ref_reg_669[1]_i_5 
       (.I0(sub103_reg_623[16]),
        .I1(tmp_6_fu_401_p4),
        .O(\ref_reg_669[1]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ref_reg_669[1]_i_7 
       (.I0(sub103_reg_623[14]),
        .I1(tmp_6_fu_401_p4__0[13]),
        .I2(sub103_reg_623[15]),
        .I3(tmp_6_fu_401_p4),
        .O(\ref_reg_669[1]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ref_reg_669[1]_i_8 
       (.I0(sub103_reg_623[12]),
        .I1(tmp_6_fu_401_p4__0[11]),
        .I2(sub103_reg_623[13]),
        .I3(tmp_6_fu_401_p4__0[12]),
        .O(\ref_reg_669[1]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \ref_reg_669[1]_i_9 
       (.I0(sub103_reg_623[10]),
        .I1(tmp_6_fu_401_p4__0[9]),
        .I2(sub103_reg_623[11]),
        .I3(tmp_6_fu_401_p4__0[10]),
        .O(\ref_reg_669[1]_i_9_n_7 ));
  FDRE \ref_reg_669_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ref_reg_669[0]_i_1_n_7 ),
        .Q(ref_reg_669[0]),
        .R(1'b0));
  FDRE \ref_reg_669_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\ref_reg_669[1]_i_1_n_7 ),
        .Q(ref_reg_669[1]),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ref_reg_669_reg[1]_i_2 
       (.CI(\ref_reg_669_reg[1]_i_3_n_7 ),
        .CO({\NLW_ref_reg_669_reg[1]_i_2_CO_UNCONNECTED [3:1],slt_fu_337_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\ref_reg_669[1]_i_4_n_7 }),
        .O(\NLW_ref_reg_669_reg[1]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\ref_reg_669[1]_i_5_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ref_reg_669_reg[1]_i_3 
       (.CI(\ref_reg_669_reg[1]_i_6_n_7 ),
        .CO({\ref_reg_669_reg[1]_i_3_n_7 ,\ref_reg_669_reg[1]_i_3_n_8 ,\ref_reg_669_reg[1]_i_3_n_9 ,\ref_reg_669_reg[1]_i_3_n_10 }),
        .CYINIT(1'b0),
        .DI({\ref_reg_669[1]_i_7_n_7 ,\ref_reg_669[1]_i_8_n_7 ,\ref_reg_669[1]_i_9_n_7 ,\ref_reg_669[1]_i_10_n_7 }),
        .O(\NLW_ref_reg_669_reg[1]_i_3_O_UNCONNECTED [3:0]),
        .S({\ref_reg_669[1]_i_11_n_7 ,\ref_reg_669[1]_i_12_n_7 ,\ref_reg_669[1]_i_13_n_7 ,\ref_reg_669[1]_i_14_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ref_reg_669_reg[1]_i_6 
       (.CI(1'b0),
        .CO({\ref_reg_669_reg[1]_i_6_n_7 ,\ref_reg_669_reg[1]_i_6_n_8 ,\ref_reg_669_reg[1]_i_6_n_9 ,\ref_reg_669_reg[1]_i_6_n_10 }),
        .CYINIT(1'b0),
        .DI({\ref_reg_669[1]_i_15_n_7 ,\ref_reg_669[1]_i_16_n_7 ,\ref_reg_669[1]_i_17_n_7 ,\ref_reg_669[1]_i_18_n_7 }),
        .O(\NLW_ref_reg_669_reg[1]_i_6_O_UNCONNECTED [3:0]),
        .S({\ref_reg_669[1]_i_19_n_7 ,\ref_reg_669[1]_i_20_n_7 ,\ref_reg_669[1]_i_21_n_7 ,\ref_reg_669[1]_i_22_n_7 }));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rev_reg_713[0]_i_1 
       (.I0(tmp_reg_664),
        .O(rev_fu_439_p2));
  FDRE \rev_reg_713_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state3),
        .D(rev_fu_439_p2),
        .Q(rev_reg_713),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt41_reg_687[0]_i_10 
       (.I0(tmp_6_fu_401_p4__0[11]),
        .I1(zext_ln695_reg_605[12]),
        .I2(zext_ln695_reg_605[13]),
        .I3(tmp_6_fu_401_p4__0[12]),
        .O(\slt41_reg_687[0]_i_10_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt41_reg_687[0]_i_11 
       (.I0(tmp_6_fu_401_p4__0[9]),
        .I1(zext_ln695_reg_605[10]),
        .I2(zext_ln695_reg_605[11]),
        .I3(tmp_6_fu_401_p4__0[10]),
        .O(\slt41_reg_687[0]_i_11_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt41_reg_687[0]_i_12 
       (.I0(tmp_6_fu_401_p4__0[7]),
        .I1(zext_ln695_reg_605[8]),
        .I2(zext_ln695_reg_605[9]),
        .I3(tmp_6_fu_401_p4__0[8]),
        .O(\slt41_reg_687[0]_i_12_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt41_reg_687[0]_i_13 
       (.I0(tmp_6_fu_401_p4__0[5]),
        .I1(zext_ln695_reg_605[6]),
        .I2(zext_ln695_reg_605[7]),
        .I3(tmp_6_fu_401_p4__0[6]),
        .O(\slt41_reg_687[0]_i_13_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt41_reg_687[0]_i_14 
       (.I0(tmp_6_fu_401_p4__0[3]),
        .I1(zext_ln695_reg_605[4]),
        .I2(zext_ln695_reg_605[5]),
        .I3(tmp_6_fu_401_p4__0[4]),
        .O(\slt41_reg_687[0]_i_14_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt41_reg_687[0]_i_15 
       (.I0(tmp_6_fu_401_p4__0[1]),
        .I1(zext_ln695_reg_605[2]),
        .I2(zext_ln695_reg_605[3]),
        .I3(tmp_6_fu_401_p4__0[2]),
        .O(\slt41_reg_687[0]_i_15_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt41_reg_687[0]_i_16 
       (.I0(i_fu_96_reg[0]),
        .I1(zext_ln695_reg_605[0]),
        .I2(zext_ln695_reg_605[1]),
        .I3(tmp_6_fu_401_p4__0[0]),
        .O(\slt41_reg_687[0]_i_16_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt41_reg_687[0]_i_17 
       (.I0(tmp_6_fu_401_p4__0[5]),
        .I1(zext_ln695_reg_605[6]),
        .I2(zext_ln695_reg_605[7]),
        .I3(tmp_6_fu_401_p4__0[6]),
        .O(\slt41_reg_687[0]_i_17_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt41_reg_687[0]_i_18 
       (.I0(tmp_6_fu_401_p4__0[3]),
        .I1(zext_ln695_reg_605[4]),
        .I2(zext_ln695_reg_605[5]),
        .I3(tmp_6_fu_401_p4__0[4]),
        .O(\slt41_reg_687[0]_i_18_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt41_reg_687[0]_i_19 
       (.I0(tmp_6_fu_401_p4__0[1]),
        .I1(zext_ln695_reg_605[2]),
        .I2(zext_ln695_reg_605[3]),
        .I3(tmp_6_fu_401_p4__0[2]),
        .O(\slt41_reg_687[0]_i_19_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt41_reg_687[0]_i_20 
       (.I0(i_fu_96_reg[0]),
        .I1(zext_ln695_reg_605[0]),
        .I2(zext_ln695_reg_605[1]),
        .I3(tmp_6_fu_401_p4__0[0]),
        .O(\slt41_reg_687[0]_i_20_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \slt41_reg_687[0]_i_3 
       (.I0(tmp_6_fu_401_p4),
        .O(\slt41_reg_687[0]_i_3_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt41_reg_687[0]_i_5 
       (.I0(tmp_6_fu_401_p4__0[13]),
        .I1(zext_ln695_reg_605[14]),
        .I2(zext_ln695_reg_605[15]),
        .I3(tmp_6_fu_401_p4),
        .O(\slt41_reg_687[0]_i_5_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt41_reg_687[0]_i_6 
       (.I0(tmp_6_fu_401_p4__0[11]),
        .I1(zext_ln695_reg_605[12]),
        .I2(zext_ln695_reg_605[13]),
        .I3(tmp_6_fu_401_p4__0[12]),
        .O(\slt41_reg_687[0]_i_6_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt41_reg_687[0]_i_7 
       (.I0(tmp_6_fu_401_p4__0[9]),
        .I1(zext_ln695_reg_605[10]),
        .I2(zext_ln695_reg_605[11]),
        .I3(tmp_6_fu_401_p4__0[10]),
        .O(\slt41_reg_687[0]_i_7_n_7 ));
  LUT4 #(
    .INIT(16'h2F02)) 
    \slt41_reg_687[0]_i_8 
       (.I0(tmp_6_fu_401_p4__0[7]),
        .I1(zext_ln695_reg_605[8]),
        .I2(zext_ln695_reg_605[9]),
        .I3(tmp_6_fu_401_p4__0[8]),
        .O(\slt41_reg_687[0]_i_8_n_7 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \slt41_reg_687[0]_i_9 
       (.I0(tmp_6_fu_401_p4__0[13]),
        .I1(zext_ln695_reg_605[14]),
        .I2(zext_ln695_reg_605[15]),
        .I3(tmp_6_fu_401_p4),
        .O(\slt41_reg_687[0]_i_9_n_7 ));
  FDRE \slt41_reg_687_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(slt41_fu_372_p2),
        .Q(slt41_reg_687),
        .R(1'b0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt41_reg_687_reg[0]_i_1 
       (.CI(\slt41_reg_687_reg[0]_i_2_n_7 ),
        .CO({\NLW_slt41_reg_687_reg[0]_i_1_CO_UNCONNECTED [3:1],slt41_fu_372_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_slt41_reg_687_reg[0]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\slt41_reg_687[0]_i_3_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt41_reg_687_reg[0]_i_2 
       (.CI(\slt41_reg_687_reg[0]_i_4_n_7 ),
        .CO({\slt41_reg_687_reg[0]_i_2_n_7 ,\slt41_reg_687_reg[0]_i_2_n_8 ,\slt41_reg_687_reg[0]_i_2_n_9 ,\slt41_reg_687_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({\slt41_reg_687[0]_i_5_n_7 ,\slt41_reg_687[0]_i_6_n_7 ,\slt41_reg_687[0]_i_7_n_7 ,\slt41_reg_687[0]_i_8_n_7 }),
        .O(\NLW_slt41_reg_687_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({\slt41_reg_687[0]_i_9_n_7 ,\slt41_reg_687[0]_i_10_n_7 ,\slt41_reg_687[0]_i_11_n_7 ,\slt41_reg_687[0]_i_12_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \slt41_reg_687_reg[0]_i_4 
       (.CI(1'b0),
        .CO({\slt41_reg_687_reg[0]_i_4_n_7 ,\slt41_reg_687_reg[0]_i_4_n_8 ,\slt41_reg_687_reg[0]_i_4_n_9 ,\slt41_reg_687_reg[0]_i_4_n_10 }),
        .CYINIT(1'b0),
        .DI({\slt41_reg_687[0]_i_13_n_7 ,\slt41_reg_687[0]_i_14_n_7 ,\slt41_reg_687[0]_i_15_n_7 ,\slt41_reg_687[0]_i_16_n_7 }),
        .O(\NLW_slt41_reg_687_reg[0]_i_4_O_UNCONNECTED [3:0]),
        .S({\slt41_reg_687[0]_i_17_n_7 ,\slt41_reg_687[0]_i_18_n_7 ,\slt41_reg_687[0]_i_19_n_7 ,\slt41_reg_687[0]_i_20_n_7 }));
  FDRE \src_kernel_win_1_fu_104_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[0]),
        .Q(src_kernel_win_1_fu_104[0]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[10]),
        .Q(src_kernel_win_1_fu_104[10]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[11]),
        .Q(src_kernel_win_1_fu_104[11]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[12]),
        .Q(src_kernel_win_1_fu_104[12]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[13]),
        .Q(src_kernel_win_1_fu_104[13]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[14]),
        .Q(src_kernel_win_1_fu_104[14]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[15]),
        .Q(src_kernel_win_1_fu_104[15]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[16]),
        .Q(src_kernel_win_1_fu_104[16]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[17]),
        .Q(src_kernel_win_1_fu_104[17]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[18]),
        .Q(src_kernel_win_1_fu_104[18]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[19]),
        .Q(src_kernel_win_1_fu_104[19]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[1]),
        .Q(src_kernel_win_1_fu_104[1]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[20]),
        .Q(src_kernel_win_1_fu_104[20]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[21]),
        .Q(src_kernel_win_1_fu_104[21]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[22]),
        .Q(src_kernel_win_1_fu_104[22]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[23]),
        .Q(src_kernel_win_1_fu_104[23]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[2]),
        .Q(src_kernel_win_1_fu_104[2]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[3]),
        .Q(src_kernel_win_1_fu_104[3]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[4]),
        .Q(src_kernel_win_1_fu_104[4]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[5]),
        .Q(src_kernel_win_1_fu_104[5]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[6]),
        .Q(src_kernel_win_1_fu_104[6]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[7]),
        .Q(src_kernel_win_1_fu_104[7]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[8]),
        .Q(src_kernel_win_1_fu_104[8]),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_104_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_6_reg_964[9]),
        .Q(src_kernel_win_1_fu_104[9]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[0]),
        .Q(src_kernel_win_2_fu_108[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[10]),
        .Q(src_kernel_win_2_fu_108[10]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[11]),
        .Q(src_kernel_win_2_fu_108[11]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[12]),
        .Q(src_kernel_win_2_fu_108[12]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[13]),
        .Q(src_kernel_win_2_fu_108[13]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[14]),
        .Q(src_kernel_win_2_fu_108[14]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[15]),
        .Q(src_kernel_win_2_fu_108[15]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[16]),
        .Q(src_kernel_win_2_fu_108[16]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[17]),
        .Q(src_kernel_win_2_fu_108[17]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[18]),
        .Q(src_kernel_win_2_fu_108[18]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[19]),
        .Q(src_kernel_win_2_fu_108[19]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[1]),
        .Q(src_kernel_win_2_fu_108[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[20]),
        .Q(src_kernel_win_2_fu_108[20]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[21]),
        .Q(src_kernel_win_2_fu_108[21]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[22]),
        .Q(src_kernel_win_2_fu_108[22]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[23]),
        .Q(src_kernel_win_2_fu_108[23]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[2]),
        .Q(src_kernel_win_2_fu_108[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[3]),
        .Q(src_kernel_win_2_fu_108[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[4]),
        .Q(src_kernel_win_2_fu_108[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[5]),
        .Q(src_kernel_win_2_fu_108[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[6]),
        .Q(src_kernel_win_2_fu_108[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[7]),
        .Q(src_kernel_win_2_fu_108[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[8]),
        .Q(src_kernel_win_2_fu_108[8]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_108_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_8_reg_978[9]),
        .Q(src_kernel_win_2_fu_108[9]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[0]),
        .Q(src_kernel_win_3_fu_112[0]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[10]),
        .Q(src_kernel_win_3_fu_112[10]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[11]),
        .Q(src_kernel_win_3_fu_112[11]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[12]),
        .Q(src_kernel_win_3_fu_112[12]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[13]),
        .Q(src_kernel_win_3_fu_112[13]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[14]),
        .Q(src_kernel_win_3_fu_112[14]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[15]),
        .Q(src_kernel_win_3_fu_112[15]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[16]),
        .Q(src_kernel_win_3_fu_112[16]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[17]),
        .Q(src_kernel_win_3_fu_112[17]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[18]),
        .Q(src_kernel_win_3_fu_112[18]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[19]),
        .Q(src_kernel_win_3_fu_112[19]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[1]),
        .Q(src_kernel_win_3_fu_112[1]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[20]),
        .Q(src_kernel_win_3_fu_112[20]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[21]),
        .Q(src_kernel_win_3_fu_112[21]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[22]),
        .Q(src_kernel_win_3_fu_112[22]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[23]),
        .Q(src_kernel_win_3_fu_112[23]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[2]),
        .Q(src_kernel_win_3_fu_112[2]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[3]),
        .Q(src_kernel_win_3_fu_112[3]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[4]),
        .Q(src_kernel_win_3_fu_112[4]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[5]),
        .Q(src_kernel_win_3_fu_112[5]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[6]),
        .Q(src_kernel_win_3_fu_112[6]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[7]),
        .Q(src_kernel_win_3_fu_112[7]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[8]),
        .Q(src_kernel_win_3_fu_112[8]),
        .R(1'b0));
  FDRE \src_kernel_win_3_fu_112_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_9_out[9]),
        .Q(src_kernel_win_3_fu_112[9]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[0]),
        .Q(src_kernel_win_3_load_reg_642[0]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[10]),
        .Q(src_kernel_win_3_load_reg_642[10]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[11]),
        .Q(src_kernel_win_3_load_reg_642[11]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[12]),
        .Q(src_kernel_win_3_load_reg_642[12]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[13]),
        .Q(src_kernel_win_3_load_reg_642[13]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[14]),
        .Q(src_kernel_win_3_load_reg_642[14]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[15]),
        .Q(src_kernel_win_3_load_reg_642[15]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[16]),
        .Q(src_kernel_win_3_load_reg_642[16]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[17]),
        .Q(src_kernel_win_3_load_reg_642[17]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[18]),
        .Q(src_kernel_win_3_load_reg_642[18]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[19]),
        .Q(src_kernel_win_3_load_reg_642[19]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[1]),
        .Q(src_kernel_win_3_load_reg_642[1]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[20]),
        .Q(src_kernel_win_3_load_reg_642[20]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[21]),
        .Q(src_kernel_win_3_load_reg_642[21]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[22]),
        .Q(src_kernel_win_3_load_reg_642[22]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[23]),
        .Q(src_kernel_win_3_load_reg_642[23]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[2]),
        .Q(src_kernel_win_3_load_reg_642[2]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[3]),
        .Q(src_kernel_win_3_load_reg_642[3]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[4]),
        .Q(src_kernel_win_3_load_reg_642[4]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[5]),
        .Q(src_kernel_win_3_load_reg_642[5]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[6]),
        .Q(src_kernel_win_3_load_reg_642[6]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[7]),
        .Q(src_kernel_win_3_load_reg_642[7]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[8]),
        .Q(src_kernel_win_3_load_reg_642[8]),
        .R(1'b0));
  FDRE \src_kernel_win_3_load_reg_642_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_3_fu_112[9]),
        .Q(src_kernel_win_3_load_reg_642[9]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[0]),
        .Q(src_kernel_win_4_fu_116[0]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[10]),
        .Q(src_kernel_win_4_fu_116[10]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[11]),
        .Q(src_kernel_win_4_fu_116[11]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[12]),
        .Q(src_kernel_win_4_fu_116[12]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[13]),
        .Q(src_kernel_win_4_fu_116[13]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[14]),
        .Q(src_kernel_win_4_fu_116[14]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[15]),
        .Q(src_kernel_win_4_fu_116[15]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[16]),
        .Q(src_kernel_win_4_fu_116[16]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[17]),
        .Q(src_kernel_win_4_fu_116[17]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[18]),
        .Q(src_kernel_win_4_fu_116[18]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[19]),
        .Q(src_kernel_win_4_fu_116[19]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[1]),
        .Q(src_kernel_win_4_fu_116[1]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[20]),
        .Q(src_kernel_win_4_fu_116[20]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[21]),
        .Q(src_kernel_win_4_fu_116[21]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[22]),
        .Q(src_kernel_win_4_fu_116[22]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[23]),
        .Q(src_kernel_win_4_fu_116[23]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[2]),
        .Q(src_kernel_win_4_fu_116[2]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[3]),
        .Q(src_kernel_win_4_fu_116[3]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[4]),
        .Q(src_kernel_win_4_fu_116[4]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[5]),
        .Q(src_kernel_win_4_fu_116[5]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[6]),
        .Q(src_kernel_win_4_fu_116[6]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[7]),
        .Q(src_kernel_win_4_fu_116[7]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[8]),
        .Q(src_kernel_win_4_fu_116[8]),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_116_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_2_fu_1080),
        .D(src_kernel_win_7_reg_971[9]),
        .Q(src_kernel_win_4_fu_116[9]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[0]),
        .Q(src_kernel_win_5_fu_120[0]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[10]),
        .Q(src_kernel_win_5_fu_120[10]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[11]),
        .Q(src_kernel_win_5_fu_120[11]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[12]),
        .Q(src_kernel_win_5_fu_120[12]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[13]),
        .Q(src_kernel_win_5_fu_120[13]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[14]),
        .Q(src_kernel_win_5_fu_120[14]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[15]),
        .Q(src_kernel_win_5_fu_120[15]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[16]),
        .Q(src_kernel_win_5_fu_120[16]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[17]),
        .Q(src_kernel_win_5_fu_120[17]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[18]),
        .Q(src_kernel_win_5_fu_120[18]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[19]),
        .Q(src_kernel_win_5_fu_120[19]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[1]),
        .Q(src_kernel_win_5_fu_120[1]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[20]),
        .Q(src_kernel_win_5_fu_120[20]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[21]),
        .Q(src_kernel_win_5_fu_120[21]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[22]),
        .Q(src_kernel_win_5_fu_120[22]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[23]),
        .Q(src_kernel_win_5_fu_120[23]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[2]),
        .Q(src_kernel_win_5_fu_120[2]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[3]),
        .Q(src_kernel_win_5_fu_120[3]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[4]),
        .Q(src_kernel_win_5_fu_120[4]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[5]),
        .Q(src_kernel_win_5_fu_120[5]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[6]),
        .Q(src_kernel_win_5_fu_120[6]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[7]),
        .Q(src_kernel_win_5_fu_120[7]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[8]),
        .Q(src_kernel_win_5_fu_120[8]),
        .R(1'b0));
  FDRE \src_kernel_win_5_fu_120_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_11_out[9]),
        .Q(src_kernel_win_5_fu_120[9]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[0]),
        .Q(src_kernel_win_5_load_reg_647[0]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[10]),
        .Q(src_kernel_win_5_load_reg_647[10]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[11]),
        .Q(src_kernel_win_5_load_reg_647[11]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[12]),
        .Q(src_kernel_win_5_load_reg_647[12]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[13]),
        .Q(src_kernel_win_5_load_reg_647[13]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[14]),
        .Q(src_kernel_win_5_load_reg_647[14]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[15]),
        .Q(src_kernel_win_5_load_reg_647[15]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[16]),
        .Q(src_kernel_win_5_load_reg_647[16]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[17]),
        .Q(src_kernel_win_5_load_reg_647[17]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[18]),
        .Q(src_kernel_win_5_load_reg_647[18]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[19]),
        .Q(src_kernel_win_5_load_reg_647[19]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[1]),
        .Q(src_kernel_win_5_load_reg_647[1]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[20]),
        .Q(src_kernel_win_5_load_reg_647[20]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[21]),
        .Q(src_kernel_win_5_load_reg_647[21]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[22]),
        .Q(src_kernel_win_5_load_reg_647[22]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[23]),
        .Q(src_kernel_win_5_load_reg_647[23]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[2]),
        .Q(src_kernel_win_5_load_reg_647[2]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[3]),
        .Q(src_kernel_win_5_load_reg_647[3]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[4]),
        .Q(src_kernel_win_5_load_reg_647[4]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[5]),
        .Q(src_kernel_win_5_load_reg_647[5]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[6]),
        .Q(src_kernel_win_5_load_reg_647[6]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[7]),
        .Q(src_kernel_win_5_load_reg_647[7]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[8]),
        .Q(src_kernel_win_5_load_reg_647[8]),
        .R(1'b0));
  FDRE \src_kernel_win_5_load_reg_647_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_5_fu_120[9]),
        .Q(src_kernel_win_5_load_reg_647[9]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[0]),
        .Q(src_kernel_win_fu_100[0]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[10]),
        .Q(src_kernel_win_fu_100[10]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[11]),
        .Q(src_kernel_win_fu_100[11]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[12]),
        .Q(src_kernel_win_fu_100[12]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[13]),
        .Q(src_kernel_win_fu_100[13]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[14]),
        .Q(src_kernel_win_fu_100[14]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[15]),
        .Q(src_kernel_win_fu_100[15]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[16]),
        .Q(src_kernel_win_fu_100[16]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[17]),
        .Q(src_kernel_win_fu_100[17]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[18]),
        .Q(src_kernel_win_fu_100[18]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[19]),
        .Q(src_kernel_win_fu_100[19]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[1]),
        .Q(src_kernel_win_fu_100[1]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[20]),
        .Q(src_kernel_win_fu_100[20]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[21]),
        .Q(src_kernel_win_fu_100[21]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[22]),
        .Q(src_kernel_win_fu_100[22]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[23]),
        .Q(src_kernel_win_fu_100[23]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[2]),
        .Q(src_kernel_win_fu_100[2]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[3]),
        .Q(src_kernel_win_fu_100[3]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[4]),
        .Q(src_kernel_win_fu_100[4]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[5]),
        .Q(src_kernel_win_fu_100[5]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[6]),
        .Q(src_kernel_win_fu_100[6]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[7]),
        .Q(src_kernel_win_fu_100[7]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[8]),
        .Q(src_kernel_win_fu_100[8]),
        .R(1'b0));
  FDRE \src_kernel_win_fu_100_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_fu_1000),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_src_kernel_win_6_out[9]),
        .Q(src_kernel_win_fu_100[9]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[0]),
        .Q(src_kernel_win_load_reg_637[0]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[10]),
        .Q(src_kernel_win_load_reg_637[10]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[11]),
        .Q(src_kernel_win_load_reg_637[11]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[12]),
        .Q(src_kernel_win_load_reg_637[12]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[13]),
        .Q(src_kernel_win_load_reg_637[13]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[14]),
        .Q(src_kernel_win_load_reg_637[14]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[15]),
        .Q(src_kernel_win_load_reg_637[15]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[16]),
        .Q(src_kernel_win_load_reg_637[16]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[17]),
        .Q(src_kernel_win_load_reg_637[17]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[18]),
        .Q(src_kernel_win_load_reg_637[18]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[19]),
        .Q(src_kernel_win_load_reg_637[19]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[1]),
        .Q(src_kernel_win_load_reg_637[1]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[20]),
        .Q(src_kernel_win_load_reg_637[20]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[21]),
        .Q(src_kernel_win_load_reg_637[21]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[22]),
        .Q(src_kernel_win_load_reg_637[22]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[23]),
        .Q(src_kernel_win_load_reg_637[23]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[2]),
        .Q(src_kernel_win_load_reg_637[2]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[3]),
        .Q(src_kernel_win_load_reg_637[3]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[4]),
        .Q(src_kernel_win_load_reg_637[4]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[5]),
        .Q(src_kernel_win_load_reg_637[5]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[6]),
        .Q(src_kernel_win_load_reg_637[6]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[7]),
        .Q(src_kernel_win_load_reg_637[7]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[8]),
        .Q(src_kernel_win_load_reg_637[8]),
        .R(1'b0));
  FDRE \src_kernel_win_load_reg_637_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(src_kernel_win_fu_100[9]),
        .Q(src_kernel_win_load_reg_637[9]),
        .R(1'b0));
  CARRY4 sub103_fu_259_p2_carry
       (.CI(1'b0),
        .CO({sub103_fu_259_p2_carry_n_7,sub103_fu_259_p2_carry_n_8,sub103_fu_259_p2_carry_n_9,sub103_fu_259_p2_carry_n_10}),
        .CYINIT(\zext_ln695_reg_605_reg[15]_0 [0]),
        .DI(\zext_ln695_reg_605_reg[15]_0 [4:1]),
        .O(sub103_fu_259_p2[4:1]),
        .S({sub103_fu_259_p2_carry_i_1_n_7,sub103_fu_259_p2_carry_i_2_n_7,sub103_fu_259_p2_carry_i_3_n_7,sub103_fu_259_p2_carry_i_4_n_7}));
  CARRY4 sub103_fu_259_p2_carry__0
       (.CI(sub103_fu_259_p2_carry_n_7),
        .CO({sub103_fu_259_p2_carry__0_n_7,sub103_fu_259_p2_carry__0_n_8,sub103_fu_259_p2_carry__0_n_9,sub103_fu_259_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI(\zext_ln695_reg_605_reg[15]_0 [8:5]),
        .O(sub103_fu_259_p2[8:5]),
        .S({sub103_fu_259_p2_carry__0_i_1_n_7,sub103_fu_259_p2_carry__0_i_2_n_7,sub103_fu_259_p2_carry__0_i_3_n_7,sub103_fu_259_p2_carry__0_i_4_n_7}));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry__0_i_1
       (.I0(\zext_ln695_reg_605_reg[15]_0 [8]),
        .O(sub103_fu_259_p2_carry__0_i_1_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry__0_i_2
       (.I0(\zext_ln695_reg_605_reg[15]_0 [7]),
        .O(sub103_fu_259_p2_carry__0_i_2_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry__0_i_3
       (.I0(\zext_ln695_reg_605_reg[15]_0 [6]),
        .O(sub103_fu_259_p2_carry__0_i_3_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry__0_i_4
       (.I0(\zext_ln695_reg_605_reg[15]_0 [5]),
        .O(sub103_fu_259_p2_carry__0_i_4_n_7));
  CARRY4 sub103_fu_259_p2_carry__1
       (.CI(sub103_fu_259_p2_carry__0_n_7),
        .CO({sub103_fu_259_p2_carry__1_n_7,sub103_fu_259_p2_carry__1_n_8,sub103_fu_259_p2_carry__1_n_9,sub103_fu_259_p2_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI(\zext_ln695_reg_605_reg[15]_0 [12:9]),
        .O(sub103_fu_259_p2[12:9]),
        .S({sub103_fu_259_p2_carry__1_i_1_n_7,sub103_fu_259_p2_carry__1_i_2_n_7,sub103_fu_259_p2_carry__1_i_3_n_7,sub103_fu_259_p2_carry__1_i_4_n_7}));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry__1_i_1
       (.I0(\zext_ln695_reg_605_reg[15]_0 [12]),
        .O(sub103_fu_259_p2_carry__1_i_1_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry__1_i_2
       (.I0(\zext_ln695_reg_605_reg[15]_0 [11]),
        .O(sub103_fu_259_p2_carry__1_i_2_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry__1_i_3
       (.I0(\zext_ln695_reg_605_reg[15]_0 [10]),
        .O(sub103_fu_259_p2_carry__1_i_3_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry__1_i_4
       (.I0(\zext_ln695_reg_605_reg[15]_0 [9]),
        .O(sub103_fu_259_p2_carry__1_i_4_n_7));
  CARRY4 sub103_fu_259_p2_carry__2
       (.CI(sub103_fu_259_p2_carry__1_n_7),
        .CO({NLW_sub103_fu_259_p2_carry__2_CO_UNCONNECTED[3],sub103_fu_259_p2_carry__2_n_8,sub103_fu_259_p2_carry__2_n_9,sub103_fu_259_p2_carry__2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,\zext_ln695_reg_605_reg[15]_0 [15:13]}),
        .O(sub103_fu_259_p2[16:13]),
        .S({1'b1,sub103_fu_259_p2_carry__2_i_1_n_7,sub103_fu_259_p2_carry__2_i_2_n_7,sub103_fu_259_p2_carry__2_i_3_n_7}));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry__2_i_1
       (.I0(\zext_ln695_reg_605_reg[15]_0 [15]),
        .O(sub103_fu_259_p2_carry__2_i_1_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry__2_i_2
       (.I0(\zext_ln695_reg_605_reg[15]_0 [14]),
        .O(sub103_fu_259_p2_carry__2_i_2_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry__2_i_3
       (.I0(\zext_ln695_reg_605_reg[15]_0 [13]),
        .O(sub103_fu_259_p2_carry__2_i_3_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry_i_1
       (.I0(\zext_ln695_reg_605_reg[15]_0 [4]),
        .O(sub103_fu_259_p2_carry_i_1_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry_i_2
       (.I0(\zext_ln695_reg_605_reg[15]_0 [3]),
        .O(sub103_fu_259_p2_carry_i_2_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry_i_3
       (.I0(\zext_ln695_reg_605_reg[15]_0 [2]),
        .O(sub103_fu_259_p2_carry_i_3_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    sub103_fu_259_p2_carry_i_4
       (.I0(\zext_ln695_reg_605_reg[15]_0 [1]),
        .O(sub103_fu_259_p2_carry_i_4_n_7));
  FDRE \sub103_reg_623_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[10]),
        .Q(sub103_reg_623[10]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[11]),
        .Q(sub103_reg_623[11]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[12]),
        .Q(sub103_reg_623[12]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[13]),
        .Q(sub103_reg_623[13]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[14]),
        .Q(sub103_reg_623[14]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[15]),
        .Q(sub103_reg_623[15]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[16]),
        .Q(sub103_reg_623[16]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[1]),
        .Q(sub103_reg_623[1]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[2]),
        .Q(sub103_reg_623[2]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[3]),
        .Q(sub103_reg_623[3]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[4]),
        .Q(sub103_reg_623[4]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[5]),
        .Q(sub103_reg_623[5]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[6]),
        .Q(sub103_reg_623[6]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[7]),
        .Q(sub103_reg_623[7]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[8]),
        .Q(sub103_reg_623[8]),
        .R(1'b0));
  FDRE \sub103_reg_623_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(sub103_fu_259_p2[9]),
        .Q(sub103_reg_623[9]),
        .R(1'b0));
  FDRE \tmp_5_reg_703_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(y_1_fu_360_p2),
        .Q(tmp_5_reg_703),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_664[0]_i_2 
       (.I0(i_fu_96_reg__0[15]),
        .O(\tmp_reg_664[0]_i_2_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_664[0]_i_3 
       (.I0(i_fu_96_reg__0[14]),
        .O(\tmp_reg_664[0]_i_3_n_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_reg_664[0]_i_4 
       (.I0(i_fu_96_reg__0[13]),
        .O(\tmp_reg_664[0]_i_4_n_7 ));
  FDRE \tmp_reg_664_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm[2]),
        .D(tmp_6_fu_401_p4),
        .Q(tmp_reg_664),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_reg_664_reg[0]_i_1 
       (.CI(y_1_fu_360_p2_carry__1_i_1_n_7),
        .CO({\NLW_tmp_reg_664_reg[0]_i_1_CO_UNCONNECTED [3:2],\tmp_reg_664_reg[0]_i_1_n_9 ,\tmp_reg_664_reg[0]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i_fu_96_reg__0[14:13]}),
        .O({\NLW_tmp_reg_664_reg[0]_i_1_O_UNCONNECTED [3],tmp_6_fu_401_p4,tmp_6_fu_401_p4__0[13:12]}),
        .S({1'b0,\tmp_reg_664[0]_i_2_n_7 ,\tmp_reg_664[0]_i_3_n_7 ,\tmp_reg_664[0]_i_4_n_7 }));
  CARRY4 widthloop_fu_249_p2_carry
       (.CI(1'b0),
        .CO({widthloop_fu_249_p2_carry_n_7,widthloop_fu_249_p2_carry_n_8,widthloop_fu_249_p2_carry_n_9,widthloop_fu_249_p2_carry_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[1],1'b0}),
        .O(widthloop_fu_249_p2[3:0]),
        .S({Q[3:2],widthloop_fu_249_p2_carry_i_1_n_7,Q[0]}));
  CARRY4 widthloop_fu_249_p2_carry__0
       (.CI(widthloop_fu_249_p2_carry_n_7),
        .CO({widthloop_fu_249_p2_carry__0_n_7,widthloop_fu_249_p2_carry__0_n_8,widthloop_fu_249_p2_carry__0_n_9,widthloop_fu_249_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(widthloop_fu_249_p2[7:4]),
        .S(Q[7:4]));
  CARRY4 widthloop_fu_249_p2_carry__1
       (.CI(widthloop_fu_249_p2_carry__0_n_7),
        .CO({widthloop_fu_249_p2_carry__1_n_7,widthloop_fu_249_p2_carry__1_n_8,widthloop_fu_249_p2_carry__1_n_9,widthloop_fu_249_p2_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(widthloop_fu_249_p2[11:8]),
        .S(Q[11:8]));
  CARRY4 widthloop_fu_249_p2_carry__2
       (.CI(widthloop_fu_249_p2_carry__1_n_7),
        .CO({widthloop_fu_249_p2_carry__2_n_7,widthloop_fu_249_p2_carry__2_n_8,widthloop_fu_249_p2_carry__2_n_9,widthloop_fu_249_p2_carry__2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(widthloop_fu_249_p2[15:12]),
        .S(Q[15:12]));
  LUT1 #(
    .INIT(2'h1)) 
    widthloop_fu_249_p2_carry_i_1
       (.I0(Q[1]),
        .O(widthloop_fu_249_p2_carry_i_1_n_7));
  FDRE \widthloop_reg_618_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[0]),
        .Q(widthloop_reg_618[0]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[10]),
        .Q(widthloop_reg_618[10]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[11]),
        .Q(widthloop_reg_618[11]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[12]),
        .Q(widthloop_reg_618[12]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[13]),
        .Q(widthloop_reg_618[13]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[14]),
        .Q(widthloop_reg_618[14]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[15]),
        .Q(widthloop_reg_618[15]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[16] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[16]),
        .Q(widthloop_reg_618[16]),
        .R(1'b0));
  CARRY4 \widthloop_reg_618_reg[16]_i_1 
       (.CI(widthloop_fu_249_p2_carry__2_n_7),
        .CO({\NLW_widthloop_reg_618_reg[16]_i_1_CO_UNCONNECTED [3:1],widthloop_fu_249_p2[16]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_widthloop_reg_618_reg[16]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  FDRE \widthloop_reg_618_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[1]),
        .Q(widthloop_reg_618[1]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[2]),
        .Q(widthloop_reg_618[2]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[3]),
        .Q(widthloop_reg_618[3]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[4]),
        .Q(widthloop_reg_618[4]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[5]),
        .Q(widthloop_reg_618[5]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[6]),
        .Q(widthloop_reg_618[6]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[7]),
        .Q(widthloop_reg_618[7]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[8]),
        .Q(widthloop_reg_618[8]),
        .R(1'b0));
  FDRE \widthloop_reg_618_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(widthloop_fu_249_p2[9]),
        .Q(widthloop_reg_618[9]),
        .R(1'b0));
  CARRY4 y_1_fu_360_p2_carry
       (.CI(1'b0),
        .CO({y_1_fu_360_p2_carry_n_7,y_1_fu_360_p2_carry_n_8,y_1_fu_360_p2_carry_n_9,y_1_fu_360_p2_carry_n_10}),
        .CYINIT(i_fu_96_reg[0]),
        .DI(tmp_6_fu_401_p4__0[3:0]),
        .O(NLW_y_1_fu_360_p2_carry_O_UNCONNECTED[3:0]),
        .S({y_1_fu_360_p2_carry_i_2_n_7,y_1_fu_360_p2_carry_i_3_n_7,y_1_fu_360_p2_carry_i_4_n_7,y_1_fu_360_p2_carry_i_5_n_7}));
  CARRY4 y_1_fu_360_p2_carry__0
       (.CI(y_1_fu_360_p2_carry_n_7),
        .CO({y_1_fu_360_p2_carry__0_n_7,y_1_fu_360_p2_carry__0_n_8,y_1_fu_360_p2_carry__0_n_9,y_1_fu_360_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI(tmp_6_fu_401_p4__0[7:4]),
        .O(NLW_y_1_fu_360_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({y_1_fu_360_p2_carry__0_i_2_n_7,y_1_fu_360_p2_carry__0_i_3_n_7,y_1_fu_360_p2_carry__0_i_4_n_7,y_1_fu_360_p2_carry__0_i_5_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 y_1_fu_360_p2_carry__0_i_1
       (.CI(y_1_fu_360_p2_carry_i_1_n_7),
        .CO({y_1_fu_360_p2_carry__0_i_1_n_7,y_1_fu_360_p2_carry__0_i_1_n_8,y_1_fu_360_p2_carry__0_i_1_n_9,y_1_fu_360_p2_carry__0_i_1_n_10}),
        .CYINIT(1'b0),
        .DI(i_fu_96_reg__0[8:5]),
        .O(tmp_6_fu_401_p4__0[7:4]),
        .S({y_1_fu_360_p2_carry__0_i_6_n_7,y_1_fu_360_p2_carry__0_i_7_n_7,y_1_fu_360_p2_carry__0_i_8_n_7,y_1_fu_360_p2_carry__0_i_9_n_7}));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__0_i_2
       (.I0(tmp_6_fu_401_p4__0[7]),
        .O(y_1_fu_360_p2_carry__0_i_2_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__0_i_3
       (.I0(tmp_6_fu_401_p4__0[6]),
        .O(y_1_fu_360_p2_carry__0_i_3_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__0_i_4
       (.I0(tmp_6_fu_401_p4__0[5]),
        .O(y_1_fu_360_p2_carry__0_i_4_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__0_i_5
       (.I0(tmp_6_fu_401_p4__0[4]),
        .O(y_1_fu_360_p2_carry__0_i_5_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__0_i_6
       (.I0(i_fu_96_reg__0[8]),
        .O(y_1_fu_360_p2_carry__0_i_6_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__0_i_7
       (.I0(i_fu_96_reg__0[7]),
        .O(y_1_fu_360_p2_carry__0_i_7_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__0_i_8
       (.I0(i_fu_96_reg__0[6]),
        .O(y_1_fu_360_p2_carry__0_i_8_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__0_i_9
       (.I0(i_fu_96_reg__0[5]),
        .O(y_1_fu_360_p2_carry__0_i_9_n_7));
  CARRY4 y_1_fu_360_p2_carry__1
       (.CI(y_1_fu_360_p2_carry__0_n_7),
        .CO({y_1_fu_360_p2_carry__1_n_7,y_1_fu_360_p2_carry__1_n_8,y_1_fu_360_p2_carry__1_n_9,y_1_fu_360_p2_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI(tmp_6_fu_401_p4__0[11:8]),
        .O(NLW_y_1_fu_360_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({y_1_fu_360_p2_carry__1_i_2_n_7,y_1_fu_360_p2_carry__1_i_3_n_7,y_1_fu_360_p2_carry__1_i_4_n_7,y_1_fu_360_p2_carry__1_i_5_n_7}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 y_1_fu_360_p2_carry__1_i_1
       (.CI(y_1_fu_360_p2_carry__0_i_1_n_7),
        .CO({y_1_fu_360_p2_carry__1_i_1_n_7,y_1_fu_360_p2_carry__1_i_1_n_8,y_1_fu_360_p2_carry__1_i_1_n_9,y_1_fu_360_p2_carry__1_i_1_n_10}),
        .CYINIT(1'b0),
        .DI(i_fu_96_reg__0[12:9]),
        .O(tmp_6_fu_401_p4__0[11:8]),
        .S({y_1_fu_360_p2_carry__1_i_6_n_7,y_1_fu_360_p2_carry__1_i_7_n_7,y_1_fu_360_p2_carry__1_i_8_n_7,y_1_fu_360_p2_carry__1_i_9_n_7}));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__1_i_2
       (.I0(tmp_6_fu_401_p4__0[11]),
        .O(y_1_fu_360_p2_carry__1_i_2_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__1_i_3
       (.I0(tmp_6_fu_401_p4__0[10]),
        .O(y_1_fu_360_p2_carry__1_i_3_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__1_i_4
       (.I0(tmp_6_fu_401_p4__0[9]),
        .O(y_1_fu_360_p2_carry__1_i_4_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__1_i_5
       (.I0(tmp_6_fu_401_p4__0[8]),
        .O(y_1_fu_360_p2_carry__1_i_5_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__1_i_6
       (.I0(i_fu_96_reg__0[12]),
        .O(y_1_fu_360_p2_carry__1_i_6_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__1_i_7
       (.I0(i_fu_96_reg__0[11]),
        .O(y_1_fu_360_p2_carry__1_i_7_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__1_i_8
       (.I0(i_fu_96_reg__0[10]),
        .O(y_1_fu_360_p2_carry__1_i_8_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__1_i_9
       (.I0(i_fu_96_reg__0[9]),
        .O(y_1_fu_360_p2_carry__1_i_9_n_7));
  CARRY4 y_1_fu_360_p2_carry__2
       (.CI(y_1_fu_360_p2_carry__1_n_7),
        .CO({NLW_y_1_fu_360_p2_carry__2_CO_UNCONNECTED[3],y_1_fu_360_p2_carry__2_n_8,y_1_fu_360_p2_carry__2_n_9,y_1_fu_360_p2_carry__2_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,tmp_6_fu_401_p4__0[13:12]}),
        .O({y_1_fu_360_p2,NLW_y_1_fu_360_p2_carry__2_O_UNCONNECTED[2:0]}),
        .S({1'b1,y_1_fu_360_p2_carry__2_i_1_n_7,y_1_fu_360_p2_carry__2_i_2_n_7,y_1_fu_360_p2_carry__2_i_3_n_7}));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__2_i_1
       (.I0(tmp_6_fu_401_p4),
        .O(y_1_fu_360_p2_carry__2_i_1_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__2_i_2
       (.I0(tmp_6_fu_401_p4__0[13]),
        .O(y_1_fu_360_p2_carry__2_i_2_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry__2_i_3
       (.I0(tmp_6_fu_401_p4__0[12]),
        .O(y_1_fu_360_p2_carry__2_i_3_n_7));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 y_1_fu_360_p2_carry_i_1
       (.CI(1'b0),
        .CO({y_1_fu_360_p2_carry_i_1_n_7,y_1_fu_360_p2_carry_i_1_n_8,y_1_fu_360_p2_carry_i_1_n_9,y_1_fu_360_p2_carry_i_1_n_10}),
        .CYINIT(1'b0),
        .DI({i_fu_96_reg__0[4:2],1'b0}),
        .O(tmp_6_fu_401_p4__0[3:0]),
        .S({y_1_fu_360_p2_carry_i_6_n_7,y_1_fu_360_p2_carry_i_7_n_7,y_1_fu_360_p2_carry_i_8_n_7,i_fu_96_reg[1]}));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry_i_2
       (.I0(tmp_6_fu_401_p4__0[3]),
        .O(y_1_fu_360_p2_carry_i_2_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry_i_3
       (.I0(tmp_6_fu_401_p4__0[2]),
        .O(y_1_fu_360_p2_carry_i_3_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry_i_4
       (.I0(tmp_6_fu_401_p4__0[1]),
        .O(y_1_fu_360_p2_carry_i_4_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry_i_5
       (.I0(tmp_6_fu_401_p4__0[0]),
        .O(y_1_fu_360_p2_carry_i_5_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry_i_6
       (.I0(i_fu_96_reg__0[4]),
        .O(y_1_fu_360_p2_carry_i_6_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry_i_7
       (.I0(i_fu_96_reg__0[3]),
        .O(y_1_fu_360_p2_carry_i_7_n_7));
  LUT1 #(
    .INIT(2'h1)) 
    y_1_fu_360_p2_carry_i_8
       (.I0(i_fu_96_reg__0[2]),
        .O(y_1_fu_360_p2_carry_i_8_n_7));
  FDRE \zext_ln695_reg_605_reg[0] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [0]),
        .Q(zext_ln695_reg_605[0]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[10] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [10]),
        .Q(zext_ln695_reg_605[10]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[11] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [11]),
        .Q(zext_ln695_reg_605[11]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[12] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [12]),
        .Q(zext_ln695_reg_605[12]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[13] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [13]),
        .Q(zext_ln695_reg_605[13]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[14] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [14]),
        .Q(zext_ln695_reg_605[14]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[15] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [15]),
        .Q(zext_ln695_reg_605[15]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[1] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [1]),
        .Q(zext_ln695_reg_605[1]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[2] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [2]),
        .Q(zext_ln695_reg_605[2]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[3] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [3]),
        .Q(zext_ln695_reg_605[3]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[4] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [4]),
        .Q(zext_ln695_reg_605[4]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[5] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [5]),
        .Q(zext_ln695_reg_605[5]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[6] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [6]),
        .Q(zext_ln695_reg_605[6]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[7] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [7]),
        .Q(zext_ln695_reg_605[7]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[8] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [8]),
        .Q(zext_ln695_reg_605[8]),
        .R(1'b0));
  FDRE \zext_ln695_reg_605_reg[9] 
       (.C(ap_clk),
        .CE(ap_CS_fsm_state1),
        .D(\zext_ln695_reg_605_reg[15]_0 [9]),
        .Q(zext_ln695_reg_605[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFFilter2Dkernel_Pipeline_COL_LOOP
   (tmp_2_reg_919,
    Q,
    D,
    \src_kernel_win_8_reg_978_reg[23]_0 ,
    \p_kernel_pixel_1_1_val_int_reg_reg[23] ,
    \src_kernel_win_6_reg_964_reg[23]_0 ,
    \src_kernel_win_6_reg_964_reg[23]_1 ,
    \icmp_ln709_reg_892_reg[0]_0 ,
    E,
    \icmp_ln709_reg_892_pp0_iter9_reg_reg[0]__0_0 ,
    ce1,
    WEA,
    \ap_CS_fsm_reg[2] ,
    address1,
    \ap_CS_fsm_reg[2]_0 ,
    \ap_CS_fsm_reg[3] ,
    mOutPtr0,
    mOutPtr18_out,
    push,
    we0,
    k_buf_2_load_reg_9430,
    ce0,
    address0,
    \tmp_21_reg_1535_reg[19] ,
    ap_clk,
    ap_rst_n_inv,
    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg,
    \icmp_ln709_reg_892_reg[0]_1 ,
    ap_rst_n,
    brmerge31_reg_708,
    \ap_CS_fsm_reg[3]_0 ,
    ap_NS_fsm11_out,
    imgOutput_data_full_n,
    imgInput_data_empty_n,
    \src_kernel_win_1_fu_136_reg[23]_0 ,
    \src_kernel_win_2_fu_140_reg[23]_0 ,
    q1,
    \src_kernel_win_4_fu_144_reg[23]_0 ,
    \src_kernel_win_1_fu_136_reg[23]_1 ,
    \src_kernel_win_4_fu_144_reg[23]_1 ,
    cmp1_i18_reg_676,
    tmp_5_reg_703,
    cmp220_1_reg_692,
    rev_reg_713,
    empty_35_reg_697,
    cmp245_reg_659,
    icmp_ln637_fu_459_p2_carry__0_0,
    \src_kernel_win_2_fu_140_reg[23]_1 ,
    \SRL_SIG_reg[1][0] ,
    push_0,
    mOutPtr,
    \src_kernel_win_10_reg_948_reg[23]_0 ,
    q0,
    \shift_int_reg_reg[7] ,
    temp_reg_1297_reg,
    p_reg_reg,
    p_reg_reg_0,
    temp_3_reg_1302_reg,
    p_reg_reg_1,
    p_reg_reg_2,
    \p_kernel_filter_1_1_val_int_reg_reg[15] ,
    temp_25_reg_1381_reg,
    temp_7_reg_1331_reg,
    p_reg_reg_3,
    \p_kernel_filter_1_2_val_int_reg_reg[15] ,
    \p_kernel_filter_2_2_val_int_reg_reg[15] );
  output tmp_2_reg_919;
  output [23:0]Q;
  output [23:0]D;
  output [23:0]\src_kernel_win_8_reg_978_reg[23]_0 ;
  output [23:0]\p_kernel_pixel_1_1_val_int_reg_reg[23] ;
  output [23:0]\src_kernel_win_6_reg_964_reg[23]_0 ;
  output [23:0]\src_kernel_win_6_reg_964_reg[23]_1 ;
  output \icmp_ln709_reg_892_reg[0]_0 ;
  output [0:0]E;
  output [0:0]\icmp_ln709_reg_892_pp0_iter9_reg_reg[0]__0_0 ;
  output ce1;
  output [0:0]WEA;
  output [1:0]\ap_CS_fsm_reg[2] ;
  output [11:0]address1;
  output \ap_CS_fsm_reg[2]_0 ;
  output \ap_CS_fsm_reg[3] ;
  output mOutPtr0;
  output mOutPtr18_out;
  output push;
  output we0;
  output k_buf_2_load_reg_9430;
  output ce0;
  output [11:0]address0;
  output [23:0]\tmp_21_reg_1535_reg[19] ;
  input ap_clk;
  input ap_rst_n_inv;
  input grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg;
  input [16:0]\icmp_ln709_reg_892_reg[0]_1 ;
  input ap_rst_n;
  input brmerge31_reg_708;
  input [1:0]\ap_CS_fsm_reg[3]_0 ;
  input ap_NS_fsm11_out;
  input imgOutput_data_full_n;
  input imgInput_data_empty_n;
  input [23:0]\src_kernel_win_1_fu_136_reg[23]_0 ;
  input [23:0]\src_kernel_win_2_fu_140_reg[23]_0 ;
  input [23:0]q1;
  input [23:0]\src_kernel_win_4_fu_144_reg[23]_0 ;
  input [1:0]\src_kernel_win_1_fu_136_reg[23]_1 ;
  input [1:0]\src_kernel_win_4_fu_144_reg[23]_1 ;
  input cmp1_i18_reg_676;
  input tmp_5_reg_703;
  input cmp220_1_reg_692;
  input rev_reg_713;
  input empty_35_reg_697;
  input cmp245_reg_659;
  input [15:0]icmp_ln637_fu_459_p2_carry__0_0;
  input [1:0]\src_kernel_win_2_fu_140_reg[23]_1 ;
  input [0:0]\SRL_SIG_reg[1][0] ;
  input push_0;
  input [0:0]mOutPtr;
  input [23:0]\src_kernel_win_10_reg_948_reg[23]_0 ;
  input [23:0]q0;
  input [7:0]\shift_int_reg_reg[7] ;
  input [15:0]temp_reg_1297_reg;
  input [23:0]p_reg_reg;
  input [15:0]p_reg_reg_0;
  input [15:0]temp_3_reg_1302_reg;
  input [23:0]p_reg_reg_1;
  input [15:0]p_reg_reg_2;
  input [15:0]\p_kernel_filter_1_1_val_int_reg_reg[15] ;
  input [23:0]temp_25_reg_1381_reg;
  input [15:0]temp_7_reg_1331_reg;
  input [15:0]p_reg_reg_3;
  input [15:0]\p_kernel_filter_1_2_val_int_reg_reg[15] ;
  input [15:0]\p_kernel_filter_2_2_val_int_reg_reg[15] ;

  wire [23:0]D;
  wire [0:0]E;
  wire [15:0]ImagLocx_reg_896;
  wire ImagLocx_reg_8960;
  wire [23:0]Q;
  wire [0:0]\SRL_SIG_reg[1][0] ;
  wire [0:0]WEA;
  wire [11:0]address0;
  wire [11:0]address1;
  wire and_ln637_fu_465_p2;
  wire and_ln637_reg_901;
  wire and_ln637_reg_901_pp0_iter1_reg;
  wire and_ln637_reg_901_pp0_iter2_reg;
  wire and_ln794_fu_501_p2;
  wire and_ln794_reg_915;
  wire and_ln794_reg_915_pp0_iter10_reg;
  wire \and_ln794_reg_915_pp0_iter9_reg_reg[0]_srl9_n_7 ;
  wire [1:0]\ap_CS_fsm_reg[2] ;
  wire \ap_CS_fsm_reg[2]_0 ;
  wire \ap_CS_fsm_reg[3] ;
  wire [1:0]\ap_CS_fsm_reg[3]_0 ;
  wire ap_NS_fsm11_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10_reg_n_7;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter4_i_1_n_7;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter10_reg;
  wire ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_7;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire brmerge31_reg_708;
  wire ce0;
  wire ce1;
  wire cmp1_i18_reg_676;
  wire cmp220_1_reg_692;
  wire cmp245_reg_659;
  wire empty_35_reg_697;
  wire flow_control_loop_pipe_sequential_init_U_n_100;
  wire flow_control_loop_pipe_sequential_init_U_n_101;
  wire flow_control_loop_pipe_sequential_init_U_n_102;
  wire flow_control_loop_pipe_sequential_init_U_n_103;
  wire flow_control_loop_pipe_sequential_init_U_n_104;
  wire flow_control_loop_pipe_sequential_init_U_n_105;
  wire flow_control_loop_pipe_sequential_init_U_n_106;
  wire flow_control_loop_pipe_sequential_init_U_n_107;
  wire flow_control_loop_pipe_sequential_init_U_n_108;
  wire flow_control_loop_pipe_sequential_init_U_n_109;
  wire flow_control_loop_pipe_sequential_init_U_n_110;
  wire flow_control_loop_pipe_sequential_init_U_n_111;
  wire flow_control_loop_pipe_sequential_init_U_n_112;
  wire flow_control_loop_pipe_sequential_init_U_n_113;
  wire flow_control_loop_pipe_sequential_init_U_n_114;
  wire flow_control_loop_pipe_sequential_init_U_n_115;
  wire flow_control_loop_pipe_sequential_init_U_n_116;
  wire flow_control_loop_pipe_sequential_init_U_n_117;
  wire flow_control_loop_pipe_sequential_init_U_n_118;
  wire flow_control_loop_pipe_sequential_init_U_n_119;
  wire flow_control_loop_pipe_sequential_init_U_n_120;
  wire flow_control_loop_pipe_sequential_init_U_n_122;
  wire flow_control_loop_pipe_sequential_init_U_n_123;
  wire flow_control_loop_pipe_sequential_init_U_n_124;
  wire flow_control_loop_pipe_sequential_init_U_n_125;
  wire flow_control_loop_pipe_sequential_init_U_n_126;
  wire flow_control_loop_pipe_sequential_init_U_n_127;
  wire flow_control_loop_pipe_sequential_init_U_n_128;
  wire flow_control_loop_pipe_sequential_init_U_n_129;
  wire flow_control_loop_pipe_sequential_init_U_n_130;
  wire flow_control_loop_pipe_sequential_init_U_n_131;
  wire flow_control_loop_pipe_sequential_init_U_n_132;
  wire flow_control_loop_pipe_sequential_init_U_n_133;
  wire flow_control_loop_pipe_sequential_init_U_n_134;
  wire flow_control_loop_pipe_sequential_init_U_n_135;
  wire flow_control_loop_pipe_sequential_init_U_n_136;
  wire flow_control_loop_pipe_sequential_init_U_n_137;
  wire flow_control_loop_pipe_sequential_init_U_n_138;
  wire flow_control_loop_pipe_sequential_init_U_n_139;
  wire flow_control_loop_pipe_sequential_init_U_n_140;
  wire flow_control_loop_pipe_sequential_init_U_n_141;
  wire flow_control_loop_pipe_sequential_init_U_n_142;
  wire flow_control_loop_pipe_sequential_init_U_n_143;
  wire flow_control_loop_pipe_sequential_init_U_n_144;
  wire flow_control_loop_pipe_sequential_init_U_n_145;
  wire flow_control_loop_pipe_sequential_init_U_n_146;
  wire flow_control_loop_pipe_sequential_init_U_n_148;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire flow_control_loop_pipe_sequential_init_U_n_26;
  wire flow_control_loop_pipe_sequential_init_U_n_27;
  wire flow_control_loop_pipe_sequential_init_U_n_28;
  wire flow_control_loop_pipe_sequential_init_U_n_29;
  wire flow_control_loop_pipe_sequential_init_U_n_30;
  wire flow_control_loop_pipe_sequential_init_U_n_31;
  wire flow_control_loop_pipe_sequential_init_U_n_32;
  wire flow_control_loop_pipe_sequential_init_U_n_33;
  wire flow_control_loop_pipe_sequential_init_U_n_34;
  wire flow_control_loop_pipe_sequential_init_U_n_35;
  wire flow_control_loop_pipe_sequential_init_U_n_41;
  wire flow_control_loop_pipe_sequential_init_U_n_42;
  wire flow_control_loop_pipe_sequential_init_U_n_43;
  wire flow_control_loop_pipe_sequential_init_U_n_44;
  wire flow_control_loop_pipe_sequential_init_U_n_45;
  wire flow_control_loop_pipe_sequential_init_U_n_46;
  wire flow_control_loop_pipe_sequential_init_U_n_47;
  wire flow_control_loop_pipe_sequential_init_U_n_48;
  wire flow_control_loop_pipe_sequential_init_U_n_49;
  wire flow_control_loop_pipe_sequential_init_U_n_50;
  wire flow_control_loop_pipe_sequential_init_U_n_51;
  wire flow_control_loop_pipe_sequential_init_U_n_52;
  wire flow_control_loop_pipe_sequential_init_U_n_53;
  wire flow_control_loop_pipe_sequential_init_U_n_54;
  wire flow_control_loop_pipe_sequential_init_U_n_55;
  wire flow_control_loop_pipe_sequential_init_U_n_56;
  wire flow_control_loop_pipe_sequential_init_U_n_57;
  wire flow_control_loop_pipe_sequential_init_U_n_58;
  wire flow_control_loop_pipe_sequential_init_U_n_59;
  wire flow_control_loop_pipe_sequential_init_U_n_60;
  wire flow_control_loop_pipe_sequential_init_U_n_61;
  wire flow_control_loop_pipe_sequential_init_U_n_62;
  wire flow_control_loop_pipe_sequential_init_U_n_63;
  wire flow_control_loop_pipe_sequential_init_U_n_64;
  wire flow_control_loop_pipe_sequential_init_U_n_65;
  wire flow_control_loop_pipe_sequential_init_U_n_66;
  wire flow_control_loop_pipe_sequential_init_U_n_67;
  wire flow_control_loop_pipe_sequential_init_U_n_68;
  wire flow_control_loop_pipe_sequential_init_U_n_69;
  wire flow_control_loop_pipe_sequential_init_U_n_70;
  wire flow_control_loop_pipe_sequential_init_U_n_71;
  wire flow_control_loop_pipe_sequential_init_U_n_72;
  wire flow_control_loop_pipe_sequential_init_U_n_73;
  wire flow_control_loop_pipe_sequential_init_U_n_74;
  wire flow_control_loop_pipe_sequential_init_U_n_75;
  wire flow_control_loop_pipe_sequential_init_U_n_76;
  wire flow_control_loop_pipe_sequential_init_U_n_77;
  wire flow_control_loop_pipe_sequential_init_U_n_78;
  wire flow_control_loop_pipe_sequential_init_U_n_79;
  wire flow_control_loop_pipe_sequential_init_U_n_80;
  wire flow_control_loop_pipe_sequential_init_U_n_81;
  wire flow_control_loop_pipe_sequential_init_U_n_82;
  wire flow_control_loop_pipe_sequential_init_U_n_83;
  wire flow_control_loop_pipe_sequential_init_U_n_84;
  wire flow_control_loop_pipe_sequential_init_U_n_85;
  wire flow_control_loop_pipe_sequential_init_U_n_86;
  wire flow_control_loop_pipe_sequential_init_U_n_87;
  wire flow_control_loop_pipe_sequential_init_U_n_88;
  wire flow_control_loop_pipe_sequential_init_U_n_89;
  wire flow_control_loop_pipe_sequential_init_U_n_90;
  wire flow_control_loop_pipe_sequential_init_U_n_91;
  wire flow_control_loop_pipe_sequential_init_U_n_92;
  wire flow_control_loop_pipe_sequential_init_U_n_93;
  wire flow_control_loop_pipe_sequential_init_U_n_94;
  wire flow_control_loop_pipe_sequential_init_U_n_95;
  wire flow_control_loop_pipe_sequential_init_U_n_96;
  wire flow_control_loop_pipe_sequential_init_U_n_97;
  wire flow_control_loop_pipe_sequential_init_U_n_98;
  wire flow_control_loop_pipe_sequential_init_U_n_99;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_10;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_11;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_12;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_13;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_14;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_16;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_17;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_18;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_19;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_20;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_21;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_22;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_23;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_24;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_25;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_26;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_27;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_28;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_29;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_30;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_31;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_7;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_8;
  wire grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_9;
  wire grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_ready;
  wire grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg;
  wire icmp_ln637_fu_459_p2;
  wire [15:0]icmp_ln637_fu_459_p2_carry__0_0;
  wire icmp_ln637_fu_459_p2_carry__0_n_10;
  wire icmp_ln637_fu_459_p2_carry__0_n_7;
  wire icmp_ln637_fu_459_p2_carry__0_n_8;
  wire icmp_ln637_fu_459_p2_carry__0_n_9;
  wire icmp_ln637_fu_459_p2_carry_n_10;
  wire icmp_ln637_fu_459_p2_carry_n_7;
  wire icmp_ln637_fu_459_p2_carry_n_8;
  wire icmp_ln637_fu_459_p2_carry_n_9;
  wire icmp_ln709_fu_423_p2;
  wire icmp_ln709_fu_423_p2_carry__0_n_10;
  wire icmp_ln709_fu_423_p2_carry__0_n_7;
  wire icmp_ln709_fu_423_p2_carry__0_n_8;
  wire icmp_ln709_fu_423_p2_carry__0_n_9;
  wire icmp_ln709_fu_423_p2_carry__1_i_1_n_7;
  wire icmp_ln709_fu_423_p2_carry_n_10;
  wire icmp_ln709_fu_423_p2_carry_n_7;
  wire icmp_ln709_fu_423_p2_carry_n_8;
  wire icmp_ln709_fu_423_p2_carry_n_9;
  wire icmp_ln709_reg_892;
  wire icmp_ln709_reg_892_pp0_iter1_reg;
  wire icmp_ln709_reg_892_pp0_iter2_reg;
  wire \icmp_ln709_reg_892_pp0_iter8_reg_reg[0]_srl6_n_7 ;
  wire icmp_ln709_reg_892_pp0_iter9_reg;
  wire [0:0]\icmp_ln709_reg_892_pp0_iter9_reg_reg[0]__0_0 ;
  wire \icmp_ln709_reg_892_reg[0]_0 ;
  wire [16:0]\icmp_ln709_reg_892_reg[0]_1 ;
  wire icmp_ln765_reg_910;
  wire icmp_ln765_reg_910_pp0_iter1_reg;
  wire icmp_ln765_reg_910_pp0_iter2_reg;
  wire imgInput_data_empty_n;
  wire imgOutput_data_full_n;
  wire [15:1]j_4_fu_429_p2;
  wire j_fu_132;
  wire j_fu_1320_in;
  wire \j_fu_132_reg_n_7_[0] ;
  wire \j_fu_132_reg_n_7_[10] ;
  wire \j_fu_132_reg_n_7_[11] ;
  wire \j_fu_132_reg_n_7_[12] ;
  wire \j_fu_132_reg_n_7_[13] ;
  wire \j_fu_132_reg_n_7_[14] ;
  wire \j_fu_132_reg_n_7_[15] ;
  wire \j_fu_132_reg_n_7_[1] ;
  wire \j_fu_132_reg_n_7_[2] ;
  wire \j_fu_132_reg_n_7_[3] ;
  wire \j_fu_132_reg_n_7_[4] ;
  wire \j_fu_132_reg_n_7_[5] ;
  wire \j_fu_132_reg_n_7_[6] ;
  wire \j_fu_132_reg_n_7_[7] ;
  wire \j_fu_132_reg_n_7_[8] ;
  wire \j_fu_132_reg_n_7_[9] ;
  wire k_buf_1_addr_reg_9310;
  wire \k_buf_1_addr_reg_931[11]_i_1_n_7 ;
  wire k_buf_2_load_reg_9430;
  wire [0:0]mOutPtr;
  wire mOutPtr0;
  wire mOutPtr18_out;
  wire [15:0]\p_kernel_filter_1_1_val_int_reg_reg[15] ;
  wire [15:0]\p_kernel_filter_1_2_val_int_reg_reg[15] ;
  wire [15:0]\p_kernel_filter_2_2_val_int_reg_reg[15] ;
  wire [23:0]\p_kernel_pixel_1_1_val_int_reg_reg[23] ;
  wire [23:0]p_reg_reg;
  wire [15:0]p_reg_reg_0;
  wire [23:0]p_reg_reg_1;
  wire [15:0]p_reg_reg_2;
  wire [15:0]p_reg_reg_3;
  wire push;
  wire push_0;
  wire [23:0]q0;
  wire [23:0]q1;
  wire rev_reg_713;
  wire [7:0]\shift_int_reg_reg[7] ;
  wire [23:0]src_kernel_win_10_reg_948;
  wire src_kernel_win_10_reg_9480;
  wire \src_kernel_win_10_reg_948[23]_i_1_n_7 ;
  wire [23:0]\src_kernel_win_10_reg_948_reg[23]_0 ;
  wire [23:0]src_kernel_win_11_reg_956;
  wire src_kernel_win_1_fu_136;
  wire [23:0]\src_kernel_win_1_fu_136_reg[23]_0 ;
  wire [1:0]\src_kernel_win_1_fu_136_reg[23]_1 ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[0] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[10] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[11] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[12] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[13] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[14] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[15] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[16] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[17] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[18] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[19] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[1] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[20] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[21] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[22] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[23] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[2] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[3] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[4] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[5] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[6] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[7] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[8] ;
  wire \src_kernel_win_1_fu_136_reg_n_7_[9] ;
  wire [23:0]src_kernel_win_2_fu_140;
  wire \src_kernel_win_2_fu_140[0]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[10]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[11]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[12]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[13]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[14]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[15]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[16]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[17]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[18]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[19]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[1]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[20]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[21]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[22]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[23]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[2]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[3]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[4]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[5]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[6]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[7]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[8]_i_2_n_7 ;
  wire \src_kernel_win_2_fu_140[9]_i_2_n_7 ;
  wire [23:0]\src_kernel_win_2_fu_140_reg[23]_0 ;
  wire [1:0]\src_kernel_win_2_fu_140_reg[23]_1 ;
  wire \src_kernel_win_4_fu_144[23]_i_4_n_7 ;
  wire [23:0]\src_kernel_win_4_fu_144_reg[23]_0 ;
  wire [1:0]\src_kernel_win_4_fu_144_reg[23]_1 ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[0] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[10] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[11] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[12] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[13] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[14] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[15] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[16] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[17] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[18] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[19] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[1] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[20] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[21] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[22] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[23] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[2] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[3] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[4] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[5] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[6] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[7] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[8] ;
  wire \src_kernel_win_4_fu_144_reg_n_7_[9] ;
  wire src_kernel_win_6_reg_9640;
  wire [23:0]\src_kernel_win_6_reg_964_reg[23]_0 ;
  wire [23:0]\src_kernel_win_6_reg_964_reg[23]_1 ;
  wire [23:0]\src_kernel_win_8_reg_978_reg[23]_0 ;
  wire [23:0]temp_25_reg_1381_reg;
  wire [15:0]temp_3_reg_1302_reg;
  wire [15:0]temp_7_reg_1331_reg;
  wire [15:0]temp_reg_1297_reg;
  wire tmp_1_fu_445_p3;
  wire [23:0]\tmp_21_reg_1535_reg[19] ;
  wire tmp_2_reg_919;
  wire tmp_2_reg_919_pp0_iter2_reg;
  wire tmp_3_reg_906;
  wire tmp_3_reg_9060;
  wire tmp_3_reg_906_pp0_iter1_reg;
  wire tmp_3_reg_906_pp0_iter2_reg;
  wire tmp_5_reg_703;
  wire we0;
  wire [3:0]NLW_icmp_ln637_fu_459_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln637_fu_459_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln637_fu_459_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln637_fu_459_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln709_fu_423_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln709_fu_423_p2_carry__0_O_UNCONNECTED;
  wire [3:1]NLW_icmp_ln709_fu_423_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln709_fu_423_p2_carry__1_O_UNCONNECTED;

  FDRE \ImagLocx_reg_896_reg[0] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(ImagLocx_reg_896[0]),
        .R(1'b0));
  FDRE \ImagLocx_reg_896_reg[10] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(flow_control_loop_pipe_sequential_init_U_n_25),
        .Q(ImagLocx_reg_896[10]),
        .R(1'b0));
  FDRE \ImagLocx_reg_896_reg[11] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(flow_control_loop_pipe_sequential_init_U_n_24),
        .Q(ImagLocx_reg_896[11]),
        .R(1'b0));
  FDRE \ImagLocx_reg_896_reg[15] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(tmp_1_fu_445_p3),
        .Q(ImagLocx_reg_896[15]),
        .R(1'b0));
  FDRE \ImagLocx_reg_896_reg[1] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(flow_control_loop_pipe_sequential_init_U_n_34),
        .Q(ImagLocx_reg_896[1]),
        .R(1'b0));
  FDRE \ImagLocx_reg_896_reg[2] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(flow_control_loop_pipe_sequential_init_U_n_33),
        .Q(ImagLocx_reg_896[2]),
        .R(1'b0));
  FDRE \ImagLocx_reg_896_reg[3] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(flow_control_loop_pipe_sequential_init_U_n_32),
        .Q(ImagLocx_reg_896[3]),
        .R(1'b0));
  FDRE \ImagLocx_reg_896_reg[4] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(flow_control_loop_pipe_sequential_init_U_n_31),
        .Q(ImagLocx_reg_896[4]),
        .R(1'b0));
  FDRE \ImagLocx_reg_896_reg[5] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(flow_control_loop_pipe_sequential_init_U_n_30),
        .Q(ImagLocx_reg_896[5]),
        .R(1'b0));
  FDRE \ImagLocx_reg_896_reg[6] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(flow_control_loop_pipe_sequential_init_U_n_29),
        .Q(ImagLocx_reg_896[6]),
        .R(1'b0));
  FDRE \ImagLocx_reg_896_reg[7] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(flow_control_loop_pipe_sequential_init_U_n_28),
        .Q(ImagLocx_reg_896[7]),
        .R(1'b0));
  FDRE \ImagLocx_reg_896_reg[8] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(flow_control_loop_pipe_sequential_init_U_n_27),
        .Q(ImagLocx_reg_896[8]),
        .R(1'b0));
  FDRE \ImagLocx_reg_896_reg[9] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(flow_control_loop_pipe_sequential_init_U_n_26),
        .Q(ImagLocx_reg_896[9]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    \SRL_SIG[0][23]_i_1__0 
       (.I0(imgOutput_data_full_n),
        .I1(flow_control_loop_pipe_sequential_init_U_n_35),
        .I2(and_ln794_reg_915_pp0_iter10_reg),
        .I3(ap_enable_reg_pp0_iter11),
        .I4(\SRL_SIG_reg[1][0] ),
        .I5(\ap_CS_fsm_reg[3]_0 [1]),
        .O(push));
  LUT2 #(
    .INIT(4'h2)) 
    \and_ln637_reg_901[0]_i_1 
       (.I0(icmp_ln709_fu_423_p2),
        .I1(flow_control_loop_pipe_sequential_init_U_n_35),
        .O(ImagLocx_reg_8960));
  FDRE \and_ln637_reg_901_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln637_reg_901),
        .Q(and_ln637_reg_901_pp0_iter1_reg),
        .R(1'b0));
  FDRE \and_ln637_reg_901_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln637_reg_901_pp0_iter1_reg),
        .Q(and_ln637_reg_901_pp0_iter2_reg),
        .R(1'b0));
  FDRE \and_ln637_reg_901_reg[0] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(and_ln637_fu_465_p2),
        .Q(and_ln637_reg_901),
        .R(1'b0));
  FDRE \and_ln794_reg_915_pp0_iter10_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln794_reg_915_pp0_iter9_reg_reg[0]_srl9_n_7 ),
        .Q(and_ln794_reg_915_pp0_iter10_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/and_ln794_reg_915_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/and_ln794_reg_915_pp0_iter9_reg_reg[0]_srl9 " *) 
  SRL16E \and_ln794_reg_915_pp0_iter9_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln794_reg_915),
        .Q(\and_ln794_reg_915_pp0_iter9_reg_reg[0]_srl9_n_7 ));
  FDRE \and_ln794_reg_915_reg[0] 
       (.C(ap_clk),
        .CE(ImagLocx_reg_8960),
        .D(and_ln794_fu_501_p2),
        .Q(and_ln794_reg_915),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10_reg_n_7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10_reg_n_7),
        .Q(ap_enable_reg_pp0_iter11),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .Q(ap_enable_reg_pp0_iter1),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(ap_rst_n_inv));
  LUT5 #(
    .INIT(32'hCAC00000)) 
    ap_enable_reg_pp0_iter4_i_1
       (.I0(icmp_ln709_reg_892_pp0_iter2_reg),
        .I1(ap_enable_reg_pp0_iter4),
        .I2(flow_control_loop_pipe_sequential_init_U_n_35),
        .I3(ap_enable_reg_pp0_iter3),
        .I4(ap_rst_n),
        .O(ap_enable_reg_pp0_iter4_i_1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter4_i_1_n_7),
        .Q(ap_enable_reg_pp0_iter4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(ap_rst_n_inv));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(ap_rst_n_inv));
  FDRE ap_loop_exit_ready_pp0_iter10_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_7),
        .Q(ap_loop_exit_ready_pp0_iter10_reg),
        .R(1'b0));
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/ap_loop_exit_ready_pp0_iter9_reg_reg_srl9 " *) 
  SRL16E ap_loop_exit_ready_pp0_iter9_reg_reg_srl9
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_ready),
        .Q(ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_n_7));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    ap_loop_exit_ready_pp0_iter9_reg_reg_srl9_i_1
       (.I0(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I1(icmp_ln709_fu_423_p2),
        .O(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init_10 flow_control_loop_pipe_sequential_init_U
       (.CO(icmp_ln709_fu_423_p2),
        .D({j_4_fu_429_p2,flow_control_loop_pipe_sequential_init_U_n_22}),
        .DI({flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120}),
        .E(src_kernel_win_1_fu_136),
        .\ImagLocx_reg_896_reg[15]_i_1_0 (flow_control_loop_pipe_sequential_init_U_n_146),
        .Q({\j_fu_132_reg_n_7_[15] ,\j_fu_132_reg_n_7_[14] ,\j_fu_132_reg_n_7_[13] ,\j_fu_132_reg_n_7_[12] ,\j_fu_132_reg_n_7_[11] ,\j_fu_132_reg_n_7_[10] ,\j_fu_132_reg_n_7_[9] ,\j_fu_132_reg_n_7_[8] ,\j_fu_132_reg_n_7_[7] ,\j_fu_132_reg_n_7_[6] ,\j_fu_132_reg_n_7_[5] ,\j_fu_132_reg_n_7_[4] ,\j_fu_132_reg_n_7_[3] ,\j_fu_132_reg_n_7_[2] ,\j_fu_132_reg_n_7_[1] ,\j_fu_132_reg_n_7_[0] }),
        .S({flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116}),
        .SR(j_fu_132),
        .and_ln637_fu_465_p2(and_ln637_fu_465_p2),
        .and_ln637_reg_901(and_ln637_reg_901),
        .and_ln637_reg_901_pp0_iter2_reg(and_ln637_reg_901_pp0_iter2_reg),
        .\and_ln637_reg_901_reg[0] (icmp_ln637_fu_459_p2),
        .and_ln794_fu_501_p2(and_ln794_fu_501_p2),
        .and_ln794_reg_915_pp0_iter10_reg(and_ln794_reg_915_pp0_iter10_reg),
        .\ap_CS_fsm_reg[2] (\ap_CS_fsm_reg[2] ),
        .\ap_CS_fsm_reg[3] (\ap_CS_fsm_reg[3]_0 ),
        .ap_NS_fsm11_out(ap_NS_fsm11_out),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter11_reg(flow_control_loop_pipe_sequential_init_U_n_35),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_loop_exit_ready_pp0_iter10_reg(ap_loop_exit_ready_pp0_iter10_reg),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .brmerge31_reg_708(brmerge31_reg_708),
        .\brmerge31_reg_708_reg[0] (flow_control_loop_pipe_sequential_init_U_n_148),
        .cmp1_i18_reg_676(cmp1_i18_reg_676),
        .cmp220_1_reg_692(cmp220_1_reg_692),
        .cmp245_reg_659(cmp245_reg_659),
        .empty_35_reg_697(empty_35_reg_697),
        .\grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/k_buf_2_U/ram_reg_2 ({flow_control_loop_pipe_sequential_init_U_n_89,flow_control_loop_pipe_sequential_init_U_n_90,flow_control_loop_pipe_sequential_init_U_n_91,flow_control_loop_pipe_sequential_init_U_n_92,flow_control_loop_pipe_sequential_init_U_n_93,flow_control_loop_pipe_sequential_init_U_n_94,flow_control_loop_pipe_sequential_init_U_n_95,flow_control_loop_pipe_sequential_init_U_n_96,flow_control_loop_pipe_sequential_init_U_n_97,flow_control_loop_pipe_sequential_init_U_n_98,flow_control_loop_pipe_sequential_init_U_n_99,flow_control_loop_pipe_sequential_init_U_n_100,flow_control_loop_pipe_sequential_init_U_n_101,flow_control_loop_pipe_sequential_init_U_n_102,flow_control_loop_pipe_sequential_init_U_n_103,flow_control_loop_pipe_sequential_init_U_n_104,flow_control_loop_pipe_sequential_init_U_n_105,flow_control_loop_pipe_sequential_init_U_n_106,flow_control_loop_pipe_sequential_init_U_n_107,flow_control_loop_pipe_sequential_init_U_n_108,flow_control_loop_pipe_sequential_init_U_n_109,flow_control_loop_pipe_sequential_init_U_n_110,flow_control_loop_pipe_sequential_init_U_n_111,flow_control_loop_pipe_sequential_init_U_n_112}),
        .grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125}),
        .icmp_ln637_fu_459_p2_carry__0(icmp_ln637_fu_459_p2_carry__0_0),
        .icmp_ln709_fu_423_p2_carry__0(\icmp_ln709_reg_892_reg[0]_1 [15:0]),
        .icmp_ln709_reg_892(icmp_ln709_reg_892),
        .icmp_ln709_reg_892_pp0_iter2_reg(icmp_ln709_reg_892_pp0_iter2_reg),
        .icmp_ln765_reg_910(icmp_ln765_reg_910),
        .icmp_ln765_reg_910_pp0_iter2_reg(icmp_ln765_reg_910_pp0_iter2_reg),
        .imgInput_data_empty_n(imgInput_data_empty_n),
        .imgOutput_data_full_n(imgOutput_data_full_n),
        .\img_width_reg_525_reg[14] ({flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141}),
        .\img_width_reg_525_reg[14]_0 ({flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145}),
        .\img_width_reg_525_reg[6] ({flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131,flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133}),
        .\img_width_reg_525_reg[6]_0 ({flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137}),
        .\j_fu_132_reg[14] ({tmp_1_fu_445_p3,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25,flow_control_loop_pipe_sequential_init_U_n_26,flow_control_loop_pipe_sequential_init_U_n_27,flow_control_loop_pipe_sequential_init_U_n_28,flow_control_loop_pipe_sequential_init_U_n_29,flow_control_loop_pipe_sequential_init_U_n_30,flow_control_loop_pipe_sequential_init_U_n_31,flow_control_loop_pipe_sequential_init_U_n_32,flow_control_loop_pipe_sequential_init_U_n_33,flow_control_loop_pipe_sequential_init_U_n_34}),
        .q1(q1),
        .rev_reg_713(rev_reg_713),
        .src_kernel_win_10_reg_948(src_kernel_win_10_reg_948),
        .src_kernel_win_11_reg_956(src_kernel_win_11_reg_956),
        .\src_kernel_win_11_reg_956_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_41,flow_control_loop_pipe_sequential_init_U_n_42,flow_control_loop_pipe_sequential_init_U_n_43,flow_control_loop_pipe_sequential_init_U_n_44,flow_control_loop_pipe_sequential_init_U_n_45,flow_control_loop_pipe_sequential_init_U_n_46,flow_control_loop_pipe_sequential_init_U_n_47,flow_control_loop_pipe_sequential_init_U_n_48,flow_control_loop_pipe_sequential_init_U_n_49,flow_control_loop_pipe_sequential_init_U_n_50,flow_control_loop_pipe_sequential_init_U_n_51,flow_control_loop_pipe_sequential_init_U_n_52,flow_control_loop_pipe_sequential_init_U_n_53,flow_control_loop_pipe_sequential_init_U_n_54,flow_control_loop_pipe_sequential_init_U_n_55,flow_control_loop_pipe_sequential_init_U_n_56,flow_control_loop_pipe_sequential_init_U_n_57,flow_control_loop_pipe_sequential_init_U_n_58,flow_control_loop_pipe_sequential_init_U_n_59,flow_control_loop_pipe_sequential_init_U_n_60,flow_control_loop_pipe_sequential_init_U_n_61,flow_control_loop_pipe_sequential_init_U_n_62,flow_control_loop_pipe_sequential_init_U_n_63,flow_control_loop_pipe_sequential_init_U_n_64}),
        .\src_kernel_win_1_fu_136_reg[23] (\src_kernel_win_1_fu_136_reg[23]_0 ),
        .\src_kernel_win_1_fu_136_reg[23]_0 (\src_kernel_win_1_fu_136_reg[23]_1 ),
        .\src_kernel_win_2_fu_140_reg[0] (\src_kernel_win_2_fu_140[0]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[10] (\src_kernel_win_2_fu_140[10]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[11] (\src_kernel_win_2_fu_140[11]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[12] (\src_kernel_win_2_fu_140[12]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[13] (\src_kernel_win_2_fu_140[13]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[14] (\src_kernel_win_2_fu_140[14]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[15] (\src_kernel_win_2_fu_140[15]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[16] (\src_kernel_win_2_fu_140[16]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[17] (\src_kernel_win_2_fu_140[17]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[18] (\src_kernel_win_2_fu_140[18]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[19] (\src_kernel_win_2_fu_140[19]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[1] (\src_kernel_win_2_fu_140[1]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[20] (\src_kernel_win_2_fu_140[20]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[21] (\src_kernel_win_2_fu_140[21]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[22] (\src_kernel_win_2_fu_140[22]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[23] (\src_kernel_win_2_fu_140_reg[23]_0 ),
        .\src_kernel_win_2_fu_140_reg[23]_0 (\src_kernel_win_2_fu_140[23]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[2] (\src_kernel_win_2_fu_140[2]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[3] (\src_kernel_win_2_fu_140[3]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[4] (\src_kernel_win_2_fu_140[4]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[5] (\src_kernel_win_2_fu_140[5]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[6] (\src_kernel_win_2_fu_140[6]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[7] (\src_kernel_win_2_fu_140[7]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[8] (\src_kernel_win_2_fu_140[8]_i_2_n_7 ),
        .\src_kernel_win_2_fu_140_reg[9] (\src_kernel_win_2_fu_140[9]_i_2_n_7 ),
        .\src_kernel_win_3_load_reg_642_reg[23] ({flow_control_loop_pipe_sequential_init_U_n_65,flow_control_loop_pipe_sequential_init_U_n_66,flow_control_loop_pipe_sequential_init_U_n_67,flow_control_loop_pipe_sequential_init_U_n_68,flow_control_loop_pipe_sequential_init_U_n_69,flow_control_loop_pipe_sequential_init_U_n_70,flow_control_loop_pipe_sequential_init_U_n_71,flow_control_loop_pipe_sequential_init_U_n_72,flow_control_loop_pipe_sequential_init_U_n_73,flow_control_loop_pipe_sequential_init_U_n_74,flow_control_loop_pipe_sequential_init_U_n_75,flow_control_loop_pipe_sequential_init_U_n_76,flow_control_loop_pipe_sequential_init_U_n_77,flow_control_loop_pipe_sequential_init_U_n_78,flow_control_loop_pipe_sequential_init_U_n_79,flow_control_loop_pipe_sequential_init_U_n_80,flow_control_loop_pipe_sequential_init_U_n_81,flow_control_loop_pipe_sequential_init_U_n_82,flow_control_loop_pipe_sequential_init_U_n_83,flow_control_loop_pipe_sequential_init_U_n_84,flow_control_loop_pipe_sequential_init_U_n_85,flow_control_loop_pipe_sequential_init_U_n_86,flow_control_loop_pipe_sequential_init_U_n_87,flow_control_loop_pipe_sequential_init_U_n_88}),
        .\src_kernel_win_4_fu_144_reg[23] (\src_kernel_win_4_fu_144[23]_i_4_n_7 ),
        .\src_kernel_win_4_fu_144_reg[23]_0 (\src_kernel_win_4_fu_144_reg[23]_0 ),
        .\src_kernel_win_4_fu_144_reg[23]_1 (\src_kernel_win_4_fu_144_reg[23]_1 ),
        .tmp_2_reg_919_pp0_iter2_reg(tmp_2_reg_919_pp0_iter2_reg),
        .tmp_3_reg_9060(tmp_3_reg_9060),
        .tmp_3_reg_906_pp0_iter2_reg(tmp_3_reg_906_pp0_iter2_reg),
        .tmp_5_reg_703(tmp_5_reg_703),
        .\widthloop_reg_618_reg[14] ({flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127,flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xFApplyFilter2D_16_16_3_3_3_s grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368
       (.A({grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_7,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_8,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_9,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_10,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_11,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_12,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_13,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_14}),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .\p_kernel_filter_1_1_val_int_reg_reg[15]_0 (\p_kernel_filter_1_1_val_int_reg_reg[15] ),
        .\p_kernel_filter_1_2_val_int_reg_reg[15]_0 (\p_kernel_filter_1_2_val_int_reg_reg[15] ),
        .\p_kernel_filter_2_2_val_int_reg_reg[15]_0 (\p_kernel_filter_2_2_val_int_reg_reg[15] ),
        .\p_kernel_pixel_0_0_val_int_reg_reg[23]_0 ({\src_kernel_win_1_fu_136_reg_n_7_[23] ,\src_kernel_win_1_fu_136_reg_n_7_[22] ,\src_kernel_win_1_fu_136_reg_n_7_[21] ,\src_kernel_win_1_fu_136_reg_n_7_[20] ,\src_kernel_win_1_fu_136_reg_n_7_[19] ,\src_kernel_win_1_fu_136_reg_n_7_[18] ,\src_kernel_win_1_fu_136_reg_n_7_[17] ,\src_kernel_win_1_fu_136_reg_n_7_[16] ,\src_kernel_win_1_fu_136_reg_n_7_[15] ,\src_kernel_win_1_fu_136_reg_n_7_[14] ,\src_kernel_win_1_fu_136_reg_n_7_[13] ,\src_kernel_win_1_fu_136_reg_n_7_[12] ,\src_kernel_win_1_fu_136_reg_n_7_[11] ,\src_kernel_win_1_fu_136_reg_n_7_[10] ,\src_kernel_win_1_fu_136_reg_n_7_[9] ,\src_kernel_win_1_fu_136_reg_n_7_[8] ,\src_kernel_win_1_fu_136_reg_n_7_[7] ,\src_kernel_win_1_fu_136_reg_n_7_[6] ,\src_kernel_win_1_fu_136_reg_n_7_[5] ,\src_kernel_win_1_fu_136_reg_n_7_[4] ,\src_kernel_win_1_fu_136_reg_n_7_[3] ,\src_kernel_win_1_fu_136_reg_n_7_[2] ,\src_kernel_win_1_fu_136_reg_n_7_[1] ,\src_kernel_win_1_fu_136_reg_n_7_[0] }),
        .\p_kernel_pixel_1_0_val_int_reg_reg[23]_0 (src_kernel_win_2_fu_140),
        .\p_kernel_pixel_1_1_val_int_reg_reg[15]_0 ({grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_16,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_17,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_18,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_19,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_20,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_21,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_22,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_23}),
        .\p_kernel_pixel_1_1_val_int_reg_reg[23]_0 ({grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_24,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_25,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_26,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_27,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_28,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_29,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_30,grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_31}),
        .p_reg_reg(flow_control_loop_pipe_sequential_init_U_n_35),
        .p_reg_reg_0(p_reg_reg),
        .p_reg_reg_1(p_reg_reg_0),
        .p_reg_reg_2(p_reg_reg_1),
        .p_reg_reg_3(p_reg_reg_2),
        .p_reg_reg_4(\src_kernel_win_6_reg_964_reg[23]_1 ),
        .p_reg_reg_5(p_reg_reg_3),
        .\shift_int_reg_reg[7]_0 (\shift_int_reg_reg[7] ),
        .temp_20_reg_1361_reg_0(\src_kernel_win_8_reg_978_reg[23]_0 ),
        .temp_21_reg_1366_reg_0({\src_kernel_win_4_fu_144_reg_n_7_[23] ,\src_kernel_win_4_fu_144_reg_n_7_[22] ,\src_kernel_win_4_fu_144_reg_n_7_[21] ,\src_kernel_win_4_fu_144_reg_n_7_[20] ,\src_kernel_win_4_fu_144_reg_n_7_[19] ,\src_kernel_win_4_fu_144_reg_n_7_[18] ,\src_kernel_win_4_fu_144_reg_n_7_[17] ,\src_kernel_win_4_fu_144_reg_n_7_[16] ,\src_kernel_win_4_fu_144_reg_n_7_[15] ,\src_kernel_win_4_fu_144_reg_n_7_[14] ,\src_kernel_win_4_fu_144_reg_n_7_[13] ,\src_kernel_win_4_fu_144_reg_n_7_[12] ,\src_kernel_win_4_fu_144_reg_n_7_[11] ,\src_kernel_win_4_fu_144_reg_n_7_[10] ,\src_kernel_win_4_fu_144_reg_n_7_[9] ,\src_kernel_win_4_fu_144_reg_n_7_[8] ,\src_kernel_win_4_fu_144_reg_n_7_[7] ,\src_kernel_win_4_fu_144_reg_n_7_[6] ,\src_kernel_win_4_fu_144_reg_n_7_[5] ,\src_kernel_win_4_fu_144_reg_n_7_[4] ,\src_kernel_win_4_fu_144_reg_n_7_[3] ,\src_kernel_win_4_fu_144_reg_n_7_[2] ,\src_kernel_win_4_fu_144_reg_n_7_[1] ,\src_kernel_win_4_fu_144_reg_n_7_[0] }),
        .temp_25_reg_1381_reg_0(temp_25_reg_1381_reg),
        .temp_3_reg_1302_reg_0(temp_3_reg_1302_reg),
        .temp_7_reg_1331_reg_0(temp_7_reg_1331_reg),
        .temp_reg_1297_reg_0(temp_reg_1297_reg),
        .\tmp_21_reg_1535_reg[19]_0 (\tmp_21_reg_1535_reg[19] ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hFAEA)) 
    grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg_i_1
       (.I0(\ap_CS_fsm_reg[3]_0 [0]),
        .I1(icmp_ln709_fu_423_p2),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .I3(flow_control_loop_pipe_sequential_init_U_n_35),
        .O(\ap_CS_fsm_reg[2]_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln637_fu_459_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln637_fu_459_p2_carry_n_7,icmp_ln637_fu_459_p2_carry_n_8,icmp_ln637_fu_459_p2_carry_n_9,icmp_ln637_fu_459_p2_carry_n_10}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_130,flow_control_loop_pipe_sequential_init_U_n_131,flow_control_loop_pipe_sequential_init_U_n_132,flow_control_loop_pipe_sequential_init_U_n_133}),
        .O(NLW_icmp_ln637_fu_459_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_134,flow_control_loop_pipe_sequential_init_U_n_135,flow_control_loop_pipe_sequential_init_U_n_136,flow_control_loop_pipe_sequential_init_U_n_137}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln637_fu_459_p2_carry__0
       (.CI(icmp_ln637_fu_459_p2_carry_n_7),
        .CO({icmp_ln637_fu_459_p2_carry__0_n_7,icmp_ln637_fu_459_p2_carry__0_n_8,icmp_ln637_fu_459_p2_carry__0_n_9,icmp_ln637_fu_459_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_142,flow_control_loop_pipe_sequential_init_U_n_143,flow_control_loop_pipe_sequential_init_U_n_144,flow_control_loop_pipe_sequential_init_U_n_145}),
        .O(NLW_icmp_ln637_fu_459_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_138,flow_control_loop_pipe_sequential_init_U_n_139,flow_control_loop_pipe_sequential_init_U_n_140,flow_control_loop_pipe_sequential_init_U_n_141}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln637_fu_459_p2_carry__1
       (.CI(icmp_ln637_fu_459_p2_carry__0_n_7),
        .CO({NLW_icmp_ln637_fu_459_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln637_fu_459_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,tmp_1_fu_445_p3}),
        .O(NLW_icmp_ln637_fu_459_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,flow_control_loop_pipe_sequential_init_U_n_146}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln709_fu_423_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln709_fu_423_p2_carry_n_7,icmp_ln709_fu_423_p2_carry_n_8,icmp_ln709_fu_423_p2_carry_n_9,icmp_ln709_fu_423_p2_carry_n_10}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_117,flow_control_loop_pipe_sequential_init_U_n_118,flow_control_loop_pipe_sequential_init_U_n_119,flow_control_loop_pipe_sequential_init_U_n_120}),
        .O(NLW_icmp_ln709_fu_423_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_113,flow_control_loop_pipe_sequential_init_U_n_114,flow_control_loop_pipe_sequential_init_U_n_115,flow_control_loop_pipe_sequential_init_U_n_116}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln709_fu_423_p2_carry__0
       (.CI(icmp_ln709_fu_423_p2_carry_n_7),
        .CO({icmp_ln709_fu_423_p2_carry__0_n_7,icmp_ln709_fu_423_p2_carry__0_n_8,icmp_ln709_fu_423_p2_carry__0_n_9,icmp_ln709_fu_423_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_126,flow_control_loop_pipe_sequential_init_U_n_127,flow_control_loop_pipe_sequential_init_U_n_128,flow_control_loop_pipe_sequential_init_U_n_129}),
        .O(NLW_icmp_ln709_fu_423_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_122,flow_control_loop_pipe_sequential_init_U_n_123,flow_control_loop_pipe_sequential_init_U_n_124,flow_control_loop_pipe_sequential_init_U_n_125}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln709_fu_423_p2_carry__1
       (.CI(icmp_ln709_fu_423_p2_carry__0_n_7),
        .CO({NLW_icmp_ln709_fu_423_p2_carry__1_CO_UNCONNECTED[3:1],icmp_ln709_fu_423_p2}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\icmp_ln709_reg_892_reg[0]_1 [16]}),
        .O(NLW_icmp_ln709_fu_423_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,icmp_ln709_fu_423_p2_carry__1_i_1_n_7}));
  LUT1 #(
    .INIT(2'h1)) 
    icmp_ln709_fu_423_p2_carry__1_i_1
       (.I0(\icmp_ln709_reg_892_reg[0]_1 [16]),
        .O(icmp_ln709_fu_423_p2_carry__1_i_1_n_7));
  FDRE \icmp_ln709_reg_892_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln709_reg_892),
        .Q(icmp_ln709_reg_892_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln709_reg_892_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln709_reg_892_pp0_iter1_reg),
        .Q(icmp_ln709_reg_892_pp0_iter2_reg),
        .R(1'b0));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/icmp_ln709_reg_892_pp0_iter8_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/icmp_ln709_reg_892_pp0_iter8_reg_reg[0]_srl6 " *) 
  SRL16E \icmp_ln709_reg_892_pp0_iter8_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln709_reg_892_pp0_iter2_reg),
        .Q(\icmp_ln709_reg_892_pp0_iter8_reg_reg[0]_srl6_n_7 ));
  FDRE \icmp_ln709_reg_892_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln709_reg_892_pp0_iter8_reg_reg[0]_srl6_n_7 ),
        .Q(icmp_ln709_reg_892_pp0_iter9_reg),
        .R(1'b0));
  FDRE \icmp_ln709_reg_892_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln709_fu_423_p2),
        .Q(icmp_ln709_reg_892),
        .R(1'b0));
  FDRE \icmp_ln765_reg_910_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln765_reg_910),
        .Q(icmp_ln765_reg_910_pp0_iter1_reg),
        .R(1'b0));
  FDRE \icmp_ln765_reg_910_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln765_reg_910_pp0_iter1_reg),
        .Q(icmp_ln765_reg_910_pp0_iter2_reg),
        .R(1'b0));
  FDRE \icmp_ln765_reg_910_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(flow_control_loop_pipe_sequential_init_U_n_148),
        .Q(icmp_ln765_reg_910),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h20)) 
    \j_fu_132[15]_i_2 
       (.I0(icmp_ln709_fu_423_p2),
        .I1(flow_control_loop_pipe_sequential_init_U_n_35),
        .I2(grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196_ap_start_reg),
        .O(j_fu_1320_in));
  FDRE \j_fu_132_reg[0] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(flow_control_loop_pipe_sequential_init_U_n_22),
        .Q(\j_fu_132_reg_n_7_[0] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[10] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[10]),
        .Q(\j_fu_132_reg_n_7_[10] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[11] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[11]),
        .Q(\j_fu_132_reg_n_7_[11] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[12] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[12]),
        .Q(\j_fu_132_reg_n_7_[12] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[13] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[13]),
        .Q(\j_fu_132_reg_n_7_[13] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[14] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[14]),
        .Q(\j_fu_132_reg_n_7_[14] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[15] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[15]),
        .Q(\j_fu_132_reg_n_7_[15] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[1] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[1]),
        .Q(\j_fu_132_reg_n_7_[1] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[2] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[2]),
        .Q(\j_fu_132_reg_n_7_[2] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[3] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[3]),
        .Q(\j_fu_132_reg_n_7_[3] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[4] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[4]),
        .Q(\j_fu_132_reg_n_7_[4] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[5] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[5]),
        .Q(\j_fu_132_reg_n_7_[5] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[6] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[6]),
        .Q(\j_fu_132_reg_n_7_[6] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[7] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[7]),
        .Q(\j_fu_132_reg_n_7_[7] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[8] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[8]),
        .Q(\j_fu_132_reg_n_7_[8] ),
        .R(j_fu_132));
  FDRE \j_fu_132_reg[9] 
       (.C(ap_clk),
        .CE(j_fu_1320_in),
        .D(j_4_fu_429_p2[9]),
        .Q(\j_fu_132_reg_n_7_[9] ),
        .R(j_fu_132));
  LUT3 #(
    .INIT(8'h02)) 
    \k_buf_1_addr_reg_931[11]_i_1 
       (.I0(icmp_ln709_reg_892),
        .I1(flow_control_loop_pipe_sequential_init_U_n_35),
        .I2(and_ln637_reg_901),
        .O(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \k_buf_1_addr_reg_931[11]_i_2 
       (.I0(icmp_ln709_reg_892),
        .I1(flow_control_loop_pipe_sequential_init_U_n_35),
        .O(k_buf_1_addr_reg_9310));
  FDSE \k_buf_1_addr_reg_931_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_1_addr_reg_9310),
        .D(ImagLocx_reg_896[0]),
        .Q(address0[0]),
        .S(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  FDSE \k_buf_1_addr_reg_931_reg[10] 
       (.C(ap_clk),
        .CE(k_buf_1_addr_reg_9310),
        .D(ImagLocx_reg_896[10]),
        .Q(address0[10]),
        .S(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  FDSE \k_buf_1_addr_reg_931_reg[11] 
       (.C(ap_clk),
        .CE(k_buf_1_addr_reg_9310),
        .D(ImagLocx_reg_896[11]),
        .Q(address0[11]),
        .S(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  FDSE \k_buf_1_addr_reg_931_reg[1] 
       (.C(ap_clk),
        .CE(k_buf_1_addr_reg_9310),
        .D(ImagLocx_reg_896[1]),
        .Q(address0[1]),
        .S(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  FDSE \k_buf_1_addr_reg_931_reg[2] 
       (.C(ap_clk),
        .CE(k_buf_1_addr_reg_9310),
        .D(ImagLocx_reg_896[2]),
        .Q(address0[2]),
        .S(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  FDSE \k_buf_1_addr_reg_931_reg[3] 
       (.C(ap_clk),
        .CE(k_buf_1_addr_reg_9310),
        .D(ImagLocx_reg_896[3]),
        .Q(address0[3]),
        .S(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  FDSE \k_buf_1_addr_reg_931_reg[4] 
       (.C(ap_clk),
        .CE(k_buf_1_addr_reg_9310),
        .D(ImagLocx_reg_896[4]),
        .Q(address0[4]),
        .S(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  FDSE \k_buf_1_addr_reg_931_reg[5] 
       (.C(ap_clk),
        .CE(k_buf_1_addr_reg_9310),
        .D(ImagLocx_reg_896[5]),
        .Q(address0[5]),
        .S(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  FDSE \k_buf_1_addr_reg_931_reg[6] 
       (.C(ap_clk),
        .CE(k_buf_1_addr_reg_9310),
        .D(ImagLocx_reg_896[6]),
        .Q(address0[6]),
        .S(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  FDSE \k_buf_1_addr_reg_931_reg[7] 
       (.C(ap_clk),
        .CE(k_buf_1_addr_reg_9310),
        .D(ImagLocx_reg_896[7]),
        .Q(address0[7]),
        .S(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  FDSE \k_buf_1_addr_reg_931_reg[8] 
       (.C(ap_clk),
        .CE(k_buf_1_addr_reg_9310),
        .D(ImagLocx_reg_896[8]),
        .Q(address0[8]),
        .S(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  FDSE \k_buf_1_addr_reg_931_reg[9] 
       (.C(ap_clk),
        .CE(k_buf_1_addr_reg_9310),
        .D(ImagLocx_reg_896[9]),
        .Q(address0[9]),
        .S(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  LUT6 #(
    .INIT(64'h80007FFF7FFF8000)) 
    \mOutPtr[0]_i_1__1 
       (.I0(\icmp_ln709_reg_892_reg[0]_0 ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(\ap_CS_fsm_reg[3]_0 [1]),
        .I3(imgInput_data_empty_n),
        .I4(push_0),
        .I5(mOutPtr),
        .O(\ap_CS_fsm_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h2AAAAAAA)) 
    \mOutPtr[1]_i_2 
       (.I0(push_0),
        .I1(\icmp_ln709_reg_892_reg[0]_0 ),
        .I2(\SRL_SIG_reg[1][0] ),
        .I3(\ap_CS_fsm_reg[3]_0 [1]),
        .I4(imgInput_data_empty_n),
        .O(mOutPtr18_out));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h00008000)) 
    \mOutPtr[1]_i_3 
       (.I0(\icmp_ln709_reg_892_reg[0]_0 ),
        .I1(\SRL_SIG_reg[1][0] ),
        .I2(\ap_CS_fsm_reg[3]_0 [1]),
        .I3(imgInput_data_empty_n),
        .I4(push_0),
        .O(mOutPtr0));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_0_i_1
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(flow_control_loop_pipe_sequential_init_U_n_35),
        .I2(icmp_ln709_reg_892_pp0_iter1_reg),
        .I3(and_ln637_reg_901_pp0_iter1_reg),
        .I4(brmerge31_reg_708),
        .O(we0));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_10
       (.I0(ImagLocx_reg_896[3]),
        .I1(and_ln637_reg_901),
        .O(address1[3]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_11
       (.I0(ImagLocx_reg_896[2]),
        .I1(and_ln637_reg_901),
        .O(address1[2]));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_12
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(flow_control_loop_pipe_sequential_init_U_n_35),
        .O(WEA));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_12__0
       (.I0(ImagLocx_reg_896[1]),
        .I1(and_ln637_reg_901),
        .O(address1[1]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_13
       (.I0(ImagLocx_reg_896[0]),
        .I1(and_ln637_reg_901),
        .O(address1[0]));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_i_1__0
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(flow_control_loop_pipe_sequential_init_U_n_35),
        .I2(icmp_ln709_reg_892_pp0_iter1_reg),
        .O(k_buf_2_load_reg_9430));
  LUT3 #(
    .INIT(8'h20)) 
    ram_reg_0_i_1__1
       (.I0(icmp_ln709_reg_892),
        .I1(flow_control_loop_pipe_sequential_init_U_n_35),
        .I2(ap_enable_reg_pp0_iter1),
        .O(ce0));
  LUT2 #(
    .INIT(4'h2)) 
    ram_reg_0_i_2
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(flow_control_loop_pipe_sequential_init_U_n_35),
        .O(ce1));
  LUT5 #(
    .INIT(32'h00008000)) 
    ram_reg_0_i_23
       (.I0(icmp_ln709_reg_892),
        .I1(and_ln637_reg_901),
        .I2(brmerge31_reg_708),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(flow_control_loop_pipe_sequential_init_U_n_35),
        .O(\icmp_ln709_reg_892_reg[0]_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_2__0
       (.I0(ImagLocx_reg_896[11]),
        .I1(and_ln637_reg_901),
        .O(address1[11]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_3
       (.I0(ImagLocx_reg_896[10]),
        .I1(and_ln637_reg_901),
        .O(address1[10]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_4
       (.I0(ImagLocx_reg_896[9]),
        .I1(and_ln637_reg_901),
        .O(address1[9]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_5
       (.I0(ImagLocx_reg_896[8]),
        .I1(and_ln637_reg_901),
        .O(address1[8]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_6
       (.I0(ImagLocx_reg_896[7]),
        .I1(and_ln637_reg_901),
        .O(address1[7]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_7
       (.I0(ImagLocx_reg_896[6]),
        .I1(and_ln637_reg_901),
        .O(address1[6]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_8
       (.I0(ImagLocx_reg_896[5]),
        .I1(and_ln637_reg_901),
        .O(address1[5]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_0_i_9
       (.I0(ImagLocx_reg_896[4]),
        .I1(and_ln637_reg_901),
        .O(address1[4]));
  LUT3 #(
    .INIT(8'h20)) 
    \src_kernel_win_10_reg_948[23]_i_1 
       (.I0(icmp_ln709_reg_892_pp0_iter1_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_35),
        .I2(tmp_2_reg_919),
        .O(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \src_kernel_win_10_reg_948[23]_i_2 
       (.I0(icmp_ln709_reg_892_pp0_iter1_reg),
        .I1(flow_control_loop_pipe_sequential_init_U_n_35),
        .O(src_kernel_win_10_reg_9480));
  FDRE \src_kernel_win_10_reg_948_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [0]),
        .Q(src_kernel_win_10_reg_948[0]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [10]),
        .Q(src_kernel_win_10_reg_948[10]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [11]),
        .Q(src_kernel_win_10_reg_948[11]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [12]),
        .Q(src_kernel_win_10_reg_948[12]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [13]),
        .Q(src_kernel_win_10_reg_948[13]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [14]),
        .Q(src_kernel_win_10_reg_948[14]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [15]),
        .Q(src_kernel_win_10_reg_948[15]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [16]),
        .Q(src_kernel_win_10_reg_948[16]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [17]),
        .Q(src_kernel_win_10_reg_948[17]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [18]),
        .Q(src_kernel_win_10_reg_948[18]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [19]),
        .Q(src_kernel_win_10_reg_948[19]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [1]),
        .Q(src_kernel_win_10_reg_948[1]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [20]),
        .Q(src_kernel_win_10_reg_948[20]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [21]),
        .Q(src_kernel_win_10_reg_948[21]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [22]),
        .Q(src_kernel_win_10_reg_948[22]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [23]),
        .Q(src_kernel_win_10_reg_948[23]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [2]),
        .Q(src_kernel_win_10_reg_948[2]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [3]),
        .Q(src_kernel_win_10_reg_948[3]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [4]),
        .Q(src_kernel_win_10_reg_948[4]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [5]),
        .Q(src_kernel_win_10_reg_948[5]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [6]),
        .Q(src_kernel_win_10_reg_948[6]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [7]),
        .Q(src_kernel_win_10_reg_948[7]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [8]),
        .Q(src_kernel_win_10_reg_948[8]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_10_reg_948_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(\src_kernel_win_10_reg_948_reg[23]_0 [9]),
        .Q(src_kernel_win_10_reg_948[9]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[0]),
        .Q(src_kernel_win_11_reg_956[0]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[10]),
        .Q(src_kernel_win_11_reg_956[10]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[11]),
        .Q(src_kernel_win_11_reg_956[11]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[12]),
        .Q(src_kernel_win_11_reg_956[12]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[13]),
        .Q(src_kernel_win_11_reg_956[13]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[14]),
        .Q(src_kernel_win_11_reg_956[14]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[15]),
        .Q(src_kernel_win_11_reg_956[15]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[16]),
        .Q(src_kernel_win_11_reg_956[16]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[17]),
        .Q(src_kernel_win_11_reg_956[17]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[18]),
        .Q(src_kernel_win_11_reg_956[18]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[19]),
        .Q(src_kernel_win_11_reg_956[19]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[1]),
        .Q(src_kernel_win_11_reg_956[1]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[20]),
        .Q(src_kernel_win_11_reg_956[20]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[21]),
        .Q(src_kernel_win_11_reg_956[21]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[22]),
        .Q(src_kernel_win_11_reg_956[22]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[23]),
        .Q(src_kernel_win_11_reg_956[23]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[2]),
        .Q(src_kernel_win_11_reg_956[2]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[3]),
        .Q(src_kernel_win_11_reg_956[3]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[4]),
        .Q(src_kernel_win_11_reg_956[4]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[5]),
        .Q(src_kernel_win_11_reg_956[5]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[6]),
        .Q(src_kernel_win_11_reg_956[6]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[7]),
        .Q(src_kernel_win_11_reg_956[7]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[8]),
        .Q(src_kernel_win_11_reg_956[8]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_11_reg_956_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_10_reg_9480),
        .D(q0[9]),
        .Q(src_kernel_win_11_reg_956[9]),
        .R(\src_kernel_win_10_reg_948[23]_i_1_n_7 ));
  FDRE \src_kernel_win_1_fu_136_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_64),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_54),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_53),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_52),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_51),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_50),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_49),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_48),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_47),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[17] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_46),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[18] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_45),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[19] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_63),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_44),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[20] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_43),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[21] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_42),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[22] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_41),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[23] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_62),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_61),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_60),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_59),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_58),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_57),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_56),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \src_kernel_win_1_fu_136_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_55),
        .Q(\src_kernel_win_1_fu_136_reg_n_7_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFF530053FF53FF53)) 
    \src_kernel_win_2_fu_140[0]_i_2 
       (.I0(src_kernel_win_10_reg_948[0]),
        .I1(src_kernel_win_11_reg_956[0]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[0]),
        .O(\src_kernel_win_2_fu_140[0]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF53FF530053FF53)) 
    \src_kernel_win_2_fu_140[10]_i_2 
       (.I0(src_kernel_win_10_reg_948[10]),
        .I1(src_kernel_win_11_reg_956[10]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(q1[10]),
        .I5(tmp_2_reg_919_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[10]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF53FF530053FF53)) 
    \src_kernel_win_2_fu_140[11]_i_2 
       (.I0(src_kernel_win_10_reg_948[11]),
        .I1(src_kernel_win_11_reg_956[11]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(q1[11]),
        .I5(tmp_2_reg_919_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[11]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF53FF530053FF53)) 
    \src_kernel_win_2_fu_140[12]_i_2 
       (.I0(src_kernel_win_10_reg_948[12]),
        .I1(src_kernel_win_11_reg_956[12]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(q1[12]),
        .I5(tmp_2_reg_919_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[12]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF530053FF53FF53)) 
    \src_kernel_win_2_fu_140[13]_i_2 
       (.I0(src_kernel_win_10_reg_948[13]),
        .I1(src_kernel_win_11_reg_956[13]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[13]),
        .O(\src_kernel_win_2_fu_140[13]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF35FF350035FF35)) 
    \src_kernel_win_2_fu_140[14]_i_2 
       (.I0(src_kernel_win_11_reg_956[14]),
        .I1(src_kernel_win_10_reg_948[14]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(q1[14]),
        .I5(tmp_2_reg_919_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[14]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hBBBB000FBBBBFF0F)) 
    \src_kernel_win_2_fu_140[15]_i_2 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[15]),
        .I2(src_kernel_win_11_reg_956[15]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I4(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I5(src_kernel_win_10_reg_948[15]),
        .O(\src_kernel_win_2_fu_140[15]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF530053FF53FF53)) 
    \src_kernel_win_2_fu_140[16]_i_2 
       (.I0(src_kernel_win_10_reg_948[16]),
        .I1(src_kernel_win_11_reg_956[16]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[16]),
        .O(\src_kernel_win_2_fu_140[16]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hDD1DDD1DCC0CFF3F)) 
    \src_kernel_win_2_fu_140[17]_i_2 
       (.I0(src_kernel_win_10_reg_948[17]),
        .I1(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I2(q1[17]),
        .I3(tmp_2_reg_919_pp0_iter2_reg),
        .I4(src_kernel_win_11_reg_956[17]),
        .I5(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .O(\src_kernel_win_2_fu_140[17]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF35FF350035FF35)) 
    \src_kernel_win_2_fu_140[18]_i_2 
       (.I0(src_kernel_win_11_reg_956[18]),
        .I1(src_kernel_win_10_reg_948[18]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(q1[18]),
        .I5(tmp_2_reg_919_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[18]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF530053FF53FF53)) 
    \src_kernel_win_2_fu_140[19]_i_2 
       (.I0(src_kernel_win_10_reg_948[19]),
        .I1(src_kernel_win_11_reg_956[19]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[19]),
        .O(\src_kernel_win_2_fu_140[19]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF53FF530053FF53)) 
    \src_kernel_win_2_fu_140[1]_i_2 
       (.I0(src_kernel_win_10_reg_948[1]),
        .I1(src_kernel_win_11_reg_956[1]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(q1[1]),
        .I5(tmp_2_reg_919_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[1]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF35FF350035FF35)) 
    \src_kernel_win_2_fu_140[20]_i_2 
       (.I0(src_kernel_win_11_reg_956[20]),
        .I1(src_kernel_win_10_reg_948[20]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(q1[20]),
        .I5(tmp_2_reg_919_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[20]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF53FF530053FF53)) 
    \src_kernel_win_2_fu_140[21]_i_2 
       (.I0(src_kernel_win_10_reg_948[21]),
        .I1(src_kernel_win_11_reg_956[21]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(q1[21]),
        .I5(tmp_2_reg_919_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[21]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF35FF350035FF35)) 
    \src_kernel_win_2_fu_140[22]_i_2 
       (.I0(src_kernel_win_11_reg_956[22]),
        .I1(src_kernel_win_10_reg_948[22]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(q1[22]),
        .I5(tmp_2_reg_919_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[22]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF350035FF35FF35)) 
    \src_kernel_win_2_fu_140[23]_i_2 
       (.I0(src_kernel_win_11_reg_956[23]),
        .I1(src_kernel_win_10_reg_948[23]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[23]),
        .O(\src_kernel_win_2_fu_140[23]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF350035FF35FF35)) 
    \src_kernel_win_2_fu_140[2]_i_2 
       (.I0(src_kernel_win_11_reg_956[2]),
        .I1(src_kernel_win_10_reg_948[2]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(tmp_2_reg_919_pp0_iter2_reg),
        .I5(q1[2]),
        .O(\src_kernel_win_2_fu_140[2]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF53FF530053FF53)) 
    \src_kernel_win_2_fu_140[3]_i_2 
       (.I0(src_kernel_win_10_reg_948[3]),
        .I1(src_kernel_win_11_reg_956[3]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(q1[3]),
        .I5(tmp_2_reg_919_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[3]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF35FF350035FF35)) 
    \src_kernel_win_2_fu_140[4]_i_2 
       (.I0(src_kernel_win_11_reg_956[4]),
        .I1(src_kernel_win_10_reg_948[4]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(q1[4]),
        .I5(tmp_2_reg_919_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[4]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hBBBB0F00BBBB0FFF)) 
    \src_kernel_win_2_fu_140[5]_i_2 
       (.I0(tmp_2_reg_919_pp0_iter2_reg),
        .I1(q1[5]),
        .I2(src_kernel_win_10_reg_948[5]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I4(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I5(src_kernel_win_11_reg_956[5]),
        .O(\src_kernel_win_2_fu_140[5]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF53FF530053FF53)) 
    \src_kernel_win_2_fu_140[6]_i_2 
       (.I0(src_kernel_win_10_reg_948[6]),
        .I1(src_kernel_win_11_reg_956[6]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(q1[6]),
        .I5(tmp_2_reg_919_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[6]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hDDDD000FDDDDFF0F)) 
    \src_kernel_win_2_fu_140[7]_i_2 
       (.I0(q1[7]),
        .I1(tmp_2_reg_919_pp0_iter2_reg),
        .I2(src_kernel_win_11_reg_956[7]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I4(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I5(src_kernel_win_10_reg_948[7]),
        .O(\src_kernel_win_2_fu_140[7]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hDDDD000FDDDDFF0F)) 
    \src_kernel_win_2_fu_140[8]_i_2 
       (.I0(q1[8]),
        .I1(tmp_2_reg_919_pp0_iter2_reg),
        .I2(src_kernel_win_11_reg_956[8]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I4(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I5(src_kernel_win_10_reg_948[8]),
        .O(\src_kernel_win_2_fu_140[8]_i_2_n_7 ));
  LUT6 #(
    .INIT(64'hFF35FF350035FF35)) 
    \src_kernel_win_2_fu_140[9]_i_2 
       (.I0(src_kernel_win_11_reg_956[9]),
        .I1(src_kernel_win_10_reg_948[9]),
        .I2(\src_kernel_win_2_fu_140_reg[23]_1 [0]),
        .I3(\src_kernel_win_2_fu_140_reg[23]_1 [1]),
        .I4(q1[9]),
        .I5(tmp_2_reg_919_pp0_iter2_reg),
        .O(\src_kernel_win_2_fu_140[9]_i_2_n_7 ));
  FDRE \src_kernel_win_2_fu_140_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_88),
        .Q(src_kernel_win_2_fu_140[0]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_78),
        .Q(src_kernel_win_2_fu_140[10]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_77),
        .Q(src_kernel_win_2_fu_140[11]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_76),
        .Q(src_kernel_win_2_fu_140[12]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_75),
        .Q(src_kernel_win_2_fu_140[13]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_74),
        .Q(src_kernel_win_2_fu_140[14]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_73),
        .Q(src_kernel_win_2_fu_140[15]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_72),
        .Q(src_kernel_win_2_fu_140[16]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_71),
        .Q(src_kernel_win_2_fu_140[17]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_70),
        .Q(src_kernel_win_2_fu_140[18]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_69),
        .Q(src_kernel_win_2_fu_140[19]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_87),
        .Q(src_kernel_win_2_fu_140[1]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_68),
        .Q(src_kernel_win_2_fu_140[20]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_67),
        .Q(src_kernel_win_2_fu_140[21]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_66),
        .Q(src_kernel_win_2_fu_140[22]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_65),
        .Q(src_kernel_win_2_fu_140[23]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_86),
        .Q(src_kernel_win_2_fu_140[2]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_85),
        .Q(src_kernel_win_2_fu_140[3]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_84),
        .Q(src_kernel_win_2_fu_140[4]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_83),
        .Q(src_kernel_win_2_fu_140[5]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_82),
        .Q(src_kernel_win_2_fu_140[6]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_81),
        .Q(src_kernel_win_2_fu_140[7]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_80),
        .Q(src_kernel_win_2_fu_140[8]),
        .R(1'b0));
  FDRE \src_kernel_win_2_fu_140_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_79),
        .Q(src_kernel_win_2_fu_140[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \src_kernel_win_4_fu_116[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter4),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_35),
        .O(E));
  LUT3 #(
    .INIT(8'h80)) 
    \src_kernel_win_4_fu_144[23]_i_4 
       (.I0(brmerge31_reg_708),
        .I1(icmp_ln709_reg_892_pp0_iter2_reg),
        .I2(ap_enable_reg_pp0_iter3),
        .O(\src_kernel_win_4_fu_144[23]_i_4_n_7 ));
  FDRE \src_kernel_win_4_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_112),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[0] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_102),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[10] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_101),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[11] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_100),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[12] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_99),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[13] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_98),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[14] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_97),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[15] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_96),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[16] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_95),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[17] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_94),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[18] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_93),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[19] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_111),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[1] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_92),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[20] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_91),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[21] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_90),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[22] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_89),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[23] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_110),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[2] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_109),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[3] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_108),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[4] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_107),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[5] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_106),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[6] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_105),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[7] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_104),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[8] ),
        .R(1'b0));
  FDRE \src_kernel_win_4_fu_144_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_1_fu_136),
        .D(flow_control_loop_pipe_sequential_init_U_n_103),
        .Q(\src_kernel_win_4_fu_144_reg_n_7_[9] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \src_kernel_win_5_fu_120[23]_i_1 
       (.I0(icmp_ln709_reg_892_pp0_iter9_reg),
        .I1(\ap_CS_fsm_reg[3]_0 [1]),
        .I2(flow_control_loop_pipe_sequential_init_U_n_35),
        .O(\icmp_ln709_reg_892_pp0_iter9_reg_reg[0]__0_0 ));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[0]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [0]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [0]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[10]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[10]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [10]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [10]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[11]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[11]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [11]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [11]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[12]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[12]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [12]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [12]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[13]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[13]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [13]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [13]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[14]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[14]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [14]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [14]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[15]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[15]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [15]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [15]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[16]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[16]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [16]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [16]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[17]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[17]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [17]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [17]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[18]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[18]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [18]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [18]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[19]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[19]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [19]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [19]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[1]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [1]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [1]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[20]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[20]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [20]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [20]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[21]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[21]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [21]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [21]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[22]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[22]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [22]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [22]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[23]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[23]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [23]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [23]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[2]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [2]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [2]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[3]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [3]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [3]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[4]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [4]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [4]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[5]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [5]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [5]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[6]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [6]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [6]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[7]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [7]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [7]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[8]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [8]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [8]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_6_reg_964_pp0_iter9_reg_reg[9]_srl6 " *) 
  SRL16E \src_kernel_win_6_reg_964_pp0_iter9_reg_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_6_reg_964_reg[23]_1 [9]),
        .Q(\src_kernel_win_6_reg_964_reg[23]_0 [9]));
  FDRE \src_kernel_win_6_reg_964_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[0] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [0]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[10] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [10]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[11] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [11]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[12] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [12]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[13] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [13]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[14] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [14]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[15] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [15]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[16] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [16]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[17] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [17]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[18] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [18]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[19] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [19]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[1] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [1]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[20] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [20]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[21] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [21]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[22] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [22]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[23] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [23]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[2] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [2]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[3] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [3]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[4] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [4]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[5] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [5]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[6] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [6]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[7] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [7]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[8] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [8]),
        .R(1'b0));
  FDRE \src_kernel_win_6_reg_964_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_1_fu_136_reg_n_7_[9] ),
        .Q(\src_kernel_win_6_reg_964_reg[23]_1 [9]),
        .R(1'b0));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[0]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[0]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_14),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [0]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[10]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[10]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_21),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [10]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[11]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[11]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_20),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [11]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[12]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[12]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_19),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [12]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[13]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[13]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_18),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [13]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[14]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[14]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_17),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [14]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[15]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[15]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_16),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [15]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[16]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[16]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_31),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [16]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[17]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[17]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_30),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [17]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[18]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[18]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_29),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [18]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[19]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[19]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_28),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [19]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[1]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[1]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_13),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [1]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[20]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[20]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_27),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [20]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[21]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[21]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_26),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [21]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[22]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[22]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_25),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [22]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[23]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[23]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_24),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [23]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[2]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[2]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_12),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [2]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[3]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_11),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [3]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[4]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[4]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_10),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [4]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[5]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_9),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [5]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[6]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[6]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_8),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [6]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[7]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[7]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_7),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [7]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[8]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[8]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_23),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [8]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_7_reg_971_pp0_iter9_reg_reg[9]_srl5 " *) 
  SRL16E \src_kernel_win_7_reg_971_pp0_iter9_reg_reg[9]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(grp_xFApplyFilter2D_16_16_3_3_3_s_fu_368_n_22),
        .Q(\p_kernel_pixel_1_1_val_int_reg_reg[23] [9]));
  FDRE \src_kernel_win_7_reg_971_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[10]),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[11]),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[12]),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[13]),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[14]),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[15]),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[16]),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[17]),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[18]),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[19]),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[20]),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[21]),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[22]),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[23]),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[7]),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[8]),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \src_kernel_win_7_reg_971_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(src_kernel_win_2_fu_140[9]),
        .Q(Q[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \src_kernel_win_8_reg_978[23]_i_1 
       (.I0(ap_enable_reg_pp0_iter3),
        .I1(flow_control_loop_pipe_sequential_init_U_n_35),
        .O(src_kernel_win_6_reg_9640));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[0]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[0]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [0]),
        .Q(D[0]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[10]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[10]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [10]),
        .Q(D[10]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[11]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[11]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [11]),
        .Q(D[11]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[12]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[12]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [12]),
        .Q(D[12]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[13]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[13]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [13]),
        .Q(D[13]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[14]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[14]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [14]),
        .Q(D[14]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[15]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[15]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [15]),
        .Q(D[15]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[16]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[16]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [16]),
        .Q(D[16]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[17]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[17]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [17]),
        .Q(D[17]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[18]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[18]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [18]),
        .Q(D[18]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[19]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[19]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [19]),
        .Q(D[19]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[1]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[1]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [1]),
        .Q(D[1]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[20]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[20]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [20]),
        .Q(D[20]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[21]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[21]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [21]),
        .Q(D[21]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[22]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[22]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [22]),
        .Q(D[22]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[23]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[23]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [23]),
        .Q(D[23]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[2]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [2]),
        .Q(D[2]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[3]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[3]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [3]),
        .Q(D[3]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[4]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[4]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [4]),
        .Q(D[4]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[5]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[5]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [5]),
        .Q(D[5]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[6]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [6]),
        .Q(D[6]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[7]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[7]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [7]),
        .Q(D[7]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[8]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[8]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [8]),
        .Q(D[8]));
  (* srl_bus_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg " *) 
  (* srl_name = "inst/\\filter2D_0_3_3_16_16_3840_2160_1_2_2_U0/grp_xFFilter2Dkernel_16_16_3840_2160_16_16_1_2_2_10_10_2160_3_3_3_s_fu_171/grp_xFFilter2Dkernel_Pipeline_COL_LOOP_fu_196/src_kernel_win_8_reg_978_pp0_iter9_reg_reg[9]_srl6 " *) 
  SRL16E \src_kernel_win_8_reg_978_pp0_iter9_reg_reg[9]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\src_kernel_win_8_reg_978_reg[23]_0 [9]),
        .Q(D[9]));
  FDRE \src_kernel_win_8_reg_978_reg[0] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[0] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [0]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[10] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[10] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [10]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[11] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[11] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [11]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[12] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[12] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [12]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[13] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[13] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [13]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[14] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[14] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [14]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[15] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[15] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [15]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[16] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[16] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [16]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[17] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[17] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [17]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[18] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[18] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [18]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[19] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[19] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [19]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[1] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[1] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [1]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[20] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[20] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [20]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[21] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[21] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [21]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[22] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[22] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [22]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[23] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[23] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [23]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[2] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[2] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [2]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[3] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[3] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [3]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[4] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[4] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [4]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[5] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[5] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [5]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[6] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[6] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [6]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[7] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[7] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [7]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[8] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[8] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [8]),
        .R(1'b0));
  FDRE \src_kernel_win_8_reg_978_reg[9] 
       (.C(ap_clk),
        .CE(src_kernel_win_6_reg_9640),
        .D(\src_kernel_win_4_fu_144_reg_n_7_[9] ),
        .Q(\src_kernel_win_8_reg_978_reg[23]_0 [9]),
        .R(1'b0));
  FDRE \tmp_2_reg_919_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_2_reg_919),
        .Q(tmp_2_reg_919_pp0_iter2_reg),
        .R(1'b0));
  FDSE \tmp_2_reg_919_reg[0] 
       (.C(ap_clk),
        .CE(k_buf_1_addr_reg_9310),
        .D(ImagLocx_reg_896[15]),
        .Q(tmp_2_reg_919),
        .S(\k_buf_1_addr_reg_931[11]_i_1_n_7 ));
  FDRE \tmp_3_reg_906_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_reg_906),
        .Q(tmp_3_reg_906_pp0_iter1_reg),
        .R(1'b0));
  FDRE \tmp_3_reg_906_pp0_iter2_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_3_reg_906_pp0_iter1_reg),
        .Q(tmp_3_reg_906_pp0_iter2_reg),
        .R(1'b0));
  FDRE \tmp_3_reg_906_reg[0] 
       (.C(ap_clk),
        .CE(tmp_3_reg_9060),
        .D(tmp_1_fu_445_p3),
        .Q(tmp_3_reg_906),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi
   (CO,
    ap_done_cache,
    ap_loop_init_int,
    ap_enable_reg_pp0_iter1,
    axi_last_reg_196,
    D,
    DI,
    S,
    icmp_ln90_fu_151_p2_carry__2_0,
    icmp_ln90_fu_151_p2_carry__2_1,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_enable_reg_pp0_iter1_reg_1,
    ap_rst_n_inv,
    ap_done_cache_reg,
    ap_clk,
    ap_loop_init_int_reg,
    ap_rst_n,
    ap_enable_reg_pp0_iter1_reg_2,
    imgOutput_data_empty_n,
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg,
    Q,
    imgOutput_rows_channel_empty_n,
    imgOutput_cols_channel_empty_n,
    \ap_CS_fsm_reg[1] ,
    out,
    icmp_ln95_fu_163_p2_carry__1_0,
    icmp_ln95_1_fu_169_p2_carry_0,
    icmp_ln95_1_fu_169_p2_carry_1,
    ap_block_pp0_stage0_subdone,
    SR,
    E);
  output [0:0]CO;
  output ap_done_cache;
  output ap_loop_init_int;
  output ap_enable_reg_pp0_iter1;
  output axi_last_reg_196;
  output [0:0]D;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]icmp_ln90_fu_151_p2_carry__2_0;
  input [3:0]icmp_ln90_fu_151_p2_carry__2_1;
  input [3:0]ap_enable_reg_pp0_iter1_reg_0;
  input [3:0]ap_enable_reg_pp0_iter1_reg_1;
  input ap_rst_n_inv;
  input ap_done_cache_reg;
  input ap_clk;
  input ap_loop_init_int_reg;
  input ap_rst_n;
  input ap_enable_reg_pp0_iter1_reg_2;
  input imgOutput_data_empty_n;
  input grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  input [1:0]Q;
  input imgOutput_rows_channel_empty_n;
  input imgOutput_cols_channel_empty_n;
  input \ap_CS_fsm_reg[1] ;
  input [11:0]out;
  input [31:0]icmp_ln95_fu_163_p2_carry__1_0;
  input [11:0]icmp_ln95_1_fu_169_p2_carry_0;
  input [11:0]icmp_ln95_1_fu_169_p2_carry_1;
  input ap_block_pp0_stage0_subdone;
  input [0:0]SR;
  input [0:0]E;

  wire [0:0]CO;
  wire [0:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [1:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire \ap_CS_fsm_reg[1] ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_done_cache;
  wire ap_done_cache_reg;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter1_i_1__1_n_7;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_0;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_1;
  wire ap_enable_reg_pp0_iter1_reg_2;
  wire ap_loop_init_int;
  wire ap_loop_init_int_reg;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_196;
  wire \axi_last_reg_196[0]_i_1_n_7 ;
  wire flow_control_loop_pipe_sequential_init_U_n_10;
  wire flow_control_loop_pipe_sequential_init_U_n_11;
  wire flow_control_loop_pipe_sequential_init_U_n_12;
  wire flow_control_loop_pipe_sequential_init_U_n_13;
  wire flow_control_loop_pipe_sequential_init_U_n_14;
  wire flow_control_loop_pipe_sequential_init_U_n_15;
  wire flow_control_loop_pipe_sequential_init_U_n_16;
  wire flow_control_loop_pipe_sequential_init_U_n_17;
  wire flow_control_loop_pipe_sequential_init_U_n_18;
  wire flow_control_loop_pipe_sequential_init_U_n_19;
  wire flow_control_loop_pipe_sequential_init_U_n_20;
  wire flow_control_loop_pipe_sequential_init_U_n_21;
  wire flow_control_loop_pipe_sequential_init_U_n_22;
  wire flow_control_loop_pipe_sequential_init_U_n_23;
  wire flow_control_loop_pipe_sequential_init_U_n_24;
  wire flow_control_loop_pipe_sequential_init_U_n_25;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire icmp_ln90_fu_151_p2_carry__0_n_10;
  wire icmp_ln90_fu_151_p2_carry__0_n_7;
  wire icmp_ln90_fu_151_p2_carry__0_n_8;
  wire icmp_ln90_fu_151_p2_carry__0_n_9;
  wire icmp_ln90_fu_151_p2_carry__1_n_10;
  wire icmp_ln90_fu_151_p2_carry__1_n_7;
  wire icmp_ln90_fu_151_p2_carry__1_n_8;
  wire icmp_ln90_fu_151_p2_carry__1_n_9;
  wire [3:0]icmp_ln90_fu_151_p2_carry__2_0;
  wire [3:0]icmp_ln90_fu_151_p2_carry__2_1;
  wire icmp_ln90_fu_151_p2_carry__2_n_10;
  wire icmp_ln90_fu_151_p2_carry__2_n_8;
  wire icmp_ln90_fu_151_p2_carry__2_n_9;
  wire icmp_ln90_fu_151_p2_carry_n_10;
  wire icmp_ln90_fu_151_p2_carry_n_7;
  wire icmp_ln90_fu_151_p2_carry_n_8;
  wire icmp_ln90_fu_151_p2_carry_n_9;
  wire icmp_ln95_1_fu_169_p2;
  wire [11:0]icmp_ln95_1_fu_169_p2_carry_0;
  wire [11:0]icmp_ln95_1_fu_169_p2_carry_1;
  wire icmp_ln95_1_fu_169_p2_carry_i_1_n_7;
  wire icmp_ln95_1_fu_169_p2_carry_i_2_n_7;
  wire icmp_ln95_1_fu_169_p2_carry_i_3_n_7;
  wire icmp_ln95_1_fu_169_p2_carry_i_4_n_7;
  wire icmp_ln95_1_fu_169_p2_carry_n_10;
  wire icmp_ln95_1_fu_169_p2_carry_n_8;
  wire icmp_ln95_1_fu_169_p2_carry_n_9;
  wire icmp_ln95_fu_163_p2;
  wire icmp_ln95_fu_163_p2_carry__0_i_1_n_7;
  wire icmp_ln95_fu_163_p2_carry__0_i_2_n_7;
  wire icmp_ln95_fu_163_p2_carry__0_i_3_n_7;
  wire icmp_ln95_fu_163_p2_carry__0_i_4_n_7;
  wire icmp_ln95_fu_163_p2_carry__0_n_10;
  wire icmp_ln95_fu_163_p2_carry__0_n_7;
  wire icmp_ln95_fu_163_p2_carry__0_n_8;
  wire icmp_ln95_fu_163_p2_carry__0_n_9;
  wire [31:0]icmp_ln95_fu_163_p2_carry__1_0;
  wire icmp_ln95_fu_163_p2_carry__1_i_1_n_7;
  wire icmp_ln95_fu_163_p2_carry__1_i_2_n_7;
  wire icmp_ln95_fu_163_p2_carry__1_i_3_n_7;
  wire icmp_ln95_fu_163_p2_carry__1_n_10;
  wire icmp_ln95_fu_163_p2_carry__1_n_9;
  wire icmp_ln95_fu_163_p2_carry_i_5_n_7;
  wire icmp_ln95_fu_163_p2_carry_i_6_n_7;
  wire icmp_ln95_fu_163_p2_carry_i_7_n_7;
  wire icmp_ln95_fu_163_p2_carry_i_8_n_7;
  wire icmp_ln95_fu_163_p2_carry_n_10;
  wire icmp_ln95_fu_163_p2_carry_n_7;
  wire icmp_ln95_fu_163_p2_carry_n_8;
  wire icmp_ln95_fu_163_p2_carry_n_9;
  wire imgOutput_cols_channel_empty_n;
  wire imgOutput_data_empty_n;
  wire imgOutput_rows_channel_empty_n;
  wire [11:0]j_2_fu_157_p2;
  wire \j_fu_74_reg_n_7_[0] ;
  wire \j_fu_74_reg_n_7_[10] ;
  wire \j_fu_74_reg_n_7_[11] ;
  wire \j_fu_74_reg_n_7_[1] ;
  wire \j_fu_74_reg_n_7_[2] ;
  wire \j_fu_74_reg_n_7_[3] ;
  wire \j_fu_74_reg_n_7_[4] ;
  wire \j_fu_74_reg_n_7_[5] ;
  wire \j_fu_74_reg_n_7_[6] ;
  wire \j_fu_74_reg_n_7_[7] ;
  wire \j_fu_74_reg_n_7_[8] ;
  wire \j_fu_74_reg_n_7_[9] ;
  wire [11:0]out;
  wire [3:0]NLW_icmp_ln90_fu_151_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln90_fu_151_p2_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln90_fu_151_p2_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln90_fu_151_p2_carry__2_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln95_1_fu_169_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln95_fu_163_p2_carry_O_UNCONNECTED;
  wire [3:0]NLW_icmp_ln95_fu_163_p2_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_icmp_ln95_fu_163_p2_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_icmp_ln95_fu_163_p2_carry__1_O_UNCONNECTED;

  LUT6 #(
    .INIT(64'h88A8A8A800A0A0A0)) 
    ap_enable_reg_pp0_iter1_i_1__1
       (.I0(ap_rst_n),
        .I1(CO),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(ap_enable_reg_pp0_iter1_reg_2),
        .I4(imgOutput_data_empty_n),
        .I5(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .O(ap_enable_reg_pp0_iter1_i_1__1_n_7));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_enable_reg_pp0_iter1_i_1__1_n_7),
        .Q(ap_enable_reg_pp0_iter1),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h8FFF8000)) 
    \axi_last_reg_196[0]_i_1 
       (.I0(icmp_ln95_1_fu_169_p2),
        .I1(icmp_ln95_fu_163_p2),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(CO),
        .I4(axi_last_reg_196),
        .O(\axi_last_reg_196[0]_i_1_n_7 ));
  FDRE \axi_last_reg_196_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\axi_last_reg_196[0]_i_1_n_7 ),
        .Q(axi_last_reg_196),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U
       (.CO(CO),
        .D(D),
        .DI({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .Q(Q),
        .S({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}),
        .\ap_CS_fsm_reg[1] (\ap_CS_fsm_reg[1] ),
        .ap_clk(ap_clk),
        .ap_done_cache(ap_done_cache),
        .ap_done_cache_reg_0(ap_done_cache_reg),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int_reg_0(ap_loop_init_int),
        .ap_loop_init_int_reg_1(ap_loop_init_int_reg),
        .ap_rst_n_inv(ap_rst_n_inv),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg({flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg_0(j_2_fu_157_p2),
        .icmp_ln95_fu_163_p2_carry(icmp_ln95_fu_163_p2_carry__1_0[11:0]),
        .icmp_ln95_fu_163_p2_carry_0(icmp_ln95_fu_163_p2_carry_i_8_n_7),
        .icmp_ln95_fu_163_p2_carry_1(icmp_ln95_fu_163_p2_carry_i_7_n_7),
        .icmp_ln95_fu_163_p2_carry_2(icmp_ln95_fu_163_p2_carry_i_6_n_7),
        .icmp_ln95_fu_163_p2_carry_3(icmp_ln95_fu_163_p2_carry_i_5_n_7),
        .imgOutput_cols_channel_empty_n(imgOutput_cols_channel_empty_n),
        .imgOutput_rows_channel_empty_n(imgOutput_rows_channel_empty_n),
        .\j_fu_74_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .\j_fu_74_reg[11] ({\j_fu_74_reg_n_7_[11] ,\j_fu_74_reg_n_7_[10] ,\j_fu_74_reg_n_7_[9] ,\j_fu_74_reg_n_7_[8] ,\j_fu_74_reg_n_7_[7] ,\j_fu_74_reg_n_7_[6] ,\j_fu_74_reg_n_7_[5] ,\j_fu_74_reg_n_7_[4] ,\j_fu_74_reg_n_7_[3] ,\j_fu_74_reg_n_7_[2] ,\j_fu_74_reg_n_7_[1] ,\j_fu_74_reg_n_7_[0] }),
        .out(out),
        .\sub_reg_164_reg[10] ({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln90_fu_151_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln90_fu_151_p2_carry_n_7,icmp_ln90_fu_151_p2_carry_n_8,icmp_ln90_fu_151_p2_carry_n_9,icmp_ln90_fu_151_p2_carry_n_10}),
        .CYINIT(1'b0),
        .DI({flow_control_loop_pipe_sequential_init_U_n_10,flow_control_loop_pipe_sequential_init_U_n_11,flow_control_loop_pipe_sequential_init_U_n_12,flow_control_loop_pipe_sequential_init_U_n_13}),
        .O(NLW_icmp_ln90_fu_151_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_14,flow_control_loop_pipe_sequential_init_U_n_15,flow_control_loop_pipe_sequential_init_U_n_16,flow_control_loop_pipe_sequential_init_U_n_17}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln90_fu_151_p2_carry__0
       (.CI(icmp_ln90_fu_151_p2_carry_n_7),
        .CO({icmp_ln90_fu_151_p2_carry__0_n_7,icmp_ln90_fu_151_p2_carry__0_n_8,icmp_ln90_fu_151_p2_carry__0_n_9,icmp_ln90_fu_151_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({DI,flow_control_loop_pipe_sequential_init_U_n_18,flow_control_loop_pipe_sequential_init_U_n_19}),
        .O(NLW_icmp_ln90_fu_151_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({S,flow_control_loop_pipe_sequential_init_U_n_20,flow_control_loop_pipe_sequential_init_U_n_21}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln90_fu_151_p2_carry__1
       (.CI(icmp_ln90_fu_151_p2_carry__0_n_7),
        .CO({icmp_ln90_fu_151_p2_carry__1_n_7,icmp_ln90_fu_151_p2_carry__1_n_8,icmp_ln90_fu_151_p2_carry__1_n_9,icmp_ln90_fu_151_p2_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI(icmp_ln90_fu_151_p2_carry__2_0),
        .O(NLW_icmp_ln90_fu_151_p2_carry__1_O_UNCONNECTED[3:0]),
        .S(icmp_ln90_fu_151_p2_carry__2_1));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 icmp_ln90_fu_151_p2_carry__2
       (.CI(icmp_ln90_fu_151_p2_carry__1_n_7),
        .CO({CO,icmp_ln90_fu_151_p2_carry__2_n_8,icmp_ln90_fu_151_p2_carry__2_n_9,icmp_ln90_fu_151_p2_carry__2_n_10}),
        .CYINIT(1'b0),
        .DI(ap_enable_reg_pp0_iter1_reg_0),
        .O(NLW_icmp_ln90_fu_151_p2_carry__2_O_UNCONNECTED[3:0]),
        .S(ap_enable_reg_pp0_iter1_reg_1));
  CARRY4 icmp_ln95_1_fu_169_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln95_1_fu_169_p2,icmp_ln95_1_fu_169_p2_carry_n_8,icmp_ln95_1_fu_169_p2_carry_n_9,icmp_ln95_1_fu_169_p2_carry_n_10}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln95_1_fu_169_p2_carry_O_UNCONNECTED[3:0]),
        .S({icmp_ln95_1_fu_169_p2_carry_i_1_n_7,icmp_ln95_1_fu_169_p2_carry_i_2_n_7,icmp_ln95_1_fu_169_p2_carry_i_3_n_7,icmp_ln95_1_fu_169_p2_carry_i_4_n_7}));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln95_1_fu_169_p2_carry_i_1
       (.I0(icmp_ln95_1_fu_169_p2_carry_0[11]),
        .I1(icmp_ln95_1_fu_169_p2_carry_0[10]),
        .I2(icmp_ln95_1_fu_169_p2_carry_1[9]),
        .I3(icmp_ln95_1_fu_169_p2_carry_0[9]),
        .I4(icmp_ln95_1_fu_169_p2_carry_1[10]),
        .I5(icmp_ln95_1_fu_169_p2_carry_1[11]),
        .O(icmp_ln95_1_fu_169_p2_carry_i_1_n_7));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln95_1_fu_169_p2_carry_i_2
       (.I0(icmp_ln95_1_fu_169_p2_carry_0[8]),
        .I1(icmp_ln95_1_fu_169_p2_carry_0[7]),
        .I2(icmp_ln95_1_fu_169_p2_carry_1[6]),
        .I3(icmp_ln95_1_fu_169_p2_carry_0[6]),
        .I4(icmp_ln95_1_fu_169_p2_carry_1[7]),
        .I5(icmp_ln95_1_fu_169_p2_carry_1[8]),
        .O(icmp_ln95_1_fu_169_p2_carry_i_2_n_7));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln95_1_fu_169_p2_carry_i_3
       (.I0(icmp_ln95_1_fu_169_p2_carry_0[5]),
        .I1(icmp_ln95_1_fu_169_p2_carry_0[4]),
        .I2(icmp_ln95_1_fu_169_p2_carry_1[3]),
        .I3(icmp_ln95_1_fu_169_p2_carry_0[3]),
        .I4(icmp_ln95_1_fu_169_p2_carry_1[4]),
        .I5(icmp_ln95_1_fu_169_p2_carry_1[5]),
        .O(icmp_ln95_1_fu_169_p2_carry_i_3_n_7));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln95_1_fu_169_p2_carry_i_4
       (.I0(icmp_ln95_1_fu_169_p2_carry_0[2]),
        .I1(icmp_ln95_1_fu_169_p2_carry_0[1]),
        .I2(icmp_ln95_1_fu_169_p2_carry_1[0]),
        .I3(icmp_ln95_1_fu_169_p2_carry_0[0]),
        .I4(icmp_ln95_1_fu_169_p2_carry_1[1]),
        .I5(icmp_ln95_1_fu_169_p2_carry_1[2]),
        .O(icmp_ln95_1_fu_169_p2_carry_i_4_n_7));
  CARRY4 icmp_ln95_fu_163_p2_carry
       (.CI(1'b0),
        .CO({icmp_ln95_fu_163_p2_carry_n_7,icmp_ln95_fu_163_p2_carry_n_8,icmp_ln95_fu_163_p2_carry_n_9,icmp_ln95_fu_163_p2_carry_n_10}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln95_fu_163_p2_carry_O_UNCONNECTED[3:0]),
        .S({flow_control_loop_pipe_sequential_init_U_n_22,flow_control_loop_pipe_sequential_init_U_n_23,flow_control_loop_pipe_sequential_init_U_n_24,flow_control_loop_pipe_sequential_init_U_n_25}));
  CARRY4 icmp_ln95_fu_163_p2_carry__0
       (.CI(icmp_ln95_fu_163_p2_carry_n_7),
        .CO({icmp_ln95_fu_163_p2_carry__0_n_7,icmp_ln95_fu_163_p2_carry__0_n_8,icmp_ln95_fu_163_p2_carry__0_n_9,icmp_ln95_fu_163_p2_carry__0_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln95_fu_163_p2_carry__0_O_UNCONNECTED[3:0]),
        .S({icmp_ln95_fu_163_p2_carry__0_i_1_n_7,icmp_ln95_fu_163_p2_carry__0_i_2_n_7,icmp_ln95_fu_163_p2_carry__0_i_3_n_7,icmp_ln95_fu_163_p2_carry__0_i_4_n_7}));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln95_fu_163_p2_carry__0_i_1
       (.I0(icmp_ln95_fu_163_p2_carry__1_0[22]),
        .I1(icmp_ln95_fu_163_p2_carry__1_0[23]),
        .I2(icmp_ln95_fu_163_p2_carry__1_0[21]),
        .O(icmp_ln95_fu_163_p2_carry__0_i_1_n_7));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln95_fu_163_p2_carry__0_i_2
       (.I0(icmp_ln95_fu_163_p2_carry__1_0[19]),
        .I1(icmp_ln95_fu_163_p2_carry__1_0[20]),
        .I2(icmp_ln95_fu_163_p2_carry__1_0[18]),
        .O(icmp_ln95_fu_163_p2_carry__0_i_2_n_7));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln95_fu_163_p2_carry__0_i_3
       (.I0(icmp_ln95_fu_163_p2_carry__1_0[16]),
        .I1(icmp_ln95_fu_163_p2_carry__1_0[17]),
        .I2(icmp_ln95_fu_163_p2_carry__1_0[15]),
        .O(icmp_ln95_fu_163_p2_carry__0_i_3_n_7));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln95_fu_163_p2_carry__0_i_4
       (.I0(icmp_ln95_fu_163_p2_carry__1_0[13]),
        .I1(icmp_ln95_fu_163_p2_carry__1_0[14]),
        .I2(icmp_ln95_fu_163_p2_carry__1_0[12]),
        .O(icmp_ln95_fu_163_p2_carry__0_i_4_n_7));
  CARRY4 icmp_ln95_fu_163_p2_carry__1
       (.CI(icmp_ln95_fu_163_p2_carry__0_n_7),
        .CO({NLW_icmp_ln95_fu_163_p2_carry__1_CO_UNCONNECTED[3],icmp_ln95_fu_163_p2,icmp_ln95_fu_163_p2_carry__1_n_9,icmp_ln95_fu_163_p2_carry__1_n_10}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_icmp_ln95_fu_163_p2_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,icmp_ln95_fu_163_p2_carry__1_i_1_n_7,icmp_ln95_fu_163_p2_carry__1_i_2_n_7,icmp_ln95_fu_163_p2_carry__1_i_3_n_7}));
  LUT2 #(
    .INIT(4'h1)) 
    icmp_ln95_fu_163_p2_carry__1_i_1
       (.I0(icmp_ln95_fu_163_p2_carry__1_0[30]),
        .I1(icmp_ln95_fu_163_p2_carry__1_0[31]),
        .O(icmp_ln95_fu_163_p2_carry__1_i_1_n_7));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln95_fu_163_p2_carry__1_i_2
       (.I0(icmp_ln95_fu_163_p2_carry__1_0[29]),
        .I1(icmp_ln95_fu_163_p2_carry__1_0[28]),
        .I2(icmp_ln95_fu_163_p2_carry__1_0[27]),
        .O(icmp_ln95_fu_163_p2_carry__1_i_2_n_7));
  LUT3 #(
    .INIT(8'h01)) 
    icmp_ln95_fu_163_p2_carry__1_i_3
       (.I0(icmp_ln95_fu_163_p2_carry__1_0[25]),
        .I1(icmp_ln95_fu_163_p2_carry__1_0[26]),
        .I2(icmp_ln95_fu_163_p2_carry__1_0[24]),
        .O(icmp_ln95_fu_163_p2_carry__1_i_3_n_7));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln95_fu_163_p2_carry_i_5
       (.I0(\j_fu_74_reg_n_7_[11] ),
        .I1(icmp_ln95_fu_163_p2_carry__1_0[10]),
        .I2(\j_fu_74_reg_n_7_[9] ),
        .I3(icmp_ln95_fu_163_p2_carry__1_0[9]),
        .I4(\j_fu_74_reg_n_7_[10] ),
        .I5(icmp_ln95_fu_163_p2_carry__1_0[11]),
        .O(icmp_ln95_fu_163_p2_carry_i_5_n_7));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    icmp_ln95_fu_163_p2_carry_i_6
       (.I0(\j_fu_74_reg_n_7_[8] ),
        .I1(icmp_ln95_fu_163_p2_carry__1_0[7]),
        .I2(icmp_ln95_fu_163_p2_carry__1_0[6]),
        .I3(\j_fu_74_reg_n_7_[7] ),
        .I4(\j_fu_74_reg_n_7_[6] ),
        .I5(icmp_ln95_fu_163_p2_carry__1_0[8]),
        .O(icmp_ln95_fu_163_p2_carry_i_6_n_7));
  LUT6 #(
    .INIT(64'h8008200240041001)) 
    icmp_ln95_fu_163_p2_carry_i_7
       (.I0(\j_fu_74_reg_n_7_[5] ),
        .I1(icmp_ln95_fu_163_p2_carry__1_0[4]),
        .I2(\j_fu_74_reg_n_7_[3] ),
        .I3(icmp_ln95_fu_163_p2_carry__1_0[3]),
        .I4(\j_fu_74_reg_n_7_[4] ),
        .I5(icmp_ln95_fu_163_p2_carry__1_0[5]),
        .O(icmp_ln95_fu_163_p2_carry_i_7_n_7));
  LUT6 #(
    .INIT(64'h8020080240100401)) 
    icmp_ln95_fu_163_p2_carry_i_8
       (.I0(\j_fu_74_reg_n_7_[2] ),
        .I1(icmp_ln95_fu_163_p2_carry__1_0[1]),
        .I2(icmp_ln95_fu_163_p2_carry__1_0[0]),
        .I3(\j_fu_74_reg_n_7_[1] ),
        .I4(\j_fu_74_reg_n_7_[0] ),
        .I5(icmp_ln95_fu_163_p2_carry__1_0[2]),
        .O(icmp_ln95_fu_163_p2_carry_i_8_n_7));
  FDRE \j_fu_74_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[0]),
        .Q(\j_fu_74_reg_n_7_[0] ),
        .R(SR));
  FDRE \j_fu_74_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[10]),
        .Q(\j_fu_74_reg_n_7_[10] ),
        .R(SR));
  FDRE \j_fu_74_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[11]),
        .Q(\j_fu_74_reg_n_7_[11] ),
        .R(SR));
  FDRE \j_fu_74_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[1]),
        .Q(\j_fu_74_reg_n_7_[1] ),
        .R(SR));
  FDRE \j_fu_74_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[2]),
        .Q(\j_fu_74_reg_n_7_[2] ),
        .R(SR));
  FDRE \j_fu_74_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[3]),
        .Q(\j_fu_74_reg_n_7_[3] ),
        .R(SR));
  FDRE \j_fu_74_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[4]),
        .Q(\j_fu_74_reg_n_7_[4] ),
        .R(SR));
  FDRE \j_fu_74_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[5]),
        .Q(\j_fu_74_reg_n_7_[5] ),
        .R(SR));
  FDRE \j_fu_74_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[6]),
        .Q(\j_fu_74_reg_n_7_[6] ),
        .R(SR));
  FDRE \j_fu_74_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[7]),
        .Q(\j_fu_74_reg_n_7_[7] ),
        .R(SR));
  FDRE \j_fu_74_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[8]),
        .Q(\j_fu_74_reg_n_7_[8] ),
        .R(SR));
  FDRE \j_fu_74_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(j_2_fu_157_p2[9]),
        .Q(\j_fu_74_reg_n_7_[9] ),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xfMat2axis_24_16_3840_2160_1_s
   (\B_V_data_1_state_reg[0] ,
    Q,
    xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read,
    xfMat2axis_24_16_3840_2160_1_U0_ap_done,
    \i_fu_62_reg[11]_0 ,
    img_out_TLAST,
    empty_n_reg,
    mOutPtr17_out,
    \B_V_data_1_state_reg[0]_0 ,
    mOutPtr17_out_0,
    \B_V_data_1_state_reg[0]_1 ,
    img_out_TDATA,
    ap_rst_n_inv,
    ap_clk,
    DI,
    S,
    icmp_ln90_fu_151_p2_carry__2,
    icmp_ln90_fu_151_p2_carry__2_0,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    ap_rst_n,
    imgOutput_data_empty_n,
    img_out_TREADY,
    imgOutput_rows_channel_empty_n,
    imgOutput_cols_channel_empty_n,
    CO,
    out,
    \ap_CS_fsm_reg[3]_i_12_0 ,
    \ap_CS_fsm_reg[3]_i_3 ,
    \ap_CS_fsm_reg[3]_i_3_0 ,
    push,
    \mOutPtr_reg[0] ,
    push_1,
    push_2,
    D,
    \sub13_reg_169_reg[11]_0 ,
    \B_V_data_1_payload_B_reg[23] ,
    sel);
  output \B_V_data_1_state_reg[0] ;
  output [1:0]Q;
  output xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;
  output xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  output [0:0]\i_fu_62_reg[11]_0 ;
  output [0:0]img_out_TLAST;
  output empty_n_reg;
  output mOutPtr17_out;
  output \B_V_data_1_state_reg[0]_0 ;
  output mOutPtr17_out_0;
  output \B_V_data_1_state_reg[0]_1 ;
  output [23:0]img_out_TDATA;
  input ap_rst_n_inv;
  input ap_clk;
  input [1:0]DI;
  input [1:0]S;
  input [3:0]icmp_ln90_fu_151_p2_carry__2;
  input [3:0]icmp_ln90_fu_151_p2_carry__2_0;
  input [3:0]ap_enable_reg_pp0_iter1_reg;
  input [3:0]ap_enable_reg_pp0_iter1_reg_0;
  input ap_rst_n;
  input imgOutput_data_empty_n;
  input img_out_TREADY;
  input imgOutput_rows_channel_empty_n;
  input imgOutput_cols_channel_empty_n;
  input [0:0]CO;
  input [11:0]out;
  input [11:0]\ap_CS_fsm_reg[3]_i_12_0 ;
  input [1:0]\ap_CS_fsm_reg[3]_i_3 ;
  input [1:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  input push;
  input [0:0]\mOutPtr_reg[0] ;
  input push_1;
  input push_2;
  input [31:0]D;
  input [11:0]\sub13_reg_169_reg[11]_0 ;
  input [23:0]\B_V_data_1_payload_B_reg[23] ;
  input sel;

  wire [23:0]\B_V_data_1_payload_B_reg[23] ;
  wire \B_V_data_1_state_reg[0] ;
  wire \B_V_data_1_state_reg[0]_0 ;
  wire \B_V_data_1_state_reg[0]_1 ;
  wire [0:0]CO;
  wire [31:0]D;
  wire [1:0]DI;
  wire [1:0]Q;
  wire [1:0]S;
  wire \ap_CS_fsm[3]_i_24_n_7 ;
  wire \ap_CS_fsm[3]_i_25_n_7 ;
  wire \ap_CS_fsm[3]_i_28_n_7 ;
  wire \ap_CS_fsm[3]_i_29_n_7 ;
  wire \ap_CS_fsm[3]_i_30_n_7 ;
  wire \ap_CS_fsm[3]_i_31_n_7 ;
  wire \ap_CS_fsm[3]_i_32_n_7 ;
  wire \ap_CS_fsm[3]_i_33_n_7 ;
  wire \ap_CS_fsm[3]_i_34_n_7 ;
  wire \ap_CS_fsm[3]_i_35_n_7 ;
  wire \ap_CS_fsm[3]_i_36_n_7 ;
  wire \ap_CS_fsm[3]_i_37_n_7 ;
  wire [11:0]\ap_CS_fsm_reg[3]_i_12_0 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_8 ;
  wire \ap_CS_fsm_reg[3]_i_12_n_9 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_10 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_7 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_8 ;
  wire \ap_CS_fsm_reg[3]_i_21_n_9 ;
  wire [1:0]\ap_CS_fsm_reg[3]_i_3 ;
  wire [1:0]\ap_CS_fsm_reg[3]_i_3_0 ;
  wire ap_CS_fsm_state3;
  wire ap_CS_fsm_state4;
  wire [3:0]ap_NS_fsm;
  wire ap_NS_fsm12_out;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire [3:0]ap_enable_reg_pp0_iter1_reg;
  wire [3:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_rst_n;
  wire ap_rst_n_inv;
  wire axi_last_reg_196;
  wire empty_n_reg;
  wire \flow_control_loop_pipe_sequential_init_U/ap_done_cache ;
  wire \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ;
  wire grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg;
  wire [11:0]i_1_reg_174;
  wire \i_fu_62[0]_i_3_n_7 ;
  wire [11:0]i_fu_62_reg;
  wire \i_fu_62_reg[0]_i_2_n_10 ;
  wire \i_fu_62_reg[0]_i_2_n_11 ;
  wire \i_fu_62_reg[0]_i_2_n_12 ;
  wire \i_fu_62_reg[0]_i_2_n_13 ;
  wire \i_fu_62_reg[0]_i_2_n_14 ;
  wire \i_fu_62_reg[0]_i_2_n_7 ;
  wire \i_fu_62_reg[0]_i_2_n_8 ;
  wire \i_fu_62_reg[0]_i_2_n_9 ;
  wire [0:0]\i_fu_62_reg[11]_0 ;
  wire \i_fu_62_reg[4]_i_1_n_10 ;
  wire \i_fu_62_reg[4]_i_1_n_11 ;
  wire \i_fu_62_reg[4]_i_1_n_12 ;
  wire \i_fu_62_reg[4]_i_1_n_13 ;
  wire \i_fu_62_reg[4]_i_1_n_14 ;
  wire \i_fu_62_reg[4]_i_1_n_7 ;
  wire \i_fu_62_reg[4]_i_1_n_8 ;
  wire \i_fu_62_reg[4]_i_1_n_9 ;
  wire \i_fu_62_reg[8]_i_1_n_10 ;
  wire \i_fu_62_reg[8]_i_1_n_11 ;
  wire \i_fu_62_reg[8]_i_1_n_12 ;
  wire \i_fu_62_reg[8]_i_1_n_13 ;
  wire \i_fu_62_reg[8]_i_1_n_14 ;
  wire \i_fu_62_reg[8]_i_1_n_8 ;
  wire \i_fu_62_reg[8]_i_1_n_9 ;
  wire icmp_ln90_fu_151_p2;
  wire [3:0]icmp_ln90_fu_151_p2_carry__2;
  wire [3:0]icmp_ln90_fu_151_p2_carry__2_0;
  wire imgOutput_cols_channel_empty_n;
  wire imgOutput_data_empty_n;
  wire imgOutput_rows_channel_empty_n;
  wire [23:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TREADY_int_regslice;
  wire j_fu_74;
  wire mOutPtr17_out;
  wire mOutPtr17_out_0;
  wire [0:0]\mOutPtr_reg[0] ;
  wire [11:0]out;
  wire push;
  wire push_1;
  wire push_2;
  wire regslice_both_img_out_V_data_V_U_n_11;
  wire regslice_both_img_out_V_data_V_U_n_13;
  wire regslice_both_img_out_V_data_V_U_n_15;
  wire regslice_both_img_out_V_data_V_U_n_16;
  wire regslice_both_img_out_V_data_V_U_n_21;
  wire regslice_both_img_out_V_data_V_U_n_22;
  wire regslice_both_img_out_V_data_V_U_n_9;
  wire sel;
  wire [11:0]sub13_reg_169;
  wire [11:0]\sub13_reg_169_reg[11]_0 ;
  wire [31:0]sub_reg_164;
  wire xfMat2axis_24_16_3840_2160_1_U0_ap_done;
  wire xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED ;
  wire [3:0]\NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED ;
  wire [3:3]\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_24 
       (.I0(i_fu_62_reg[11]),
        .I1(i_fu_62_reg[10]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [10]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [11]),
        .O(\ap_CS_fsm[3]_i_24_n_7 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_25 
       (.I0(i_fu_62_reg[9]),
        .I1(i_fu_62_reg[8]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [8]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [9]),
        .O(\ap_CS_fsm[3]_i_25_n_7 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_28 
       (.I0(i_fu_62_reg[11]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [10]),
        .I2(i_fu_62_reg[10]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [11]),
        .O(\ap_CS_fsm[3]_i_28_n_7 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_29 
       (.I0(i_fu_62_reg[9]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [8]),
        .I2(i_fu_62_reg[8]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [9]),
        .O(\ap_CS_fsm[3]_i_29_n_7 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_30 
       (.I0(i_fu_62_reg[7]),
        .I1(i_fu_62_reg[6]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [6]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [7]),
        .O(\ap_CS_fsm[3]_i_30_n_7 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_31 
       (.I0(i_fu_62_reg[5]),
        .I1(i_fu_62_reg[4]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [4]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [5]),
        .O(\ap_CS_fsm[3]_i_31_n_7 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_32 
       (.I0(i_fu_62_reg[3]),
        .I1(i_fu_62_reg[2]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [2]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [3]),
        .O(\ap_CS_fsm[3]_i_32_n_7 ));
  LUT4 #(
    .INIT(16'h7510)) 
    \ap_CS_fsm[3]_i_33 
       (.I0(i_fu_62_reg[1]),
        .I1(i_fu_62_reg[0]),
        .I2(\ap_CS_fsm_reg[3]_i_12_0 [0]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [1]),
        .O(\ap_CS_fsm[3]_i_33_n_7 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_34 
       (.I0(i_fu_62_reg[7]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [6]),
        .I2(i_fu_62_reg[6]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [7]),
        .O(\ap_CS_fsm[3]_i_34_n_7 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_35 
       (.I0(i_fu_62_reg[5]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [4]),
        .I2(i_fu_62_reg[4]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [5]),
        .O(\ap_CS_fsm[3]_i_35_n_7 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_36 
       (.I0(i_fu_62_reg[3]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [2]),
        .I2(i_fu_62_reg[2]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [3]),
        .O(\ap_CS_fsm[3]_i_36_n_7 ));
  LUT4 #(
    .INIT(16'h8241)) 
    \ap_CS_fsm[3]_i_37 
       (.I0(i_fu_62_reg[1]),
        .I1(\ap_CS_fsm_reg[3]_i_12_0 [0]),
        .I2(i_fu_62_reg[0]),
        .I3(\ap_CS_fsm_reg[3]_i_12_0 [1]),
        .O(\ap_CS_fsm[3]_i_37_n_7 ));
  (* FSM_ENCODING = "none" *) 
  FDSE #(
    .INIT(1'b1)) 
    \ap_CS_fsm_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[0]),
        .Q(Q[0]),
        .S(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[1]),
        .Q(Q[1]),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[2]),
        .Q(ap_CS_fsm_state3),
        .R(ap_rst_n_inv));
  (* FSM_ENCODING = "none" *) 
  FDRE #(
    .INIT(1'b0)) 
    \ap_CS_fsm_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_NS_fsm[3]),
        .Q(ap_CS_fsm_state4),
        .R(ap_rst_n_inv));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_12 
       (.CI(\ap_CS_fsm_reg[3]_i_21_n_7 ),
        .CO({\i_fu_62_reg[11]_0 ,\ap_CS_fsm_reg[3]_i_12_n_8 ,\ap_CS_fsm_reg[3]_i_12_n_9 ,\ap_CS_fsm_reg[3]_i_12_n_10 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm_reg[3]_i_3 ,\ap_CS_fsm[3]_i_24_n_7 ,\ap_CS_fsm[3]_i_25_n_7 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm_reg[3]_i_3_0 ,\ap_CS_fsm[3]_i_28_n_7 ,\ap_CS_fsm[3]_i_29_n_7 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \ap_CS_fsm_reg[3]_i_21 
       (.CI(1'b0),
        .CO({\ap_CS_fsm_reg[3]_i_21_n_7 ,\ap_CS_fsm_reg[3]_i_21_n_8 ,\ap_CS_fsm_reg[3]_i_21_n_9 ,\ap_CS_fsm_reg[3]_i_21_n_10 }),
        .CYINIT(1'b0),
        .DI({\ap_CS_fsm[3]_i_30_n_7 ,\ap_CS_fsm[3]_i_31_n_7 ,\ap_CS_fsm[3]_i_32_n_7 ,\ap_CS_fsm[3]_i_33_n_7 }),
        .O(\NLW_ap_CS_fsm_reg[3]_i_21_O_UNCONNECTED [3:0]),
        .S({\ap_CS_fsm[3]_i_34_n_7 ,\ap_CS_fsm[3]_i_35_n_7 ,\ap_CS_fsm[3]_i_36_n_7 ,\ap_CS_fsm[3]_i_37_n_7 }));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78
       (.CO(icmp_ln90_fu_151_p2),
        .D(ap_NS_fsm[1]),
        .DI(DI),
        .E(j_fu_74),
        .Q({ap_CS_fsm_state3,Q[0]}),
        .S(S),
        .SR(regslice_both_img_out_V_data_V_U_n_13),
        .\ap_CS_fsm_reg[1] (regslice_both_img_out_V_data_V_U_n_15),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_done_cache_reg(regslice_both_img_out_V_data_V_U_n_21),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_1(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter1_reg_2(regslice_both_img_out_V_data_V_U_n_16),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_loop_init_int_reg(regslice_both_img_out_V_data_V_U_n_11),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_196(axi_last_reg_196),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .icmp_ln90_fu_151_p2_carry__2_0(icmp_ln90_fu_151_p2_carry__2),
        .icmp_ln90_fu_151_p2_carry__2_1(icmp_ln90_fu_151_p2_carry__2_0),
        .icmp_ln95_1_fu_169_p2_carry_0(i_1_reg_174),
        .icmp_ln95_1_fu_169_p2_carry_1(sub13_reg_169),
        .icmp_ln95_fu_163_p2_carry__1_0(sub_reg_164),
        .imgOutput_cols_channel_empty_n(imgOutput_cols_channel_empty_n),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_rows_channel_empty_n(imgOutput_rows_channel_empty_n),
        .out(out));
  FDRE #(
    .INIT(1'b0)) 
    grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(regslice_both_img_out_V_data_V_U_n_22),
        .Q(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .R(ap_rst_n_inv));
  FDRE \i_1_reg_174_reg[0] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[0]),
        .Q(i_1_reg_174[0]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[10] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[10]),
        .Q(i_1_reg_174[10]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[11] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[11]),
        .Q(i_1_reg_174[11]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[1] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[1]),
        .Q(i_1_reg_174[1]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[2] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[2]),
        .Q(i_1_reg_174[2]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[3] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[3]),
        .Q(i_1_reg_174[3]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[4] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[4]),
        .Q(i_1_reg_174[4]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[5] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[5]),
        .Q(i_1_reg_174[5]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[6] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[6]),
        .Q(i_1_reg_174[6]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[7] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[7]),
        .Q(i_1_reg_174[7]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[8] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[8]),
        .Q(i_1_reg_174[8]),
        .R(1'b0));
  FDRE \i_1_reg_174_reg[9] 
       (.C(ap_clk),
        .CE(Q[1]),
        .D(i_fu_62_reg[9]),
        .Q(i_1_reg_174[9]),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \i_fu_62[0]_i_3 
       (.I0(i_fu_62_reg[0]),
        .O(\i_fu_62[0]_i_3_n_7 ));
  FDRE \i_fu_62_reg[0] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[0]_i_2_n_14 ),
        .Q(i_fu_62_reg[0]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\i_fu_62_reg[0]_i_2_n_7 ,\i_fu_62_reg[0]_i_2_n_8 ,\i_fu_62_reg[0]_i_2_n_9 ,\i_fu_62_reg[0]_i_2_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\i_fu_62_reg[0]_i_2_n_11 ,\i_fu_62_reg[0]_i_2_n_12 ,\i_fu_62_reg[0]_i_2_n_13 ,\i_fu_62_reg[0]_i_2_n_14 }),
        .S({i_fu_62_reg[3:1],\i_fu_62[0]_i_3_n_7 }));
  FDRE \i_fu_62_reg[10] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[8]_i_1_n_12 ),
        .Q(i_fu_62_reg[10]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[11] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[8]_i_1_n_11 ),
        .Q(i_fu_62_reg[11]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[1] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[0]_i_2_n_13 ),
        .Q(i_fu_62_reg[1]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[2] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[0]_i_2_n_12 ),
        .Q(i_fu_62_reg[2]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[3] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[0]_i_2_n_11 ),
        .Q(i_fu_62_reg[3]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[4] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[4]_i_1_n_14 ),
        .Q(i_fu_62_reg[4]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[4]_i_1 
       (.CI(\i_fu_62_reg[0]_i_2_n_7 ),
        .CO({\i_fu_62_reg[4]_i_1_n_7 ,\i_fu_62_reg[4]_i_1_n_8 ,\i_fu_62_reg[4]_i_1_n_9 ,\i_fu_62_reg[4]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[4]_i_1_n_11 ,\i_fu_62_reg[4]_i_1_n_12 ,\i_fu_62_reg[4]_i_1_n_13 ,\i_fu_62_reg[4]_i_1_n_14 }),
        .S(i_fu_62_reg[7:4]));
  FDRE \i_fu_62_reg[5] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[4]_i_1_n_13 ),
        .Q(i_fu_62_reg[5]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[6] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[4]_i_1_n_12 ),
        .Q(i_fu_62_reg[6]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[7] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[4]_i_1_n_11 ),
        .Q(i_fu_62_reg[7]),
        .R(ap_NS_fsm12_out));
  FDRE \i_fu_62_reg[8] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[8]_i_1_n_14 ),
        .Q(i_fu_62_reg[8]),
        .R(ap_NS_fsm12_out));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \i_fu_62_reg[8]_i_1 
       (.CI(\i_fu_62_reg[4]_i_1_n_7 ),
        .CO({\NLW_i_fu_62_reg[8]_i_1_CO_UNCONNECTED [3],\i_fu_62_reg[8]_i_1_n_8 ,\i_fu_62_reg[8]_i_1_n_9 ,\i_fu_62_reg[8]_i_1_n_10 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\i_fu_62_reg[8]_i_1_n_11 ,\i_fu_62_reg[8]_i_1_n_12 ,\i_fu_62_reg[8]_i_1_n_13 ,\i_fu_62_reg[8]_i_1_n_14 }),
        .S(i_fu_62_reg[11:8]));
  FDRE \i_fu_62_reg[9] 
       (.C(ap_clk),
        .CE(sel),
        .D(\i_fu_62_reg[8]_i_1_n_13 ),
        .Q(i_fu_62_reg[9]),
        .R(ap_NS_fsm12_out));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both regslice_both_img_out_V_data_V_U
       (.\B_V_data_1_payload_B_reg[23]_0 (\B_V_data_1_payload_B_reg[23] ),
        .\B_V_data_1_state_reg[0]_0 (\B_V_data_1_state_reg[0] ),
        .\B_V_data_1_state_reg[0]_1 (\B_V_data_1_state_reg[0]_0 ),
        .\B_V_data_1_state_reg[0]_2 (\B_V_data_1_state_reg[0]_1 ),
        .\B_V_data_1_state_reg[1]_0 (regslice_both_img_out_V_data_V_U_n_15),
        .CO(icmp_ln90_fu_151_p2),
        .D({ap_NS_fsm[3:2],ap_NS_fsm[0]}),
        .E(j_fu_74),
        .Q({ap_CS_fsm_state4,ap_CS_fsm_state3,Q}),
        .SR(regslice_both_img_out_V_data_V_U_n_13),
        .\ap_CS_fsm_reg[1] (regslice_both_img_out_V_data_V_U_n_22),
        .\ap_CS_fsm_reg[2] (regslice_both_img_out_V_data_V_U_n_9),
        .\ap_CS_fsm_reg[2]_0 (regslice_both_img_out_V_data_V_U_n_16),
        .\ap_CS_fsm_reg[2]_1 (CO),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_done_cache(\flow_control_loop_pipe_sequential_init_U/ap_done_cache ),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_loop_init_int(\flow_control_loop_pipe_sequential_init_U/ap_loop_init_int ),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(regslice_both_img_out_V_data_V_U_n_11),
        .ap_rst_n_inv(ap_rst_n_inv),
        .empty_n_reg(empty_n_reg),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg(grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg),
        .grp_xfMat2axis_24_16_3840_2160_1_Pipeline_loop_col_mat2axi_fu_78_ap_start_reg_reg(regslice_both_img_out_V_data_V_U_n_21),
        .imgOutput_cols_channel_empty_n(imgOutput_cols_channel_empty_n),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .imgOutput_rows_channel_empty_n(imgOutput_rows_channel_empty_n),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .mOutPtr17_out(mOutPtr17_out),
        .mOutPtr17_out_0(mOutPtr17_out_0),
        .\mOutPtr_reg[0] (\mOutPtr_reg[0] ),
        .push(push),
        .push_1(push_1),
        .push_2(push_2),
        .xfMat2axis_24_16_3840_2160_1_U0_ap_done(xfMat2axis_24_16_3840_2160_1_U0_ap_done),
        .xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel_regslice_both__parameterized1 regslice_both_img_out_V_last_V_U
       (.\B_V_data_1_state_reg[1]_0 (regslice_both_img_out_V_data_V_U_n_9),
        .Q(ap_CS_fsm_state3),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_rst_n_inv(ap_rst_n_inv),
        .axi_last_reg_196(axi_last_reg_196),
        .imgOutput_data_empty_n(imgOutput_data_empty_n),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TREADY_int_regslice(img_out_TREADY_int_regslice),
        .xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read(xfMat2axis_24_16_3840_2160_1_U0_imgOutput_data_read));
  FDRE \sub13_reg_169_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [0]),
        .Q(sub13_reg_169[0]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [10]),
        .Q(sub13_reg_169[10]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [11]),
        .Q(sub13_reg_169[11]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [1]),
        .Q(sub13_reg_169[1]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [2]),
        .Q(sub13_reg_169[2]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [3]),
        .Q(sub13_reg_169[3]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [4]),
        .Q(sub13_reg_169[4]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [5]),
        .Q(sub13_reg_169[5]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [6]),
        .Q(sub13_reg_169[6]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [7]),
        .Q(sub13_reg_169[7]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [8]),
        .Q(sub13_reg_169[8]),
        .R(1'b0));
  FDRE \sub13_reg_169_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(\sub13_reg_169_reg[11]_0 [9]),
        .Q(sub13_reg_169[9]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    \sub_reg_164[31]_i_1 
       (.I0(Q[0]),
        .I1(imgOutput_cols_channel_empty_n),
        .I2(imgOutput_rows_channel_empty_n),
        .O(ap_NS_fsm12_out));
  FDRE \sub_reg_164_reg[0] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[0]),
        .Q(sub_reg_164[0]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[10] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[10]),
        .Q(sub_reg_164[10]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[11] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[11]),
        .Q(sub_reg_164[11]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[12] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[12]),
        .Q(sub_reg_164[12]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[13] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[13]),
        .Q(sub_reg_164[13]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[14] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[14]),
        .Q(sub_reg_164[14]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[15] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[15]),
        .Q(sub_reg_164[15]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[16] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[16]),
        .Q(sub_reg_164[16]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[17] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[17]),
        .Q(sub_reg_164[17]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[18] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[18]),
        .Q(sub_reg_164[18]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[19] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[19]),
        .Q(sub_reg_164[19]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[1] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[1]),
        .Q(sub_reg_164[1]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[20] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[20]),
        .Q(sub_reg_164[20]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[21] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[21]),
        .Q(sub_reg_164[21]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[22] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[22]),
        .Q(sub_reg_164[22]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[23] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[23]),
        .Q(sub_reg_164[23]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[24] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[24]),
        .Q(sub_reg_164[24]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[25] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[25]),
        .Q(sub_reg_164[25]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[26] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[26]),
        .Q(sub_reg_164[26]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[27] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[27]),
        .Q(sub_reg_164[27]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[28] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[28]),
        .Q(sub_reg_164[28]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[29] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[29]),
        .Q(sub_reg_164[29]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[2] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[2]),
        .Q(sub_reg_164[2]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[30] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[30]),
        .Q(sub_reg_164[30]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[31] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[31]),
        .Q(sub_reg_164[31]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[3] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[3]),
        .Q(sub_reg_164[3]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[4] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[4]),
        .Q(sub_reg_164[4]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[5] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[5]),
        .Q(sub_reg_164[5]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[6] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[6]),
        .Q(sub_reg_164[6]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[7] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[7]),
        .Q(sub_reg_164[7]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[8] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[8]),
        .Q(sub_reg_164[8]),
        .R(1'b0));
  FDRE \sub_reg_164_reg[9] 
       (.C(ap_clk),
        .CE(ap_NS_fsm12_out),
        .D(D[9]),
        .Q(sub_reg_164[9]),
        .R(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "filter2d_design_Filter2d_accel_0_0,Filter2d_accel,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "HLS" *) 
(* X_CORE_INFO = "Filter2d_accel,Vivado 2023.1" *) (* hls_module = "yes" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_AWADDR,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_ARADDR,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    ap_clk,
    ap_rst_n,
    interrupt,
    img_in_TVALID,
    img_in_TREADY,
    img_in_TDATA,
    img_in_TKEEP,
    img_in_TSTRB,
    img_in_TUSER,
    img_in_TLAST,
    img_in_TID,
    img_in_TDEST,
    filter_TVALID,
    filter_TREADY,
    filter_TDATA,
    img_out_TVALID,
    img_out_TREADY,
    img_out_TDATA,
    img_out_TKEEP,
    img_out_TSTRB,
    img_out_TUSER,
    img_out_TLAST,
    img_out_TID,
    img_out_TDEST);
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) input [5:0]s_axi_control_ARADDR;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN filter2d_design_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input s_axi_control_RREADY;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_in:filter:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN filter2d_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* X_INTERFACE_INFO = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TVALID" *) input img_in_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TREADY" *) output img_in_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TDATA" *) input [23:0]img_in_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TKEEP" *) input [2:0]img_in_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TSTRB" *) input [2:0]img_in_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TUSER" *) input [0:0]img_in_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TLAST" *) input [0:0]img_in_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TID" *) input [0:0]img_in_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_in TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_in, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN filter2d_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [0:0]img_in_TDEST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filter TVALID" *) input filter_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filter TREADY" *) output filter_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 filter TDATA" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME filter, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN filter2d_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input [15:0]filter_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TVALID" *) output img_out_TVALID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TREADY" *) input img_out_TREADY;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDATA" *) output [23:0]img_out_TDATA;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TKEEP" *) output [2:0]img_out_TKEEP;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TSTRB" *) output [2:0]img_out_TSTRB;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TUSER" *) output [0:0]img_out_TUSER;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TLAST" *) output [0:0]img_out_TLAST;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TID" *) output [0:0]img_out_TID;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 img_out TDEST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.0, CLK_DOMAIN filter2d_design_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) output [0:0]img_out_TDEST;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire [15:0]filter_TDATA;
  wire filter_TREADY;
  wire filter_TVALID;
  wire [23:0]img_in_TDATA;
  wire img_in_TREADY;
  wire img_in_TVALID;
  wire [23:0]img_out_TDATA;
  wire [0:0]img_out_TLAST;
  wire img_out_TREADY;
  wire img_out_TVALID;
  wire interrupt;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [0:0]NLW_inst_img_out_TDEST_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TID_UNCONNECTED;
  wire [2:0]NLW_inst_img_out_TKEEP_UNCONNECTED;
  wire [2:0]NLW_inst_img_out_TSTRB_UNCONNECTED;
  wire [0:0]NLW_inst_img_out_TUSER_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_inst_s_axi_control_RRESP_UNCONNECTED;

  assign img_out_TDEST[0] = \<const0> ;
  assign img_out_TID[0] = \<const0> ;
  assign img_out_TKEEP[2] = \<const1> ;
  assign img_out_TKEEP[1] = \<const1> ;
  assign img_out_TKEEP[0] = \<const1> ;
  assign img_out_TSTRB[2] = \<const0> ;
  assign img_out_TSTRB[1] = \<const0> ;
  assign img_out_TSTRB[0] = \<const0> ;
  assign img_out_TUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* C_S_AXI_CONTROL_WSTRB_WIDTH = "4" *) 
  (* C_S_AXI_DATA_WIDTH = "32" *) 
  (* C_S_AXI_WSTRB_WIDTH = "4" *) 
  (* SDX_KERNEL = "true" *) 
  (* SDX_KERNEL_SYNTH_INST = "inst" *) 
  (* SDX_KERNEL_TYPE = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Filter2d_accel inst
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .filter_TDATA(filter_TDATA),
        .filter_TREADY(filter_TREADY),
        .filter_TVALID(filter_TVALID),
        .img_in_TDATA(img_in_TDATA),
        .img_in_TDEST(1'b0),
        .img_in_TID(1'b0),
        .img_in_TKEEP({1'b0,1'b0,1'b0}),
        .img_in_TLAST(1'b0),
        .img_in_TREADY(img_in_TREADY),
        .img_in_TSTRB({1'b0,1'b0,1'b0}),
        .img_in_TUSER(1'b0),
        .img_in_TVALID(img_in_TVALID),
        .img_out_TDATA(img_out_TDATA),
        .img_out_TDEST(NLW_inst_img_out_TDEST_UNCONNECTED[0]),
        .img_out_TID(NLW_inst_img_out_TID_UNCONNECTED[0]),
        .img_out_TKEEP(NLW_inst_img_out_TKEEP_UNCONNECTED[2:0]),
        .img_out_TLAST(img_out_TLAST),
        .img_out_TREADY(img_out_TREADY),
        .img_out_TSTRB(NLW_inst_img_out_TSTRB_UNCONNECTED[2:0]),
        .img_out_TUSER(NLW_inst_img_out_TUSER_UNCONNECTED[0]),
        .img_out_TVALID(img_out_TVALID),
        .interrupt(interrupt),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_inst_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_inst_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
