Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.2 (lin64) Build 2615518 Fri Aug  9 15:53:29 MDT 2019
| Date         : Wed Nov 20 11:03:21 2019
| Host         : VMac running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_methodology -file RSA_soc_wrapper_methodology_drc_routed.rpt -pb RSA_soc_wrapper_methodology_drc_routed.pb -rpx RSA_soc_wrapper_methodology_drc_routed.rpx
| Design       : rsa_soc_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1
+---------+----------+------------------------------+------------+
| Rule    | Severity | Description                  | Violations |
+---------+----------+------------------------------+------------+
| LUTAR-1 | Warning  | LUT drives async reset alert | 1          |
+---------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/exp/i_modmult/b_r[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[0]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[1]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[2]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[3]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[4]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[5]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[6]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[0]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[100]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[101]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[102]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[103]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[104]/CLR, rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[105]/CLR (the first 15 of 2382 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>


