{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 12:04:24 2018 " "Info: Processing started: Fri Apr 13 12:04:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mux4_estrutural -c mux4_estrutural --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mux4_estrutural -c mux4_estrutural --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "s\[0\] y\[1\] 11.870 ns Longest " "Info: Longest tpd from source pin \"s\[0\]\" to destination pin \"y\[1\]\" is 11.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns s\[0\] 1 PIN PIN_86 6 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_86; Fanout = 6; PIN Node = 's\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { s[0] } "NODE_NAME" } } { "mux4_estrutural.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux4_estrutural/mux4_estrutural.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.836 ns) + CELL(0.438 ns) 6.126 ns mux2:finalmux\|y\[1\]~2 2 COMB LCCOMB_X27_Y5_N4 1 " "Info: 2: + IC(4.836 ns) + CELL(0.438 ns) = 6.126 ns; Loc. = LCCOMB_X27_Y5_N4; Fanout = 1; COMB Node = 'mux2:finalmux\|y\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.274 ns" { s[0] mux2:finalmux|y[1]~2 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux4_estrutural/mux2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.420 ns) 6.793 ns mux2:finalmux\|y\[1\]~3 3 COMB LCCOMB_X27_Y5_N6 1 " "Info: 3: + IC(0.247 ns) + CELL(0.420 ns) = 6.793 ns; Loc. = LCCOMB_X27_Y5_N6; Fanout = 1; COMB Node = 'mux2:finalmux\|y\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.667 ns" { mux2:finalmux|y[1]~2 mux2:finalmux|y[1]~3 } "NODE_NAME" } } { "mux2.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux4_estrutural/mux2.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.425 ns) + CELL(2.652 ns) 11.870 ns y\[1\] 4 PIN PIN_30 0 " "Info: 4: + IC(2.425 ns) + CELL(2.652 ns) = 11.870 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'y\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.077 ns" { mux2:finalmux|y[1]~3 y[1] } "NODE_NAME" } } { "mux4_estrutural.vhd" "" { Text "C:/Users/aluno/Desktop/circuitos/mux4_estrutural/mux4_estrutural.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.362 ns ( 36.75 % ) " "Info: Total cell delay = 4.362 ns ( 36.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.508 ns ( 63.25 % ) " "Info: Total interconnect delay = 7.508 ns ( 63.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.870 ns" { s[0] mux2:finalmux|y[1]~2 mux2:finalmux|y[1]~3 y[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.870 ns" { s[0] {} s[0]~combout {} mux2:finalmux|y[1]~2 {} mux2:finalmux|y[1]~3 {} y[1] {} } { 0.000ns 0.000ns 4.836ns 0.247ns 2.425ns } { 0.000ns 0.852ns 0.438ns 0.420ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "165 " "Info: Peak virtual memory: 165 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 13 12:04:24 2018 " "Info: Processing ended: Fri Apr 13 12:04:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
