// Seed: 1118949695
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  integer id_4 (
      .id_0(1'b0 && 1'b0),
      .id_1(id_2),
      .id_2(1),
      .id_3("")
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  id_6(
      id_2 - 1 == 1, id_1
  ); module_0(
      id_3, id_5, id_3
  );
  initial begin
    id_1 <= 1;
  end
endmodule
