{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1514707926296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1514707926297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 31 16:12:06 2017 " "Processing started: Sun Dec 31 16:12:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1514707926297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1514707926297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EDA2 -c EDA2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EDA2 -c EDA2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1514707926297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1514707926534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eda2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eda2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EDA2 " "Found entity 1: EDA2" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514707926574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514707926574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "F:/Quartus II/EDA2_FINAL/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514707926577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514707926577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "state_machine.v" "" { Text "F:/Quartus II/EDA2_FINAL/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514707926580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514707926580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "F:/Quartus II/EDA2_FINAL/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514707926582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514707926582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_tb " "Found entity 1: keyboard_tb" {  } { { "keyboard_tb.v" "" { Text "F:/Quartus II/EDA2_FINAL/keyboard_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514707926586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514707926586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eda2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file eda2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 EDA2_tb " "Found entity 1: EDA2_tb" {  } { { "EDA2_tb.v" "" { Text "F:/Quartus II/EDA2_FINAL/EDA2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514707926588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514707926588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file display_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_tb " "Found entity 1: display_tb" {  } { { "display_tb.v" "" { Text "F:/Quartus II/EDA2_FINAL/display_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1514707926590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1514707926590 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EDA2 " "Elaborating entity \"EDA2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1514707926619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:inst22 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:inst22\"" {  } { { "EDA2.bdf" "inst22" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 216 224 392 296 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514707926640 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C 0 keyboard.v(4) " "Net \"C\" at keyboard.v(4) has no driver or initial value, using a default initial value '0'" {  } { { "keyboard.v" "" { Text "F:/Quartus II/EDA2_FINAL/keyboard.v" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1514707926641 "|keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst2 " "Elaborating entity \"display\" for hierarchy \"display:inst2\"" {  } { { "EDA2.bdf" "inst2" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 200 680 856 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514707926642 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dig3 display.v(39) " "Verilog HDL Always Construct warning at display.v(39): variable \"dig3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "F:/Quartus II/EDA2_FINAL/display.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514707926643 "|display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dig2 display.v(40) " "Verilog HDL Always Construct warning at display.v(40): variable \"dig2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "F:/Quartus II/EDA2_FINAL/display.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514707926643 "|display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dig1 display.v(41) " "Verilog HDL Always Construct warning at display.v(41): variable \"dig1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "F:/Quartus II/EDA2_FINAL/display.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514707926643 "|display"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dig0 display.v(42) " "Verilog HDL Always Construct warning at display.v(42): variable \"dig0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "display.v" "" { Text "F:/Quartus II/EDA2_FINAL/display.v" 42 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514707926643 "|display"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:inst " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:inst\"" {  } { { "EDA2.bdf" "inst" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 216 456 648 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1514707926645 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(22) " "Verilog HDL assignment warning at state_machine.v(22): truncated value with size 32 to match size of target (4)" {  } { { "state_machine.v" "" { Text "F:/Quartus II/EDA2_FINAL/state_machine.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514707926646 "|state_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(23) " "Verilog HDL assignment warning at state_machine.v(23): truncated value with size 32 to match size of target (4)" {  } { { "state_machine.v" "" { Text "F:/Quartus II/EDA2_FINAL/state_machine.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514707926646 "|state_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(35) " "Verilog HDL assignment warning at state_machine.v(35): truncated value with size 32 to match size of target (4)" {  } { { "state_machine.v" "" { Text "F:/Quartus II/EDA2_FINAL/state_machine.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514707926646 "|state_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 state_machine.v(36) " "Verilog HDL assignment warning at state_machine.v(36): truncated value with size 32 to match size of target (4)" {  } { { "state_machine.v" "" { Text "F:/Quartus II/EDA2_FINAL/state_machine.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514707926646 "|state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "TD state_machine.v(56) " "Verilog HDL Always Construct warning at state_machine.v(56): variable \"TD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state_machine.v" "" { Text "F:/Quartus II/EDA2_FINAL/state_machine.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514707926646 "|state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T1 state_machine.v(76) " "Verilog HDL Always Construct warning at state_machine.v(76): variable \"T1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state_machine.v" "" { Text "F:/Quartus II/EDA2_FINAL/state_machine.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514707926646 "|state_machine"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "T0 state_machine.v(76) " "Verilog HDL Always Construct warning at state_machine.v(76): variable \"T0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "state_machine.v" "" { Text "F:/Quartus II/EDA2_FINAL/state_machine.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1514707926646 "|state_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 state_machine.v(97) " "Verilog HDL assignment warning at state_machine.v(97): truncated value with size 32 to match size of target (7)" {  } { { "state_machine.v" "" { Text "F:/Quartus II/EDA2_FINAL/state_machine.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514707926647 "|state_machine"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "state_machine.v(87) " "Verilog HDL Case Statement information at state_machine.v(87): all case item expressions in this case statement are onehot" {  } { { "state_machine.v" "" { Text "F:/Quartus II/EDA2_FINAL/state_machine.v" 87 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1514707926647 "|state_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 state_machine.v(117) " "Verilog HDL assignment warning at state_machine.v(117): truncated value with size 32 to match size of target (7)" {  } { { "state_machine.v" "" { Text "F:/Quartus II/EDA2_FINAL/state_machine.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514707926647 "|state_machine"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 state_machine.v(131) " "Verilog HDL assignment warning at state_machine.v(131): truncated value with size 32 to match size of target (7)" {  } { { "state_machine.v" "" { Text "F:/Quartus II/EDA2_FINAL/state_machine.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1514707926647 "|state_machine"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C\[3\] GND " "Pin \"C\[3\]\" is stuck at GND" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 352 416 592 368 "C\[3..0\]" "" } { 232 392 434 248 "C\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514707927055 "|EDA2|C[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[2\] GND " "Pin \"C\[2\]\" is stuck at GND" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 352 416 592 368 "C\[3..0\]" "" } { 232 392 434 248 "C\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514707927055 "|EDA2|C[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[1\] GND " "Pin \"C\[1\]\" is stuck at GND" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 352 416 592 368 "C\[3..0\]" "" } { 232 392 434 248 "C\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514707927055 "|EDA2|C[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "C\[0\] GND " "Pin \"C\[0\]\" is stuck at GND" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 352 416 592 368 "C\[3..0\]" "" } { 232 392 434 248 "C\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514707927055 "|EDA2|C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[6\] GND " "Pin \"disp\[6\]\" is stuck at GND" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 240 928 1104 256 "disp\[6..0\]" "" } { 248 856 928 260 "disp\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514707927055 "|EDA2|disp[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[5\] GND " "Pin \"disp\[5\]\" is stuck at GND" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 240 928 1104 256 "disp\[6..0\]" "" } { 248 856 928 260 "disp\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514707927055 "|EDA2|disp[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[4\] GND " "Pin \"disp\[4\]\" is stuck at GND" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 240 928 1104 256 "disp\[6..0\]" "" } { 248 856 928 260 "disp\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514707927055 "|EDA2|disp[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[3\] GND " "Pin \"disp\[3\]\" is stuck at GND" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 240 928 1104 256 "disp\[6..0\]" "" } { 248 856 928 260 "disp\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514707927055 "|EDA2|disp[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[2\] GND " "Pin \"disp\[2\]\" is stuck at GND" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 240 928 1104 256 "disp\[6..0\]" "" } { 248 856 928 260 "disp\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514707927055 "|EDA2|disp[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[1\] GND " "Pin \"disp\[1\]\" is stuck at GND" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 240 928 1104 256 "disp\[6..0\]" "" } { 248 856 928 260 "disp\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514707927055 "|EDA2|disp[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp\[0\] GND " "Pin \"disp\[0\]\" is stuck at GND" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 240 928 1104 256 "disp\[6..0\]" "" } { 248 856 928 260 "disp\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1514707927055 "|EDA2|disp[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1514707927055 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1514707927100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1514707927247 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514707927247 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R\[3\] " "No output dependent on input pin \"R\[3\]\"" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 256 16 184 272 "R" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514707927309 "|EDA2|R[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R\[2\] " "No output dependent on input pin \"R\[2\]\"" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 256 16 184 272 "R" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514707927309 "|EDA2|R[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R\[1\] " "No output dependent on input pin \"R\[1\]\"" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 256 16 184 272 "R" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514707927309 "|EDA2|R[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R\[0\] " "No output dependent on input pin \"R\[0\]\"" {  } { { "EDA2.bdf" "" { Schematic "F:/Quartus II/EDA2_FINAL/EDA2.bdf" { { 256 16 184 272 "R" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1514707927309 "|EDA2|R[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1514707927309 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1514707927309 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1514707927309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1514707927309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1514707927309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1514707927339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 31 16:12:07 2017 " "Processing ended: Sun Dec 31 16:12:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1514707927339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1514707927339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1514707927339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1514707927339 ""}
