{"Source Block": ["hdl/library/axi_ad9671/axi_ad9671_if.v@180:190@HdlStmAssign", "\n  assign adc_wdata = {adc_data_h_s, adc_data_g_s, adc_data_f_s, adc_data_e_s,\n                      adc_data_d_s, adc_data_c_s, adc_data_b_s, adc_data_a_s};\n\n  assign adc_raddr_s = (PCORE_ID == 0) ? adc_raddr_out : adc_raddr_in;\n  assign adc_sync_s  = (PCORE_ID == 0) ? adc_sync_out : adc_sync_in;\n\n  always @(posedge rx_clk) begin\n    adc_data_a <= adc_rdata[ 15:  0];\n    adc_data_b <= adc_rdata[ 31: 16];\n    adc_data_c <= adc_rdata[ 47: 32];\n"], "Clone Blocks": [["hdl/library/axi_ad9671/axi_ad9671_if.v@179:189", "  assign adc_data_h_s = {int_data[119:112], int_data[127:120]};\n\n  assign adc_wdata = {adc_data_h_s, adc_data_g_s, adc_data_f_s, adc_data_e_s,\n                      adc_data_d_s, adc_data_c_s, adc_data_b_s, adc_data_a_s};\n\n  assign adc_raddr_s = (PCORE_ID == 0) ? adc_raddr_out : adc_raddr_in;\n  assign adc_sync_s  = (PCORE_ID == 0) ? adc_sync_out : adc_sync_in;\n\n  always @(posedge rx_clk) begin\n    adc_data_a <= adc_rdata[ 15:  0];\n    adc_data_b <= adc_rdata[ 31: 16];\n"]], "Diff Content": {"Delete": [[185, "  assign adc_sync_s  = (PCORE_ID == 0) ? adc_sync_out : adc_sync_in;\n"]], "Add": [[185, "  assign adc_raddr_s = (ID == 0) ? adc_raddr_out : adc_raddr_in;\n"], [185, "  assign adc_sync_s  = (ID == 0) ? adc_sync_out : adc_sync_in;\n"]]}}