<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Embedded-System-Library (STM32L1xx): File Members</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Embedded-System-Library (STM32L1xx)
   &#160;<span id="projectnumber">2.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li class="current"><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="navrow3" class="tabs2">
    <ul class="tablist">
      <li><a href="globals.html"><span>All</span></a></li>
      <li><a href="globals_func.html"><span>Functions</span></a></li>
      <li><a href="globals_vars.html"><span>Variables</span></a></li>
      <li><a href="globals_enum.html"><span>Enumerations</span></a></li>
      <li><a href="globals_eval.html"><span>Enumerator</span></a></li>
      <li class="current"><a href="globals_defs.html"><span>Macros</span></a></li>
    </ul>
  </div>
  <div id="navrow4" class="tabs3">
    <ul class="tablist">
      <li><a href="globals_defs.html#index__"><span>_</span></a></li>
      <li><a href="globals_defs_a.html#index_a"><span>a</span></a></li>
      <li><a href="globals_defs_c.html#index_c"><span>c</span></a></li>
      <li><a href="globals_defs_d.html#index_d"><span>d</span></a></li>
      <li><a href="globals_defs_e.html#index_e"><span>e</span></a></li>
      <li><a href="globals_defs_f.html#index_f"><span>f</span></a></li>
      <li><a href="globals_defs_h.html#index_h"><span>h</span></a></li>
      <li><a href="globals_defs_i.html#index_i"><span>i</span></a></li>
      <li><a href="globals_defs_l.html#index_l"><span>l</span></a></li>
      <li><a href="globals_defs_n.html#index_n"><span>n</span></a></li>
      <li><a href="globals_defs_o.html#index_o"><span>o</span></a></li>
      <li><a href="globals_defs_p.html#index_p"><span>p</span></a></li>
      <li><a href="globals_defs_r.html#index_r"><span>r</span></a></li>
      <li class="current"><a href="globals_defs_s.html#index_s"><span>s</span></a></li>
      <li><a href="globals_defs_t.html#index_t"><span>t</span></a></li>
      <li><a href="globals_defs_u.html#index_u"><span>u</span></a></li>
      <li><a href="globals_defs_w.html#index_w"><span>w</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('globals_defs_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="contents">
&#160;

<h3><a class="anchor" id="index_s"></a>- s -</h3><ul>
<li>SCB_AFSR_IMPDEF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga46cd60d29b6615de7c70a9d4bfc6297d">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_ENDIANESS
: <a class="el" href="group___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_PRIGROUP
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_PRIGROUP0
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_PRIGROUP1
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga372eac3d95632115359a016557cc9692">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_PRIGROUP2
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_PRIGROUP3
: <a class="el" href="group___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_PRIGROUP4
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_PRIGROUP5
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0fb910c0ebae3006b6f6892794627268">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_PRIGROUP6
: <a class="el" href="group___peripheral___registers___bits___definition.html#gabe7aa631763933a39471da41af3cfb54">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_PRIGROUP7
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_PRIGROUP_0
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga73ed5772b7584aa9100568c39883e2e2">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_PRIGROUP_1
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_PRIGROUP_2
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_SYSRESETREQ
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_VECTCLRACTIVE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_VECTKEY
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d">STM32L1xx.h</a>
</li>
<li>SCB_AIRCR_VECTRESET
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaec31f9ed3b476e1ec623b0d89df51280">STM32L1xx.h</a>
</li>
<li>SCB_BFAR_ADDRESS
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fa557e7e79fafad57070e8a9fbafd1b">STM32L1xx.h</a>
</li>
<li>SCB_CCR_BFHFNMIGN
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d">STM32L1xx.h</a>
</li>
<li>SCB_CCR_DIV_0_TRP
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1ca0625d0b4b5be3c4332258c28ec4">STM32L1xx.h</a>
</li>
<li>SCB_CCR_NONBASETHRDENA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307">STM32L1xx.h</a>
</li>
<li>SCB_CCR_STKALIGN
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9">STM32L1xx.h</a>
</li>
<li>SCB_CCR_UNALIGN_TRP
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a075d1f9722f6972ed1a98305e24cf9">STM32L1xx.h</a>
</li>
<li>SCB_CCR_USERSETMPEND
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_BFARVALID
: <a class="el" href="group___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_DACCVIOL
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_DIVBYZERO
: <a class="el" href="group___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_IACCVIOL
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_IBUSERR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_IMPRECISERR
: <a class="el" href="group___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_INVPC
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_INVSTATE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga93d1d5e9fda7e579adf017c6e1fd391c">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_MMARVALID
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_MSTKERR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_MUNSTKERR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5332dd0529939aff8423098fa15ad0dc">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_NOCP
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_PRECISERR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_STKERR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_UNALIGNED
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_UNDEFINSTR
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92">STM32L1xx.h</a>
</li>
<li>SCB_CFSR_UNSTKERR
: <a class="el" href="group___peripheral___registers___bits___definition.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe">STM32L1xx.h</a>
</li>
<li>SCB_CPUID_Constant
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga601f7f9ef2f371fc3316931cacddd914">STM32L1xx.h</a>
</li>
<li>SCB_CPUID_IMPLEMENTER
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9">STM32L1xx.h</a>
</li>
<li>SCB_CPUID_PARTNO
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c">STM32L1xx.h</a>
</li>
<li>SCB_CPUID_REVISION
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3">STM32L1xx.h</a>
</li>
<li>SCB_CPUID_VARIANT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac">STM32L1xx.h</a>
</li>
<li>SCB_DFSR_BKPT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga8e74763573130dd268a2723c4ef8ff16">STM32L1xx.h</a>
</li>
<li>SCB_DFSR_DWTTRAP
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga57b2711bf71bcd58516b0fe600e7efb1">STM32L1xx.h</a>
</li>
<li>SCB_DFSR_EXTERNAL
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga823718971909cfa0883c39bc86b97197">STM32L1xx.h</a>
</li>
<li>SCB_DFSR_HALTED
: <a class="el" href="group___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f">STM32L1xx.h</a>
</li>
<li>SCB_DFSR_VCATCH
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a">STM32L1xx.h</a>
</li>
<li>SCB_HFSR_DEBUGEVT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156">STM32L1xx.h</a>
</li>
<li>SCB_HFSR_FORCED
: <a class="el" href="group___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93">STM32L1xx.h</a>
</li>
<li>SCB_HFSR_VECTTBL
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga3027c1edb7f5348120c336517b1c5981">STM32L1xx.h</a>
</li>
<li>SCB_ICSR_ISRPENDING
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2">STM32L1xx.h</a>
</li>
<li>SCB_ICSR_ISRPREEMPT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga699279156aae0333110fe24a5e4e3d21">STM32L1xx.h</a>
</li>
<li>SCB_ICSR_NMIPENDSET
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a7d69b63652f05f4ff9b72d110dec7a">STM32L1xx.h</a>
</li>
<li>SCB_ICSR_PENDSTCLR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga739c687961a5555b6a3903b617461892">STM32L1xx.h</a>
</li>
<li>SCB_ICSR_PENDSTSET
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898">STM32L1xx.h</a>
</li>
<li>SCB_ICSR_PENDSVCLR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga84b3c1eebacbbc3d33ecf875e2e298a1">STM32L1xx.h</a>
</li>
<li>SCB_ICSR_PENDSVSET
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35">STM32L1xx.h</a>
</li>
<li>SCB_ICSR_RETTOBASE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c">STM32L1xx.h</a>
</li>
<li>SCB_ICSR_VECTACTIVE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa03823cedb24b4d4c95812f121a2f493">STM32L1xx.h</a>
</li>
<li>SCB_ICSR_VECTPENDING
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af">STM32L1xx.h</a>
</li>
<li>SCB_MMFAR_ADDRESS
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e67a3513cfb4a2989f2bcd3e680f3a6">STM32L1xx.h</a>
</li>
<li>SCB_SCR_SEVONPEND
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5">STM32L1xx.h</a>
</li>
<li>SCB_SCR_SLEEPDEEP
: <a class="el" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92">STM32L1xx.h</a>
</li>
<li>SCB_SCR_SLEEPONEXIT
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaef484612839a04567ebaeeb57ca0b015">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_BUSFAULTACT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_BUSFAULTENA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga213b425d7d1da3cbaf977d90dc29297d">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_BUSFAULTPENDED
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_MEMFAULTACT
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_MEMFAULTENA
: <a class="el" href="group___peripheral___registers___bits___definition.html#gac2465518e8ed884599f6b882f27ee6f0">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_MEMFAULTPENDED
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_MONITORACT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d926840743a22c4ff50db650b2a0d75">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_PENDSVACT
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_SVCALLACT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_SVCALLPENDED
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_SYSTICKACT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_USGFAULTACT
: <a class="el" href="group___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_USGFAULTENA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a">STM32L1xx.h</a>
</li>
<li>SCB_SHCSR_USGFAULTPENDED
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0">STM32L1xx.h</a>
</li>
<li>SCB_SHPR_PRI_N
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae">STM32L1xx.h</a>
</li>
<li>SCB_SHPR_PRI_N1
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8">STM32L1xx.h</a>
</li>
<li>SCB_SHPR_PRI_N2
: <a class="el" href="group___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc">STM32L1xx.h</a>
</li>
<li>SCB_SHPR_PRI_N3
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a">STM32L1xx.h</a>
</li>
<li>SCB_VTOR_TBLBASE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c">STM32L1xx.h</a>
</li>
<li>SCB_VTOR_TBLOFF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga1a53fe56449df9763635b9ef14ec4eef">STM32L1xx.h</a>
</li>
<li>SDIO_ARG_CMDARG
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819">STM32L1xx.h</a>
</li>
<li>SDIO_CLKCR_BYPASS
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b">STM32L1xx.h</a>
</li>
<li>SDIO_CLKCR_CLKDIV
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424">STM32L1xx.h</a>
</li>
<li>SDIO_CLKCR_CLKEN
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f">STM32L1xx.h</a>
</li>
<li>SDIO_CLKCR_HWFC_EN
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc">STM32L1xx.h</a>
</li>
<li>SDIO_CLKCR_NEGEDGE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2">STM32L1xx.h</a>
</li>
<li>SDIO_CLKCR_PWRSAV
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118">STM32L1xx.h</a>
</li>
<li>SDIO_CLKCR_WIDBUS
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7">STM32L1xx.h</a>
</li>
<li>SDIO_CLKCR_WIDBUS_0
: <a class="el" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151">STM32L1xx.h</a>
</li>
<li>SDIO_CLKCR_WIDBUS_1
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21">STM32L1xx.h</a>
</li>
<li>SDIO_CMD_CEATACMD
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5">STM32L1xx.h</a>
</li>
<li>SDIO_CMD_CMDINDEX
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8">STM32L1xx.h</a>
</li>
<li>SDIO_CMD_CPSMEN
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8">STM32L1xx.h</a>
</li>
<li>SDIO_CMD_ENCMDCOMPL
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b">STM32L1xx.h</a>
</li>
<li>SDIO_CMD_NIEN
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81">STM32L1xx.h</a>
</li>
<li>SDIO_CMD_SDIOSUSPEND
: <a class="el" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368">STM32L1xx.h</a>
</li>
<li>SDIO_CMD_WAITINT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58">STM32L1xx.h</a>
</li>
<li>SDIO_CMD_WAITPEND
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9">STM32L1xx.h</a>
</li>
<li>SDIO_CMD_WAITRESP
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f">STM32L1xx.h</a>
</li>
<li>SDIO_CMD_WAITRESP_0
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa">STM32L1xx.h</a>
</li>
<li>SDIO_CMD_WAITRESP_1
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373">STM32L1xx.h</a>
</li>
<li>SDIO_DCOUNT_DATACOUNT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde">STM32L1xx.h</a>
</li>
<li>SDIO_DCTRL_DBLOCKSIZE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a">STM32L1xx.h</a>
</li>
<li>SDIO_DCTRL_DBLOCKSIZE_0
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db">STM32L1xx.h</a>
</li>
<li>SDIO_DCTRL_DBLOCKSIZE_1
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f">STM32L1xx.h</a>
</li>
<li>SDIO_DCTRL_DBLOCKSIZE_2
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec">STM32L1xx.h</a>
</li>
<li>SDIO_DCTRL_DBLOCKSIZE_3
: <a class="el" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799">STM32L1xx.h</a>
</li>
<li>SDIO_DCTRL_DMAEN
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008">STM32L1xx.h</a>
</li>
<li>SDIO_DCTRL_DTDIR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93">STM32L1xx.h</a>
</li>
<li>SDIO_DCTRL_DTEN
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a">STM32L1xx.h</a>
</li>
<li>SDIO_DCTRL_DTMODE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513">STM32L1xx.h</a>
</li>
<li>SDIO_DCTRL_RWMOD
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a">STM32L1xx.h</a>
</li>
<li>SDIO_DCTRL_RWSTART
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9">STM32L1xx.h</a>
</li>
<li>SDIO_DCTRL_RWSTOP
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e">STM32L1xx.h</a>
</li>
<li>SDIO_DCTRL_SDIOEN
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21">STM32L1xx.h</a>
</li>
<li>SDIO_DLEN_DATALENGTH
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb">STM32L1xx.h</a>
</li>
<li>SDIO_DTIMER_DATATIME
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690">STM32L1xx.h</a>
</li>
<li>SDIO_FIFO_FIFODATA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25">STM32L1xx.h</a>
</li>
<li>SDIO_FIFOCNT_FIFOCOUNT
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2">STM32L1xx.h</a>
</li>
<li>SDIO_ICR_CCRCFAILC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43">STM32L1xx.h</a>
</li>
<li>SDIO_ICR_CEATAENDC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34">STM32L1xx.h</a>
</li>
<li>SDIO_ICR_CMDRENDC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f">STM32L1xx.h</a>
</li>
<li>SDIO_ICR_CMDSENTC
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196">STM32L1xx.h</a>
</li>
<li>SDIO_ICR_CTIMEOUTC
: <a class="el" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297">STM32L1xx.h</a>
</li>
<li>SDIO_ICR_DATAENDC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e">STM32L1xx.h</a>
</li>
<li>SDIO_ICR_DBCKENDC
: <a class="el" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b">STM32L1xx.h</a>
</li>
<li>SDIO_ICR_DCRCFAILC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0">STM32L1xx.h</a>
</li>
<li>SDIO_ICR_DTIMEOUTC
: <a class="el" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b">STM32L1xx.h</a>
</li>
<li>SDIO_ICR_RXOVERRC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e">STM32L1xx.h</a>
</li>
<li>SDIO_ICR_SDIOITC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761">STM32L1xx.h</a>
</li>
<li>SDIO_ICR_STBITERRC
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c">STM32L1xx.h</a>
</li>
<li>SDIO_ICR_TXUNDERRC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_CCRCFAILIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_CEATAENDIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_CMDACTIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_CMDRENDIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_CMDSENTIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_CTIMEOUTIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_DATAENDIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_DBCKENDIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_DCRCFAILIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_DTIMEOUTIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_RXACTIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_RXDAVLIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_RXFIFOEIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_RXFIFOFIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_RXFIFOHFIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_RXOVERRIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_SDIOITIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_STBITERRIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_TXACTIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_TXDAVLIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_TXFIFOEIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_TXFIFOFIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_TXFIFOHEIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7">STM32L1xx.h</a>
</li>
<li>SDIO_MASK_TXUNDERRIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d">STM32L1xx.h</a>
</li>
<li>SDIO_POWER_PWRCTRL
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f">STM32L1xx.h</a>
</li>
<li>SDIO_POWER_PWRCTRL_0
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098">STM32L1xx.h</a>
</li>
<li>SDIO_POWER_PWRCTRL_1
: <a class="el" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e">STM32L1xx.h</a>
</li>
<li>SDIO_RESP0_CARDSTATUS0
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc">STM32L1xx.h</a>
</li>
<li>SDIO_RESP1_CARDSTATUS1
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1">STM32L1xx.h</a>
</li>
<li>SDIO_RESP2_CARDSTATUS2
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066">STM32L1xx.h</a>
</li>
<li>SDIO_RESP3_CARDSTATUS3
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf">STM32L1xx.h</a>
</li>
<li>SDIO_RESP4_CARDSTATUS4
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26">STM32L1xx.h</a>
</li>
<li>SDIO_RESPCMD_RESPCMD
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7">STM32L1xx.h</a>
</li>
<li>SDIO_STA_CCRCFAIL
: <a class="el" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef">STM32L1xx.h</a>
</li>
<li>SDIO_STA_CEATAEND
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c">STM32L1xx.h</a>
</li>
<li>SDIO_STA_CMDACT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc">STM32L1xx.h</a>
</li>
<li>SDIO_STA_CMDREND
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6">STM32L1xx.h</a>
</li>
<li>SDIO_STA_CMDSENT
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284">STM32L1xx.h</a>
</li>
<li>SDIO_STA_CTIMEOUT
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc">STM32L1xx.h</a>
</li>
<li>SDIO_STA_DATAEND
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b">STM32L1xx.h</a>
</li>
<li>SDIO_STA_DBCKEND
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c">STM32L1xx.h</a>
</li>
<li>SDIO_STA_DCRCFAIL
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31">STM32L1xx.h</a>
</li>
<li>SDIO_STA_DTIMEOUT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b">STM32L1xx.h</a>
</li>
<li>SDIO_STA_RXACT
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796">STM32L1xx.h</a>
</li>
<li>SDIO_STA_RXDAVL
: <a class="el" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803">STM32L1xx.h</a>
</li>
<li>SDIO_STA_RXFIFOE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464">STM32L1xx.h</a>
</li>
<li>SDIO_STA_RXFIFOF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446">STM32L1xx.h</a>
</li>
<li>SDIO_STA_RXFIFOHF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d">STM32L1xx.h</a>
</li>
<li>SDIO_STA_RXOVERR
: <a class="el" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc">STM32L1xx.h</a>
</li>
<li>SDIO_STA_SDIOIT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc">STM32L1xx.h</a>
</li>
<li>SDIO_STA_STBITERR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4">STM32L1xx.h</a>
</li>
<li>SDIO_STA_TXACT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784">STM32L1xx.h</a>
</li>
<li>SDIO_STA_TXDAVL
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517">STM32L1xx.h</a>
</li>
<li>SDIO_STA_TXFIFOE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86">STM32L1xx.h</a>
</li>
<li>SDIO_STA_TXFIFOF
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05">STM32L1xx.h</a>
</li>
<li>SDIO_STA_TXFIFOHE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd">STM32L1xx.h</a>
</li>
<li>SDIO_STA_TXUNDERR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa">STM32L1xx.h</a>
</li>
<li>SPI_CR1_BIDIMODE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">STM32L1xx.h</a>
</li>
<li>SPI_CR1_BIDIOE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">STM32L1xx.h</a>
</li>
<li>SPI_CR1_BR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936">STM32L1xx.h</a>
</li>
<li>SPI_CR1_BR_0
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">STM32L1xx.h</a>
</li>
<li>SPI_CR1_BR_1
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">STM32L1xx.h</a>
</li>
<li>SPI_CR1_BR_2
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">STM32L1xx.h</a>
</li>
<li>SPI_CR1_CPHA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">STM32L1xx.h</a>
</li>
<li>SPI_CR1_CPOL
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">STM32L1xx.h</a>
</li>
<li>SPI_CR1_CRCEN
: <a class="el" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b">STM32L1xx.h</a>
</li>
<li>SPI_CR1_CRCNEXT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250">STM32L1xx.h</a>
</li>
<li>SPI_CR1_DFF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">STM32L1xx.h</a>
</li>
<li>SPI_CR1_LSBFIRST
: <a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">STM32L1xx.h</a>
</li>
<li>SPI_CR1_MSTR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">STM32L1xx.h</a>
</li>
<li>SPI_CR1_RXONLY
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">STM32L1xx.h</a>
</li>
<li>SPI_CR1_SPE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">STM32L1xx.h</a>
</li>
<li>SPI_CR1_SSI
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">STM32L1xx.h</a>
</li>
<li>SPI_CR1_SSM
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">STM32L1xx.h</a>
</li>
<li>SPI_CR2_ERRIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">STM32L1xx.h</a>
</li>
<li>SPI_CR2_FRF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">STM32L1xx.h</a>
</li>
<li>SPI_CR2_RXDMAEN
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da">STM32L1xx.h</a>
</li>
<li>SPI_CR2_RXNEIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">STM32L1xx.h</a>
</li>
<li>SPI_CR2_SSOE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">STM32L1xx.h</a>
</li>
<li>SPI_CR2_TXDMAEN
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210">STM32L1xx.h</a>
</li>
<li>SPI_CR2_TXEIE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">STM32L1xx.h</a>
</li>
<li>SPI_CRCPR_CRCPOLY
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247">STM32L1xx.h</a>
</li>
<li>SPI_DR_DR
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_CHLEN
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_CKPOL
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_DATLEN
: <a class="el" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_DATLEN_0
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_DATLEN_1
: <a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_I2SCFG
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_I2SCFG_0
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_I2SCFG_1
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_I2SE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_I2SMOD
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_I2SSTD
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_I2SSTD_0
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_I2SSTD_1
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">STM32L1xx.h</a>
</li>
<li>SPI_I2SCFGR_PCMSYNC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">STM32L1xx.h</a>
</li>
<li>SPI_I2SPR_I2SDIV
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543">STM32L1xx.h</a>
</li>
<li>SPI_I2SPR_MCKOE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0">STM32L1xx.h</a>
</li>
<li>SPI_I2SPR_ODD
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">STM32L1xx.h</a>
</li>
<li>SPI_RXCRCR_RXCRC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181">STM32L1xx.h</a>
</li>
<li>SPI_SR_BSY
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">STM32L1xx.h</a>
</li>
<li>SPI_SR_CHSIDE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de">STM32L1xx.h</a>
</li>
<li>SPI_SR_CRCERR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">STM32L1xx.h</a>
</li>
<li>SPI_SR_MODF
: <a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">STM32L1xx.h</a>
</li>
<li>SPI_SR_OVR
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">STM32L1xx.h</a>
</li>
<li>SPI_SR_RXNE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">STM32L1xx.h</a>
</li>
<li>SPI_SR_TXE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">STM32L1xx.h</a>
</li>
<li>SPI_SR_UDR
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">STM32L1xx.h</a>
</li>
<li>SPI_TXCRCR_TXCRC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09">STM32L1xx.h</a>
</li>
<li>SRAM_BASE
: <a class="el" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc">STM32L1xx.h</a>
</li>
<li>SRAM_BB_BASE
: <a class="el" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454">STM32L1xx.h</a>
</li>
<li>STM32L1XX_HD
: <a class="el" href="group___library__configuration__section.html#ga9c5d143a41febbee11e6700b66822776">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI0
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga75b70d07448c3037234bc2abb8e3d884">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI0_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga6de6aa8e32ae5cd07fd69e42e7226bd1">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI0_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf43c9ef6b61e39655cbe969967c79a69">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI0_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga861a4d7b48ffd93997267baaad12fd51">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI0_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf6439042c8cd14f99fe3813cff47c0ee">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI0_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gacb087e2ded8ac927ee9e1fc0234bfdef">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI0_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa897f1ac8311e57339eaf7813239eaf4">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI0_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga98b2d929e79e5cc2ee7961a75a0ab094">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI0_PH
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga766d0bf3501e207b0baa066cf756688f">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI1
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga7fc84838c77f799cb7e57d6e97c6c16d">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI1_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf4b78c30e4ef4fa441582eb3c102865d">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI1_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga19a11fce288d19546c76257483e0dcb6">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI1_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae45a8c814b13fa19f157364dc715c08a">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI1_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga93cb136eaf357affc4a28a8d423cabbb">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI1_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga8f5c3d1e914af78112179a13e9c736d6">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI1_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga43ea410456aa31dfe6ec4889de62428b">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI1_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf9118efcafa89eeada012ff5ab98387d">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI1_PH
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ac69d7f391e837d8e8adce27704d87d">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI2
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga6d0a0a6b8223777937d8c9012658d6cd">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI2_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4096f472e87e021f4d4c94457ddaf5f1">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI2_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga8cd240d61fd8a9666621f0dee07a08e5">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI2_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga03ce7faaf56aa9efcc74af65619e275e">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI2_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafc35fcdcc89b487fab2901e1f5a7f41b">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI2_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gac3f2b7465d81745f7a772e7689a29618">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI2_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#gab538769f1da056b3f57fb984adeef252">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI2_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#gabe4f5fa56e98b42b64e894f7a9216e05">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI2_PH
: <a class="el" href="group___peripheral___registers___bits___definition.html#gada5ffab92c39cbfc695ce57a4e6177e5">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI3
: <a class="el" href="group___peripheral___registers___bits___definition.html#gac3bf2306f79ebb709da5ecf83e59ded4">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI3_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga45ed24773c389f4477944c2c43d106c0">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI3_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga652183838bb096717551bf8a1917c257">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI3_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#gacb1809e5b8a9ebc4b1cbc8967d985929">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI3_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga205440ffa174509d57c2b6a1814f8202">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI3_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gab2b33beb6294fd7a257f0f3a36e0dcda">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI3_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga40240ee616b6e06ecd8dabe9d8e56e71">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR1_EXTI3_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaaa73420dbafb7f20f16c350a12b0a0f5">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI4
: <a class="el" href="group___peripheral___registers___bits___definition.html#gad2a57b4872977812e60d521268190e1e">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI4_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga51147f1747daf48dbcfad03285ae8889">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI4_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga917aeb0df688d6b34785085fc85d9e47">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI4_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga14ac312beeb19d3bb34a552546477613">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI4_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaec62164e18d1b525e8272169b1efe642">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI4_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gac1d2292b6a856a8a71d82f595b580b9b">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI4_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0adc3c72bddc65977e3ef56df74ed40e">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI4_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#gad5aad8ed8589e28677332ea0b200617b">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI5
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga6682a1b97b04c5c33085ffd2827ccd17">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI5_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafb9581c515a4bdf1ed88fe96d8c24794">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI5_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga90a3f610234dfa13f56e72c76a12be74">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI5_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga33b6bdc1b4bfeda0d4034dc67f1a6046">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI5_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0eea392f1530c7cb794a63d04e268a70">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI5_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga8a4e6644d0144bfb0f913cf20eaf2f8e">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI5_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga740e27c5bead2c914a134ac4ed4d05b3">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI5_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga7d78839e577ab90090abcdcff88e18c8">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI6
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga6c50caf6019fd7d5038d77e61f57ad7b">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI6_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga3e87c78fb6dfde7c8b7f81fe3b65aae9">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI6_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga6528de8e4ca8741e86ae254e1d6b2a70">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI6_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga53d8745705d5eb84c70a8554f61d59ac">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI6_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga26c97cdece451441e49120e754020cdc">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI6_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga804218f2dd83c72e672143ec4f283ad3">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI6_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0d36de53e52c8a4c7991513fec326df6">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI6_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga278997204184bfe7c951c1da327e6fb5">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI7
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga638ea3bb014752813d064d37b3388950">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI7_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f1bfd3af524288b6ce54d7f9aef410a">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI7_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#gab18d324986b18858f901febbcc2a57b7">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI7_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae9f53618d9cf13af2b2ecf191da8595a">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI7_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae38aa3b76227bb8e9d8cedc31c023f63">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI7_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga90d097c1b5cbb62dc86327604907dcd4">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI7_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf2c3a661be3569fffe11515e37de1e4">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR2_EXTI7_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga987bc0488e57b14b0a98e4952df2b539">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI10
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga8fc06b17c3b3d393b749bf9924a43a80">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI10_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga25acdbb9e916c440c41a060d861130ee">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI10_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#gab8d9aec4349bf38a4a9753b267b7de7e">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI10_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga62d2b81d49e30ab4fe96572be5da8484">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI10_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaab3553c540cd836d465824939c2e3b79">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI10_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gabde568ef1c8f4bfaf18954e8ee0716a9">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI10_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga09ed841a11367cda67c7a416ed6d9b99">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI10_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga6dff840a6986b440e7633a3671ce57cc">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI11
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa66cc9a579696c8f5c41f5f138ee1e67">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI11_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0ca8a85d4512677eff6ed2aac897a366">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI11_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaedb3a8cc6b1763e303986553c0e4e7f8">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI11_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0b01c8ba6cb27899a4f5fa494bf2b3f5">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI11_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga6a69d636cda0352da0982c54f582787d">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI11_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga44affe06868a0490f8d0cbbba51ff412">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI11_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga66fb050835077047b576b3a510700d64">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI11_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf7b66390eeb4a8d50ebb7e87e2f281b3">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI8
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2a656b18cc728e38acb72cf8d7e7935">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI8_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae1c6843a871f1a06ca25c0de50048b10">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI8_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4818dc7bffc8dfc2acc48995a62e66c5">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI8_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaba0d34ff57632d7753981404cef548e2">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI8_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa15260ba354dee354f0a71e7913009c3">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI8_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga185287204b8cead31d3760f65c5ca19d">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI8_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga425e41001af4b205b8fbfba723572a81">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI8_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2ecc7a12103b805da045093eb626614d">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI9
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga002462e4c233adc6dd502de726994575">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI9_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga93e284e59c4ff887b2e79851ac0a81c4">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI9_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa9271cbc1ed09774a5fef4b379cab260">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI9_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga1cc355176941881870c620c0837cab48">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI9_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga75af3c7a94cfc78361c94b054f9fe064">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI9_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafce176ef4b389251dadb98d9f59f8fe6">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI9_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga76ef2422b4d021d0cc038cb6325ed311">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR3_EXTI9_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae1b37bf746ccfe0750aebd28cfa52a0c">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI12
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga9d4b31f4a75d935b6a52afe6a16463d1">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI12_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga3ceaa63866465faa8145ce0c5d9a44d0">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI12_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#gad8b00a462533a83c75c588340a2fa710">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI12_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4d27668b1fa6b1accde06aa144faa970">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI12_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa46ddd43a361d82abcb3cb7779ac74ff">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI12_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga102ee111e27fd67228c169836dd0849e">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI12_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#gad9785209e7e13fcf9c4f82d57bae0837">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI12_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5c78af5f130089bec32d6f782288765c">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI13
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga7f04cda5bfe876431d5ad864302d7fa1">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI13_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga0514aaa894c9be44ba47c1346756f90b">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI13_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga34e6776e3ebfecc9e78c5aec77c48eff">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI13_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga1c7833d4e3c6b7f3878f62a200a6ab14">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI13_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#gabed530f628b3c37281f7a583af1cdb3c">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI13_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga7dc5424bf39509a989464a81ec0714da">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI13_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaaf4c995587d7bae6436e6793b8214627">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI13_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4dedb6adbf49c40e5a15ad2afc471155">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI14
: <a class="el" href="group___peripheral___registers___bits___definition.html#gabde06df3ec6e357374820a5a615991aa">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI14_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga7ad140a68e3e4e0406a182a504679ea9">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI14_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae5c1b8a0f2b4f79bd868bbb2b4eff617">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI14_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga8ca668cdd447acb1740566f46de5eb19">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI14_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga2f20b2bfa9dc8b57a987c127c6dfa6fe">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI14_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4c13c49f6d93865ba05361cd86fddabf">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI14_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga9df1ee6f60db93301acaa9220a591da9">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI14_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae8ae4d091bb2c7148188ef430734020a">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI15
: <a class="el" href="group___peripheral___registers___bits___definition.html#gabd325c27cff1ae3de773d5e205a33f4e">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI15_PA
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae2f28920677dd99f9132ed28f7b1d5e2">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI15_PB
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga412f44d6a8f8f60420d7e7f8b5635e09">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI15_PC
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga49778592caef3a176ee82c9b83e25148">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI15_PD
: <a class="el" href="group___peripheral___registers___bits___definition.html#gac23e07d92a68cf7f8c3e58b479638885">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI15_PE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaefd64bc0ea005d03068f2e9b8f425944">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI15_PF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga5e88d51ebabe9f70e5b7c2ad60899d54">STM32L1xx.h</a>
</li>
<li>SYSCFG_EXTICR4_EXTI15_PG
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga51d341c45e98ccbd82bf7003bfa56e6b">STM32L1xx.h</a>
</li>
<li>SYSCFG_MEMRMP_BOOT_MODE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga38d77b745bf303f4f353c7029591102b">STM32L1xx.h</a>
</li>
<li>SYSCFG_MEMRMP_BOOT_MODE_0
: <a class="el" href="group___peripheral___registers___bits___definition.html#gab3aac746e615c3eb9681d6561ca8b1d2">STM32L1xx.h</a>
</li>
<li>SYSCFG_MEMRMP_BOOT_MODE_1
: <a class="el" href="group___peripheral___registers___bits___definition.html#gafa10e1a3a5f7c6fd4a6f53c3c9b38945">STM32L1xx.h</a>
</li>
<li>SYSCFG_MEMRMP_MEM_MODE
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga3c05039ec67573c00da29f58b914f258">STM32L1xx.h</a>
</li>
<li>SYSCFG_MEMRMP_MEM_MODE_0
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga30d5f406535f94faea2e7f924d50201b">STM32L1xx.h</a>
</li>
<li>SYSCFG_MEMRMP_MEM_MODE_1
: <a class="el" href="group___peripheral___registers___bits___definition.html#gab5d76e8b4d801b35c31ef352b33407be">STM32L1xx.h</a>
</li>
<li>SYSCFG_PMC_USB_PU
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaeacd458ca5466228f2f21c66253a9f5e">STM32L1xx.h</a>
</li>
<li>SysTick_CALIB_NOREF
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d">STM32L1xx.h</a>
</li>
<li>SysTick_CALIB_SKEW
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58">STM32L1xx.h</a>
</li>
<li>SysTick_CALIB_TENMS
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga3cd8d9bf0fcebcaf96e2f9a131b123d2">STM32L1xx.h</a>
</li>
<li>SysTick_CTRL_CLKSOURCE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d">STM32L1xx.h</a>
</li>
<li>SysTick_CTRL_COUNTFLAG
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7">STM32L1xx.h</a>
</li>
<li>SysTick_CTRL_ENABLE
: <a class="el" href="group___peripheral___registers___bits___definition.html#gae062a243b69b8a56226b0349ec51a9ef">STM32L1xx.h</a>
</li>
<li>SysTick_CTRL_TICKINT
: <a class="el" href="group___peripheral___registers___bits___definition.html#gaf2621dc0d596c0c744d80e31f040820a">STM32L1xx.h</a>
</li>
<li>SysTick_LOAD_RELOAD
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5">STM32L1xx.h</a>
</li>
<li>SysTick_VAL_CURRENT
: <a class="el" href="group___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2">STM32L1xx.h</a>
</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue Mar 31 2020 16:02:39 for Embedded-System-Library (STM32L1xx) by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
