<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">lru_unit_m</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">lru_unit</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.cache_miss_handler_m.html">cache_miss_handler_m</a>.<a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html">lru_unit_m</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="1" id="i_sa_data">
            <p>i_sa_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__lru_unit.v.html#4">src/lru_unit.v, 4:45</a>
            </p>
          </td>
          <td>
            <h4>r_status_array_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#r_status_array_data">instruction_cache.cache_miss_handler_m.r_status_array_data</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#117">src/cache_miss_handler.v:117</a>
            </p>
          </td>
          <td>
            <h4>w_blk_stat</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#w_blk_stat">instruction_cache.cache_miss_handler_m.lru_unit_m.w_blk_stat</a>
            </p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#18">src/lru_unit.v:18</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="2" id="i_sa_data_valid">
            <p>i_sa_data_valid</p>
          </td>
          <td rowspan="2">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__lru_unit.v.html#5">src/lru_unit.v, 5:45</a>
            </p>
          </td>
          <td>
            <h4>r_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#r_valid">instruction_cache.cache_miss_handler_m.r_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#118">src/cache_miss_handler.v:118</a>
            </p>
          </td>
          <td>
            <h4>w_blk_stat</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#w_blk_stat">instruction_cache.cache_miss_handler_m.lru_unit_m.w_blk_stat</a>
            </p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#18">src/lru_unit.v:18</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <p>None</p>
          </td>
          <td>
            <h4>o_brm_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#o_brm_valid">instruction_cache.cache_miss_handler_m.lru_unit_m.o_brm_valid</a>
            </p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#25">src/lru_unit.v:25</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="6" id="o_block_replacement_mask">
            <p>o_block_replacement_mask</p>
          </td>
          <td rowspan="6">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__lru_unit.v.html#7">src/lru_unit.v, 7:45</a>
            </p>
          </td>
          <td>
            <p>4'h8</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#30">src/lru_unit.v:30</a>
            </p>
          </td>
          <td>
            <h4>lru_block_replacement_mask</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#lru_block_replacement_mask">instruction_cache.cache_miss_handler_m.lru_block_replacement_mask</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#120">src/cache_miss_handler.v:120</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>w_blk_stat</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#w_blk_stat">instruction_cache.cache_miss_handler_m.lru_unit_m.w_blk_stat</a>
            </p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#33">src/lru_unit.v:33</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>4'h4</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#36">src/lru_unit.v:36</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>4'h1</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#39">src/lru_unit.v:39</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>4'h8</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#42">src/lru_unit.v:42</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>4'h0</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#45">src/lru_unit.v:45</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="o_brm_valid">
            <p>o_brm_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__lru_unit.v.html#8">src/lru_unit.v, 8:45</a>
            </p>
          </td>
          <td>
            <h4>i_sa_data_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#i_sa_data_valid">instruction_cache.cache_miss_handler_m.lru_unit_m.i_sa_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#25">src/lru_unit.v:25</a>
            </p>
          </td>
          <td>
            <h4>lru_brm_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.html#lru_brm_valid">instruction_cache.cache_miss_handler_m.lru_brm_valid</a>
            </p>
            <p>Examine RTL: <a href="src__cache_miss_handler.v.html#121">src/cache_miss_handler.v:121</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="SA_DATA_WIDTH">
            <p>SA_DATA_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__lru_unit.v.html#11">src/lru_unit.v, 11:16</a>
            </p>
          </td>
          <td>
            <p>32'sh8</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#11">src/lru_unit.v:11</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_BLOCKS">
            <p>NUM_BLOCKS</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__lru_unit.v.html#12">src/lru_unit.v, 12:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#12">src/lru_unit.v:12</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="USE_BIT_IDX">
            <p>USE_BIT_IDX</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__lru_unit.v.html#15">src/lru_unit.v, 15:16</a>
            </p>
          </td>
          <td>
            <p>32'sh0</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#15">src/lru_unit.v:15</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="VALID_BIT_IDX">
            <p>VALID_BIT_IDX</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__lru_unit.v.html#16">src/lru_unit.v, 16:16</a>
            </p>
          </td>
          <td>
            <p>32'sh1</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#16">src/lru_unit.v:16</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="14" id="w_blk_stat">
            <p>w_blk_stat</p>
          </td>
          <td rowspan="14">
            <p>
              <strong>type</strong>: logic</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__lru_unit.v.html#18">src/lru_unit.v, 18:27</a>
            </p>
          </td>
          <td>
            <h4>i_sa_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#i_sa_data">instruction_cache.cache_miss_handler_m.lru_unit_m.i_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#19">src/lru_unit.v:19</a>
            </p>
          </td>
          <td>
            <h4>o_block_replacement_mask</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#o_block_replacement_mask">instruction_cache.cache_miss_handler_m.lru_unit_m.o_block_replacement_mask</a>
            </p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#33">src/lru_unit.v:33</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_sa_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#i_sa_data">instruction_cache.cache_miss_handler_m.lru_unit_m.i_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#20">src/lru_unit.v:20</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_sa_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#i_sa_data">instruction_cache.cache_miss_handler_m.lru_unit_m.i_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#21">src/lru_unit.v:21</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_sa_data</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#i_sa_data">instruction_cache.cache_miss_handler_m.lru_unit_m.i_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#22">src/lru_unit.v:22</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_sa_data_valid</h4>
            <p>
              <a href="instruction_cache.cache_miss_handler_m.lru_unit_m.html#i_sa_data_valid">instruction_cache.cache_miss_handler_m.lru_unit_m.i_sa_data_valid</a>
            </p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#23">src/lru_unit.v:23</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>3'h6</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#19">src/lru_unit.v:19</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h2</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#19">src/lru_unit.v:19</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>3'h4</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#20">src/lru_unit.v:20</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h2</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#20">src/lru_unit.v:20</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>3'h2</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#21">src/lru_unit.v:21</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h2</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#21">src/lru_unit.v:21</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>3'h0</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#22">src/lru_unit.v:22</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'h2</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#22">src/lru_unit.v:22</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__lru_unit.v.html#23">src/lru_unit.v:23</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>