Improving performance of nested loops on reconfigurable array processors