

module TesteBench();
	reg a, b, c, d, ready, reset;
	wire s0, s1, s2, s3;
	input wire clk;
	
	Codificador tb(.a(A), .b(B), .c(C), .d(D), .ready(ready), .reset(reset), .s0(S0), .s1(S1), .s2(S2), .s3(S3));
	
	initial begin
	a = 1;
	b = 0;
	c = 0;
	d = 1;
	ready = 1;
	
	#30
	
	reset = 1
	
	#10
	reset = 0;
	a = 0;
	b = 0;
	c = 0;
	d = 1;
	
	ready = 1;
	
	#50
	$stop;

	end
	always #5 clk = ~clk;
endmodule
