<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<section xmlns="http://docbook.org/ns/docbook" version="5.0" xmlns:xlink="http://www.w3.org/1999/xlink" xml:id="_group___d_m_a__interrupt__enable__definitions" xml:lang="en-US">
<title>DMA_interrupt_enable_definitions</title>
<indexterm><primary>DMA_interrupt_enable_definitions</primary></indexterm>
<simplesect>
    <title>Macros    </title>
        <itemizedlist>
            <listitem><para>#define <link linkend="_group___d_m_a__interrupt__enable__definitions_1ga06e83dd277e0d3e5635cf8ce8dfd6e16">DMA_IT_TC</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__interrupt__enable__definitions_1gadf11c572b9797e04a14b105fdc2e5f66">DMA_IT_HT</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__interrupt__enable__definitions_1gaf9d92649d2a0146f663ff253d8f3b59e">DMA_IT_TE</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__interrupt__enable__definitions_1ga71137443f7bdced1ee80697596e9ea98">DMA_IT_DME</link>   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</link>)</para>
</listitem>
            <listitem><para>#define <link linkend="_group___d_m_a__interrupt__enable__definitions_1ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</link>   ((uint32_t)0x00000080)</para>
</listitem>
        </itemizedlist>
</simplesect>
<section>
<title>Detailed Description</title>
</section>
<section>
<title>Macro Definition Documentation</title>
<anchor xml:id="_group___d_m_a__interrupt__enable__definitions_1ga71137443f7bdced1ee80697596e9ea98"/><section>
    <title>DMA_IT_DME</title>
<indexterm><primary>DMA_IT_DME</primary><secondary>DMA_interrupt_enable_definitions</secondary></indexterm>
<indexterm><primary>DMA_interrupt_enable_definitions</primary><secondary>DMA_IT_DME</secondary></indexterm>
<para><computeroutput>#define DMA_IT_DME   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__dma_8h_source_1l00378">378</link> of file <link linkend="_stm32f4xx__hal__dma_8h_source">stm32f4xx_hal_dma.h</link>.</para>
</section>
<anchor xml:id="_group___d_m_a__interrupt__enable__definitions_1ga93164ec039fc5579662c382e68d7d13f"/><section>
    <title>DMA_IT_FE</title>
<indexterm><primary>DMA_IT_FE</primary><secondary>DMA_interrupt_enable_definitions</secondary></indexterm>
<indexterm><primary>DMA_interrupt_enable_definitions</primary><secondary>DMA_IT_FE</secondary></indexterm>
<para><computeroutput>#define DMA_IT_FE   ((uint32_t)0x00000080)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__dma_8h_source_1l00379">379</link> of file <link linkend="_stm32f4xx__hal__dma_8h_source">stm32f4xx_hal_dma.h</link>.</para>
</section>
<anchor xml:id="_group___d_m_a__interrupt__enable__definitions_1gadf11c572b9797e04a14b105fdc2e5f66"/><section>
    <title>DMA_IT_HT</title>
<indexterm><primary>DMA_IT_HT</primary><secondary>DMA_interrupt_enable_definitions</secondary></indexterm>
<indexterm><primary>DMA_interrupt_enable_definitions</primary><secondary>DMA_IT_HT</secondary></indexterm>
<para><computeroutput>#define DMA_IT_HT   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__dma_8h_source_1l00376">376</link> of file <link linkend="_stm32f4xx__hal__dma_8h_source">stm32f4xx_hal_dma.h</link>.</para>
</section>
<anchor xml:id="_group___d_m_a__interrupt__enable__definitions_1ga06e83dd277e0d3e5635cf8ce8dfd6e16"/><section>
    <title>DMA_IT_TC</title>
<indexterm><primary>DMA_IT_TC</primary><secondary>DMA_interrupt_enable_definitions</secondary></indexterm>
<indexterm><primary>DMA_interrupt_enable_definitions</primary><secondary>DMA_IT_TC</secondary></indexterm>
<para><computeroutput>#define DMA_IT_TC   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__dma_8h_source_1l00375">375</link> of file <link linkend="_stm32f4xx__hal__dma_8h_source">stm32f4xx_hal_dma.h</link>.</para>
</section>
<anchor xml:id="_group___d_m_a__interrupt__enable__definitions_1gaf9d92649d2a0146f663ff253d8f3b59e"/><section>
    <title>DMA_IT_TE</title>
<indexterm><primary>DMA_IT_TE</primary><secondary>DMA_interrupt_enable_definitions</secondary></indexterm>
<indexterm><primary>DMA_interrupt_enable_definitions</primary><secondary>DMA_IT_TE</secondary></indexterm>
<para><computeroutput>#define DMA_IT_TE   ((uint32_t)<link linkend="_group___peripheral___registers___bits___definition_1gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</link>)</computeroutput></para><para>
Definition at line <link linkend="_stm32f4xx__hal__dma_8h_source_1l00377">377</link> of file <link linkend="_stm32f4xx__hal__dma_8h_source">stm32f4xx_hal_dma.h</link>.</para>
</section>
</section>
</section>
