
*** Running vivado
    with args -log Add_Sub_4_bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Add_Sub_4_bit.tcl


****** Vivado v2018.2.1 (64-bit)
  **** SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
  **** IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Add_Sub_4_bit.tcl -notrace
Command: synth_design -top Add_Sub_4_bit -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6672 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 381.848 ; gain = 97.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Add_Sub_4_bit' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/4_bit_Add_Sub.vhd:43]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/RCA_4.vhd:34' bound to instance 'RCA_4_0' of component 'RCA_4' [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/4_bit_Add_Sub.vhd:57]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/RCA_4.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:34' bound to instance 'FA_0' of component 'FA' [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/RCA_4.vhd:55]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (1#1) [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'FA' (2#1) [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:34' bound to instance 'FA_1' of component 'FA' [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/RCA_4.vhd:62]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:34' bound to instance 'FA_2' of component 'FA' [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/RCA_4.vhd:69]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/FA.vhd:34' bound to instance 'FA_3' of component 'FA' [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/RCA_4.vhd:76]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (3#1) [E:/testingPrograms/Digital-Designs/Ripple Carry Adder/sources/RCA_4.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Add_Sub_4_bit' (4#1) [E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.srcs/sources_1/new/4_bit_Add_Sub.vhd:43]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 436.906 ; gain = 152.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 436.906 ; gain = 152.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 436.906 ; gain = 152.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 436.906 ; gain = 152.645
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
	   3 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Add_Sub_4_bit 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module FA 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 576.113 ; gain = 291.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 576.113 ; gain = 291.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 576.113 ; gain = 291.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 576.113 ; gain = 291.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 576.113 ; gain = 291.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 576.113 ; gain = 291.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 576.113 ; gain = 291.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 576.113 ; gain = 291.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 576.113 ; gain = 291.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     3|
|2     |LUT4 |     1|
|3     |LUT5 |     3|
|4     |LUT6 |     3|
|5     |IBUF |     9|
|6     |OBUF |     6|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    25|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 576.113 ; gain = 291.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 576.113 ; gain = 291.852
Synthesis Optimization Complete : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 576.113 ; gain = 291.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 676.156 ; gain = 403.855
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/testingPrograms/Digital-Designs/Nanoprocessor/Nanoprocessor.runs/synth_1/Add_Sub_4_bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Add_Sub_4_bit_utilization_synth.rpt -pb Add_Sub_4_bit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 676.156 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 19 13:47:36 2023...
