{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1727272440292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1727272440292 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 25 14:54:00 2024 " "Processing started: Wed Sep 25 14:54:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1727272440292 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272440292 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272440292 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1727272440722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1727272440723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/vga_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/vga_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_top-vga_top_rtl " "Found design unit 1: vga_top-vga_top_rtl" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272453579 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272453579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272453579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/frame_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/frame_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 frame_counter-frame_counter_rtl " "Found design unit 1: frame_counter-frame_counter_rtl" {  } { { "src/frame_counter.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/frame_counter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272453581 ""} { "Info" "ISGN_ENTITY_NAME" "1 frame_counter " "Found entity 1: frame_counter" {  } { { "src/frame_counter.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/frame_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272453581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272453581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pixel_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pixel_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixel_gen-pixel_gen_rtl " "Found design unit 1: pixel_gen-pixel_gen_rtl" {  } { { "src/pixel_gen.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/pixel_gen.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272453581 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixel_gen " "Found entity 1: pixel_gen" {  } { { "src/pixel_gen.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/pixel_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272453581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272453581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/questa/vga_top_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simulation/questa/vga_top_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_top_tb-vga_top_behav " "Found design unit 1: vga_top_tb-vga_top_behav" {  } { { "simulation/questa/vga_top_tb.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/simulation/questa/vga_top_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272453582 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_top_tb " "Found entity 1: vga_top_tb" {  } { { "simulation/questa/vga_top_tb.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/simulation/questa/vga_top_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1727272453582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272453582 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_top " "Elaborating entity \"vga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1727272453649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "frame_counter frame_counter:counter_unit A:frame_counter_rtl " "Elaborating entity \"frame_counter\" using architecture \"A:frame_counter_rtl\" for hierarchy \"frame_counter:counter_unit\"" {  } { { "src/vga_top.vhd" "counter_unit" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 41 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727272453652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pixel_gen pixel_gen:pixel_generate A:pixel_gen_rtl " "Elaborating entity \"pixel_gen\" using architecture \"A:pixel_gen_rtl\" for hierarchy \"pixel_gen:pixel_generate\"" {  } { { "src/vga_top.vhd" "pixel_generate" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 47 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727272453654 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727272454653 "|vga_top|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727272454653 "|vga_top|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727272454653 "|vga_top|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727272454653 "|vga_top|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727272454653 "|vga_top|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727272454653 "|vga_top|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727272454653 "|vga_top|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727272454653 "|vga_top|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727272454653 "|vga_top|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727272454653 "|vga_top|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727272454653 "|vga_top|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 74 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1727272454653 "|vga_top|VGA_B[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1727272454653 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1727272454808 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1727272455339 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1727272455339 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727272455396 "|vga_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727272455396 "|vga_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "src/vga_top.vhd" "" { Text "/home/ojakinlade/Documents/terasic-de1-soc-projects/Projects/P7_VGA/src/vga_top.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1727272455396 "|vga_top|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1727272455396 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "122 " "Implemented 122 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1727272455397 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1727272455397 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1727272455397 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1727272455397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1727272455406 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 25 14:54:15 2024 " "Processing ended: Wed Sep 25 14:54:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1727272455406 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1727272455406 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1727272455406 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1727272455406 ""}
