# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd" \
"../../../../lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteC/lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd" \
"../../../../lab1_parteE.srcs/sources_1/imports/new/counter_Nbits.vhd" \
"../../../../lab1_parteE.srcs/sources_1/new/divisor_frecuencia.vhd" \
"../../../../lab1_parteE.srcs/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd" \
"../../../../lab1_parteE.srcs/sim_1/new/testbench_parteE.vhd" \

# Do not sort compile order
nosort
