INFO: [v++ 60-1548] Creating build summary session with primary output W:/vitis_workspace/ip24/att4/hls_component/hls_component\hls_component.hlscompile_summary, at 03/11/24 20:06:51
INFO: [v++ 82-31] Launching vitis_hls: vitis_hls -nolog -run csynth -work_dir W:/vitis_workspace/ip24/att4/hls_component/hls_component -config W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg -cmdlineconfig W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline
ECHO is off.
ECHO is off.

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
  **** SW Build 4023990 on Oct 11 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2023.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2023.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Kevin Lau' on host 'kvl-tuf' (Windows NT_amd64 version 6.2) on Mon Mar 11 20:06:56 +0000 2024
INFO: [HLS 200-10] In directory 'W:/vitis_workspace/ip24/att4/hls_component'
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_component/hls/config.cmdline
INFO: [HLS 200-2005] Using work_dir W:/vitis_workspace/ip24/att4/hls_component/hls_component 
INFO: [HLS 200-1510] Running: open_project W:/vitis_workspace/ip24/att4/hls_component/hls_component -diskless 
INFO: [HLS 200-1510] Running: open_solution hls 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: apply_ini W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg 
INFO: [HLS 200-1909] Reading HLS ini file W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg
INFO: [HLS 200-1465] Applying ini 'syn.file=accel.cpp' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'W:/vitis_workspace/ip24/att4/hls_component/accel.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.cflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'syn.csimflags=-I C:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IW:/vitis_workspace/ip24/att4/hls_component/include -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'tb.cflags=-IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/opencv/build/install/include -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IC:/Xilinx/Vitis_Libraries/vision/ext/xcl2 -IC:/Xilinx/include/OpenCL-CLHPP/include -IC:/Xilinx/include/OpenCL-Headers -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12)
ERROR: [HLS 200-1912] Problem with ini entry 'tb.cflags=-IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/opencv/build/install/include -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IC:/Xilinx/Vitis_Libraries/vision/ext/xcl2 -IC:/Xilinx/include/OpenCL-CLHPP/include -IC:/Xilinx/include/OpenCL-Headers -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12): can't read "tbflag": no such variable
INFO: [HLS 200-1510] Running: close_project 
ERROR: problem with 'tb.cflags=-IC:/Xilinx/Vitis_Libraries/vision/L2/examples/cvtcolor/config -IC:/opencv/build/install/include -IC:/Xilinx/Vitis_Libraries/vision/L1/include -IC:/Xilinx/Vitis_Libraries/vision/ext/xcl2 -IC:/Xilinx/include/OpenCL-CLHPP/include -IC:/Xilinx/include/OpenCL-Headers -I ./ -D__SDSVHLS__ -std=c++14' at W:/vitis_workspace/ip24/att4/hls_component/hls_config.cfg(12): can't read "tbflag": no such variable
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.731 seconds; peak allocated memory: 0.000 MB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Mar 11 20:06:57 2024...
