# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
# Date created = 15:01:24  May 08, 2023
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		key_clock_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE6F17C8
set_global_assignment -name TOP_LEVEL_ENTITY key_clock
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "15:01:24  MAY 08, 2023"
set_global_assignment -name LAST_QUARTUS_VERSION "18.0.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VERILOG_FILE clk_div_4Khz.v
set_global_assignment -name VERILOG_FILE key_clock.v
set_global_assignment -name VERILOG_FILE seg7_scan.v
set_global_assignment -name VERILOG_FILE key_scan.v
set_global_assignment -name VERILOG_FILE clk_div_25hz.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_R16 -to DIG[7]
set_location_assignment PIN_N15 -to DIG[6]
set_location_assignment PIN_N12 -to DIG[5]
set_location_assignment PIN_P15 -to DIG[4]
set_location_assignment PIN_T15 -to DIG[3]
set_location_assignment PIN_P16 -to DIG[2]
set_location_assignment PIN_N16 -to DIG[1]
set_location_assignment PIN_R14 -to DIG[0]
set_location_assignment PIN_M11 -to SEL[5]
set_location_assignment PIN_P11 -to SEL[4]
set_location_assignment PIN_N11 -to SEL[3]
set_location_assignment PIN_M10 -to SEL[2]
set_location_assignment PIN_P9 -to SEL[1]
set_location_assignment PIN_N9 -to SEL[0]
set_location_assignment PIN_E1 -to clk_50Mhz
set_location_assignment PIN_B5 -to key_col[3]
set_location_assignment PIN_A4 -to key_col[2]
set_location_assignment PIN_B4 -to key_col[1]
set_location_assignment PIN_A3 -to key_col[0]
set_location_assignment PIN_B3 -to key_row[3]
set_location_assignment PIN_A2 -to key_row[2]
set_location_assignment PIN_B1 -to key_row[1]
set_location_assignment PIN_C2 -to key_row[0]
set_location_assignment PIN_N13 -to rst_n
set_location_assignment PIN_B11 -to led[3]
set_location_assignment PIN_A10 -to led[2]
set_location_assignment PIN_B10 -to led[1]
set_location_assignment PIN_A9 -to led[0]
set_location_assignment PIN_A11 -to led[4]
set_location_assignment PIN_B12 -to led[5]
set_location_assignment PIN_A12 -to led[6]
set_location_assignment PIN_B13 -to led[7]
set_location_assignment PIN_A5 -to led[8]
set_location_assignment PIN_B6 -to led[9]
set_location_assignment PIN_A6 -to led[10]
set_location_assignment PIN_B7 -to led[11]
set_location_assignment PIN_A7 -to led[12]
set_location_assignment PIN_B8 -to led[13]
set_location_assignment PIN_A8 -to led[14]
set_location_assignment PIN_B9 -to led[15]
set_global_assignment -name VERILOG_FILE control.v
set_global_assignment -name VERILOG_FILE runing.v
set_location_assignment PIN_E10 -to led4[0]
set_location_assignment PIN_F9 -to led4[1]
set_location_assignment PIN_C9 -to led4[2]
set_location_assignment PIN_D9 -to led4[3]
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_location_assignment PIN_M15 -to key1
set_location_assignment PIN_M16 -to key2
set_location_assignment PIN_C11 -to buzzer
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top