

================================================================
== Vitis HLS Report for 'dct_1d_1'
================================================================
* Date:           Wed Jul 23 16:04:00 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        dct_hls_solution
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.088 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   20|       -|      -|    -|
|Expression       |        -|    -|       0|    754|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    8|       0|     48|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    143|    -|
|Register         |        -|    -|    1257|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   28|    1257|    945|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   12|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_15ns_29_1_1_U10  |mul_16s_15ns_29_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_15ns_29_1_1_U12  |mul_16s_15ns_29_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_15ns_29_1_1_U16  |mul_16s_15ns_29_1_1  |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U11   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U13   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U14   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U15   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    |mul_16s_15s_29_1_1_U17   |mul_16s_15s_29_1_1   |        0|   1|  0|   6|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   8|  0|  48|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    +--------------------------------------------+----------------------------------------+---------------------+
    |                  Instance                  |                 Module                 |      Expression     |
    +--------------------------------------------+----------------------------------------+---------------------+
    |ama_addmuladd_18s_16s_13ns_29ns_29_4_1_U33  |ama_addmuladd_18s_16s_13ns_29ns_29_4_1  |  i0 + (i1 + i2) * i3|
    |ama_submuladd_16s_16s_12ns_29s_29_4_1_U19   |ama_submuladd_16s_16s_12ns_29s_29_4_1   |  i0 + (i1 - i2) * i3|
    |ama_submuladd_16s_16s_13ns_29s_29_4_1_U25   |ama_submuladd_16s_16s_13ns_29s_29_4_1   |  (i0 - i1) * i2 + i3|
    |ama_submuladd_18s_16s_14ns_29ns_29_4_1_U36  |ama_submuladd_18s_16s_14ns_29ns_29_4_1  |  i0 + (i1 - i2) * i3|
    |mac_muladd_16s_14ns_29ns_29_4_1_U28         |mac_muladd_16s_14ns_29ns_29_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29ns_29_4_1_U34         |mac_muladd_16s_14ns_29ns_29_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29ns_29_4_1_U37         |mac_muladd_16s_14ns_29ns_29_4_1         |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29s_29_4_1_U20          |mac_muladd_16s_14ns_29s_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_16s_14ns_29s_29_4_1_U22          |mac_muladd_16s_14ns_29s_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_16s_15s_13ns_29_4_1_U18          |mac_muladd_16s_15s_13ns_29_4_1          |         i0 * i1 + i2|
    |mac_muladd_16s_15s_29ns_29_4_1_U35          |mac_muladd_16s_15s_29ns_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_16s_15s_29s_29_4_1_U21           |mac_muladd_16s_15s_29s_29_4_1           |         i0 + i1 * i2|
    |mac_muladd_17s_12ns_13ns_29_4_1_U26         |mac_muladd_17s_12ns_13ns_29_4_1         |         i0 * i1 + i2|
    |mac_muladd_17s_12ns_13ns_29_4_1_U32         |mac_muladd_17s_12ns_13ns_29_4_1         |         i0 * i1 + i2|
    |mac_muladd_17s_12ns_29s_29_4_1_U29          |mac_muladd_17s_12ns_29s_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_17s_13ns_13ns_29_4_1_U27         |mac_muladd_17s_13ns_13ns_29_4_1         |         i0 * i1 + i2|
    |mac_muladd_17s_13ns_29s_29_4_1_U23          |mac_muladd_17s_13ns_29s_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_17s_13ns_29s_29_4_1_U31          |mac_muladd_17s_13ns_29s_29_4_1          |         i0 + i1 * i2|
    |mac_muladd_18s_13ns_13ns_29_4_1_U30         |mac_muladd_18s_13ns_13ns_29_4_1         |         i0 * i1 + i2|
    |mac_muladd_18s_14ns_13ns_29_4_1_U24         |mac_muladd_18s_14ns_13ns_29_4_1         |         i0 * i1 + i2|
    +--------------------------------------------+----------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_257_p2     |         +|   0|  0|  29|          29|          29|
    |add_ln26_12_fu_564_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_18_fu_605_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_1_fu_568_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln26_23_fu_624_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_29_fu_652_p2  |         +|   0|  0|  29|          29|          29|
    |add_ln26_3_fu_609_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln26_4_fu_465_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln26_5_fu_628_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln26_7_fu_656_p2   |         +|   0|  0|  29|          29|          29|
    |add_ln26_fu_348_p2     |         +|   0|  0|  36|          29|          29|
    |tmp19_fu_405_p2        |         +|   0|  0|  18|          18|          18|
    |tmp1_fu_223_p2         |         +|   0|  0|  16|          16|          16|
    |tmp218_fu_229_p2       |         +|   0|  0|  16|          16|          16|
    |tmp27_fu_425_p2        |         +|   0|  0|  24|          17|          17|
    |tmp40_fu_510_p2        |         +|   0|  0|  25|          18|          18|
    |tmp5716_fu_243_p2      |         +|   0|  0|  23|          16|          16|
    |tmp_10_fu_263_p2       |         +|   0|  0|  29|          29|          29|
    |tmp_fu_217_p2          |         +|   0|  0|  23|          16|          16|
    |sub_ln26_fu_460_p2     |         -|   0|  0|  36|          29|          29|
    |tmp11_fu_374_p2        |         -|   0|  0|  24|          17|          17|
    |tmp12_fu_384_p2        |         -|   0|  0|  25|          18|          18|
    |tmp17_fu_390_p2        |         -|   0|  0|  24|          17|          17|
    |tmp18_fu_399_p2        |         -|   0|  0|  18|          18|          18|
    |tmp25_fu_415_p2        |         -|   0|  0|  24|          17|          17|
    |tmp28_fu_447_p2        |         -|   0|  0|  29|          29|          29|
    |tmp35_fu_490_p2        |         -|   0|  0|  24|          17|          17|
    |tmp39_fu_500_p2        |         -|   0|  0|  24|          17|          17|
    |tmp7_fu_364_p2         |         -|   0|  0|  24|          17|          17|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 754|         662|         663|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |dst_address0_local       |  25|          5|    6|         30|
    |dst_address1_local       |  25|          5|    6|         30|
    |dst_d0_local             |  25|          5|   16|         80|
    |dst_d1_local             |  25|          5|   16|         80|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 143|         29|   47|        229|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln26_10_reg_1107                   |  29|   0|   29|          0|
    |add_ln26_11_reg_1077                   |  29|   0|   29|          0|
    |add_ln26_13_reg_1112                   |  29|   0|   29|          0|
    |add_ln26_14_reg_1082                   |  29|   0|   29|          0|
    |add_ln26_16_reg_1117                   |  29|   0|   29|          0|
    |add_ln26_17_reg_1122                   |  29|   0|   29|          0|
    |add_ln26_19_reg_1092                   |  29|   0|   29|          0|
    |add_ln26_21_reg_1137                   |  29|   0|   29|          0|
    |add_ln26_22_reg_1127                   |  29|   0|   29|          0|
    |add_ln26_25_reg_1102                   |  29|   0|   29|          0|
    |add_ln26_27_reg_1147                   |  29|   0|   29|          0|
    |add_ln26_28_reg_1152                   |  29|   0|   29|          0|
    |add_ln26_8_reg_1072                    |  29|   0|   29|          0|
    |ap_CS_fsm                              |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_port_reg_dst_offset                 |   3|   0|    3|          0|
    |dst_offset_read_reg_991                |   3|   0|    3|          0|
    |dst_offset_read_reg_991_pp0_iter1_reg  |   3|   0|    3|          0|
    |mul_ln24_11_reg_1046                   |  29|   0|   29|          0|
    |mul_ln24_13_reg_1097                   |  29|   0|   29|          0|
    |mul_ln24_1_reg_1062                    |  29|   0|   29|          0|
    |mul_ln24_3_reg_974                     |  29|   0|   29|          0|
    |mul_ln24_5_reg_1067                    |  29|   0|   29|          0|
    |mul_ln24_7_reg_1030                    |  29|   0|   29|          0|
    |mul_ln24_9_reg_1087                    |  29|   0|   29|          0|
    |mul_ln24_reg_958                       |  29|   0|   29|          0|
    |sext_ln11_1_reg_932                    |  17|   0|   17|          0|
    |sext_ln24_10_reg_1051                  |  29|   0|   29|          0|
    |sext_ln24_11_reg_953                   |  29|   0|   29|          0|
    |sext_ln24_12_reg_1057                  |  29|   0|   29|          0|
    |sext_ln24_13_reg_963                   |  29|   0|   29|          0|
    |sext_ln24_14_reg_969                   |  29|   0|   29|          0|
    |sext_ln24_15_reg_979                   |  29|   0|   29|          0|
    |sext_ln24_3_reg_926                    |  17|   0|   17|          0|
    |sext_ln26_reg_1035                     |  29|   0|   29|          0|
    |src_0_val_read_reg_920                 |  16|   0|   16|          0|
    |src_1_val_read_reg_915                 |  16|   0|   16|          0|
    |src_2_val_read_reg_910                 |  16|   0|   16|          0|
    |src_3_val_read_reg_905                 |  16|   0|   16|          0|
    |src_4_val_read_reg_900                 |  16|   0|   16|          0|
    |src_5_val_read_reg_894                 |  16|   0|   16|          0|
    |src_6_val_read_reg_887                 |  16|   0|   16|          0|
    |src_7_val_read_reg_881                 |  16|   0|   16|          0|
    |tmp12_reg_1008                         |  18|   0|   18|          0|
    |tmp19_cast_reg_1013                    |  29|   0|   29|          0|
    |tmp218_reg_942                         |  16|   0|   16|          0|
    |tmp25_cast17_reg_1019                  |  29|   0|   29|          0|
    |tmp40_reg_1041                         |  18|   0|   18|          0|
    |tmp7_cast15_reg_1002                   |  29|   0|   29|          0|
    |tmp_10_reg_947                         |  16|   0|   29|         13|
    |tmp_reg_937                            |  16|   0|   16|          0|
    |trunc_ln26_1_reg_1132                  |  16|   0|   16|          0|
    |trunc_ln26_3_reg_1157                  |  16|   0|   16|          0|
    |trunc_ln26_4_reg_1025                  |  16|   0|   16|          0|
    |trunc_ln26_5_reg_1162                  |  16|   0|   16|          0|
    |trunc_ln26_6_reg_1167                  |  16|   0|   16|          0|
    |trunc_ln26_7_reg_1172                  |  16|   0|   16|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |1257|   0| 1270|         13|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|      dct_1d.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|      dct_1d.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|      dct_1d.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|      dct_1d.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|      dct_1d.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|      dct_1d.1|  return value|
|src_0_val     |   in|   16|     ap_none|     src_0_val|        scalar|
|src_1_val     |   in|   16|     ap_none|     src_1_val|        scalar|
|src_2_val     |   in|   16|     ap_none|     src_2_val|        scalar|
|src_3_val     |   in|   16|     ap_none|     src_3_val|        scalar|
|src_4_val     |   in|   16|     ap_none|     src_4_val|        scalar|
|src_5_val     |   in|   16|     ap_none|     src_5_val|        scalar|
|src_6_val     |   in|   16|     ap_none|     src_6_val|        scalar|
|src_7_val     |   in|   16|     ap_none|     src_7_val|        scalar|
|dst_address0  |  out|    6|   ap_memory|           dst|         array|
|dst_ce0       |  out|    1|   ap_memory|           dst|         array|
|dst_we0       |  out|    1|   ap_memory|           dst|         array|
|dst_d0        |  out|   16|   ap_memory|           dst|         array|
|dst_address1  |  out|    6|   ap_memory|           dst|         array|
|dst_ce1       |  out|    1|   ap_memory|           dst|         array|
|dst_we1       |  out|    1|   ap_memory|           dst|         array|
|dst_d1        |  out|   16|   ap_memory|           dst|         array|
|dst_offset    |   in|    3|     ap_none|    dst_offset|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

