// Seed: 3529545696
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  input wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  tri1 id_18 = 1, id_19;
  wire id_20;
  wire id_21, id_22;
  wire id_23;
endmodule
module module_1 (
    output uwire id_0,
    output tri id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output tri1 id_5
);
  wire id_7, id_8;
  wire id_9;
  module_0(
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9,
      id_7,
      id_7,
      id_8,
      id_7,
      id_9,
      id_9,
      id_8,
      id_7,
      id_8,
      id_7,
      id_8
  );
  always id_0 = 1;
  assign id_9 = id_7;
endmodule
