{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681959407468 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681959407468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 20 10:56:47 2023 " "Processing started: Thu Apr 20 10:56:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681959407468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681959407468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix_keyboard -c matrix_keyboard " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix_keyboard -c matrix_keyboard" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681959407468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1681959408133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_displays.v 1 1 " "Found 1 design units, including 1 entities, in source file segment_displays.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_displays " "Found entity 1: segment_displays" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp2_2/segment_displays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681959408268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681959408268 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EXP2.v(22) " "Verilog HDL information at EXP2.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "EXP2.v" "" { Text "C:/Computer_Organization/exp2_2/EXP2.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1681959408268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp2.v 1 1 " "Found 1 design units, including 1 entities, in source file exp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXP2 " "Found entity 1: EXP2" {  } { { "EXP2.v" "" { Text "C:/Computer_Organization/exp2_2/EXP2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681959408276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681959408276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key2num.v 1 1 " "Found 1 design units, including 1 entities, in source file key2num.v" { { "Info" "ISGN_ENTITY_NAME" "1 key2num " "Found entity 1: key2num" {  } { { "key2num.v" "" { Text "C:/Computer_Organization/exp2_2/key2num.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681959408280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681959408280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exp2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file exp2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 exp2_tb " "Found entity 1: exp2_tb" {  } { { "EXP2_tb.v" "" { Text "C:/Computer_Organization/exp2_2/EXP2_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681959408284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681959408284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EXP2 " "Elaborating entity \"EXP2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681959408339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key2num key2num:k2n " "Elaborating entity \"key2num\" for hierarchy \"key2num:k2n\"" {  } { { "EXP2.v" "k2n" { Text "C:/Computer_Organization/exp2_2/EXP2.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681959408380 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "key2num.v(6) " "Verilog HDL Case Statement warning at key2num.v(6): incomplete case statement has no default case item" {  } { { "key2num.v" "" { Text "C:/Computer_Organization/exp2_2/key2num.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1681959408380 "|EXP2|key2num:k2n"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ins_num key2num.v(6) " "Verilog HDL Always Construct warning at key2num.v(6): inferring latch(es) for variable \"ins_num\", which holds its previous value in one or more paths through the always construct" {  } { { "key2num.v" "" { Text "C:/Computer_Organization/exp2_2/key2num.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1681959408380 "|EXP2|key2num:k2n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_num\[0\] key2num.v(6) " "Inferred latch for \"ins_num\[0\]\" at key2num.v(6)" {  } { { "key2num.v" "" { Text "C:/Computer_Organization/exp2_2/key2num.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681959408380 "|EXP2|key2num:k2n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_num\[1\] key2num.v(6) " "Inferred latch for \"ins_num\[1\]\" at key2num.v(6)" {  } { { "key2num.v" "" { Text "C:/Computer_Organization/exp2_2/key2num.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681959408380 "|EXP2|key2num:k2n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_num\[2\] key2num.v(6) " "Inferred latch for \"ins_num\[2\]\" at key2num.v(6)" {  } { { "key2num.v" "" { Text "C:/Computer_Organization/exp2_2/key2num.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681959408380 "|EXP2|key2num:k2n"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ins_num\[3\] key2num.v(6) " "Inferred latch for \"ins_num\[3\]\" at key2num.v(6)" {  } { { "key2num.v" "" { Text "C:/Computer_Organization/exp2_2/key2num.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1681959408380 "|EXP2|key2num:k2n"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_displays segment_displays:sg " "Elaborating entity \"segment_displays\" for hierarchy \"segment_displays:sg\"" {  } { { "EXP2.v" "sg" { Text "C:/Computer_Organization/exp2_2/EXP2.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681959408380 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 segment_displays.v(9) " "Verilog HDL assignment warning at segment_displays.v(9): truncated value with size 32 to match size of target (3)" {  } { { "segment_displays.v" "" { Text "C:/Computer_Organization/exp2_2/segment_displays.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681959408380 "|EXP2|segment_displays:sg"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key2num:k2n\|ins_num\[0\] " "Latch key2num:k2n\|ins_num\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY_C\[1\]~reg0 " "Ports D and ENA on the latch are fed by the same signal KEY_C\[1\]~reg0" {  } { { "EXP2.v" "" { Text "C:/Computer_Organization/exp2_2/EXP2.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1681959409183 ""}  } { { "key2num.v" "" { Text "C:/Computer_Organization/exp2_2/key2num.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1681959409183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key2num:k2n\|ins_num\[1\] " "Latch key2num:k2n\|ins_num\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY_C\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal KEY_C\[0\]~reg0" {  } { { "EXP2.v" "" { Text "C:/Computer_Organization/exp2_2/EXP2.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1681959409183 ""}  } { { "key2num.v" "" { Text "C:/Computer_Organization/exp2_2/key2num.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1681959409183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key2num:k2n\|ins_num\[2\] " "Latch key2num:k2n\|ins_num\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY_C\[3\]~reg0 " "Ports D and ENA on the latch are fed by the same signal KEY_C\[3\]~reg0" {  } { { "EXP2.v" "" { Text "C:/Computer_Organization/exp2_2/EXP2.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1681959409183 ""}  } { { "key2num.v" "" { Text "C:/Computer_Organization/exp2_2/key2num.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1681959409183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "key2num:k2n\|ins_num\[3\] " "Latch key2num:k2n\|ins_num\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA KEY_C\[0\]~reg0 " "Ports D and ENA on the latch are fed by the same signal KEY_C\[0\]~reg0" {  } { { "EXP2.v" "" { Text "C:/Computer_Organization/exp2_2/EXP2.v" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1681959409183 ""}  } { { "key2num.v" "" { Text "C:/Computer_Organization/exp2_2/key2num.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1681959409183 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "codeout\[7\] GND " "Pin \"codeout\[7\]\" is stuck at GND" {  } { { "EXP2.v" "" { Text "C:/Computer_Organization/exp2_2/EXP2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681959409307 "|EXP2|codeout[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1681959409307 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1681959409449 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Computer_Organization/exp2_2/output_files/matrix_keyboard.map.smsg " "Generated suppressed messages file C:/Computer_Organization/exp2_2/output_files/matrix_keyboard.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1681959410015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1681959410236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681959410236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "237 " "Implemented 237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1681959410349 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1681959410349 ""} { "Info" "ICUT_CUT_TM_LCELLS" "181 " "Implemented 181 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1681959410349 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1681959410349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4643 " "Peak virtual memory: 4643 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681959410421 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 20 10:56:50 2023 " "Processing ended: Thu Apr 20 10:56:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681959410421 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681959410421 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681959410421 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681959410421 ""}
