
Line Following.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004a94  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08004ba4  08004ba4  00014ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004ca4  08004ca4  00020068  2**0
                  CONTENTS
  4 .ARM          00000000  08004ca4  08004ca4  00020068  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004ca4  08004ca4  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004ca4  08004ca4  00014ca4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ca8  08004ca8  00014ca8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08004cac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000040  20000068  08004d14  00020068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a8  08004d14  000200a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 12 .debug_info   000099d9  00000000  00000000  00020091  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001c2c  00000000  00000000  00029a6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a90  00000000  00000000  0002b698  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000009a8  00000000  00000000  0002c128  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00015720  00000000  00000000  0002cad0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000699b  00000000  00000000  000421f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006d9f0  00000000  00000000  00048b8b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b657b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003410  00000000  00000000  000b65f8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000068 	.word	0x20000068
 800012c:	00000000 	.word	0x00000000
 8000130:	08004b8c 	.word	0x08004b8c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000006c 	.word	0x2000006c
 800014c:	08004b8c 	.word	0x08004b8c

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <LL_TIM_CC_EnableChannel>:
  *         @arg @ref LL_TIM_CHANNEL_CH3N
  *         @arg @ref LL_TIM_CHANNEL_CH4
  * @retval None
  */
__STATIC_INLINE void LL_TIM_CC_EnableChannel(TIM_TypeDef *TIMx, uint32_t Channels)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
 80008f4:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	6a1a      	ldr	r2, [r3, #32]
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	431a      	orrs	r2, r3
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	621a      	str	r2, [r3, #32]
}
 8000902:	bf00      	nop
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	bc80      	pop	{r7}
 800090a:	4770      	bx	lr

0800090c <LL_TIM_OC_SetCompareCH1>:
  * @param  TIMx Timer instance
  * @param  CompareValue between Min_Data=0 and Max_Data=65535
  * @retval None
  */
__STATIC_INLINE void LL_TIM_OC_SetCompareCH1(TIM_TypeDef *TIMx, uint32_t CompareValue)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
 8000914:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8000916:	687b      	ldr	r3, [r7, #4]
 8000918:	683a      	ldr	r2, [r7, #0]
 800091a:	635a      	str	r2, [r3, #52]	; 0x34
}
 800091c:	bf00      	nop
 800091e:	370c      	adds	r7, #12
 8000920:	46bd      	mov	sp, r7
 8000922:	bc80      	pop	{r7}
 8000924:	4770      	bx	lr

08000926 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000926:	b480      	push	{r7}
 8000928:	b083      	sub	sp, #12
 800092a:	af00      	add	r7, sp, #0
 800092c:	6078      	str	r0, [r7, #4]
 800092e:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	0a1b      	lsrs	r3, r3, #8
 8000934:	b29a      	uxth	r2, r3
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	611a      	str	r2, [r3, #16]
}
 800093a:	bf00      	nop
 800093c:	370c      	adds	r7, #12
 800093e:	46bd      	mov	sp, r7
 8000940:	bc80      	pop	{r7}
 8000942:	4770      	bx	lr

08000944 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
 800094c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	0a1b      	lsrs	r3, r3, #8
 8000952:	b29a      	uxth	r2, r3
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	615a      	str	r2, [r3, #20]
}
 8000958:	bf00      	nop
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	bc80      	pop	{r7}
 8000960:	4770      	bx	lr
	...

08000964 <USR1_Motor1_EnablePWM>:
 *  Created on: Sep 3, 2020
 *      Author: vanti
 */
#include "MotorControl.h"
void USR1_Motor1_EnablePWM(void)
{
 8000964:	b580      	push	{r7, lr}
 8000966:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM1,LL_TIM_CHANNEL_CH1);
 8000968:	2101      	movs	r1, #1
 800096a:	4802      	ldr	r0, [pc, #8]	; (8000974 <USR1_Motor1_EnablePWM+0x10>)
 800096c:	f7ff ffbe 	bl	80008ec <LL_TIM_CC_EnableChannel>
}
 8000970:	bf00      	nop
 8000972:	bd80      	pop	{r7, pc}
 8000974:	40012c00 	.word	0x40012c00

08000978 <USR1_Motor2_EnablePWM>:
	LL_TIM_CC_DisableChannel(TIM1,LL_TIM_CHANNEL_CH1);
}


void USR1_Motor2_EnablePWM(void)
{
 8000978:	b580      	push	{r7, lr}
 800097a:	af00      	add	r7, sp, #0
	LL_TIM_CC_EnableChannel(TIM1,LL_TIM_CHANNEL_CH3);
 800097c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000980:	4802      	ldr	r0, [pc, #8]	; (800098c <USR1_Motor2_EnablePWM+0x14>)
 8000982:	f7ff ffb3 	bl	80008ec <LL_TIM_CC_EnableChannel>
}
 8000986:	bf00      	nop
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40012c00 	.word	0x40012c00

08000990 <USR1_Motor1_SetPWM>:
{
	LL_TIM_CC_EnableChannel(TIM1,LL_TIM_CHANNEL_CH1);
}

void USR1_Motor1_SetPWM(int32_t PWMVal) // PWM Val between 0-7200
{
 8000990:	b580      	push	{r7, lr}
 8000992:	b082      	sub	sp, #8
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
	if(PWMVal >= 7200)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	f5b3 5fe1 	cmp.w	r3, #7200	; 0x1c20
 800099e:	db03      	blt.n	80009a8 <USR1_Motor1_SetPWM+0x18>
	{
		PWMVal = 7200;
 80009a0:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 80009a4:	607b      	str	r3, [r7, #4]
 80009a6:	e005      	b.n	80009b4 <USR1_Motor1_SetPWM+0x24>
	}
	else if(PWMVal <= -7200)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	f513 5fe1 	cmn.w	r3, #7200	; 0x1c20
 80009ae:	dc01      	bgt.n	80009b4 <USR1_Motor1_SetPWM+0x24>
	{
		PWMVal = -7200;
 80009b0:	4b0f      	ldr	r3, [pc, #60]	; (80009f0 <USR1_Motor1_SetPWM+0x60>)
 80009b2:	607b      	str	r3, [r7, #4]
	}
	if(PWMVal >= 0)
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	db0a      	blt.n	80009d0 <USR1_Motor1_SetPWM+0x40>
	{
		LL_TIM_OC_SetCompareCH1(TIM1, (uint16_t)PWMVal);
 80009ba:	687b      	ldr	r3, [r7, #4]
 80009bc:	b29b      	uxth	r3, r3
 80009be:	4619      	mov	r1, r3
 80009c0:	480c      	ldr	r0, [pc, #48]	; (80009f4 <USR1_Motor1_SetPWM+0x64>)
 80009c2:	f7ff ffa3 	bl	800090c <LL_TIM_OC_SetCompareCH1>
		LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_15);
 80009c6:	490c      	ldr	r1, [pc, #48]	; (80009f8 <USR1_Motor1_SetPWM+0x68>)
 80009c8:	480c      	ldr	r0, [pc, #48]	; (80009fc <USR1_Motor1_SetPWM+0x6c>)
 80009ca:	f7ff ffbb 	bl	8000944 <LL_GPIO_ResetOutputPin>
	} else
	{
		LL_TIM_OC_SetCompareCH1(TIM1,(uint16_t) -PWMVal);
		LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_15);
	}
}
 80009ce:	e00b      	b.n	80009e8 <USR1_Motor1_SetPWM+0x58>
		LL_TIM_OC_SetCompareCH1(TIM1,(uint16_t) -PWMVal);
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	b29b      	uxth	r3, r3
 80009d4:	425b      	negs	r3, r3
 80009d6:	b29b      	uxth	r3, r3
 80009d8:	4619      	mov	r1, r3
 80009da:	4806      	ldr	r0, [pc, #24]	; (80009f4 <USR1_Motor1_SetPWM+0x64>)
 80009dc:	f7ff ff96 	bl	800090c <LL_TIM_OC_SetCompareCH1>
		LL_GPIO_SetOutputPin(GPIOB, LL_GPIO_PIN_15);
 80009e0:	4905      	ldr	r1, [pc, #20]	; (80009f8 <USR1_Motor1_SetPWM+0x68>)
 80009e2:	4806      	ldr	r0, [pc, #24]	; (80009fc <USR1_Motor1_SetPWM+0x6c>)
 80009e4:	f7ff ff9f 	bl	8000926 <LL_GPIO_SetOutputPin>
}
 80009e8:	bf00      	nop
 80009ea:	3708      	adds	r7, #8
 80009ec:	46bd      	mov	sp, r7
 80009ee:	bd80      	pop	{r7, pc}
 80009f0:	ffffe3e0 	.word	0xffffe3e0
 80009f4:	40012c00 	.word	0x40012c00
 80009f8:	04800080 	.word	0x04800080
 80009fc:	40010c00 	.word	0x40010c00

08000a00 <USR1_Servo_SetAngle>:
		LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_9);
	}
}

void USR1_Servo_SetAngle(int8_t ServoAngle)
{
 8000a00:	b590      	push	{r4, r7, lr}
 8000a02:	b083      	sub	sp, #12
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	4603      	mov	r3, r0
 8000a08:	71fb      	strb	r3, [r7, #7]
	SetServoCompare(150+ServoAngle/1.8);
 8000a0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f7ff fcf0 	bl	80003f4 <__aeabi_i2d>
 8000a14:	a30c      	add	r3, pc, #48	; (adr r3, 8000a48 <USR1_Servo_SetAngle+0x48>)
 8000a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a1a:	f7ff fe7f 	bl	800071c <__aeabi_ddiv>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	460c      	mov	r4, r1
 8000a22:	4618      	mov	r0, r3
 8000a24:	4621      	mov	r1, r4
 8000a26:	a30a      	add	r3, pc, #40	; (adr r3, 8000a50 <USR1_Servo_SetAngle+0x50>)
 8000a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a2c:	f7ff fb96 	bl	800015c <__adddf3>
 8000a30:	4603      	mov	r3, r0
 8000a32:	460c      	mov	r4, r1
 8000a34:	4618      	mov	r0, r3
 8000a36:	4621      	mov	r1, r4
 8000a38:	f001 fe92 	bl	8002760 <SetServoCompare>
}
 8000a3c:	bf00      	nop
 8000a3e:	370c      	adds	r7, #12
 8000a40:	46bd      	mov	sp, r7
 8000a42:	bd90      	pop	{r4, r7, pc}
 8000a44:	f3af 8000 	nop.w
 8000a48:	cccccccd 	.word	0xcccccccd
 8000a4c:	3ffccccc 	.word	0x3ffccccc
 8000a50:	00000000 	.word	0x00000000
 8000a54:	4062c000 	.word	0x4062c000

08000a58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b085      	sub	sp, #20
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	f003 0307 	and.w	r3, r3, #7
 8000a66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a68:	4b0c      	ldr	r3, [pc, #48]	; (8000a9c <__NVIC_SetPriorityGrouping+0x44>)
 8000a6a:	68db      	ldr	r3, [r3, #12]
 8000a6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a6e:	68ba      	ldr	r2, [r7, #8]
 8000a70:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000a74:	4013      	ands	r3, r2
 8000a76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000a78:	68fb      	ldr	r3, [r7, #12]
 8000a7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a7c:	68bb      	ldr	r3, [r7, #8]
 8000a7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a80:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a84:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a8a:	4a04      	ldr	r2, [pc, #16]	; (8000a9c <__NVIC_SetPriorityGrouping+0x44>)
 8000a8c:	68bb      	ldr	r3, [r7, #8]
 8000a8e:	60d3      	str	r3, [r2, #12]
}
 8000a90:	bf00      	nop
 8000a92:	3714      	adds	r7, #20
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bc80      	pop	{r7}
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop
 8000a9c:	e000ed00 	.word	0xe000ed00

08000aa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000aa4:	4b04      	ldr	r3, [pc, #16]	; (8000ab8 <__NVIC_GetPriorityGrouping+0x18>)
 8000aa6:	68db      	ldr	r3, [r3, #12]
 8000aa8:	0a1b      	lsrs	r3, r3, #8
 8000aaa:	f003 0307 	and.w	r3, r3, #7
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bc80      	pop	{r7}
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop
 8000ab8:	e000ed00 	.word	0xe000ed00

08000abc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000abc:	b480      	push	{r7}
 8000abe:	b083      	sub	sp, #12
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	4603      	mov	r3, r0
 8000ac4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	db0b      	blt.n	8000ae6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ace:	79fb      	ldrb	r3, [r7, #7]
 8000ad0:	f003 021f 	and.w	r2, r3, #31
 8000ad4:	4906      	ldr	r1, [pc, #24]	; (8000af0 <__NVIC_EnableIRQ+0x34>)
 8000ad6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ada:	095b      	lsrs	r3, r3, #5
 8000adc:	2001      	movs	r0, #1
 8000ade:	fa00 f202 	lsl.w	r2, r0, r2
 8000ae2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000ae6:	bf00      	nop
 8000ae8:	370c      	adds	r7, #12
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bc80      	pop	{r7}
 8000aee:	4770      	bx	lr
 8000af0:	e000e100 	.word	0xe000e100

08000af4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	4603      	mov	r3, r0
 8000afc:	6039      	str	r1, [r7, #0]
 8000afe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b04:	2b00      	cmp	r3, #0
 8000b06:	db0a      	blt.n	8000b1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b08:	683b      	ldr	r3, [r7, #0]
 8000b0a:	b2da      	uxtb	r2, r3
 8000b0c:	490c      	ldr	r1, [pc, #48]	; (8000b40 <__NVIC_SetPriority+0x4c>)
 8000b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b12:	0112      	lsls	r2, r2, #4
 8000b14:	b2d2      	uxtb	r2, r2
 8000b16:	440b      	add	r3, r1
 8000b18:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b1c:	e00a      	b.n	8000b34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	b2da      	uxtb	r2, r3
 8000b22:	4908      	ldr	r1, [pc, #32]	; (8000b44 <__NVIC_SetPriority+0x50>)
 8000b24:	79fb      	ldrb	r3, [r7, #7]
 8000b26:	f003 030f 	and.w	r3, r3, #15
 8000b2a:	3b04      	subs	r3, #4
 8000b2c:	0112      	lsls	r2, r2, #4
 8000b2e:	b2d2      	uxtb	r2, r2
 8000b30:	440b      	add	r3, r1
 8000b32:	761a      	strb	r2, [r3, #24]
}
 8000b34:	bf00      	nop
 8000b36:	370c      	adds	r7, #12
 8000b38:	46bd      	mov	sp, r7
 8000b3a:	bc80      	pop	{r7}
 8000b3c:	4770      	bx	lr
 8000b3e:	bf00      	nop
 8000b40:	e000e100 	.word	0xe000e100
 8000b44:	e000ed00 	.word	0xe000ed00

08000b48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b48:	b480      	push	{r7}
 8000b4a:	b089      	sub	sp, #36	; 0x24
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	60f8      	str	r0, [r7, #12]
 8000b50:	60b9      	str	r1, [r7, #8]
 8000b52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	f003 0307 	and.w	r3, r3, #7
 8000b5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b5c:	69fb      	ldr	r3, [r7, #28]
 8000b5e:	f1c3 0307 	rsb	r3, r3, #7
 8000b62:	2b04      	cmp	r3, #4
 8000b64:	bf28      	it	cs
 8000b66:	2304      	movcs	r3, #4
 8000b68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b6a:	69fb      	ldr	r3, [r7, #28]
 8000b6c:	3304      	adds	r3, #4
 8000b6e:	2b06      	cmp	r3, #6
 8000b70:	d902      	bls.n	8000b78 <NVIC_EncodePriority+0x30>
 8000b72:	69fb      	ldr	r3, [r7, #28]
 8000b74:	3b03      	subs	r3, #3
 8000b76:	e000      	b.n	8000b7a <NVIC_EncodePriority+0x32>
 8000b78:	2300      	movs	r3, #0
 8000b7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b7c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b80:	69bb      	ldr	r3, [r7, #24]
 8000b82:	fa02 f303 	lsl.w	r3, r2, r3
 8000b86:	43da      	mvns	r2, r3
 8000b88:	68bb      	ldr	r3, [r7, #8]
 8000b8a:	401a      	ands	r2, r3
 8000b8c:	697b      	ldr	r3, [r7, #20]
 8000b8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b90:	f04f 31ff 	mov.w	r1, #4294967295
 8000b94:	697b      	ldr	r3, [r7, #20]
 8000b96:	fa01 f303 	lsl.w	r3, r1, r3
 8000b9a:	43d9      	mvns	r1, r3
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba0:	4313      	orrs	r3, r2
         );
}
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	3724      	adds	r7, #36	; 0x24
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bc80      	pop	{r7}
 8000baa:	4770      	bx	lr

08000bac <LL_ADC_REG_SetSequencerRanks>:
  *         
  *         (1) On STM32F1, parameter available only on ADC instance: ADC1.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000bac:	b490      	push	{r4, r7}
 8000bae:	b086      	sub	sp, #24
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	60f8      	str	r0, [r7, #12]
 8000bb4:	60b9      	str	r1, [r7, #8]
 8000bb6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8000bb8:	68fb      	ldr	r3, [r7, #12]
 8000bba:	332c      	adds	r3, #44	; 0x2c
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	68bb      	ldr	r3, [r7, #8]
 8000bc0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8000bc4:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000bc8:	617a      	str	r2, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000bca:	697a      	ldr	r2, [r7, #20]
 8000bcc:	fa92 f2a2 	rbit	r2, r2
 8000bd0:	613a      	str	r2, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000bd2:	693a      	ldr	r2, [r7, #16]
 8000bd4:	fab2 f282 	clz	r2, r2
 8000bd8:	b2d2      	uxtb	r2, r2
 8000bda:	40d3      	lsrs	r3, r2
 8000bdc:	009b      	lsls	r3, r3, #2
 8000bde:	440b      	add	r3, r1
 8000be0:	461c      	mov	r4, r3
  
  MODIFY_REG(*preg,
 8000be2:	6822      	ldr	r2, [r4, #0]
 8000be4:	68bb      	ldr	r3, [r7, #8]
 8000be6:	f003 031f 	and.w	r3, r3, #31
 8000bea:	211f      	movs	r1, #31
 8000bec:	fa01 f303 	lsl.w	r3, r1, r3
 8000bf0:	43db      	mvns	r3, r3
 8000bf2:	401a      	ands	r2, r3
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	f003 011f 	and.w	r1, r3, #31
 8000bfa:	68bb      	ldr	r3, [r7, #8]
 8000bfc:	f003 031f 	and.w	r3, r3, #31
 8000c00:	fa01 f303 	lsl.w	r3, r1, r3
 8000c04:	4313      	orrs	r3, r2
 8000c06:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000c08:	bf00      	nop
 8000c0a:	3718      	adds	r7, #24
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bc90      	pop	{r4, r7}
 8000c10:	4770      	bx	lr

08000c12 <LL_ADC_REG_SetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDMATransfer(ADC_TypeDef *ADCx, uint32_t DMATransfer)
{
 8000c12:	b480      	push	{r7}
 8000c14:	b083      	sub	sp, #12
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	6078      	str	r0, [r7, #4]
 8000c1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_DMA, DMATransfer);
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	689b      	ldr	r3, [r3, #8]
 8000c20:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000c24:	683b      	ldr	r3, [r7, #0]
 8000c26:	431a      	orrs	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	609a      	str	r2, [r3, #8]
}
 8000c2c:	bf00      	nop
 8000c2e:	370c      	adds	r7, #12
 8000c30:	46bd      	mov	sp, r7
 8000c32:	bc80      	pop	{r7}
 8000c34:	4770      	bx	lr

08000c36 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_71CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_239CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000c36:	b490      	push	{r4, r7}
 8000c38:	b08a      	sub	sp, #40	; 0x28
 8000c3a:	af00      	add	r7, sp, #0
 8000c3c:	60f8      	str	r0, [r7, #12]
 8000c3e:	60b9      	str	r1, [r7, #8]
 8000c40:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 8000c42:	68fb      	ldr	r3, [r7, #12]
 8000c44:	330c      	adds	r3, #12
 8000c46:	4619      	mov	r1, r3
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c4e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000c52:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c54:	697a      	ldr	r2, [r7, #20]
 8000c56:	fa92 f2a2 	rbit	r2, r2
 8000c5a:	613a      	str	r2, [r7, #16]
  return result;
 8000c5c:	693a      	ldr	r2, [r7, #16]
 8000c5e:	fab2 f282 	clz	r2, r2
 8000c62:	b2d2      	uxtb	r2, r2
 8000c64:	40d3      	lsrs	r3, r2
 8000c66:	009b      	lsls	r3, r3, #2
 8000c68:	440b      	add	r3, r1
 8000c6a:	461c      	mov	r4, r3
  
  MODIFY_REG(*preg,
 8000c6c:	6822      	ldr	r2, [r4, #0]
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8000c74:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8000c78:	61f9      	str	r1, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c7a:	69f9      	ldr	r1, [r7, #28]
 8000c7c:	fa91 f1a1 	rbit	r1, r1
 8000c80:	61b9      	str	r1, [r7, #24]
  return result;
 8000c82:	69b9      	ldr	r1, [r7, #24]
 8000c84:	fab1 f181 	clz	r1, r1
 8000c88:	b2c9      	uxtb	r1, r1
 8000c8a:	40cb      	lsrs	r3, r1
 8000c8c:	2107      	movs	r1, #7
 8000c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000c92:	43db      	mvns	r3, r3
 8000c94:	401a      	ands	r2, r3
 8000c96:	68bb      	ldr	r3, [r7, #8]
 8000c98:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8000c9c:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8000ca0:	6279      	str	r1, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ca2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8000ca4:	fa91 f1a1 	rbit	r1, r1
 8000ca8:	6239      	str	r1, [r7, #32]
  return result;
 8000caa:	6a39      	ldr	r1, [r7, #32]
 8000cac:	fab1 f181 	clz	r1, r1
 8000cb0:	b2c9      	uxtb	r1, r1
 8000cb2:	40cb      	lsrs	r3, r1
 8000cb4:	6879      	ldr	r1, [r7, #4]
 8000cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	6023      	str	r3, [r4, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 8000cbe:	bf00      	nop
 8000cc0:	3728      	adds	r7, #40	; 0x28
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bc90      	pop	{r4, r7}
 8000cc6:	4770      	bx	lr

08000cc8 <LL_ADC_Enable>:
  * @rmtoll CR2      ADON           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_ADON);
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	689b      	ldr	r3, [r3, #8]
 8000cd4:	f043 0201 	orr.w	r2, r3, #1
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	609a      	str	r2, [r3, #8]
}
 8000cdc:	bf00      	nop
 8000cde:	370c      	adds	r7, #12
 8000ce0:	46bd      	mov	sp, r7
 8000ce2:	bc80      	pop	{r7}
 8000ce4:	4770      	bx	lr

08000ce6 <LL_ADC_StartCalibration>:
  * @rmtoll CR2      CAL            LL_ADC_StartCalibration
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	b083      	sub	sp, #12
 8000cea:	af00      	add	r7, sp, #0
 8000cec:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, ADC_CR2_CAL);
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	689b      	ldr	r3, [r3, #8]
 8000cf2:	f043 0204 	orr.w	r2, r3, #4
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	609a      	str	r2, [r3, #8]
}
 8000cfa:	bf00      	nop
 8000cfc:	370c      	adds	r7, #12
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bc80      	pop	{r7}
 8000d02:	4770      	bx	lr

08000d04 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR2      CAL            LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_CAL) == (ADC_CR2_CAL));
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	689b      	ldr	r3, [r3, #8]
 8000d10:	f003 0304 	and.w	r3, r3, #4
 8000d14:	2b04      	cmp	r3, #4
 8000d16:	bf0c      	ite	eq
 8000d18:	2301      	moveq	r3, #1
 8000d1a:	2300      	movne	r3, #0
 8000d1c:	b2db      	uxtb	r3, r3
}
 8000d1e:	4618      	mov	r0, r3
 8000d20:	370c      	adds	r7, #12
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bc80      	pop	{r7}
 8000d26:	4770      	bx	lr

08000d28 <LL_ADC_REG_StartConversionSWStart>:
  * @rmtoll CR2      SWSTART        LL_ADC_REG_StartConversionSWStart
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversionSWStart(ADC_TypeDef *ADCx)
{
 8000d28:	b480      	push	{r7}
 8000d2a:	b083      	sub	sp, #12
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	689b      	ldr	r3, [r3, #8]
 8000d34:	f443 02a0 	orr.w	r2, r3, #5242880	; 0x500000
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	609a      	str	r2, [r3, #8]
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bc80      	pop	{r7}
 8000d44:	4770      	bx	lr
	...

08000d48 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
 8000d4e:	6078      	str	r0, [r7, #4]
 8000d50:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 8000d52:	683b      	ldr	r3, [r7, #0]
 8000d54:	3b01      	subs	r3, #1
 8000d56:	4a0a      	ldr	r2, [pc, #40]	; (8000d80 <LL_DMA_EnableChannel+0x38>)
 8000d58:	5cd3      	ldrb	r3, [r2, r3]
 8000d5a:	461a      	mov	r2, r3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	4413      	add	r3, r2
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	683a      	ldr	r2, [r7, #0]
 8000d64:	3a01      	subs	r2, #1
 8000d66:	4906      	ldr	r1, [pc, #24]	; (8000d80 <LL_DMA_EnableChannel+0x38>)
 8000d68:	5c8a      	ldrb	r2, [r1, r2]
 8000d6a:	4611      	mov	r1, r2
 8000d6c:	687a      	ldr	r2, [r7, #4]
 8000d6e:	440a      	add	r2, r1
 8000d70:	f043 0301 	orr.w	r3, r3, #1
 8000d74:	6013      	str	r3, [r2, #0]
}
 8000d76:	bf00      	nop
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bc80      	pop	{r7}
 8000d7e:	4770      	bx	lr
 8000d80:	08004bcc 	.word	0x08004bcc

08000d84 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b085      	sub	sp, #20
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	3b01      	subs	r3, #1
 8000d94:	4a0c      	ldr	r2, [pc, #48]	; (8000dc8 <LL_DMA_SetDataTransferDirection+0x44>)
 8000d96:	5cd3      	ldrb	r3, [r2, r3]
 8000d98:	461a      	mov	r2, r3
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000da4:	f023 0310 	bic.w	r3, r3, #16
 8000da8:	68ba      	ldr	r2, [r7, #8]
 8000daa:	3a01      	subs	r2, #1
 8000dac:	4906      	ldr	r1, [pc, #24]	; (8000dc8 <LL_DMA_SetDataTransferDirection+0x44>)
 8000dae:	5c8a      	ldrb	r2, [r1, r2]
 8000db0:	4611      	mov	r1, r2
 8000db2:	68fa      	ldr	r2, [r7, #12]
 8000db4:	440a      	add	r2, r1
 8000db6:	4611      	mov	r1, r2
 8000db8:	687a      	ldr	r2, [r7, #4]
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 8000dbe:	bf00      	nop
 8000dc0:	3714      	adds	r7, #20
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr
 8000dc8:	08004bcc 	.word	0x08004bcc

08000dcc <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b085      	sub	sp, #20
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	60f8      	str	r0, [r7, #12]
 8000dd4:	60b9      	str	r1, [r7, #8]
 8000dd6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 8000dd8:	68bb      	ldr	r3, [r7, #8]
 8000dda:	3b01      	subs	r3, #1
 8000ddc:	4a0b      	ldr	r2, [pc, #44]	; (8000e0c <LL_DMA_SetMode+0x40>)
 8000dde:	5cd3      	ldrb	r3, [r2, r3]
 8000de0:	461a      	mov	r2, r3
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	4413      	add	r3, r2
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f023 0220 	bic.w	r2, r3, #32
 8000dec:	68bb      	ldr	r3, [r7, #8]
 8000dee:	3b01      	subs	r3, #1
 8000df0:	4906      	ldr	r1, [pc, #24]	; (8000e0c <LL_DMA_SetMode+0x40>)
 8000df2:	5ccb      	ldrb	r3, [r1, r3]
 8000df4:	4619      	mov	r1, r3
 8000df6:	68fb      	ldr	r3, [r7, #12]
 8000df8:	440b      	add	r3, r1
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	600b      	str	r3, [r1, #0]
             Mode);
}
 8000e02:	bf00      	nop
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	bc80      	pop	{r7}
 8000e0a:	4770      	bx	lr
 8000e0c:	08004bcc 	.word	0x08004bcc

08000e10 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8000e10:	b480      	push	{r7}
 8000e12:	b085      	sub	sp, #20
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	3b01      	subs	r3, #1
 8000e20:	4a0b      	ldr	r2, [pc, #44]	; (8000e50 <LL_DMA_SetPeriphIncMode+0x40>)
 8000e22:	5cd3      	ldrb	r3, [r2, r3]
 8000e24:	461a      	mov	r2, r3
 8000e26:	68fb      	ldr	r3, [r7, #12]
 8000e28:	4413      	add	r3, r2
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8000e30:	68bb      	ldr	r3, [r7, #8]
 8000e32:	3b01      	subs	r3, #1
 8000e34:	4906      	ldr	r1, [pc, #24]	; (8000e50 <LL_DMA_SetPeriphIncMode+0x40>)
 8000e36:	5ccb      	ldrb	r3, [r1, r3]
 8000e38:	4619      	mov	r1, r3
 8000e3a:	68fb      	ldr	r3, [r7, #12]
 8000e3c:	440b      	add	r3, r1
 8000e3e:	4619      	mov	r1, r3
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	4313      	orrs	r3, r2
 8000e44:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 8000e46:	bf00      	nop
 8000e48:	3714      	adds	r7, #20
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	bc80      	pop	{r7}
 8000e4e:	4770      	bx	lr
 8000e50:	08004bcc 	.word	0x08004bcc

08000e54 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8000e54:	b480      	push	{r7}
 8000e56:	b085      	sub	sp, #20
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	60f8      	str	r0, [r7, #12]
 8000e5c:	60b9      	str	r1, [r7, #8]
 8000e5e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	3b01      	subs	r3, #1
 8000e64:	4a0b      	ldr	r2, [pc, #44]	; (8000e94 <LL_DMA_SetMemoryIncMode+0x40>)
 8000e66:	5cd3      	ldrb	r3, [r2, r3]
 8000e68:	461a      	mov	r2, r3
 8000e6a:	68fb      	ldr	r3, [r7, #12]
 8000e6c:	4413      	add	r3, r2
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	3b01      	subs	r3, #1
 8000e78:	4906      	ldr	r1, [pc, #24]	; (8000e94 <LL_DMA_SetMemoryIncMode+0x40>)
 8000e7a:	5ccb      	ldrb	r3, [r1, r3]
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	68fb      	ldr	r3, [r7, #12]
 8000e80:	440b      	add	r3, r1
 8000e82:	4619      	mov	r1, r3
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	4313      	orrs	r3, r2
 8000e88:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 8000e8a:	bf00      	nop
 8000e8c:	3714      	adds	r7, #20
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bc80      	pop	{r7}
 8000e92:	4770      	bx	lr
 8000e94:	08004bcc 	.word	0x08004bcc

08000e98 <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b085      	sub	sp, #20
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 8000ea4:	68bb      	ldr	r3, [r7, #8]
 8000ea6:	3b01      	subs	r3, #1
 8000ea8:	4a0b      	ldr	r2, [pc, #44]	; (8000ed8 <LL_DMA_SetPeriphSize+0x40>)
 8000eaa:	5cd3      	ldrb	r3, [r2, r3]
 8000eac:	461a      	mov	r2, r3
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	4906      	ldr	r1, [pc, #24]	; (8000ed8 <LL_DMA_SetPeriphSize+0x40>)
 8000ebe:	5ccb      	ldrb	r3, [r1, r3]
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	440b      	add	r3, r1
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	4313      	orrs	r3, r2
 8000ecc:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 8000ece:	bf00      	nop
 8000ed0:	3714      	adds	r7, #20
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bc80      	pop	{r7}
 8000ed6:	4770      	bx	lr
 8000ed8:	08004bcc 	.word	0x08004bcc

08000edc <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b085      	sub	sp, #20
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	60f8      	str	r0, [r7, #12]
 8000ee4:	60b9      	str	r1, [r7, #8]
 8000ee6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 8000ee8:	68bb      	ldr	r3, [r7, #8]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	4a0b      	ldr	r2, [pc, #44]	; (8000f1c <LL_DMA_SetMemorySize+0x40>)
 8000eee:	5cd3      	ldrb	r3, [r2, r3]
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	68fb      	ldr	r3, [r7, #12]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8000efc:	68bb      	ldr	r3, [r7, #8]
 8000efe:	3b01      	subs	r3, #1
 8000f00:	4906      	ldr	r1, [pc, #24]	; (8000f1c <LL_DMA_SetMemorySize+0x40>)
 8000f02:	5ccb      	ldrb	r3, [r1, r3]
 8000f04:	4619      	mov	r1, r3
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	440b      	add	r3, r1
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 8000f12:	bf00      	nop
 8000f14:	3714      	adds	r7, #20
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bc80      	pop	{r7}
 8000f1a:	4770      	bx	lr
 8000f1c:	08004bcc 	.word	0x08004bcc

08000f20 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b085      	sub	sp, #20
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	60f8      	str	r0, [r7, #12]
 8000f28:	60b9      	str	r1, [r7, #8]
 8000f2a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	3b01      	subs	r3, #1
 8000f30:	4a0b      	ldr	r2, [pc, #44]	; (8000f60 <LL_DMA_SetChannelPriorityLevel+0x40>)
 8000f32:	5cd3      	ldrb	r3, [r2, r3]
 8000f34:	461a      	mov	r2, r3
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	4413      	add	r3, r2
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	3b01      	subs	r3, #1
 8000f44:	4906      	ldr	r1, [pc, #24]	; (8000f60 <LL_DMA_SetChannelPriorityLevel+0x40>)
 8000f46:	5ccb      	ldrb	r3, [r1, r3]
 8000f48:	4619      	mov	r1, r3
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	440b      	add	r3, r1
 8000f4e:	4619      	mov	r1, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	600b      	str	r3, [r1, #0]
             Priority);
}
 8000f56:	bf00      	nop
 8000f58:	3714      	adds	r7, #20
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bc80      	pop	{r7}
 8000f5e:	4770      	bx	lr
 8000f60:	08004bcc 	.word	0x08004bcc

08000f64 <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8000f64:	b480      	push	{r7}
 8000f66:	b085      	sub	sp, #20
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	60f8      	str	r0, [r7, #12]
 8000f6c:	60b9      	str	r1, [r7, #8]
 8000f6e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	3b01      	subs	r3, #1
 8000f74:	4a0b      	ldr	r2, [pc, #44]	; (8000fa4 <LL_DMA_SetDataLength+0x40>)
 8000f76:	5cd3      	ldrb	r3, [r2, r3]
 8000f78:	461a      	mov	r2, r3
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	4413      	add	r3, r2
 8000f7e:	685b      	ldr	r3, [r3, #4]
 8000f80:	0c1b      	lsrs	r3, r3, #16
 8000f82:	041b      	lsls	r3, r3, #16
 8000f84:	68ba      	ldr	r2, [r7, #8]
 8000f86:	3a01      	subs	r2, #1
 8000f88:	4906      	ldr	r1, [pc, #24]	; (8000fa4 <LL_DMA_SetDataLength+0x40>)
 8000f8a:	5c8a      	ldrb	r2, [r1, r2]
 8000f8c:	4611      	mov	r1, r2
 8000f8e:	68fa      	ldr	r2, [r7, #12]
 8000f90:	440a      	add	r2, r1
 8000f92:	4611      	mov	r1, r2
 8000f94:	687a      	ldr	r2, [r7, #4]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bc80      	pop	{r7}
 8000fa2:	4770      	bx	lr
 8000fa4:	08004bcc 	.word	0x08004bcc

08000fa8 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  MemoryAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryAddress)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	b085      	sub	sp, #20
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	60f8      	str	r0, [r7, #12]
 8000fb0:	60b9      	str	r1, [r7, #8]
 8000fb2:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	3b01      	subs	r3, #1
 8000fb8:	4a06      	ldr	r2, [pc, #24]	; (8000fd4 <LL_DMA_SetMemoryAddress+0x2c>)
 8000fba:	5cd3      	ldrb	r3, [r2, r3]
 8000fbc:	461a      	mov	r2, r3
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	4413      	add	r3, r2
 8000fc2:	461a      	mov	r2, r3
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	60d3      	str	r3, [r2, #12]
}
 8000fc8:	bf00      	nop
 8000fca:	3714      	adds	r7, #20
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bc80      	pop	{r7}
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	08004bcc 	.word	0x08004bcc

08000fd8 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_CHANNEL_7
  * @param  PeriphAddress Between Min_Data = 0 and Max_Data = 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphAddress)
{
 8000fd8:	b480      	push	{r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	60f8      	str	r0, [r7, #12]
 8000fe0:	60b9      	str	r1, [r7, #8]
 8000fe2:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8000fe4:	68bb      	ldr	r3, [r7, #8]
 8000fe6:	3b01      	subs	r3, #1
 8000fe8:	4a06      	ldr	r2, [pc, #24]	; (8001004 <LL_DMA_SetPeriphAddress+0x2c>)
 8000fea:	5cd3      	ldrb	r3, [r2, r3]
 8000fec:	461a      	mov	r2, r3
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	4413      	add	r3, r2
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	6093      	str	r3, [r2, #8]
}
 8000ff8:	bf00      	nop
 8000ffa:	3714      	adds	r7, #20
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bc80      	pop	{r7}
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	08004bcc 	.word	0x08004bcc

08001008 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	601a      	str	r2, [r3, #0]
}
 800101c:	bf00      	nop
 800101e:	370c      	adds	r7, #12
 8001020:	46bd      	mov	sp, r7
 8001022:	bc80      	pop	{r7}
 8001024:	4770      	bx	lr

08001026 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8001026:	b480      	push	{r7}
 8001028:	b083      	sub	sp, #12
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	601a      	str	r2, [r3, #0]
}
 800103a:	bf00      	nop
 800103c:	370c      	adds	r7, #12
 800103e:	46bd      	mov	sp, r7
 8001040:	bc80      	pop	{r7}
 8001042:	4770      	bx	lr

08001044 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	68db      	ldr	r3, [r3, #12]
 8001052:	f023 02fe 	bic.w	r2, r3, #254	; 0xfe
 8001056:	683b      	ldr	r3, [r7, #0]
 8001058:	431a      	orrs	r2, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	60da      	str	r2, [r3, #12]
}
 800105e:	bf00      	nop
 8001060:	370c      	adds	r7, #12
 8001062:	46bd      	mov	sp, r7
 8001064:	bc80      	pop	{r7}
 8001066:	4770      	bx	lr

08001068 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	68db      	ldr	r3, [r3, #12]
 8001074:	f023 0201 	bic.w	r2, r3, #1
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	60da      	str	r2, [r3, #12]
}
 800107c:	bf00      	nop
 800107e:	370c      	adds	r7, #12
 8001080:	46bd      	mov	sp, r7
 8001082:	bc80      	pop	{r7}
 8001084:	4770      	bx	lr
	...

08001088 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8001088:	b480      	push	{r7}
 800108a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800108c:	4b04      	ldr	r3, [pc, #16]	; (80010a0 <LL_RCC_HSE_Enable+0x18>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a03      	ldr	r2, [pc, #12]	; (80010a0 <LL_RCC_HSE_Enable+0x18>)
 8001092:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001096:	6013      	str	r3, [r2, #0]
}
 8001098:	bf00      	nop
 800109a:	46bd      	mov	sp, r7
 800109c:	bc80      	pop	{r7}
 800109e:	4770      	bx	lr
 80010a0:	40021000 	.word	0x40021000

080010a4 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80010a4:	b480      	push	{r7}
 80010a6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 80010a8:	4b06      	ldr	r3, [pc, #24]	; (80010c4 <LL_RCC_HSE_IsReady+0x20>)
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80010b4:	bf0c      	ite	eq
 80010b6:	2301      	moveq	r3, #1
 80010b8:	2300      	movne	r3, #0
 80010ba:	b2db      	uxtb	r3, r3
}
 80010bc:	4618      	mov	r0, r3
 80010be:	46bd      	mov	sp, r7
 80010c0:	bc80      	pop	{r7}
 80010c2:	4770      	bx	lr
 80010c4:	40021000 	.word	0x40021000

080010c8 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80010d0:	4b06      	ldr	r3, [pc, #24]	; (80010ec <LL_RCC_SetSysClkSource+0x24>)
 80010d2:	685b      	ldr	r3, [r3, #4]
 80010d4:	f023 0203 	bic.w	r2, r3, #3
 80010d8:	4904      	ldr	r1, [pc, #16]	; (80010ec <LL_RCC_SetSysClkSource+0x24>)
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	4313      	orrs	r3, r2
 80010de:	604b      	str	r3, [r1, #4]
}
 80010e0:	bf00      	nop
 80010e2:	370c      	adds	r7, #12
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bc80      	pop	{r7}
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	40021000 	.word	0x40021000

080010f0 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80010f0:	b480      	push	{r7}
 80010f2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80010f4:	4b03      	ldr	r3, [pc, #12]	; (8001104 <LL_RCC_GetSysClkSource+0x14>)
 80010f6:	685b      	ldr	r3, [r3, #4]
 80010f8:	f003 030c 	and.w	r3, r3, #12
}
 80010fc:	4618      	mov	r0, r3
 80010fe:	46bd      	mov	sp, r7
 8001100:	bc80      	pop	{r7}
 8001102:	4770      	bx	lr
 8001104:	40021000 	.word	0x40021000

08001108 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8001108:	b480      	push	{r7}
 800110a:	b083      	sub	sp, #12
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001110:	4b06      	ldr	r3, [pc, #24]	; (800112c <LL_RCC_SetAHBPrescaler+0x24>)
 8001112:	685b      	ldr	r3, [r3, #4]
 8001114:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001118:	4904      	ldr	r1, [pc, #16]	; (800112c <LL_RCC_SetAHBPrescaler+0x24>)
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4313      	orrs	r3, r2
 800111e:	604b      	str	r3, [r1, #4]
}
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	bc80      	pop	{r7}
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	40021000 	.word	0x40021000

08001130 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8001138:	4b06      	ldr	r3, [pc, #24]	; (8001154 <LL_RCC_SetAPB1Prescaler+0x24>)
 800113a:	685b      	ldr	r3, [r3, #4]
 800113c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001140:	4904      	ldr	r1, [pc, #16]	; (8001154 <LL_RCC_SetAPB1Prescaler+0x24>)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4313      	orrs	r3, r2
 8001146:	604b      	str	r3, [r1, #4]
}
 8001148:	bf00      	nop
 800114a:	370c      	adds	r7, #12
 800114c:	46bd      	mov	sp, r7
 800114e:	bc80      	pop	{r7}
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	40021000 	.word	0x40021000

08001158 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8001158:	b480      	push	{r7}
 800115a:	b083      	sub	sp, #12
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8001160:	4b06      	ldr	r3, [pc, #24]	; (800117c <LL_RCC_SetAPB2Prescaler+0x24>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001168:	4904      	ldr	r1, [pc, #16]	; (800117c <LL_RCC_SetAPB2Prescaler+0x24>)
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	4313      	orrs	r3, r2
 800116e:	604b      	str	r3, [r1, #4]
}
 8001170:	bf00      	nop
 8001172:	370c      	adds	r7, #12
 8001174:	46bd      	mov	sp, r7
 8001176:	bc80      	pop	{r7}
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop
 800117c:	40021000 	.word	0x40021000

08001180 <LL_RCC_SetADCClockSource>:
  *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_6
  *         @arg @ref LL_RCC_ADC_CLKSRC_PCLK2_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_ADCPRE, ADCxSource);
 8001188:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <LL_RCC_SetADCClockSource+0x24>)
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001190:	4904      	ldr	r1, [pc, #16]	; (80011a4 <LL_RCC_SetADCClockSource+0x24>)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	4313      	orrs	r3, r2
 8001196:	604b      	str	r3, [r1, #4]
}
 8001198:	bf00      	nop
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	bc80      	pop	{r7}
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	40021000 	.word	0x40021000

080011a8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80011ac:	4b04      	ldr	r3, [pc, #16]	; (80011c0 <LL_RCC_PLL_Enable+0x18>)
 80011ae:	681b      	ldr	r3, [r3, #0]
 80011b0:	4a03      	ldr	r2, [pc, #12]	; (80011c0 <LL_RCC_PLL_Enable+0x18>)
 80011b2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011b6:	6013      	str	r3, [r2, #0]
}
 80011b8:	bf00      	nop
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bc80      	pop	{r7}
 80011be:	4770      	bx	lr
 80011c0:	40021000 	.word	0x40021000

080011c4 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80011c8:	4b06      	ldr	r3, [pc, #24]	; (80011e4 <LL_RCC_PLL_IsReady+0x20>)
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011d0:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80011d4:	bf0c      	ite	eq
 80011d6:	2301      	moveq	r3, #1
 80011d8:	2300      	movne	r3, #0
 80011da:	b2db      	uxtb	r3, r3
}
 80011dc:	4618      	mov	r0, r3
 80011de:	46bd      	mov	sp, r7
 80011e0:	bc80      	pop	{r7}
 80011e2:	4770      	bx	lr
 80011e4:	40021000 	.word	0x40021000

080011e8 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLMul)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL,
 80011f2:	4b08      	ldr	r3, [pc, #32]	; (8001214 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	430b      	orrs	r3, r1
 8001204:	4903      	ldr	r1, [pc, #12]	; (8001214 <LL_RCC_PLL_ConfigDomain_SYS+0x2c>)
 8001206:	4313      	orrs	r3, r2
 8001208:	604b      	str	r3, [r1, #4]
             (Source & RCC_CFGR2_PREDIV1) | ((Source & (RCC_CFGR2_PREDIV1SRC << 4U)) >> 4U));
#else
  MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PREDIV1, (Source & RCC_CFGR2_PREDIV1));
#endif /*RCC_CFGR2_PREDIV1SRC*/
#endif /*RCC_CFGR2_PREDIV1*/
}
 800120a:	bf00      	nop
 800120c:	370c      	adds	r7, #12
 800120e:	46bd      	mov	sp, r7
 8001210:	bc80      	pop	{r7}
 8001212:	4770      	bx	lr
 8001214:	40021000 	.word	0x40021000

08001218 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001218:	b480      	push	{r7}
 800121a:	b085      	sub	sp, #20
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8001220:	4b08      	ldr	r3, [pc, #32]	; (8001244 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001222:	695a      	ldr	r2, [r3, #20]
 8001224:	4907      	ldr	r1, [pc, #28]	; (8001244 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	4313      	orrs	r3, r2
 800122a:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 800122c:	4b05      	ldr	r3, [pc, #20]	; (8001244 <LL_AHB1_GRP1_EnableClock+0x2c>)
 800122e:	695a      	ldr	r2, [r3, #20]
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4013      	ands	r3, r2
 8001234:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001236:	68fb      	ldr	r3, [r7, #12]
}
 8001238:	bf00      	nop
 800123a:	3714      	adds	r7, #20
 800123c:	46bd      	mov	sp, r7
 800123e:	bc80      	pop	{r7}
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	40021000 	.word	0x40021000

08001248 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001248:	b480      	push	{r7}
 800124a:	b085      	sub	sp, #20
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001250:	4b08      	ldr	r3, [pc, #32]	; (8001274 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001252:	69da      	ldr	r2, [r3, #28]
 8001254:	4907      	ldr	r1, [pc, #28]	; (8001274 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	4313      	orrs	r3, r2
 800125a:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 800125c:	4b05      	ldr	r3, [pc, #20]	; (8001274 <LL_APB1_GRP1_EnableClock+0x2c>)
 800125e:	69da      	ldr	r2, [r3, #28]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	4013      	ands	r3, r2
 8001264:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001266:	68fb      	ldr	r3, [r7, #12]
}
 8001268:	bf00      	nop
 800126a:	3714      	adds	r7, #20
 800126c:	46bd      	mov	sp, r7
 800126e:	bc80      	pop	{r7}
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop
 8001274:	40021000 	.word	0x40021000

08001278 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001278:	b480      	push	{r7}
 800127a:	b085      	sub	sp, #20
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001280:	4b08      	ldr	r3, [pc, #32]	; (80012a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001282:	699a      	ldr	r2, [r3, #24]
 8001284:	4907      	ldr	r1, [pc, #28]	; (80012a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4313      	orrs	r3, r2
 800128a:	618b      	str	r3, [r1, #24]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 800128c:	4b05      	ldr	r3, [pc, #20]	; (80012a4 <LL_APB2_GRP1_EnableClock+0x2c>)
 800128e:	699a      	ldr	r2, [r3, #24]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4013      	ands	r3, r2
 8001294:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001296:	68fb      	ldr	r3, [r7, #12]
}
 8001298:	bf00      	nop
 800129a:	3714      	adds	r7, #20
 800129c:	46bd      	mov	sp, r7
 800129e:	bc80      	pop	{r7}
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	40021000 	.word	0x40021000

080012a8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80012a8:	b480      	push	{r7}
 80012aa:	b083      	sub	sp, #12
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80012b0:	4b06      	ldr	r3, [pc, #24]	; (80012cc <LL_FLASH_SetLatency+0x24>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	f023 0207 	bic.w	r2, r3, #7
 80012b8:	4904      	ldr	r1, [pc, #16]	; (80012cc <LL_FLASH_SetLatency+0x24>)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4313      	orrs	r3, r2
 80012be:	600b      	str	r3, [r1, #0]
}
 80012c0:	bf00      	nop
 80012c2:	370c      	adds	r7, #12
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bc80      	pop	{r7}
 80012c8:	4770      	bx	lr
 80012ca:	bf00      	nop
 80012cc:	40022000 	.word	0x40022000

080012d0 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80012d4:	4b03      	ldr	r3, [pc, #12]	; (80012e4 <LL_FLASH_GetLatency+0x14>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f003 0307 	and.w	r3, r3, #7
}
 80012dc:	4618      	mov	r0, r3
 80012de:	46bd      	mov	sp, r7
 80012e0:	bc80      	pop	{r7}
 80012e2:	4770      	bx	lr
 80012e4:	40022000 	.word	0x40022000

080012e8 <LL_TIM_EnableCounter>:
{
 80012e8:	b480      	push	{r7}
 80012ea:	b083      	sub	sp, #12
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f043 0201 	orr.w	r2, r3, #1
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	601a      	str	r2, [r3, #0]
}
 80012fc:	bf00      	nop
 80012fe:	370c      	adds	r7, #12
 8001300:	46bd      	mov	sp, r7
 8001302:	bc80      	pop	{r7}
 8001304:	4770      	bx	lr

08001306 <LL_TIM_EnableARRPreload>:
{
 8001306:	b480      	push	{r7}
 8001308:	b083      	sub	sp, #12
 800130a:	af00      	add	r7, sp, #0
 800130c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	601a      	str	r2, [r3, #0]
}
 800131a:	bf00      	nop
 800131c:	370c      	adds	r7, #12
 800131e:	46bd      	mov	sp, r7
 8001320:	bc80      	pop	{r7}
 8001322:	4770      	bx	lr

08001324 <LL_TIM_DisableARRPreload>:
{
 8001324:	b480      	push	{r7}
 8001326:	b083      	sub	sp, #12
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	601a      	str	r2, [r3, #0]
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr

08001342 <LL_TIM_SetCounter>:
{
 8001342:	b480      	push	{r7}
 8001344:	b083      	sub	sp, #12
 8001346:	af00      	add	r7, sp, #0
 8001348:	6078      	str	r0, [r7, #4]
 800134a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CNT, Counter);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	683a      	ldr	r2, [r7, #0]
 8001350:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001352:	bf00      	nop
 8001354:	370c      	adds	r7, #12
 8001356:	46bd      	mov	sp, r7
 8001358:	bc80      	pop	{r7}
 800135a:	4770      	bx	lr

0800135c <LL_TIM_GetCounter>:
{
 800135c:	b480      	push	{r7}
 800135e:	b083      	sub	sp, #12
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(TIMx->CNT));
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8001368:	4618      	mov	r0, r3
 800136a:	370c      	adds	r7, #12
 800136c:	46bd      	mov	sp, r7
 800136e:	bc80      	pop	{r7}
 8001370:	4770      	bx	lr
	...

08001374 <LL_TIM_OC_DisableFast>:
{
 8001374:	b4b0      	push	{r4, r5, r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
 800137c:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	2b01      	cmp	r3, #1
 8001382:	d01c      	beq.n	80013be <LL_TIM_OC_DisableFast+0x4a>
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	2b04      	cmp	r3, #4
 8001388:	d017      	beq.n	80013ba <LL_TIM_OC_DisableFast+0x46>
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	2b10      	cmp	r3, #16
 800138e:	d012      	beq.n	80013b6 <LL_TIM_OC_DisableFast+0x42>
 8001390:	683b      	ldr	r3, [r7, #0]
 8001392:	2b40      	cmp	r3, #64	; 0x40
 8001394:	d00d      	beq.n	80013b2 <LL_TIM_OC_DisableFast+0x3e>
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800139c:	d007      	beq.n	80013ae <LL_TIM_OC_DisableFast+0x3a>
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013a4:	d101      	bne.n	80013aa <LL_TIM_OC_DisableFast+0x36>
 80013a6:	2305      	movs	r3, #5
 80013a8:	e00a      	b.n	80013c0 <LL_TIM_OC_DisableFast+0x4c>
 80013aa:	2306      	movs	r3, #6
 80013ac:	e008      	b.n	80013c0 <LL_TIM_OC_DisableFast+0x4c>
 80013ae:	2304      	movs	r3, #4
 80013b0:	e006      	b.n	80013c0 <LL_TIM_OC_DisableFast+0x4c>
 80013b2:	2303      	movs	r3, #3
 80013b4:	e004      	b.n	80013c0 <LL_TIM_OC_DisableFast+0x4c>
 80013b6:	2302      	movs	r3, #2
 80013b8:	e002      	b.n	80013c0 <LL_TIM_OC_DisableFast+0x4c>
 80013ba:	2301      	movs	r3, #1
 80013bc:	e000      	b.n	80013c0 <LL_TIM_OC_DisableFast+0x4c>
 80013be:	2300      	movs	r3, #0
 80013c0:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	3318      	adds	r3, #24
 80013c6:	461a      	mov	r2, r3
 80013c8:	4629      	mov	r1, r5
 80013ca:	4b09      	ldr	r3, [pc, #36]	; (80013f0 <LL_TIM_OC_DisableFast+0x7c>)
 80013cc:	5c5b      	ldrb	r3, [r3, r1]
 80013ce:	4413      	add	r3, r2
 80013d0:	461c      	mov	r4, r3
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80013d2:	6822      	ldr	r2, [r4, #0]
 80013d4:	4629      	mov	r1, r5
 80013d6:	4b07      	ldr	r3, [pc, #28]	; (80013f4 <LL_TIM_OC_DisableFast+0x80>)
 80013d8:	5c5b      	ldrb	r3, [r3, r1]
 80013da:	4619      	mov	r1, r3
 80013dc:	2304      	movs	r3, #4
 80013de:	408b      	lsls	r3, r1
 80013e0:	43db      	mvns	r3, r3
 80013e2:	4013      	ands	r3, r2
 80013e4:	6023      	str	r3, [r4, #0]
}
 80013e6:	bf00      	nop
 80013e8:	370c      	adds	r7, #12
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bcb0      	pop	{r4, r5, r7}
 80013ee:	4770      	bx	lr
 80013f0:	08004bd4 	.word	0x08004bd4
 80013f4:	08004bdc 	.word	0x08004bdc

080013f8 <LL_TIM_OC_EnablePreload>:
{
 80013f8:	b4b0      	push	{r4, r5, r7}
 80013fa:	b083      	sub	sp, #12
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	2b01      	cmp	r3, #1
 8001406:	d01c      	beq.n	8001442 <LL_TIM_OC_EnablePreload+0x4a>
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	2b04      	cmp	r3, #4
 800140c:	d017      	beq.n	800143e <LL_TIM_OC_EnablePreload+0x46>
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	2b10      	cmp	r3, #16
 8001412:	d012      	beq.n	800143a <LL_TIM_OC_EnablePreload+0x42>
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	2b40      	cmp	r3, #64	; 0x40
 8001418:	d00d      	beq.n	8001436 <LL_TIM_OC_EnablePreload+0x3e>
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001420:	d007      	beq.n	8001432 <LL_TIM_OC_EnablePreload+0x3a>
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001428:	d101      	bne.n	800142e <LL_TIM_OC_EnablePreload+0x36>
 800142a:	2305      	movs	r3, #5
 800142c:	e00a      	b.n	8001444 <LL_TIM_OC_EnablePreload+0x4c>
 800142e:	2306      	movs	r3, #6
 8001430:	e008      	b.n	8001444 <LL_TIM_OC_EnablePreload+0x4c>
 8001432:	2304      	movs	r3, #4
 8001434:	e006      	b.n	8001444 <LL_TIM_OC_EnablePreload+0x4c>
 8001436:	2303      	movs	r3, #3
 8001438:	e004      	b.n	8001444 <LL_TIM_OC_EnablePreload+0x4c>
 800143a:	2302      	movs	r3, #2
 800143c:	e002      	b.n	8001444 <LL_TIM_OC_EnablePreload+0x4c>
 800143e:	2301      	movs	r3, #1
 8001440:	e000      	b.n	8001444 <LL_TIM_OC_EnablePreload+0x4c>
 8001442:	2300      	movs	r3, #0
 8001444:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	3318      	adds	r3, #24
 800144a:	461a      	mov	r2, r3
 800144c:	4629      	mov	r1, r5
 800144e:	4b09      	ldr	r3, [pc, #36]	; (8001474 <LL_TIM_OC_EnablePreload+0x7c>)
 8001450:	5c5b      	ldrb	r3, [r3, r1]
 8001452:	4413      	add	r3, r2
 8001454:	461c      	mov	r4, r3
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 8001456:	6822      	ldr	r2, [r4, #0]
 8001458:	4629      	mov	r1, r5
 800145a:	4b07      	ldr	r3, [pc, #28]	; (8001478 <LL_TIM_OC_EnablePreload+0x80>)
 800145c:	5c5b      	ldrb	r3, [r3, r1]
 800145e:	4619      	mov	r1, r3
 8001460:	2308      	movs	r3, #8
 8001462:	408b      	lsls	r3, r1
 8001464:	4313      	orrs	r3, r2
 8001466:	6023      	str	r3, [r4, #0]
}
 8001468:	bf00      	nop
 800146a:	370c      	adds	r7, #12
 800146c:	46bd      	mov	sp, r7
 800146e:	bcb0      	pop	{r4, r5, r7}
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop
 8001474:	08004bd4 	.word	0x08004bd4
 8001478:	08004bdc 	.word	0x08004bdc

0800147c <LL_TIM_IC_SetActiveInput>:
  *         @arg @ref LL_TIM_ACTIVEINPUT_INDIRECTTI
  *         @arg @ref LL_TIM_ACTIVEINPUT_TRC
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetActiveInput(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICActiveInput)
{
 800147c:	b4b0      	push	{r4, r5, r7}
 800147e:	b085      	sub	sp, #20
 8001480:	af00      	add	r7, sp, #0
 8001482:	60f8      	str	r0, [r7, #12]
 8001484:	60b9      	str	r1, [r7, #8]
 8001486:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001488:	68bb      	ldr	r3, [r7, #8]
 800148a:	2b01      	cmp	r3, #1
 800148c:	d01c      	beq.n	80014c8 <LL_TIM_IC_SetActiveInput+0x4c>
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	2b04      	cmp	r3, #4
 8001492:	d017      	beq.n	80014c4 <LL_TIM_IC_SetActiveInput+0x48>
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	2b10      	cmp	r3, #16
 8001498:	d012      	beq.n	80014c0 <LL_TIM_IC_SetActiveInput+0x44>
 800149a:	68bb      	ldr	r3, [r7, #8]
 800149c:	2b40      	cmp	r3, #64	; 0x40
 800149e:	d00d      	beq.n	80014bc <LL_TIM_IC_SetActiveInput+0x40>
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80014a6:	d007      	beq.n	80014b8 <LL_TIM_IC_SetActiveInput+0x3c>
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80014ae:	d101      	bne.n	80014b4 <LL_TIM_IC_SetActiveInput+0x38>
 80014b0:	2305      	movs	r3, #5
 80014b2:	e00a      	b.n	80014ca <LL_TIM_IC_SetActiveInput+0x4e>
 80014b4:	2306      	movs	r3, #6
 80014b6:	e008      	b.n	80014ca <LL_TIM_IC_SetActiveInput+0x4e>
 80014b8:	2304      	movs	r3, #4
 80014ba:	e006      	b.n	80014ca <LL_TIM_IC_SetActiveInput+0x4e>
 80014bc:	2303      	movs	r3, #3
 80014be:	e004      	b.n	80014ca <LL_TIM_IC_SetActiveInput+0x4e>
 80014c0:	2302      	movs	r3, #2
 80014c2:	e002      	b.n	80014ca <LL_TIM_IC_SetActiveInput+0x4e>
 80014c4:	2301      	movs	r3, #1
 80014c6:	e000      	b.n	80014ca <LL_TIM_IC_SetActiveInput+0x4e>
 80014c8:	2300      	movs	r3, #0
 80014ca:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	3318      	adds	r3, #24
 80014d0:	461a      	mov	r2, r3
 80014d2:	4629      	mov	r1, r5
 80014d4:	4b0c      	ldr	r3, [pc, #48]	; (8001508 <LL_TIM_IC_SetActiveInput+0x8c>)
 80014d6:	5c5b      	ldrb	r3, [r3, r1]
 80014d8:	4413      	add	r3, r2
 80014da:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_CC1S) << SHIFT_TAB_ICxx[iChannel]), (ICActiveInput >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 80014dc:	6822      	ldr	r2, [r4, #0]
 80014de:	4629      	mov	r1, r5
 80014e0:	4b0a      	ldr	r3, [pc, #40]	; (800150c <LL_TIM_IC_SetActiveInput+0x90>)
 80014e2:	5c5b      	ldrb	r3, [r3, r1]
 80014e4:	4619      	mov	r1, r3
 80014e6:	2303      	movs	r3, #3
 80014e8:	408b      	lsls	r3, r1
 80014ea:	43db      	mvns	r3, r3
 80014ec:	401a      	ands	r2, r3
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	0c1b      	lsrs	r3, r3, #16
 80014f2:	4628      	mov	r0, r5
 80014f4:	4905      	ldr	r1, [pc, #20]	; (800150c <LL_TIM_IC_SetActiveInput+0x90>)
 80014f6:	5c09      	ldrb	r1, [r1, r0]
 80014f8:	408b      	lsls	r3, r1
 80014fa:	4313      	orrs	r3, r2
 80014fc:	6023      	str	r3, [r4, #0]
}
 80014fe:	bf00      	nop
 8001500:	3714      	adds	r7, #20
 8001502:	46bd      	mov	sp, r7
 8001504:	bcb0      	pop	{r4, r5, r7}
 8001506:	4770      	bx	lr
 8001508:	08004bd4 	.word	0x08004bd4
 800150c:	08004be4 	.word	0x08004be4

08001510 <LL_TIM_IC_SetPrescaler>:
  *         @arg @ref LL_TIM_ICPSC_DIV4
  *         @arg @ref LL_TIM_ICPSC_DIV8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPrescaler(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPrescaler)
{
 8001510:	b4b0      	push	{r4, r5, r7}
 8001512:	b085      	sub	sp, #20
 8001514:	af00      	add	r7, sp, #0
 8001516:	60f8      	str	r0, [r7, #12]
 8001518:	60b9      	str	r1, [r7, #8]
 800151a:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	2b01      	cmp	r3, #1
 8001520:	d01c      	beq.n	800155c <LL_TIM_IC_SetPrescaler+0x4c>
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	2b04      	cmp	r3, #4
 8001526:	d017      	beq.n	8001558 <LL_TIM_IC_SetPrescaler+0x48>
 8001528:	68bb      	ldr	r3, [r7, #8]
 800152a:	2b10      	cmp	r3, #16
 800152c:	d012      	beq.n	8001554 <LL_TIM_IC_SetPrescaler+0x44>
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	2b40      	cmp	r3, #64	; 0x40
 8001532:	d00d      	beq.n	8001550 <LL_TIM_IC_SetPrescaler+0x40>
 8001534:	68bb      	ldr	r3, [r7, #8]
 8001536:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800153a:	d007      	beq.n	800154c <LL_TIM_IC_SetPrescaler+0x3c>
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001542:	d101      	bne.n	8001548 <LL_TIM_IC_SetPrescaler+0x38>
 8001544:	2305      	movs	r3, #5
 8001546:	e00a      	b.n	800155e <LL_TIM_IC_SetPrescaler+0x4e>
 8001548:	2306      	movs	r3, #6
 800154a:	e008      	b.n	800155e <LL_TIM_IC_SetPrescaler+0x4e>
 800154c:	2304      	movs	r3, #4
 800154e:	e006      	b.n	800155e <LL_TIM_IC_SetPrescaler+0x4e>
 8001550:	2303      	movs	r3, #3
 8001552:	e004      	b.n	800155e <LL_TIM_IC_SetPrescaler+0x4e>
 8001554:	2302      	movs	r3, #2
 8001556:	e002      	b.n	800155e <LL_TIM_IC_SetPrescaler+0x4e>
 8001558:	2301      	movs	r3, #1
 800155a:	e000      	b.n	800155e <LL_TIM_IC_SetPrescaler+0x4e>
 800155c:	2300      	movs	r3, #0
 800155e:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	3318      	adds	r3, #24
 8001564:	461a      	mov	r2, r3
 8001566:	4629      	mov	r1, r5
 8001568:	4b0c      	ldr	r3, [pc, #48]	; (800159c <LL_TIM_IC_SetPrescaler+0x8c>)
 800156a:	5c5b      	ldrb	r3, [r3, r1]
 800156c:	4413      	add	r3, r2
 800156e:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1PSC) << SHIFT_TAB_ICxx[iChannel]), (ICPrescaler >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001570:	6822      	ldr	r2, [r4, #0]
 8001572:	4629      	mov	r1, r5
 8001574:	4b0a      	ldr	r3, [pc, #40]	; (80015a0 <LL_TIM_IC_SetPrescaler+0x90>)
 8001576:	5c5b      	ldrb	r3, [r3, r1]
 8001578:	4619      	mov	r1, r3
 800157a:	230c      	movs	r3, #12
 800157c:	408b      	lsls	r3, r1
 800157e:	43db      	mvns	r3, r3
 8001580:	401a      	ands	r2, r3
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	0c1b      	lsrs	r3, r3, #16
 8001586:	4628      	mov	r0, r5
 8001588:	4905      	ldr	r1, [pc, #20]	; (80015a0 <LL_TIM_IC_SetPrescaler+0x90>)
 800158a:	5c09      	ldrb	r1, [r1, r0]
 800158c:	408b      	lsls	r3, r1
 800158e:	4313      	orrs	r3, r2
 8001590:	6023      	str	r3, [r4, #0]
}
 8001592:	bf00      	nop
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	bcb0      	pop	{r4, r5, r7}
 800159a:	4770      	bx	lr
 800159c:	08004bd4 	.word	0x08004bd4
 80015a0:	08004be4 	.word	0x08004be4

080015a4 <LL_TIM_IC_SetFilter>:
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N6
  *         @arg @ref LL_TIM_IC_FILTER_FDIV32_N8
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetFilter(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICFilter)
{
 80015a4:	b4b0      	push	{r4, r5, r7}
 80015a6:	b085      	sub	sp, #20
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	60f8      	str	r0, [r7, #12]
 80015ac:	60b9      	str	r1, [r7, #8]
 80015ae:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 80015b0:	68bb      	ldr	r3, [r7, #8]
 80015b2:	2b01      	cmp	r3, #1
 80015b4:	d01c      	beq.n	80015f0 <LL_TIM_IC_SetFilter+0x4c>
 80015b6:	68bb      	ldr	r3, [r7, #8]
 80015b8:	2b04      	cmp	r3, #4
 80015ba:	d017      	beq.n	80015ec <LL_TIM_IC_SetFilter+0x48>
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	2b10      	cmp	r3, #16
 80015c0:	d012      	beq.n	80015e8 <LL_TIM_IC_SetFilter+0x44>
 80015c2:	68bb      	ldr	r3, [r7, #8]
 80015c4:	2b40      	cmp	r3, #64	; 0x40
 80015c6:	d00d      	beq.n	80015e4 <LL_TIM_IC_SetFilter+0x40>
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80015ce:	d007      	beq.n	80015e0 <LL_TIM_IC_SetFilter+0x3c>
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80015d6:	d101      	bne.n	80015dc <LL_TIM_IC_SetFilter+0x38>
 80015d8:	2305      	movs	r3, #5
 80015da:	e00a      	b.n	80015f2 <LL_TIM_IC_SetFilter+0x4e>
 80015dc:	2306      	movs	r3, #6
 80015de:	e008      	b.n	80015f2 <LL_TIM_IC_SetFilter+0x4e>
 80015e0:	2304      	movs	r3, #4
 80015e2:	e006      	b.n	80015f2 <LL_TIM_IC_SetFilter+0x4e>
 80015e4:	2303      	movs	r3, #3
 80015e6:	e004      	b.n	80015f2 <LL_TIM_IC_SetFilter+0x4e>
 80015e8:	2302      	movs	r3, #2
 80015ea:	e002      	b.n	80015f2 <LL_TIM_IC_SetFilter+0x4e>
 80015ec:	2301      	movs	r3, #1
 80015ee:	e000      	b.n	80015f2 <LL_TIM_IC_SetFilter+0x4e>
 80015f0:	2300      	movs	r3, #0
 80015f2:	461d      	mov	r5, r3
  register __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80015f4:	68fb      	ldr	r3, [r7, #12]
 80015f6:	3318      	adds	r3, #24
 80015f8:	461a      	mov	r2, r3
 80015fa:	4629      	mov	r1, r5
 80015fc:	4b0c      	ldr	r3, [pc, #48]	; (8001630 <LL_TIM_IC_SetFilter+0x8c>)
 80015fe:	5c5b      	ldrb	r3, [r3, r1]
 8001600:	4413      	add	r3, r2
 8001602:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((TIM_CCMR1_IC1F) << SHIFT_TAB_ICxx[iChannel]), (ICFilter >> 16U) << SHIFT_TAB_ICxx[iChannel]);
 8001604:	6822      	ldr	r2, [r4, #0]
 8001606:	4629      	mov	r1, r5
 8001608:	4b0a      	ldr	r3, [pc, #40]	; (8001634 <LL_TIM_IC_SetFilter+0x90>)
 800160a:	5c5b      	ldrb	r3, [r3, r1]
 800160c:	4619      	mov	r1, r3
 800160e:	23f0      	movs	r3, #240	; 0xf0
 8001610:	408b      	lsls	r3, r1
 8001612:	43db      	mvns	r3, r3
 8001614:	401a      	ands	r2, r3
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	0c1b      	lsrs	r3, r3, #16
 800161a:	4628      	mov	r0, r5
 800161c:	4905      	ldr	r1, [pc, #20]	; (8001634 <LL_TIM_IC_SetFilter+0x90>)
 800161e:	5c09      	ldrb	r1, [r1, r0]
 8001620:	408b      	lsls	r3, r1
 8001622:	4313      	orrs	r3, r2
 8001624:	6023      	str	r3, [r4, #0]
}
 8001626:	bf00      	nop
 8001628:	3714      	adds	r7, #20
 800162a:	46bd      	mov	sp, r7
 800162c:	bcb0      	pop	{r4, r5, r7}
 800162e:	4770      	bx	lr
 8001630:	08004bd4 	.word	0x08004bd4
 8001634:	08004be4 	.word	0x08004be4

08001638 <LL_TIM_IC_SetPolarity>:
  *         @arg @ref LL_TIM_IC_POLARITY_RISING
  *         @arg @ref LL_TIM_IC_POLARITY_FALLING
  * @retval None
  */
__STATIC_INLINE void LL_TIM_IC_SetPolarity(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ICPolarity)
{
 8001638:	b490      	push	{r4, r7}
 800163a:	b084      	sub	sp, #16
 800163c:	af00      	add	r7, sp, #0
 800163e:	60f8      	str	r0, [r7, #12]
 8001640:	60b9      	str	r1, [r7, #8]
 8001642:	607a      	str	r2, [r7, #4]
  register uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8001644:	68bb      	ldr	r3, [r7, #8]
 8001646:	2b01      	cmp	r3, #1
 8001648:	d01c      	beq.n	8001684 <LL_TIM_IC_SetPolarity+0x4c>
 800164a:	68bb      	ldr	r3, [r7, #8]
 800164c:	2b04      	cmp	r3, #4
 800164e:	d017      	beq.n	8001680 <LL_TIM_IC_SetPolarity+0x48>
 8001650:	68bb      	ldr	r3, [r7, #8]
 8001652:	2b10      	cmp	r3, #16
 8001654:	d012      	beq.n	800167c <LL_TIM_IC_SetPolarity+0x44>
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	2b40      	cmp	r3, #64	; 0x40
 800165a:	d00d      	beq.n	8001678 <LL_TIM_IC_SetPolarity+0x40>
 800165c:	68bb      	ldr	r3, [r7, #8]
 800165e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001662:	d007      	beq.n	8001674 <LL_TIM_IC_SetPolarity+0x3c>
 8001664:	68bb      	ldr	r3, [r7, #8]
 8001666:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800166a:	d101      	bne.n	8001670 <LL_TIM_IC_SetPolarity+0x38>
 800166c:	2305      	movs	r3, #5
 800166e:	e00a      	b.n	8001686 <LL_TIM_IC_SetPolarity+0x4e>
 8001670:	2306      	movs	r3, #6
 8001672:	e008      	b.n	8001686 <LL_TIM_IC_SetPolarity+0x4e>
 8001674:	2304      	movs	r3, #4
 8001676:	e006      	b.n	8001686 <LL_TIM_IC_SetPolarity+0x4e>
 8001678:	2303      	movs	r3, #3
 800167a:	e004      	b.n	8001686 <LL_TIM_IC_SetPolarity+0x4e>
 800167c:	2302      	movs	r3, #2
 800167e:	e002      	b.n	8001686 <LL_TIM_IC_SetPolarity+0x4e>
 8001680:	2301      	movs	r3, #1
 8001682:	e000      	b.n	8001686 <LL_TIM_IC_SetPolarity+0x4e>
 8001684:	2300      	movs	r3, #0
 8001686:	461c      	mov	r4, r3
  MODIFY_REG(TIMx->CCER, ((TIM_CCER_CC1NP | TIM_CCER_CC1P) << SHIFT_TAB_CCxP[iChannel]),
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	6a1a      	ldr	r2, [r3, #32]
 800168c:	4621      	mov	r1, r4
 800168e:	4b0a      	ldr	r3, [pc, #40]	; (80016b8 <LL_TIM_IC_SetPolarity+0x80>)
 8001690:	5c5b      	ldrb	r3, [r3, r1]
 8001692:	4619      	mov	r1, r3
 8001694:	230a      	movs	r3, #10
 8001696:	408b      	lsls	r3, r1
 8001698:	43db      	mvns	r3, r3
 800169a:	401a      	ands	r2, r3
 800169c:	4621      	mov	r1, r4
 800169e:	4b06      	ldr	r3, [pc, #24]	; (80016b8 <LL_TIM_IC_SetPolarity+0x80>)
 80016a0:	5c5b      	ldrb	r3, [r3, r1]
 80016a2:	4619      	mov	r1, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	408b      	lsls	r3, r1
 80016a8:	431a      	orrs	r2, r3
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	621a      	str	r2, [r3, #32]
             ICPolarity << SHIFT_TAB_CCxP[iChannel]);
}
 80016ae:	bf00      	nop
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bc90      	pop	{r4, r7}
 80016b6:	4770      	bx	lr
 80016b8:	08004bec 	.word	0x08004bec

080016bc <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
 80016c4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	689b      	ldr	r3, [r3, #8]
 80016ca:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80016ce:	f023 0307 	bic.w	r3, r3, #7
 80016d2:	683a      	ldr	r2, [r7, #0]
 80016d4:	431a      	orrs	r2, r3
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	609a      	str	r2, [r3, #8]
}
 80016da:	bf00      	nop
 80016dc:	370c      	adds	r7, #12
 80016de:	46bd      	mov	sp, r7
 80016e0:	bc80      	pop	{r7}
 80016e2:	4770      	bx	lr

080016e4 <LL_TIM_SetEncoderMode>:
  *         @arg @ref LL_TIM_ENCODERMODE_X2_TI2
  *         @arg @ref LL_TIM_ENCODERMODE_X4_TI12
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetEncoderMode(TIM_TypeDef *TIMx, uint32_t EncoderMode)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b083      	sub	sp, #12
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS, EncoderMode);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	f023 0207 	bic.w	r2, r3, #7
 80016f6:	683b      	ldr	r3, [r7, #0]
 80016f8:	431a      	orrs	r2, r3
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	609a      	str	r2, [r3, #8]
}
 80016fe:	bf00      	nop
 8001700:	370c      	adds	r7, #12
 8001702:	46bd      	mov	sp, r7
 8001704:	bc80      	pop	{r7}
 8001706:	4770      	bx	lr

08001708 <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	431a      	orrs	r2, r3
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	605a      	str	r2, [r3, #4]
}
 8001722:	bf00      	nop
 8001724:	370c      	adds	r7, #12
 8001726:	46bd      	mov	sp, r7
 8001728:	bc80      	pop	{r7}
 800172a:	4770      	bx	lr

0800172c <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 800172c:	b480      	push	{r7}
 800172e:	b083      	sub	sp, #12
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	689b      	ldr	r3, [r3, #8]
 8001738:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	609a      	str	r2, [r3, #8]
}
 8001740:	bf00      	nop
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	bc80      	pop	{r7}
 8001748:	4770      	bx	lr

0800174a <LL_TIM_EnableAllOutputs>:
  * @rmtoll BDTR         MOE           LL_TIM_EnableAllOutputs
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableAllOutputs(TIM_TypeDef *TIMx)
{
 800174a:	b480      	push	{r7}
 800174c:	b083      	sub	sp, #12
 800174e:	af00      	add	r7, sp, #0
 8001750:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001756:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	645a      	str	r2, [r3, #68]	; 0x44
}
 800175e:	bf00      	nop
 8001760:	370c      	adds	r7, #12
 8001762:	46bd      	mov	sp, r7
 8001764:	bc80      	pop	{r7}
 8001766:	4770      	bx	lr

08001768 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8001768:	b480      	push	{r7}
 800176a:	b083      	sub	sp, #12
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	f06f 0201 	mvn.w	r2, #1
 8001776:	611a      	str	r2, [r3, #16]
}
 8001778:	bf00      	nop
 800177a:	370c      	adds	r7, #12
 800177c:	46bd      	mov	sp, r7
 800177e:	bc80      	pop	{r7}
 8001780:	4770      	bx	lr

08001782 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 8001782:	b480      	push	{r7}
 8001784:	b083      	sub	sp, #12
 8001786:	af00      	add	r7, sp, #0
 8001788:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	f043 0201 	orr.w	r2, r3, #1
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	60da      	str	r2, [r3, #12]
}
 8001796:	bf00      	nop
 8001798:	370c      	adds	r7, #12
 800179a:	46bd      	mov	sp, r7
 800179c:	bc80      	pop	{r7}
 800179e:	4770      	bx	lr

080017a0 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80017a0:	b480      	push	{r7}
 80017a2:	b083      	sub	sp, #12
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	60da      	str	r2, [r3, #12]
}
 80017b4:	bf00      	nop
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bc80      	pop	{r7}
 80017bc:	4770      	bx	lr

080017be <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80017be:	b480      	push	{r7}
 80017c0:	b083      	sub	sp, #12
 80017c2:	af00      	add	r7, sp, #0
 80017c4:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	691b      	ldr	r3, [r3, #16]
 80017ca:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	695b      	ldr	r3, [r3, #20]
 80017d6:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	615a      	str	r2, [r3, #20]
}
 80017de:	bf00      	nop
 80017e0:	370c      	adds	r7, #12
 80017e2:	46bd      	mov	sp, r7
 80017e4:	bc80      	pop	{r7}
 80017e6:	4770      	bx	lr

080017e8 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll SR           TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TC) == (USART_SR_TC));
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017f8:	2b40      	cmp	r3, #64	; 0x40
 80017fa:	bf0c      	ite	eq
 80017fc:	2301      	moveq	r3, #1
 80017fe:	2300      	movne	r3, #0
 8001800:	b2db      	uxtb	r3, r3
}
 8001802:	4618      	mov	r0, r3
 8001804:	370c      	adds	r7, #12
 8001806:	46bd      	mov	sp, r7
 8001808:	bc80      	pop	{r7}
 800180a:	4770      	bx	lr

0800180c <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 800180c:	b480      	push	{r7}
 800180e:	b083      	sub	sp, #12
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
 8001814:	460b      	mov	r3, r1
 8001816:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8001818:	78fa      	ldrb	r2, [r7, #3]
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	605a      	str	r2, [r3, #4]
}
 800181e:	bf00      	nop
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	bc80      	pop	{r7}
 8001826:	4770      	bx	lr

08001828 <LL_GPIO_SetPinMode>:
{
 8001828:	b490      	push	{r4, r7}
 800182a:	b088      	sub	sp, #32
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	60b9      	str	r1, [r7, #8]
 8001832:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	461a      	mov	r2, r3
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	0e1b      	lsrs	r3, r3, #24
 800183c:	4413      	add	r3, r2
 800183e:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8001840:	6822      	ldr	r2, [r4, #0]
 8001842:	68bb      	ldr	r3, [r7, #8]
 8001844:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	fa93 f3a3 	rbit	r3, r3
 800184c:	613b      	str	r3, [r7, #16]
  return result;
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	fab3 f383 	clz	r3, r3
 8001854:	b2db      	uxtb	r3, r3
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	210f      	movs	r1, #15
 800185a:	fa01 f303 	lsl.w	r3, r1, r3
 800185e:	43db      	mvns	r3, r3
 8001860:	401a      	ands	r2, r3
 8001862:	68bb      	ldr	r3, [r7, #8]
 8001864:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001866:	69fb      	ldr	r3, [r7, #28]
 8001868:	fa93 f3a3 	rbit	r3, r3
 800186c:	61bb      	str	r3, [r7, #24]
  return result;
 800186e:	69bb      	ldr	r3, [r7, #24]
 8001870:	fab3 f383 	clz	r3, r3
 8001874:	b2db      	uxtb	r3, r3
 8001876:	009b      	lsls	r3, r3, #2
 8001878:	6879      	ldr	r1, [r7, #4]
 800187a:	fa01 f303 	lsl.w	r3, r1, r3
 800187e:	4313      	orrs	r3, r2
 8001880:	6023      	str	r3, [r4, #0]
}
 8001882:	bf00      	nop
 8001884:	3720      	adds	r7, #32
 8001886:	46bd      	mov	sp, r7
 8001888:	bc90      	pop	{r4, r7}
 800188a:	4770      	bx	lr

0800188c <LL_GPIO_ResetOutputPin>:
{
 800188c:	b480      	push	{r7}
 800188e:	b083      	sub	sp, #12
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
 8001894:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	0a1b      	lsrs	r3, r3, #8
 800189a:	b29a      	uxth	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	615a      	str	r2, [r3, #20]
}
 80018a0:	bf00      	nop
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bc80      	pop	{r7}
 80018a8:	4770      	bx	lr
	...

080018ac <LL_GPIO_AF_EnableRemap_I2C1>:
  * @rmtoll MAPR          I2C1_REMAP           LL_GPIO_AF_EnableRemap_I2C1
  * @note  ENABLE: Remap     (SCL/PB8, SDA/PB9)
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_EnableRemap_I2C1(void)
{
 80018ac:	b480      	push	{r7}
 80018ae:	af00      	add	r7, sp, #0
  SET_BIT(AFIO->MAPR, AFIO_MAPR_I2C1_REMAP | AFIO_MAPR_SWJ_CFG);
 80018b0:	4b05      	ldr	r3, [pc, #20]	; (80018c8 <LL_GPIO_AF_EnableRemap_I2C1+0x1c>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	4a04      	ldr	r2, [pc, #16]	; (80018c8 <LL_GPIO_AF_EnableRemap_I2C1+0x1c>)
 80018b6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80018ba:	f043 0302 	orr.w	r3, r3, #2
 80018be:	6053      	str	r3, [r2, #4]
}
 80018c0:	bf00      	nop
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr
 80018c8:	40010000 	.word	0x40010000

080018cc <LL_GPIO_AF_EnableRemap_USART1>:
  * @rmtoll MAPR          USART1_REMAP           LL_GPIO_AF_EnableRemap_USART1
  * @note  ENABLE: Remap     (TX/PB6, RX/PB7)
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_EnableRemap_USART1(void)
{
 80018cc:	b480      	push	{r7}
 80018ce:	af00      	add	r7, sp, #0
  SET_BIT(AFIO->MAPR, AFIO_MAPR_USART1_REMAP | AFIO_MAPR_SWJ_CFG);
 80018d0:	4b05      	ldr	r3, [pc, #20]	; (80018e8 <LL_GPIO_AF_EnableRemap_USART1+0x1c>)
 80018d2:	685b      	ldr	r3, [r3, #4]
 80018d4:	4a04      	ldr	r2, [pc, #16]	; (80018e8 <LL_GPIO_AF_EnableRemap_USART1+0x1c>)
 80018d6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80018da:	f043 0304 	orr.w	r3, r3, #4
 80018de:	6053      	str	r3, [r2, #4]
}
 80018e0:	bf00      	nop
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bc80      	pop	{r7}
 80018e6:	4770      	bx	lr
 80018e8:	40010000 	.word	0x40010000

080018ec <LL_GPIO_AF_EnableRemap_TIM2>:
  * @rmtoll MAPR          TIM2_REMAP           LL_GPIO_AF_EnableRemap_TIM2
  * @note  ENABLE: Full remap       (CH1/ETR/PA15, CH2/PB3, CH3/PB10, CH4/PB11)
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_EnableRemap_TIM2(void)
{
 80018ec:	b480      	push	{r7}
 80018ee:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, (AFIO_MAPR_TIM2_REMAP | AFIO_MAPR_SWJ_CFG), (AFIO_MAPR_TIM2_REMAP_FULLREMAP | AFIO_MAPR_SWJ_CFG));
 80018f0:	4b05      	ldr	r3, [pc, #20]	; (8001908 <LL_GPIO_AF_EnableRemap_TIM2+0x1c>)
 80018f2:	685b      	ldr	r3, [r3, #4]
 80018f4:	4a04      	ldr	r2, [pc, #16]	; (8001908 <LL_GPIO_AF_EnableRemap_TIM2+0x1c>)
 80018f6:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80018fa:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80018fe:	6053      	str	r3, [r2, #4]
}
 8001900:	bf00      	nop
 8001902:	46bd      	mov	sp, r7
 8001904:	bc80      	pop	{r7}
 8001906:	4770      	bx	lr
 8001908:	40010000 	.word	0x40010000

0800190c <LL_GPIO_AF_RemapPartial_TIM3>:
  * @note  PARTIAL: Partial remap (CH1/PB4, CH2/PB5, CH3/PB0, CH4/PB1)
  * @note  TIM3_ETR on PE0 is not re-mapped.
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_RemapPartial_TIM3(void)
{
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
  MODIFY_REG(AFIO->MAPR, (AFIO_MAPR_TIM3_REMAP | AFIO_MAPR_SWJ_CFG), (AFIO_MAPR_TIM3_REMAP_PARTIALREMAP | AFIO_MAPR_SWJ_CFG));
 8001910:	4b07      	ldr	r3, [pc, #28]	; (8001930 <LL_GPIO_AF_RemapPartial_TIM3+0x24>)
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001918:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800191c:	4a04      	ldr	r2, [pc, #16]	; (8001930 <LL_GPIO_AF_RemapPartial_TIM3+0x24>)
 800191e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001922:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001926:	6053      	str	r3, [r2, #4]
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr
 8001930:	40010000 	.word	0x40010000

08001934 <LL_GPIO_AF_Remap_SWJ_NOJTAG>:
  * @rmtoll MAPR          SWJ_CFG           LL_GPIO_AF_Remap_SWJ_NOJTAG
  * @note  NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_Remap_SWJ_NOJTAG(void)
{
 8001934:	b480      	push	{r7}
 8001936:	af00      	add	r7, sp, #0
  CLEAR_BIT(AFIO->MAPR,AFIO_MAPR_SWJ_CFG);
 8001938:	4b07      	ldr	r3, [pc, #28]	; (8001958 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 800193a:	685b      	ldr	r3, [r3, #4]
 800193c:	4a06      	ldr	r2, [pc, #24]	; (8001958 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 800193e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001942:	6053      	str	r3, [r2, #4]
  SET_BIT(AFIO->MAPR, AFIO_MAPR_SWJ_CFG_JTAGDISABLE);
 8001944:	4b04      	ldr	r3, [pc, #16]	; (8001958 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	4a03      	ldr	r2, [pc, #12]	; (8001958 <LL_GPIO_AF_Remap_SWJ_NOJTAG+0x24>)
 800194a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800194e:	6053      	str	r3, [r2, #4]
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	bc80      	pop	{r7}
 8001956:	4770      	bx	lr
 8001958:	40010000 	.word	0x40010000

0800195c <LL_GPIO_AF_SetEXTISource>:
  *         @arg @ref LL_GPIO_AF_EXTI_LINE14
  *         @arg @ref LL_GPIO_AF_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_AF_SetEXTISource(uint32_t Port, uint32_t Line)
{
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]
  MODIFY_REG(AFIO->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8001966:	4a13      	ldr	r2, [pc, #76]	; (80019b4 <LL_GPIO_AF_SetEXTISource+0x58>)
 8001968:	683b      	ldr	r3, [r7, #0]
 800196a:	b2db      	uxtb	r3, r3
 800196c:	3302      	adds	r3, #2
 800196e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	0c1b      	lsrs	r3, r3, #16
 8001976:	43db      	mvns	r3, r3
 8001978:	ea02 0103 	and.w	r1, r2, r3
 800197c:	683b      	ldr	r3, [r7, #0]
 800197e:	0c1b      	lsrs	r3, r3, #16
 8001980:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	fa93 f3a3 	rbit	r3, r3
 8001988:	60bb      	str	r3, [r7, #8]
  return result;
 800198a:	68bb      	ldr	r3, [r7, #8]
 800198c:	fab3 f383 	clz	r3, r3
 8001990:	b2db      	uxtb	r3, r3
 8001992:	461a      	mov	r2, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	fa03 f202 	lsl.w	r2, r3, r2
 800199a:	4806      	ldr	r0, [pc, #24]	; (80019b4 <LL_GPIO_AF_SetEXTISource+0x58>)
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	b2db      	uxtb	r3, r3
 80019a0:	430a      	orrs	r2, r1
 80019a2:	3302      	adds	r3, #2
 80019a4:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 80019a8:	bf00      	nop
 80019aa:	3714      	adds	r7, #20
 80019ac:	46bd      	mov	sp, r7
 80019ae:	bc80      	pop	{r7}
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	40010000 	.word	0x40010000

080019b8 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
PUTCHAR_PROTOTYPE
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
	while (LL_USART_IsActiveFlag_TC(USART1)==0)
 80019c0:	bf00      	nop
 80019c2:	4808      	ldr	r0, [pc, #32]	; (80019e4 <__io_putchar+0x2c>)
 80019c4:	f7ff ff10 	bl	80017e8 <LL_USART_IsActiveFlag_TC>
 80019c8:	4603      	mov	r3, r0
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d0f9      	beq.n	80019c2 <__io_putchar+0xa>
	{}
	LL_USART_TransmitData8(USART1,(uint8_t)ch);
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	4619      	mov	r1, r3
 80019d4:	4803      	ldr	r0, [pc, #12]	; (80019e4 <__io_putchar+0x2c>)
 80019d6:	f7ff ff19 	bl	800180c <LL_USART_TransmitData8>

  	return ch;
 80019da:	687b      	ldr	r3, [r7, #4]
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40013800 	.word	0x40013800

080019e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b082      	sub	sp, #8
 80019ec:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_AFIO);
 80019ee:	2001      	movs	r0, #1
 80019f0:	f7ff fc42 	bl	8001278 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80019f4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80019f8:	f7ff fc26 	bl	8001248 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019fc:	2003      	movs	r0, #3
 80019fe:	f7ff f82b 	bl	8000a58 <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  LL_GPIO_AF_Remap_SWJ_NOJTAG();
 8001a02:	f7ff ff97 	bl	8001934 <LL_GPIO_AF_Remap_SWJ_NOJTAG>

  /* USER CODE BEGIN Init */
  setvbuf(stdin, NULL, _IONBF, 0);
 8001a06:	4b22      	ldr	r3, [pc, #136]	; (8001a90 <main+0xa8>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	6858      	ldr	r0, [r3, #4]
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	2202      	movs	r2, #2
 8001a10:	2100      	movs	r1, #0
 8001a12:	f002 f92f 	bl	8003c74 <setvbuf>
  setvbuf(stdout, NULL, _IONBF, 0);
 8001a16:	4b1e      	ldr	r3, [pc, #120]	; (8001a90 <main+0xa8>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	6898      	ldr	r0, [r3, #8]
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	2202      	movs	r2, #2
 8001a20:	2100      	movs	r1, #0
 8001a22:	f002 f927 	bl	8003c74 <setvbuf>
  setvbuf(stderr, NULL, _IONBF, 0);
 8001a26:	4b1a      	ldr	r3, [pc, #104]	; (8001a90 <main+0xa8>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	68d8      	ldr	r0, [r3, #12]
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	2202      	movs	r2, #2
 8001a30:	2100      	movs	r1, #0
 8001a32:	f002 f91f 	bl	8003c74 <setvbuf>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001a36:	f000 f82d 	bl	8001a94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001a3a:	f000 fcb1 	bl	80023a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8001a3e:	f000 fc97 	bl	8002370 <MX_DMA_Init>
  MX_TIM1_Init();
 8001a42:	f000 f9d5 	bl	8001df0 <MX_TIM1_Init>
  MX_ADC1_Init();
 8001a46:	f000 f867 	bl	8001b18 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001a4a:	f000 f97b 	bl	8001d44 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001a4e:	f000 fc25 	bl	800229c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001a52:	f000 fa99 	bl	8001f88 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001a56:	f000 fb47 	bl	80020e8 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001a5a:	f000 fbd5 	bl	8002208 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  USR1_Motor1_EnablePWM();
 8001a5e:	f7fe ff81 	bl	8000964 <USR1_Motor1_EnablePWM>
  USR1_Motor2_EnablePWM();
 8001a62:	f7fe ff89 	bl	8000978 <USR1_Motor2_EnablePWM>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  USR1_Motor1_SetPWM(3600);
 8001a66:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 8001a6a:	f7fe ff91 	bl	8000990 <USR1_Motor1_SetPWM>
  uint32_t Count = LL_TIM_GetCounter(TIM2);
 8001a6e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001a72:	f7ff fc73 	bl	800135c <LL_TIM_GetCounter>
 8001a76:	6078      	str	r0, [r7, #4]
  while (1)
  {
	  USR1_Servo_SetAngle(0);
 8001a78:	2000      	movs	r0, #0
 8001a7a:	f7fe ffc1 	bl	8000a00 <USR1_Servo_SetAngle>
	  LL_mDelay(1000);
 8001a7e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001a82:	f002 f87b 	bl	8003b7c <LL_mDelay>
	  USR1_Servo_SetAngle(50);
 8001a86:	2032      	movs	r0, #50	; 0x32
 8001a88:	f7fe ffba 	bl	8000a00 <USR1_Servo_SetAngle>
	  USR1_Servo_SetAngle(0);
 8001a8c:	e7f4      	b.n	8001a78 <main+0x90>
 8001a8e:	bf00      	nop
 8001a90:	20000004 	.word	0x20000004

08001a94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8001a98:	2002      	movs	r0, #2
 8001a9a:	f7ff fc05 	bl	80012a8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8001a9e:	bf00      	nop
 8001aa0:	f7ff fc16 	bl	80012d0 <LL_FLASH_GetLatency>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d1fa      	bne.n	8001aa0 <SystemClock_Config+0xc>
  {
  }
  LL_RCC_HSE_Enable();
 8001aaa:	f7ff faed 	bl	8001088 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 8001aae:	bf00      	nop
 8001ab0:	f7ff faf8 	bl	80010a4 <LL_RCC_HSE_IsReady>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d1fa      	bne.n	8001ab0 <SystemClock_Config+0x1c>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE_DIV_1, LL_RCC_PLL_MUL_9);
 8001aba:	f44f 11e0 	mov.w	r1, #1835008	; 0x1c0000
 8001abe:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001ac2:	f7ff fb91 	bl	80011e8 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8001ac6:	f7ff fb6f 	bl	80011a8 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001aca:	bf00      	nop
 8001acc:	f7ff fb7a 	bl	80011c4 <LL_RCC_PLL_IsReady>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	2b01      	cmp	r3, #1
 8001ad4:	d1fa      	bne.n	8001acc <SystemClock_Config+0x38>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001ad6:	2000      	movs	r0, #0
 8001ad8:	f7ff fb16 	bl	8001108 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001adc:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001ae0:	f7ff fb26 	bl	8001130 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8001ae4:	2000      	movs	r0, #0
 8001ae6:	f7ff fb37 	bl	8001158 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001aea:	2002      	movs	r0, #2
 8001aec:	f7ff faec 	bl	80010c8 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001af0:	bf00      	nop
 8001af2:	f7ff fafd 	bl	80010f0 <LL_RCC_GetSysClkSource>
 8001af6:	4603      	mov	r3, r0
 8001af8:	2b08      	cmp	r3, #8
 8001afa:	d1fa      	bne.n	8001af2 <SystemClock_Config+0x5e>
  {

  }
  LL_Init1msTick(72000000);
 8001afc:	4805      	ldr	r0, [pc, #20]	; (8001b14 <SystemClock_Config+0x80>)
 8001afe:	f002 f82f 	bl	8003b60 <LL_Init1msTick>
  LL_SetSystemCoreClock(72000000);
 8001b02:	4804      	ldr	r0, [pc, #16]	; (8001b14 <SystemClock_Config+0x80>)
 8001b04:	f002 f85e 	bl	8003bc4 <LL_SetSystemCoreClock>
  LL_RCC_SetADCClockSource(LL_RCC_ADC_CLKSRC_PCLK2_DIV_6);
 8001b08:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001b0c:	f7ff fb38 	bl	8001180 <LL_RCC_SetADCClockSource>
}
 8001b10:	bf00      	nop
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	044aa200 	.word	0x044aa200

08001b18 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b08e      	sub	sp, #56	; 0x38
 8001b1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001b1e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8001b28:	2300      	movs	r3, #0
 8001b2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001b2c:	f107 0318 	add.w	r3, r7, #24
 8001b30:	2200      	movs	r2, #0
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	605a      	str	r2, [r3, #4]
 8001b36:	609a      	str	r2, [r3, #8]
 8001b38:	60da      	str	r2, [r3, #12]
 8001b3a:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b3c:	1d3b      	adds	r3, r7, #4
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	605a      	str	r2, [r3, #4]
 8001b44:	609a      	str	r2, [r3, #8]
 8001b46:	60da      	str	r2, [r3, #12]
 8001b48:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8001b4a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001b4e:	f7ff fb93 	bl	8001278 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001b52:	2004      	movs	r0, #4
 8001b54:	f7ff fb90 	bl	8001278 <LL_APB2_GRP1_EnableClock>
  PA4   ------> ADC1_IN4
  PA5   ------> ADC1_IN5
  PA6   ------> ADC1_IN6
  PA7   ------> ADC1_IN7
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0|LL_GPIO_PIN_1|LL_GPIO_PIN_2|LL_GPIO_PIN_3
 8001b58:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b5c:	607b      	str	r3, [r7, #4]
                          |LL_GPIO_PIN_4|LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	60bb      	str	r3, [r7, #8]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b62:	1d3b      	adds	r3, r7, #4
 8001b64:	4619      	mov	r1, r3
 8001b66:	486b      	ldr	r0, [pc, #428]	; (8001d14 <MX_ADC1_Init+0x1fc>)
 8001b68:	f001 f98c 	bl	8002e84 <LL_GPIO_Init>

  /* ADC1 DMA Init */

  /* ADC1 Init */
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	2101      	movs	r1, #1
 8001b70:	4869      	ldr	r0, [pc, #420]	; (8001d18 <MX_ADC1_Init+0x200>)
 8001b72:	f7ff f907 	bl	8000d84 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_HIGH);
 8001b76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b7a:	2101      	movs	r1, #1
 8001b7c:	4866      	ldr	r0, [pc, #408]	; (8001d18 <MX_ADC1_Init+0x200>)
 8001b7e:	f7ff f9cf 	bl	8000f20 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_CIRCULAR);
 8001b82:	2220      	movs	r2, #32
 8001b84:	2101      	movs	r1, #1
 8001b86:	4864      	ldr	r0, [pc, #400]	; (8001d18 <MX_ADC1_Init+0x200>)
 8001b88:	f7ff f920 	bl	8000dcc <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2101      	movs	r1, #1
 8001b90:	4861      	ldr	r0, [pc, #388]	; (8001d18 <MX_ADC1_Init+0x200>)
 8001b92:	f7ff f93d 	bl	8000e10 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8001b96:	2280      	movs	r2, #128	; 0x80
 8001b98:	2101      	movs	r1, #1
 8001b9a:	485f      	ldr	r0, [pc, #380]	; (8001d18 <MX_ADC1_Init+0x200>)
 8001b9c:	f7ff f95a 	bl	8000e54 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_HALFWORD);
 8001ba0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ba4:	2101      	movs	r1, #1
 8001ba6:	485c      	ldr	r0, [pc, #368]	; (8001d18 <MX_ADC1_Init+0x200>)
 8001ba8:	f7ff f976 	bl	8000e98 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_HALFWORD);
 8001bac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001bb0:	2101      	movs	r1, #1
 8001bb2:	4859      	ldr	r0, [pc, #356]	; (8001d18 <MX_ADC1_Init+0x200>)
 8001bb4:	f7ff f992 	bl	8000edc <LL_DMA_SetMemorySize>

  /* USER CODE BEGIN ADC1_Init 1 */
  LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_1,8);
 8001bb8:	2208      	movs	r2, #8
 8001bba:	2101      	movs	r1, #1
 8001bbc:	4856      	ldr	r0, [pc, #344]	; (8001d18 <MX_ADC1_Init+0x200>)
 8001bbe:	f7ff f9d1 	bl	8000f64 <LL_DMA_SetDataLength>
  LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_1, (uint32_t) &ADC_Value);
 8001bc2:	4b56      	ldr	r3, [pc, #344]	; (8001d1c <MX_ADC1_Init+0x204>)
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	2101      	movs	r1, #1
 8001bc8:	4853      	ldr	r0, [pc, #332]	; (8001d18 <MX_ADC1_Init+0x200>)
 8001bca:	f7ff f9ed 	bl	8000fa8 <LL_DMA_SetMemoryAddress>
  LL_DMA_SetPeriphAddress(DMA1,LL_DMA_CHANNEL_1,ADC1_DR_Address);
 8001bce:	4a54      	ldr	r2, [pc, #336]	; (8001d20 <MX_ADC1_Init+0x208>)
 8001bd0:	2101      	movs	r1, #1
 8001bd2:	4851      	ldr	r0, [pc, #324]	; (8001d18 <MX_ADC1_Init+0x200>)
 8001bd4:	f7ff fa00 	bl	8000fd8 <LL_DMA_SetPeriphAddress>
  LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_1);
 8001bd8:	2101      	movs	r1, #1
 8001bda:	484f      	ldr	r0, [pc, #316]	; (8001d18 <MX_ADC1_Init+0x200>)
 8001bdc:	f7ff f8b4 	bl	8000d48 <LL_DMA_EnableChannel>
  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001be0:	2300      	movs	r3, #0
 8001be2:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_ENABLE;
 8001be4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001be8:	637b      	str	r3, [r7, #52]	; 0x34
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 8001bea:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001bee:	4619      	mov	r1, r3
 8001bf0:	484c      	ldr	r0, [pc, #304]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001bf2:	f000 ff15 	bl	8002a20 <LL_ADC_Init>
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 8001bfa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4848      	ldr	r0, [pc, #288]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001c02:	f000 fedb 	bl	80029bc <LL_ADC_CommonInit>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001c06:	f44f 2360 	mov.w	r3, #917504	; 0xe0000
 8001c0a:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_8RANKS;
 8001c0c:	f44f 03e0 	mov.w	r3, #7340032	; 0x700000
 8001c10:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 8001c12:	2300      	movs	r3, #0
 8001c14:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 8001c16:	2302      	movs	r3, #2
 8001c18:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_UNLIMITED;
 8001c1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001c1e:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001c20:	f107 0318 	add.w	r3, r7, #24
 8001c24:	4619      	mov	r1, r3
 8001c26:	483f      	ldr	r0, [pc, #252]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001c28:	f000 ff21 	bl	8002a6e <LL_ADC_REG_Init>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 8001c2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c30:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c34:	483b      	ldr	r0, [pc, #236]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001c36:	f7fe ffb9 	bl	8000bac <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001c40:	4838      	ldr	r0, [pc, #224]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001c42:	f7fe fff8 	bl	8000c36 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 8001c46:	4a38      	ldr	r2, [pc, #224]	; (8001d28 <MX_ADC1_Init+0x210>)
 8001c48:	f240 2105 	movw	r1, #517	; 0x205
 8001c4c:	4835      	ldr	r0, [pc, #212]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001c4e:	f7fe ffad 	bl	8000bac <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001c52:	2200      	movs	r2, #0
 8001c54:	4934      	ldr	r1, [pc, #208]	; (8001d28 <MX_ADC1_Init+0x210>)
 8001c56:	4833      	ldr	r0, [pc, #204]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001c58:	f7fe ffed 	bl	8000c36 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_2);
 8001c5c:	4a33      	ldr	r2, [pc, #204]	; (8001d2c <MX_ADC1_Init+0x214>)
 8001c5e:	f240 210a 	movw	r1, #522	; 0x20a
 8001c62:	4830      	ldr	r0, [pc, #192]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001c64:	f7fe ffa2 	bl	8000bac <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001c68:	2200      	movs	r2, #0
 8001c6a:	4930      	ldr	r1, [pc, #192]	; (8001d2c <MX_ADC1_Init+0x214>)
 8001c6c:	482d      	ldr	r0, [pc, #180]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001c6e:	f7fe ffe2 	bl	8000c36 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_3);
 8001c72:	4a2f      	ldr	r2, [pc, #188]	; (8001d30 <MX_ADC1_Init+0x218>)
 8001c74:	f240 210f 	movw	r1, #527	; 0x20f
 8001c78:	482a      	ldr	r0, [pc, #168]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001c7a:	f7fe ff97 	bl	8000bac <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	492b      	ldr	r1, [pc, #172]	; (8001d30 <MX_ADC1_Init+0x218>)
 8001c82:	4828      	ldr	r0, [pc, #160]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001c84:	f7fe ffd7 	bl	8000c36 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_4);
 8001c88:	4a2a      	ldr	r2, [pc, #168]	; (8001d34 <MX_ADC1_Init+0x21c>)
 8001c8a:	f44f 7105 	mov.w	r1, #532	; 0x214
 8001c8e:	4825      	ldr	r0, [pc, #148]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001c90:	f7fe ff8c 	bl	8000bac <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001c94:	2200      	movs	r2, #0
 8001c96:	4927      	ldr	r1, [pc, #156]	; (8001d34 <MX_ADC1_Init+0x21c>)
 8001c98:	4822      	ldr	r0, [pc, #136]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001c9a:	f7fe ffcc 	bl	8000c36 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_5);
 8001c9e:	4a26      	ldr	r2, [pc, #152]	; (8001d38 <MX_ADC1_Init+0x220>)
 8001ca0:	f240 2119 	movw	r1, #537	; 0x219
 8001ca4:	481f      	ldr	r0, [pc, #124]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001ca6:	f7fe ff81 	bl	8000bac <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_5, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001caa:	2200      	movs	r2, #0
 8001cac:	4922      	ldr	r1, [pc, #136]	; (8001d38 <MX_ADC1_Init+0x220>)
 8001cae:	481d      	ldr	r0, [pc, #116]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001cb0:	f7fe ffc1 	bl	8000c36 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_7, LL_ADC_CHANNEL_6);
 8001cb4:	4a21      	ldr	r2, [pc, #132]	; (8001d3c <MX_ADC1_Init+0x224>)
 8001cb6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001cba:	481a      	ldr	r0, [pc, #104]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001cbc:	f7fe ff76 	bl	8000bac <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	491e      	ldr	r1, [pc, #120]	; (8001d3c <MX_ADC1_Init+0x224>)
 8001cc4:	4817      	ldr	r0, [pc, #92]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001cc6:	f7fe ffb6 	bl	8000c36 <LL_ADC_SetChannelSamplingTime>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_8, LL_ADC_CHANNEL_7);
 8001cca:	4a1d      	ldr	r2, [pc, #116]	; (8001d40 <MX_ADC1_Init+0x228>)
 8001ccc:	f240 1105 	movw	r1, #261	; 0x105
 8001cd0:	4814      	ldr	r0, [pc, #80]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001cd2:	f7fe ff6b 	bl	8000bac <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_7, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	4919      	ldr	r1, [pc, #100]	; (8001d40 <MX_ADC1_Init+0x228>)
 8001cda:	4812      	ldr	r0, [pc, #72]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001cdc:	f7fe ffab 	bl	8000c36 <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  LL_ADC_REG_SetDMATransfer(ADC1,LL_ADC_REG_DMA_TRANSFER_UNLIMITED);
 8001ce0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ce4:	480f      	ldr	r0, [pc, #60]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001ce6:	f7fe ff94 	bl	8000c12 <LL_ADC_REG_SetDMATransfer>
  /* Khoi dong bo ADC */
  LL_ADC_Enable(ADC1);
 8001cea:	480e      	ldr	r0, [pc, #56]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001cec:	f7fe ffec 	bl	8000cc8 <LL_ADC_Enable>
  LL_ADC_StartCalibration(ADC1);
 8001cf0:	480c      	ldr	r0, [pc, #48]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001cf2:	f7fe fff8 	bl	8000ce6 <LL_ADC_StartCalibration>

  	/* Cho trang thai cablib duoc bat *
  	 *
  	 */
  while(LL_ADC_IsCalibrationOnGoing(ADC1));
 8001cf6:	bf00      	nop
 8001cf8:	480a      	ldr	r0, [pc, #40]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001cfa:	f7ff f803 	bl	8000d04 <LL_ADC_IsCalibrationOnGoing>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d1f9      	bne.n	8001cf8 <MX_ADC1_Init+0x1e0>

  	/* Bat dau chuyen doi ADC */
  LL_ADC_REG_StartConversionSWStart (ADC1);
 8001d04:	4807      	ldr	r0, [pc, #28]	; (8001d24 <MX_ADC1_Init+0x20c>)
 8001d06:	f7ff f80f 	bl	8000d28 <LL_ADC_REG_StartConversionSWStart>
  /* USER CODE END ADC1_Init 2 */

}
 8001d0a:	bf00      	nop
 8001d0c:	3738      	adds	r7, #56	; 0x38
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40010800 	.word	0x40010800
 8001d18:	40020000 	.word	0x40020000
 8001d1c:	20000094 	.word	0x20000094
 8001d20:	4001244c 	.word	0x4001244c
 8001d24:	40012400 	.word	0x40012400
 8001d28:	02300001 	.word	0x02300001
 8001d2c:	02600002 	.word	0x02600002
 8001d30:	02900003 	.word	0x02900003
 8001d34:	02c00004 	.word	0x02c00004
 8001d38:	02f00005 	.word	0x02f00005
 8001d3c:	03200006 	.word	0x03200006
 8001d40:	03500007 	.word	0x03500007

08001d44 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08c      	sub	sp, #48	; 0x30
 8001d48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001d4a:	f107 0318 	add.w	r3, r7, #24
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	605a      	str	r2, [r3, #4]
 8001d54:	609a      	str	r2, [r3, #8]
 8001d56:	60da      	str	r2, [r3, #12]
 8001d58:	611a      	str	r2, [r3, #16]
 8001d5a:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	1d3b      	adds	r3, r7, #4
 8001d5e:	2200      	movs	r2, #0
 8001d60:	601a      	str	r2, [r3, #0]
 8001d62:	605a      	str	r2, [r3, #4]
 8001d64:	609a      	str	r2, [r3, #8]
 8001d66:	60da      	str	r2, [r3, #12]
 8001d68:	611a      	str	r2, [r3, #16]

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8001d6a:	2008      	movs	r0, #8
 8001d6c:	f7ff fa84 	bl	8001278 <LL_APB2_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB8   ------> I2C1_SCL
  PB9   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_9;
 8001d70:	4b1b      	ldr	r3, [pc, #108]	; (8001de0 <MX_I2C1_Init+0x9c>)
 8001d72:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d74:	2309      	movs	r3, #9
 8001d76:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001d78:	2303      	movs	r3, #3
 8001d7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001d7c:	2304      	movs	r3, #4
 8001d7e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d80:	1d3b      	adds	r3, r7, #4
 8001d82:	4619      	mov	r1, r3
 8001d84:	4817      	ldr	r0, [pc, #92]	; (8001de4 <MX_I2C1_Init+0xa0>)
 8001d86:	f001 f87d 	bl	8002e84 <LL_GPIO_Init>

  LL_GPIO_AF_EnableRemap_I2C1();
 8001d8a:	f7ff fd8f 	bl	80018ac <LL_GPIO_AF_EnableRemap_I2C1>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8001d8e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8001d92:	f7ff fa59 	bl	8001248 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C1);
 8001d96:	4814      	ldr	r0, [pc, #80]	; (8001de8 <MX_I2C1_Init+0xa4>)
 8001d98:	f7ff f966 	bl	8001068 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001d9c:	4812      	ldr	r0, [pc, #72]	; (8001de8 <MX_I2C1_Init+0xa4>)
 8001d9e:	f7ff f942 	bl	8001026 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8001da2:	4811      	ldr	r0, [pc, #68]	; (8001de8 <MX_I2C1_Init+0xa4>)
 8001da4:	f7ff f930 	bl	8001008 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8001da8:	2300      	movs	r3, #0
 8001daa:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 8001dac:	4b0f      	ldr	r3, [pc, #60]	; (8001dec <MX_I2C1_Init+0xa8>)
 8001dae:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 8001db0:	2300      	movs	r3, #0
 8001db2:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 8001db4:	2300      	movs	r3, #0
 8001db6:	627b      	str	r3, [r7, #36]	; 0x24
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8001db8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001dbc:	62bb      	str	r3, [r7, #40]	; 0x28
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001dbe:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001dc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8001dc4:	f107 0318 	add.w	r3, r7, #24
 8001dc8:	4619      	mov	r1, r3
 8001dca:	4807      	ldr	r0, [pc, #28]	; (8001de8 <MX_I2C1_Init+0xa4>)
 8001dcc:	f001 f9a6 	bl	800311c <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C1, 0);
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	4805      	ldr	r0, [pc, #20]	; (8001de8 <MX_I2C1_Init+0xa4>)
 8001dd4:	f7ff f936 	bl	8001044 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001dd8:	bf00      	nop
 8001dda:	3730      	adds	r7, #48	; 0x30
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}
 8001de0:	04030003 	.word	0x04030003
 8001de4:	40010c00 	.word	0x40010c00
 8001de8:	40005400 	.word	0x40005400
 8001dec:	000186a0 	.word	0x000186a0

08001df0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b098      	sub	sp, #96	; 0x60
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001df6:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	605a      	str	r2, [r3, #4]
 8001e00:	609a      	str	r2, [r3, #8]
 8001e02:	60da      	str	r2, [r3, #12]
 8001e04:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8001e06:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e0a:	2220      	movs	r2, #32
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f001 ff10 	bl	8003c34 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8001e14:	f107 0314 	add.w	r3, r7, #20
 8001e18:	2200      	movs	r2, #0
 8001e1a:	601a      	str	r2, [r3, #0]
 8001e1c:	605a      	str	r2, [r3, #4]
 8001e1e:	609a      	str	r2, [r3, #8]
 8001e20:	60da      	str	r2, [r3, #12]
 8001e22:	611a      	str	r2, [r3, #16]
 8001e24:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e26:	463b      	mov	r3, r7
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
 8001e2c:	605a      	str	r2, [r3, #4]
 8001e2e:	609a      	str	r2, [r3, #8]
 8001e30:	60da      	str	r2, [r3, #12]
 8001e32:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 8001e34:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001e38:	f7ff fa1e 	bl	8001278 <LL_APB2_GRP1_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_UP_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001e3c:	f7fe fe30 	bl	8000aa0 <__NVIC_GetPriorityGrouping>
 8001e40:	4603      	mov	r3, r0
 8001e42:	2200      	movs	r2, #0
 8001e44:	2100      	movs	r1, #0
 8001e46:	4618      	mov	r0, r3
 8001e48:	f7fe fe7e 	bl	8000b48 <NVIC_EncodePriority>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	4619      	mov	r1, r3
 8001e50:	2019      	movs	r0, #25
 8001e52:	f7fe fe4f 	bl	8000af4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001e56:	2019      	movs	r0, #25
 8001e58:	f7fe fe30 	bl	8000abc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001e62:	2300      	movs	r3, #0
 8001e64:	653b      	str	r3, [r7, #80]	; 0x50
  TIM_InitStruct.Autoreload = 7199;
 8001e66:	f641 431f 	movw	r3, #7199	; 0x1c1f
 8001e6a:	657b      	str	r3, [r7, #84]	; 0x54
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_InitStruct.RepetitionCounter = 0;
 8001e70:	2300      	movs	r3, #0
 8001e72:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8001e76:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	483f      	ldr	r0, [pc, #252]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001e7e:	f001 faf5 	bl	800346c <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM1);
 8001e82:	483e      	ldr	r0, [pc, #248]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001e84:	f7ff fa3f 	bl	8001306 <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH1);
 8001e88:	2101      	movs	r1, #1
 8001e8a:	483c      	ldr	r0, [pc, #240]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001e8c:	f7ff fab4 	bl	80013f8 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8001e90:	2360      	movs	r3, #96	; 0x60
 8001e92:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001e94:	2300      	movs	r3, #0
 8001e96:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_OC_InitStruct.CompareValue = 0;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_HIGH;
 8001ea8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001eac:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH1, &TIM_OC_InitStruct);
 8001eb2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	2101      	movs	r1, #1
 8001eba:	4830      	ldr	r0, [pc, #192]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001ebc:	f001 fb34 	bl	8003528 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH1);
 8001ec0:	2101      	movs	r1, #1
 8001ec2:	482e      	ldr	r0, [pc, #184]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001ec4:	f7ff fa56 	bl	8001374 <LL_TIM_OC_DisableFast>
  LL_TIM_OC_EnablePreload(TIM1, LL_TIM_CHANNEL_CH3);
 8001ec8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ecc:	482b      	ldr	r0, [pc, #172]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001ece:	f7ff fa93 	bl	80013f8 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_OC_InitStruct.CompareValue = 3199;
 8001eda:	f640 437f 	movw	r3, #3199	; 0xc7f
 8001ede:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	647b      	str	r3, [r7, #68]	; 0x44
  LL_TIM_OC_Init(TIM1, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8001ee4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001ee8:	461a      	mov	r2, r3
 8001eea:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001eee:	4823      	ldr	r0, [pc, #140]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001ef0:	f001 fb1a 	bl	8003528 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM1, LL_TIM_CHANNEL_CH3);
 8001ef4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ef8:	4820      	ldr	r0, [pc, #128]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001efa:	f7ff fa3b 	bl	8001374 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8001efe:	2100      	movs	r1, #0
 8001f00:	481e      	ldr	r0, [pc, #120]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001f02:	f7ff fc01 	bl	8001708 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8001f06:	481d      	ldr	r0, [pc, #116]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001f08:	f7ff fc10 	bl	800172c <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	617b      	str	r3, [r7, #20]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8001f10:	2300      	movs	r3, #0
 8001f12:	61bb      	str	r3, [r7, #24]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8001f14:	2300      	movs	r3, #0
 8001f16:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.DeadTime = 0;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f887 3020 	strb.w	r3, [r7, #32]
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	847b      	strh	r3, [r7, #34]	; 0x22
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8001f22:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001f26:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	62bb      	str	r3, [r7, #40]	; 0x28
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8001f2c:	f107 0314 	add.w	r3, r7, #20
 8001f30:	4619      	mov	r1, r3
 8001f32:	4812      	ldr	r0, [pc, #72]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001f34:	f001 fb30 	bl	8003598 <LL_TIM_BDTR_Init>
  /* USER CODE BEGIN TIM1_Init 2 */
  LL_TIM_EnableIT_UPDATE(TIM1);
 8001f38:	4810      	ldr	r0, [pc, #64]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001f3a:	f7ff fc22 	bl	8001782 <LL_TIM_EnableIT_UPDATE>
    LL_TIM_SetCounter(TIM1,0);
 8001f3e:	2100      	movs	r1, #0
 8001f40:	480e      	ldr	r0, [pc, #56]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001f42:	f7ff f9fe 	bl	8001342 <LL_TIM_SetCounter>
  LL_TIM_EnableAllOutputs(TIM1);
 8001f46:	480d      	ldr	r0, [pc, #52]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001f48:	f7ff fbff 	bl	800174a <LL_TIM_EnableAllOutputs>
  LL_TIM_EnableCounter(TIM1);
 8001f4c:	480b      	ldr	r0, [pc, #44]	; (8001f7c <MX_TIM1_Init+0x18c>)
 8001f4e:	f7ff f9cb 	bl	80012e8 <LL_TIM_EnableCounter>

  /* USER CODE END TIM1_Init 2 */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001f52:	2004      	movs	r0, #4
 8001f54:	f7ff f990 	bl	8001278 <LL_APB2_GRP1_EnableClock>
  /**TIM1 GPIO Configuration
  PA8   ------> TIM1_CH1
  PA10   ------> TIM1_CH3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_8|LL_GPIO_PIN_10;
 8001f58:	4b09      	ldr	r3, [pc, #36]	; (8001f80 <MX_TIM1_Init+0x190>)
 8001f5a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001f5c:	2309      	movs	r3, #9
 8001f5e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001f60:	2303      	movs	r3, #3
 8001f62:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f64:	2300      	movs	r3, #0
 8001f66:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f68:	463b      	mov	r3, r7
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4805      	ldr	r0, [pc, #20]	; (8001f84 <MX_TIM1_Init+0x194>)
 8001f6e:	f000 ff89 	bl	8002e84 <LL_GPIO_Init>

}
 8001f72:	bf00      	nop
 8001f74:	3760      	adds	r7, #96	; 0x60
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	40012c00 	.word	0x40012c00
 8001f80:	04050005 	.word	0x04050005
 8001f84:	40010800 	.word	0x40010800

08001f88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b08a      	sub	sp, #40	; 0x28
 8001f8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001f8e:	f107 0314 	add.w	r3, r7, #20
 8001f92:	2200      	movs	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
 8001f96:	605a      	str	r2, [r3, #4]
 8001f98:	609a      	str	r2, [r3, #8]
 8001f9a:	60da      	str	r2, [r3, #12]
 8001f9c:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9e:	463b      	mov	r3, r7
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001fac:	2001      	movs	r0, #1
 8001fae:	f7ff f94b 	bl	8001248 <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 8001fb2:	2004      	movs	r0, #4
 8001fb4:	f7ff f960 	bl	8001278 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8001fb8:	2008      	movs	r0, #8
 8001fba:	f7ff f95d 	bl	8001278 <LL_APB2_GRP1_EnableClock>
  /**TIM2 GPIO Configuration
  PA15   ------> TIM2_CH1
  PB3   ------> TIM2_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8001fbe:	4b47      	ldr	r3, [pc, #284]	; (80020dc <MX_TIM2_Init+0x154>)
 8001fc0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8001fc2:	2304      	movs	r3, #4
 8001fc4:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fc6:	463b      	mov	r3, r7
 8001fc8:	4619      	mov	r1, r3
 8001fca:	4845      	ldr	r0, [pc, #276]	; (80020e0 <MX_TIM2_Init+0x158>)
 8001fcc:	f000 ff5a 	bl	8002e84 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8001fd0:	f640 0308 	movw	r3, #2056	; 0x808
 8001fd4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 8001fd6:	2304      	movs	r3, #4
 8001fd8:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fda:	463b      	mov	r3, r7
 8001fdc:	4619      	mov	r1, r3
 8001fde:	4841      	ldr	r0, [pc, #260]	; (80020e4 <MX_TIM2_Init+0x15c>)
 8001fe0:	f000 ff50 	bl	8002e84 <LL_GPIO_Init>

  /* TIM2 interrupt Init */
  NVIC_SetPriority(TIM2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001fe4:	f7fe fd5c 	bl	8000aa0 <__NVIC_GetPriorityGrouping>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2200      	movs	r2, #0
 8001fec:	2100      	movs	r1, #0
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f7fe fdaa 	bl	8000b48 <NVIC_EncodePriority>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	4619      	mov	r1, r3
 8001ff8:	201c      	movs	r0, #28
 8001ffa:	f7fe fd7b 	bl	8000af4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM2_IRQn);
 8001ffe:	201c      	movs	r0, #28
 8002000:	f7fe fd5c 	bl	8000abc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM2_Init 1 */
  LL_GPIO_AF_EnableRemap_TIM2();
 8002004:	f7ff fc72 	bl	80018ec <LL_GPIO_AF_EnableRemap_TIM2>
  /* USER CODE END TIM2_Init 1 */
  LL_TIM_SetEncoderMode(TIM2, LL_TIM_ENCODERMODE_X4_TI12);
 8002008:	2103      	movs	r1, #3
 800200a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800200e:	f7ff fb69 	bl	80016e4 <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8002012:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002016:	2101      	movs	r1, #1
 8002018:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800201c:	f7ff fa2e 	bl	800147c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8002020:	2200      	movs	r2, #0
 8002022:	2101      	movs	r1, #1
 8002024:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002028:	f7ff fa72 	bl	8001510 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 800202c:	2200      	movs	r2, #0
 800202e:	2101      	movs	r1, #1
 8002030:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002034:	f7ff fab6 	bl	80015a4 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM2, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8002038:	2200      	movs	r2, #0
 800203a:	2101      	movs	r1, #1
 800203c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002040:	f7ff fafa 	bl	8001638 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8002044:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002048:	2110      	movs	r1, #16
 800204a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800204e:	f7ff fa15 	bl	800147c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 8002052:	2200      	movs	r2, #0
 8002054:	2110      	movs	r1, #16
 8002056:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800205a:	f7ff fa59 	bl	8001510 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 800205e:	2200      	movs	r2, #0
 8002060:	2110      	movs	r1, #16
 8002062:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002066:	f7ff fa9d 	bl	80015a4 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM2, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 800206a:	2200      	movs	r2, #0
 800206c:	2110      	movs	r1, #16
 800206e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002072:	f7ff fae1 	bl	8001638 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 8002076:	2300      	movs	r3, #0
 8002078:	82bb      	strh	r3, [r7, #20]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 800207a:	2300      	movs	r3, #0
 800207c:	61bb      	str	r3, [r7, #24]
  TIM_InitStruct.Autoreload = 65535;
 800207e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002082:	61fb      	str	r3, [r7, #28]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8002084:	2300      	movs	r3, #0
 8002086:	623b      	str	r3, [r7, #32]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8002088:	f107 0314 	add.w	r3, r7, #20
 800208c:	4619      	mov	r1, r3
 800208e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8002092:	f001 f9eb 	bl	800346c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8002096:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800209a:	f7ff f943 	bl	8001324 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 800209e:	2100      	movs	r1, #0
 80020a0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80020a4:	f7ff fb30 	bl	8001708 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 80020a8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80020ac:	f7ff fb3e 	bl	800172c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */
//  LL_TIM_CC_EnableChannel(TIM2,LL_TIM_CHANNEL_CH1);
//  LL_TIM_CC_EnableChannel(TIM2,LL_TIM_CHANNEL_CH2);
  LL_TIM_SetCounter(TIM2,0);
 80020b0:	2100      	movs	r1, #0
 80020b2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80020b6:	f7ff f944 	bl	8001342 <LL_TIM_SetCounter>
  LL_TIM_EnableCounter(TIM2);
 80020ba:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80020be:	f7ff f913 	bl	80012e8 <LL_TIM_EnableCounter>
  LL_TIM_ClearFlag_UPDATE(TIM2);
 80020c2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80020c6:	f7ff fb4f 	bl	8001768 <LL_TIM_ClearFlag_UPDATE>
  LL_TIM_EnableIT_UPDATE(TIM2);
 80020ca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80020ce:	f7ff fb58 	bl	8001782 <LL_TIM_EnableIT_UPDATE>

  /* USER CODE END TIM2_Init 2 */

}
 80020d2:	bf00      	nop
 80020d4:	3728      	adds	r7, #40	; 0x28
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	04800080 	.word	0x04800080
 80020e0:	40010800 	.word	0x40010800
 80020e4:	40010c00 	.word	0x40010c00

080020e8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b08a      	sub	sp, #40	; 0x28
 80020ec:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80020ee:	f107 0314 	add.w	r3, r7, #20
 80020f2:	2200      	movs	r2, #0
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	605a      	str	r2, [r3, #4]
 80020f8:	609a      	str	r2, [r3, #8]
 80020fa:	60da      	str	r2, [r3, #12]
 80020fc:	611a      	str	r2, [r3, #16]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020fe:	463b      	mov	r3, r7
 8002100:	2200      	movs	r2, #0
 8002102:	601a      	str	r2, [r3, #0]
 8002104:	605a      	str	r2, [r3, #4]
 8002106:	609a      	str	r2, [r3, #8]
 8002108:	60da      	str	r2, [r3, #12]
 800210a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 800210c:	2002      	movs	r0, #2
 800210e:	f7ff f89b 	bl	8001248 <LL_APB1_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 8002112:	2008      	movs	r0, #8
 8002114:	f7ff f8b0 	bl	8001278 <LL_APB2_GRP1_EnableClock>
  /**TIM3 GPIO Configuration
  PB4   ------> TIM3_CH1
  PB5   ------> TIM3_CH2
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8002118:	f243 0330 	movw	r3, #12336	; 0x3030
 800211c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 800211e:	2304      	movs	r3, #4
 8002120:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002122:	463b      	mov	r3, r7
 8002124:	4619      	mov	r1, r3
 8002126:	4836      	ldr	r0, [pc, #216]	; (8002200 <MX_TIM3_Init+0x118>)
 8002128:	f000 feac 	bl	8002e84 <LL_GPIO_Init>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800212c:	f7fe fcb8 	bl	8000aa0 <__NVIC_GetPriorityGrouping>
 8002130:	4603      	mov	r3, r0
 8002132:	2200      	movs	r2, #0
 8002134:	2100      	movs	r1, #0
 8002136:	4618      	mov	r0, r3
 8002138:	f7fe fd06 	bl	8000b48 <NVIC_EncodePriority>
 800213c:	4603      	mov	r3, r0
 800213e:	4619      	mov	r1, r3
 8002140:	201d      	movs	r0, #29
 8002142:	f7fe fcd7 	bl	8000af4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8002146:	201d      	movs	r0, #29
 8002148:	f7fe fcb8 	bl	8000abc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */
  LL_GPIO_AF_RemapPartial_TIM3();
 800214c:	f7ff fbde 	bl	800190c <LL_GPIO_AF_RemapPartial_TIM3>
  /* USER CODE END TIM3_Init 1 */
  LL_TIM_SetEncoderMode(TIM3, LL_TIM_ENCODERMODE_X4_TI12);
 8002150:	2103      	movs	r1, #3
 8002152:	482c      	ldr	r0, [pc, #176]	; (8002204 <MX_TIM3_Init+0x11c>)
 8002154:	f7ff fac6 	bl	80016e4 <LL_TIM_SetEncoderMode>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8002158:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800215c:	2101      	movs	r1, #1
 800215e:	4829      	ldr	r0, [pc, #164]	; (8002204 <MX_TIM3_Init+0x11c>)
 8002160:	f7ff f98c 	bl	800147c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_ICPSC_DIV1);
 8002164:	2200      	movs	r2, #0
 8002166:	2101      	movs	r1, #1
 8002168:	4826      	ldr	r0, [pc, #152]	; (8002204 <MX_TIM3_Init+0x11c>)
 800216a:	f7ff f9d1 	bl	8001510 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_FILTER_FDIV1);
 800216e:	2200      	movs	r2, #0
 8002170:	2101      	movs	r1, #1
 8002172:	4824      	ldr	r0, [pc, #144]	; (8002204 <MX_TIM3_Init+0x11c>)
 8002174:	f7ff fa16 	bl	80015a4 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH1, LL_TIM_IC_POLARITY_RISING);
 8002178:	2200      	movs	r2, #0
 800217a:	2101      	movs	r1, #1
 800217c:	4821      	ldr	r0, [pc, #132]	; (8002204 <MX_TIM3_Init+0x11c>)
 800217e:	f7ff fa5b 	bl	8001638 <LL_TIM_IC_SetPolarity>
  LL_TIM_IC_SetActiveInput(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ACTIVEINPUT_DIRECTTI);
 8002182:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002186:	2110      	movs	r1, #16
 8002188:	481e      	ldr	r0, [pc, #120]	; (8002204 <MX_TIM3_Init+0x11c>)
 800218a:	f7ff f977 	bl	800147c <LL_TIM_IC_SetActiveInput>
  LL_TIM_IC_SetPrescaler(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_ICPSC_DIV1);
 800218e:	2200      	movs	r2, #0
 8002190:	2110      	movs	r1, #16
 8002192:	481c      	ldr	r0, [pc, #112]	; (8002204 <MX_TIM3_Init+0x11c>)
 8002194:	f7ff f9bc 	bl	8001510 <LL_TIM_IC_SetPrescaler>
  LL_TIM_IC_SetFilter(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_FILTER_FDIV1);
 8002198:	2200      	movs	r2, #0
 800219a:	2110      	movs	r1, #16
 800219c:	4819      	ldr	r0, [pc, #100]	; (8002204 <MX_TIM3_Init+0x11c>)
 800219e:	f7ff fa01 	bl	80015a4 <LL_TIM_IC_SetFilter>
  LL_TIM_IC_SetPolarity(TIM3, LL_TIM_CHANNEL_CH2, LL_TIM_IC_POLARITY_RISING);
 80021a2:	2200      	movs	r2, #0
 80021a4:	2110      	movs	r1, #16
 80021a6:	4817      	ldr	r0, [pc, #92]	; (8002204 <MX_TIM3_Init+0x11c>)
 80021a8:	f7ff fa46 	bl	8001638 <LL_TIM_IC_SetPolarity>
  TIM_InitStruct.Prescaler = 0;
 80021ac:	2300      	movs	r3, #0
 80021ae:	82bb      	strh	r3, [r7, #20]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80021b0:	2300      	movs	r3, #0
 80021b2:	61bb      	str	r3, [r7, #24]
  TIM_InitStruct.Autoreload = 65535;
 80021b4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80021b8:	61fb      	str	r3, [r7, #28]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80021ba:	2300      	movs	r3, #0
 80021bc:	623b      	str	r3, [r7, #32]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80021be:	f107 0314 	add.w	r3, r7, #20
 80021c2:	4619      	mov	r1, r3
 80021c4:	480f      	ldr	r0, [pc, #60]	; (8002204 <MX_TIM3_Init+0x11c>)
 80021c6:	f001 f951 	bl	800346c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM3);
 80021ca:	480e      	ldr	r0, [pc, #56]	; (8002204 <MX_TIM3_Init+0x11c>)
 80021cc:	f7ff f8aa 	bl	8001324 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80021d0:	2100      	movs	r1, #0
 80021d2:	480c      	ldr	r0, [pc, #48]	; (8002204 <MX_TIM3_Init+0x11c>)
 80021d4:	f7ff fa98 	bl	8001708 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80021d8:	480a      	ldr	r0, [pc, #40]	; (8002204 <MX_TIM3_Init+0x11c>)
 80021da:	f7ff faa7 	bl	800172c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */
  LL_TIM_SetCounter(TIM3,0);
 80021de:	2100      	movs	r1, #0
 80021e0:	4808      	ldr	r0, [pc, #32]	; (8002204 <MX_TIM3_Init+0x11c>)
 80021e2:	f7ff f8ae 	bl	8001342 <LL_TIM_SetCounter>
   LL_TIM_EnableCounter(TIM3);
 80021e6:	4807      	ldr	r0, [pc, #28]	; (8002204 <MX_TIM3_Init+0x11c>)
 80021e8:	f7ff f87e 	bl	80012e8 <LL_TIM_EnableCounter>
   LL_TIM_ClearFlag_UPDATE(TIM3);
 80021ec:	4805      	ldr	r0, [pc, #20]	; (8002204 <MX_TIM3_Init+0x11c>)
 80021ee:	f7ff fabb 	bl	8001768 <LL_TIM_ClearFlag_UPDATE>
   LL_TIM_EnableIT_UPDATE(TIM3);
 80021f2:	4804      	ldr	r0, [pc, #16]	; (8002204 <MX_TIM3_Init+0x11c>)
 80021f4:	f7ff fac5 	bl	8001782 <LL_TIM_EnableIT_UPDATE>
  /* USER CODE END TIM3_Init 2 */

}
 80021f8:	bf00      	nop
 80021fa:	3728      	adds	r7, #40	; 0x28
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	40010c00 	.word	0x40010c00
 8002204:	40000400 	.word	0x40000400

08002208 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b086      	sub	sp, #24
 800220c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800220e:	1d3b      	adds	r3, r7, #4
 8002210:	2200      	movs	r2, #0
 8002212:	601a      	str	r2, [r3, #0]
 8002214:	605a      	str	r2, [r3, #4]
 8002216:	609a      	str	r2, [r3, #8]
 8002218:	60da      	str	r2, [r3, #12]
 800221a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 800221c:	2004      	movs	r0, #4
 800221e:	f7ff f813 	bl	8001248 <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002222:	f7fe fc3d 	bl	8000aa0 <__NVIC_GetPriorityGrouping>
 8002226:	4603      	mov	r3, r0
 8002228:	2200      	movs	r2, #0
 800222a:	2100      	movs	r1, #0
 800222c:	4618      	mov	r0, r3
 800222e:	f7fe fc8b 	bl	8000b48 <NVIC_EncodePriority>
 8002232:	4603      	mov	r3, r0
 8002234:	4619      	mov	r1, r3
 8002236:	201e      	movs	r0, #30
 8002238:	f7fe fc5c 	bl	8000af4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 800223c:	201e      	movs	r0, #30
 800223e:	f7fe fc3d 	bl	8000abc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8002242:	2300      	movs	r3, #0
 8002244:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8002246:	2300      	movs	r3, #0
 8002248:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 17999;
 800224a:	f244 634f 	movw	r3, #17999	; 0x464f
 800224e:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV2;
 8002250:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002254:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8002256:	1d3b      	adds	r3, r7, #4
 8002258:	4619      	mov	r1, r3
 800225a:	480f      	ldr	r0, [pc, #60]	; (8002298 <MX_TIM4_Init+0x90>)
 800225c:	f001 f906 	bl	800346c <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8002260:	480d      	ldr	r0, [pc, #52]	; (8002298 <MX_TIM4_Init+0x90>)
 8002262:	f7ff f85f 	bl	8001324 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8002266:	2100      	movs	r1, #0
 8002268:	480b      	ldr	r0, [pc, #44]	; (8002298 <MX_TIM4_Init+0x90>)
 800226a:	f7ff fa27 	bl	80016bc <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 800226e:	2100      	movs	r1, #0
 8002270:	4809      	ldr	r0, [pc, #36]	; (8002298 <MX_TIM4_Init+0x90>)
 8002272:	f7ff fa49 	bl	8001708 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8002276:	4808      	ldr	r0, [pc, #32]	; (8002298 <MX_TIM4_Init+0x90>)
 8002278:	f7ff fa58 	bl	800172c <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */
  LL_TIM_EnableIT_UPDATE(TIM4);
 800227c:	4806      	ldr	r0, [pc, #24]	; (8002298 <MX_TIM4_Init+0x90>)
 800227e:	f7ff fa80 	bl	8001782 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_SetCounter(TIM4,0);
 8002282:	2100      	movs	r1, #0
 8002284:	4804      	ldr	r0, [pc, #16]	; (8002298 <MX_TIM4_Init+0x90>)
 8002286:	f7ff f85c 	bl	8001342 <LL_TIM_SetCounter>
    LL_TIM_EnableCounter(TIM4);
 800228a:	4803      	ldr	r0, [pc, #12]	; (8002298 <MX_TIM4_Init+0x90>)
 800228c:	f7ff f82c 	bl	80012e8 <LL_TIM_EnableCounter>
  /* USER CODE END TIM4_Init 2 */

}
 8002290:	bf00      	nop
 8002292:	3718      	adds	r7, #24
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	40000800 	.word	0x40000800

0800229c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b08c      	sub	sp, #48	; 0x30
 80022a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART1_Init 0 */

  /* USER CODE END USART1_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 80022a2:	f107 0314 	add.w	r3, r7, #20
 80022a6:	2200      	movs	r2, #0
 80022a8:	601a      	str	r2, [r3, #0]
 80022aa:	605a      	str	r2, [r3, #4]
 80022ac:	609a      	str	r2, [r3, #8]
 80022ae:	60da      	str	r2, [r3, #12]
 80022b0:	611a      	str	r2, [r3, #16]
 80022b2:	615a      	str	r2, [r3, #20]
 80022b4:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b6:	463b      	mov	r3, r7
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
 80022c2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 80022c4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80022c8:	f7fe ffd6 	bl	8001278 <LL_APB2_GRP1_EnableClock>

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 80022cc:	2008      	movs	r0, #8
 80022ce:	f7fe ffd3 	bl	8001278 <LL_APB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PB6   ------> USART1_TX
  PB7   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 80022d2:	f244 0340 	movw	r3, #16448	; 0x4040
 80022d6:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80022d8:	2309      	movs	r3, #9
 80022da:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80022dc:	2303      	movs	r3, #3
 80022de:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80022e0:	2300      	movs	r3, #0
 80022e2:	60fb      	str	r3, [r7, #12]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022e4:	463b      	mov	r3, r7
 80022e6:	4619      	mov	r1, r3
 80022e8:	481f      	ldr	r0, [pc, #124]	; (8002368 <MX_USART1_UART_Init+0xcc>)
 80022ea:	f000 fdcb 	bl	8002e84 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80022ee:	f248 0380 	movw	r3, #32896	; 0x8080
 80022f2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_FLOATING;
 80022f4:	2304      	movs	r3, #4
 80022f6:	607b      	str	r3, [r7, #4]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80022f8:	463b      	mov	r3, r7
 80022fa:	4619      	mov	r1, r3
 80022fc:	481a      	ldr	r0, [pc, #104]	; (8002368 <MX_USART1_UART_Init+0xcc>)
 80022fe:	f000 fdc1 	bl	8002e84 <LL_GPIO_Init>

  LL_GPIO_AF_EnableRemap_USART1();
 8002302:	f7ff fae3 	bl	80018cc <LL_GPIO_AF_EnableRemap_USART1>

  /* USART1 interrupt Init */
  NVIC_SetPriority(USART1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8002306:	f7fe fbcb 	bl	8000aa0 <__NVIC_GetPriorityGrouping>
 800230a:	4603      	mov	r3, r0
 800230c:	2200      	movs	r2, #0
 800230e:	2100      	movs	r1, #0
 8002310:	4618      	mov	r0, r3
 8002312:	f7fe fc19 	bl	8000b48 <NVIC_EncodePriority>
 8002316:	4603      	mov	r3, r0
 8002318:	4619      	mov	r1, r3
 800231a:	2025      	movs	r0, #37	; 0x25
 800231c:	f7fe fbea 	bl	8000af4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART1_IRQn);
 8002320:	2025      	movs	r0, #37	; 0x25
 8002322:	f7fe fbcb 	bl	8000abc <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8002326:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800232a:	617b      	str	r3, [r7, #20]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 800232c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002330:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8002332:	2300      	movs	r3, #0
 8002334:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8002336:	2300      	movs	r3, #0
 8002338:	623b      	str	r3, [r7, #32]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 800233a:	230c      	movs	r3, #12
 800233c:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800233e:	2300      	movs	r3, #0
 8002340:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8002342:	2300      	movs	r3, #0
 8002344:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_USART_Init(USART1, &USART_InitStruct);
 8002346:	f107 0314 	add.w	r3, r7, #20
 800234a:	4619      	mov	r1, r3
 800234c:	4807      	ldr	r0, [pc, #28]	; (800236c <MX_USART1_UART_Init+0xd0>)
 800234e:	f001 fb8d 	bl	8003a6c <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART1);
 8002352:	4806      	ldr	r0, [pc, #24]	; (800236c <MX_USART1_UART_Init+0xd0>)
 8002354:	f7ff fa33 	bl	80017be <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART1);
 8002358:	4804      	ldr	r0, [pc, #16]	; (800236c <MX_USART1_UART_Init+0xd0>)
 800235a:	f7ff fa21 	bl	80017a0 <LL_USART_Enable>
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800235e:	bf00      	nop
 8002360:	3730      	adds	r7, #48	; 0x30
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40010c00 	.word	0x40010c00
 800236c:	40013800 	.word	0x40013800

08002370 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8002374:	2001      	movs	r0, #1
 8002376:	f7fe ff4f 	bl	8001218 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 800237a:	f7fe fb91 	bl	8000aa0 <__NVIC_GetPriorityGrouping>
 800237e:	4603      	mov	r3, r0
 8002380:	2200      	movs	r2, #0
 8002382:	2100      	movs	r1, #0
 8002384:	4618      	mov	r0, r3
 8002386:	f7fe fbdf 	bl	8000b48 <NVIC_EncodePriority>
 800238a:	4603      	mov	r3, r0
 800238c:	4619      	mov	r1, r3
 800238e:	200b      	movs	r0, #11
 8002390:	f7fe fbb0 	bl	8000af4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002394:	200b      	movs	r0, #11
 8002396:	f7fe fb91 	bl	8000abc <__NVIC_EnableIRQ>

}
 800239a:	bf00      	nop
 800239c:	bd80      	pop	{r7, pc}
	...

080023a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b088      	sub	sp, #32
 80023a4:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80023a6:	f107 0318 	add.w	r3, r7, #24
 80023aa:	2200      	movs	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]
 80023ae:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b0:	1d3b      	adds	r3, r7, #4
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	605a      	str	r2, [r3, #4]
 80023b8:	609a      	str	r2, [r3, #8]
 80023ba:	60da      	str	r2, [r3, #12]
 80023bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOC);
 80023be:	2010      	movs	r0, #16
 80023c0:	f7fe ff5a 	bl	8001278 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOD);
 80023c4:	2020      	movs	r0, #32
 80023c6:	f7fe ff57 	bl	8001278 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOA);
 80023ca:	2004      	movs	r0, #4
 80023cc:	f7fe ff54 	bl	8001278 <LL_APB2_GRP1_EnableClock>
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_GPIOB);
 80023d0:	2008      	movs	r0, #8
 80023d2:	f7fe ff51 	bl	8001278 <LL_APB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, LL_GPIO_PIN_15);
 80023d6:	4946      	ldr	r1, [pc, #280]	; (80024f0 <MX_GPIO_Init+0x150>)
 80023d8:	4846      	ldr	r0, [pc, #280]	; (80024f4 <MX_GPIO_Init+0x154>)
 80023da:	f7ff fa57 	bl	800188c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_15);
 80023de:	4944      	ldr	r1, [pc, #272]	; (80024f0 <MX_GPIO_Init+0x150>)
 80023e0:	4845      	ldr	r0, [pc, #276]	; (80024f8 <MX_GPIO_Init+0x158>)
 80023e2:	f7ff fa53 	bl	800188c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_9|LL_GPIO_PIN_11);
 80023e6:	4945      	ldr	r1, [pc, #276]	; (80024fc <MX_GPIO_Init+0x15c>)
 80023e8:	4845      	ldr	r0, [pc, #276]	; (8002500 <MX_GPIO_Init+0x160>)
 80023ea:	f7ff fa4f 	bl	800188c <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTC, LL_GPIO_AF_EXTI_LINE13);
 80023ee:	4945      	ldr	r1, [pc, #276]	; (8002504 <MX_GPIO_Init+0x164>)
 80023f0:	2002      	movs	r0, #2
 80023f2:	f7ff fab3 	bl	800195c <LL_GPIO_AF_SetEXTISource>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTC, LL_GPIO_AF_EXTI_LINE14);
 80023f6:	4944      	ldr	r1, [pc, #272]	; (8002508 <MX_GPIO_Init+0x168>)
 80023f8:	2002      	movs	r0, #2
 80023fa:	f7ff faaf 	bl	800195c <LL_GPIO_AF_SetEXTISource>

  /**/
  LL_GPIO_AF_SetEXTISource(LL_GPIO_AF_EXTI_PORTB, LL_GPIO_AF_EXTI_LINE12);
 80023fe:	4943      	ldr	r1, [pc, #268]	; (800250c <MX_GPIO_Init+0x16c>)
 8002400:	2001      	movs	r0, #1
 8002402:	f7ff faab 	bl	800195c <LL_GPIO_AF_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8002406:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800240a:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 800240c:	2301      	movs	r3, #1
 800240e:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002410:	2300      	movs	r3, #0
 8002412:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8002414:	2301      	movs	r3, #1
 8002416:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8002418:	f107 0318 	add.w	r3, r7, #24
 800241c:	4618      	mov	r0, r3
 800241e:	f000 fbfd 	bl	8002c1c <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_14;
 8002422:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002426:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8002428:	2301      	movs	r3, #1
 800242a:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800242c:	2300      	movs	r3, #0
 800242e:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 8002430:	2301      	movs	r3, #1
 8002432:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8002434:	f107 0318 	add.w	r3, r7, #24
 8002438:	4618      	mov	r0, r3
 800243a:	f000 fbef 	bl	8002c1c <LL_EXTI_Init>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_12;
 800243e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002442:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8002444:	2301      	movs	r3, #1
 8002446:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8002448:	2300      	movs	r3, #0
 800244a:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_RISING;
 800244c:	2301      	movs	r3, #1
 800244e:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8002450:	f107 0318 	add.w	r3, r7, #24
 8002454:	4618      	mov	r0, r3
 8002456:	f000 fbe1 	bl	8002c1c <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_13, LL_GPIO_MODE_FLOATING);
 800245a:	2204      	movs	r2, #4
 800245c:	492c      	ldr	r1, [pc, #176]	; (8002510 <MX_GPIO_Init+0x170>)
 800245e:	4825      	ldr	r0, [pc, #148]	; (80024f4 <MX_GPIO_Init+0x154>)
 8002460:	f7ff f9e2 	bl	8001828 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOC, LL_GPIO_PIN_14, LL_GPIO_MODE_FLOATING);
 8002464:	2204      	movs	r2, #4
 8002466:	492b      	ldr	r1, [pc, #172]	; (8002514 <MX_GPIO_Init+0x174>)
 8002468:	4822      	ldr	r0, [pc, #136]	; (80024f4 <MX_GPIO_Init+0x154>)
 800246a:	f7ff f9dd 	bl	8001828 <LL_GPIO_SetPinMode>

  /**/
  LL_GPIO_SetPinMode(GPIOB, LL_GPIO_PIN_12, LL_GPIO_MODE_FLOATING);
 800246e:	2204      	movs	r2, #4
 8002470:	4929      	ldr	r1, [pc, #164]	; (8002518 <MX_GPIO_Init+0x178>)
 8002472:	4821      	ldr	r0, [pc, #132]	; (80024f8 <MX_GPIO_Init+0x158>)
 8002474:	f7ff f9d8 	bl	8001828 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8002478:	4b1d      	ldr	r3, [pc, #116]	; (80024f0 <MX_GPIO_Init+0x150>)
 800247a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800247c:	2301      	movs	r3, #1
 800247e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8002480:	2302      	movs	r3, #2
 8002482:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8002484:	2300      	movs	r3, #0
 8002486:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002488:	1d3b      	adds	r3, r7, #4
 800248a:	4619      	mov	r1, r3
 800248c:	4819      	ldr	r0, [pc, #100]	; (80024f4 <MX_GPIO_Init+0x154>)
 800248e:	f000 fcf9 	bl	8002e84 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 8002492:	4b17      	ldr	r3, [pc, #92]	; (80024f0 <MX_GPIO_Init+0x150>)
 8002494:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8002496:	2301      	movs	r3, #1
 8002498:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 800249a:	2303      	movs	r3, #3
 800249c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800249e:	2300      	movs	r3, #0
 80024a0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024a2:	1d3b      	adds	r3, r7, #4
 80024a4:	4619      	mov	r1, r3
 80024a6:	4814      	ldr	r0, [pc, #80]	; (80024f8 <MX_GPIO_Init+0x158>)
 80024a8:	f000 fcec 	bl	8002e84 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9|LL_GPIO_PIN_11;
 80024ac:	4b13      	ldr	r3, [pc, #76]	; (80024fc <MX_GPIO_Init+0x15c>)
 80024ae:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80024b0:	2301      	movs	r3, #1
 80024b2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 80024b4:	2303      	movs	r3, #3
 80024b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80024b8:	2300      	movs	r3, #0
 80024ba:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024bc:	1d3b      	adds	r3, r7, #4
 80024be:	4619      	mov	r1, r3
 80024c0:	480f      	ldr	r0, [pc, #60]	; (8002500 <MX_GPIO_Init+0x160>)
 80024c2:	f000 fcdf 	bl	8002e84 <LL_GPIO_Init>

  /* EXTI interrupt init*/
  NVIC_SetPriority(EXTI15_10_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80024c6:	f7fe faeb 	bl	8000aa0 <__NVIC_GetPriorityGrouping>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2200      	movs	r2, #0
 80024ce:	2100      	movs	r1, #0
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7fe fb39 	bl	8000b48 <NVIC_EncodePriority>
 80024d6:	4603      	mov	r3, r0
 80024d8:	4619      	mov	r1, r3
 80024da:	2028      	movs	r0, #40	; 0x28
 80024dc:	f7fe fb0a 	bl	8000af4 <__NVIC_SetPriority>
  NVIC_EnableIRQ(EXTI15_10_IRQn);
 80024e0:	2028      	movs	r0, #40	; 0x28
 80024e2:	f7fe faeb 	bl	8000abc <__NVIC_EnableIRQ>

}
 80024e6:	bf00      	nop
 80024e8:	3720      	adds	r7, #32
 80024ea:	46bd      	mov	sp, r7
 80024ec:	bd80      	pop	{r7, pc}
 80024ee:	bf00      	nop
 80024f0:	04800080 	.word	0x04800080
 80024f4:	40011000 	.word	0x40011000
 80024f8:	40010c00 	.word	0x40010c00
 80024fc:	040a000a 	.word	0x040a000a
 8002500:	40010800 	.word	0x40010800
 8002504:	00f00003 	.word	0x00f00003
 8002508:	0f000003 	.word	0x0f000003
 800250c:	000f0003 	.word	0x000f0003
 8002510:	04200020 	.word	0x04200020
 8002514:	04400040 	.word	0x04400040
 8002518:	04100010 	.word	0x04100010

0800251c <LL_EXTI_IsActiveFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_EXTI_IsActiveFlag_0_31(uint32_t ExtiLine)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  return (READ_BIT(EXTI->PR, ExtiLine) == (ExtiLine));
 8002524:	4b07      	ldr	r3, [pc, #28]	; (8002544 <LL_EXTI_IsActiveFlag_0_31+0x28>)
 8002526:	695a      	ldr	r2, [r3, #20]
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	4013      	ands	r3, r2
 800252c:	687a      	ldr	r2, [r7, #4]
 800252e:	429a      	cmp	r2, r3
 8002530:	bf0c      	ite	eq
 8002532:	2301      	moveq	r3, #1
 8002534:	2300      	movne	r3, #0
 8002536:	b2db      	uxtb	r3, r3
}
 8002538:	4618      	mov	r0, r3
 800253a:	370c      	adds	r7, #12
 800253c:	46bd      	mov	sp, r7
 800253e:	bc80      	pop	{r7}
 8002540:	4770      	bx	lr
 8002542:	bf00      	nop
 8002544:	40010400 	.word	0x40010400

08002548 <LL_EXTI_ClearFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_19
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_0_31(uint32_t ExtiLine)
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->PR, ExtiLine);
 8002550:	4a03      	ldr	r2, [pc, #12]	; (8002560 <LL_EXTI_ClearFlag_0_31+0x18>)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6153      	str	r3, [r2, #20]
}
 8002556:	bf00      	nop
 8002558:	370c      	adds	r7, #12
 800255a:	46bd      	mov	sp, r7
 800255c:	bc80      	pop	{r7}
 800255e:	4770      	bx	lr
 8002560:	40010400 	.word	0x40010400

08002564 <LL_TIM_ClearFlag_UPDATE>:
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	f06f 0201 	mvn.w	r2, #1
 8002572:	611a      	str	r2, [r3, #16]
}
 8002574:	bf00      	nop
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	bc80      	pop	{r7}
 800257c:	4770      	bx	lr

0800257e <LL_GPIO_SetOutputPin>:
{
 800257e:	b480      	push	{r7}
 8002580:	b083      	sub	sp, #12
 8002582:	af00      	add	r7, sp, #0
 8002584:	6078      	str	r0, [r7, #4]
 8002586:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 8002588:	683b      	ldr	r3, [r7, #0]
 800258a:	0a1b      	lsrs	r3, r3, #8
 800258c:	b29a      	uxth	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	611a      	str	r2, [r3, #16]
}
 8002592:	bf00      	nop
 8002594:	370c      	adds	r7, #12
 8002596:	46bd      	mov	sp, r7
 8002598:	bc80      	pop	{r7}
 800259a:	4770      	bx	lr

0800259c <LL_GPIO_ResetOutputPin>:
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, (PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	0a1b      	lsrs	r3, r3, #8
 80025aa:	b29a      	uxth	r2, r3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	615a      	str	r2, [r3, #20]
}
 80025b0:	bf00      	nop
 80025b2:	370c      	adds	r7, #12
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bc80      	pop	{r7}
 80025b8:	4770      	bx	lr

080025ba <LL_GPIO_TogglePin>:
{
 80025ba:	b480      	push	{r7}
 80025bc:	b083      	sub	sp, #12
 80025be:	af00      	add	r7, sp, #0
 80025c0:	6078      	str	r0, [r7, #4]
 80025c2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->ODR, READ_REG(GPIOx->ODR) ^ ((PinMask >> GPIO_PIN_MASK_POS) & 0x0000FFFFU));
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	68da      	ldr	r2, [r3, #12]
 80025c8:	683b      	ldr	r3, [r7, #0]
 80025ca:	0a1b      	lsrs	r3, r3, #8
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	405a      	eors	r2, r3
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	60da      	str	r2, [r3, #12]
}
 80025d4:	bf00      	nop
 80025d6:	370c      	adds	r7, #12
 80025d8:	46bd      	mov	sp, r7
 80025da:	bc80      	pop	{r7}
 80025dc:	4770      	bx	lr

080025de <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025de:	b480      	push	{r7}
 80025e0:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80025e2:	bf00      	nop
 80025e4:	46bd      	mov	sp, r7
 80025e6:	bc80      	pop	{r7}
 80025e8:	4770      	bx	lr

080025ea <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025ea:	b480      	push	{r7}
 80025ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025ee:	e7fe      	b.n	80025ee <HardFault_Handler+0x4>

080025f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025f0:	b480      	push	{r7}
 80025f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025f4:	e7fe      	b.n	80025f4 <MemManage_Handler+0x4>

080025f6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025f6:	b480      	push	{r7}
 80025f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025fa:	e7fe      	b.n	80025fa <BusFault_Handler+0x4>

080025fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002600:	e7fe      	b.n	8002600 <UsageFault_Handler+0x4>

08002602 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002602:	b480      	push	{r7}
 8002604:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002606:	bf00      	nop
 8002608:	46bd      	mov	sp, r7
 800260a:	bc80      	pop	{r7}
 800260c:	4770      	bx	lr

0800260e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800260e:	b480      	push	{r7}
 8002610:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002612:	bf00      	nop
 8002614:	46bd      	mov	sp, r7
 8002616:	bc80      	pop	{r7}
 8002618:	4770      	bx	lr

0800261a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800261a:	b480      	push	{r7}
 800261c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800261e:	bf00      	nop
 8002620:	46bd      	mov	sp, r7
 8002622:	bc80      	pop	{r7}
 8002624:	4770      	bx	lr

08002626 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002626:	b480      	push	{r7}
 8002628:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800262a:	bf00      	nop
 800262c:	46bd      	mov	sp, r7
 800262e:	bc80      	pop	{r7}
 8002630:	4770      	bx	lr

08002632 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002632:	b480      	push	{r7}
 8002634:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002636:	bf00      	nop
 8002638:	46bd      	mov	sp, r7
 800263a:	bc80      	pop	{r7}
 800263c:	4770      	bx	lr
	...

08002640 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */
	LL_TIM_ClearFlag_UPDATE(TIM1);
 8002644:	4812      	ldr	r0, [pc, #72]	; (8002690 <TIM1_UP_IRQHandler+0x50>)
 8002646:	f7ff ff8d 	bl	8002564 <LL_TIM_ClearFlag_UPDATE>
	++ServoCountValue;
 800264a:	4b12      	ldr	r3, [pc, #72]	; (8002694 <TIM1_UP_IRQHandler+0x54>)
 800264c:	781b      	ldrb	r3, [r3, #0]
 800264e:	3301      	adds	r3, #1
 8002650:	b2da      	uxtb	r2, r3
 8002652:	4b10      	ldr	r3, [pc, #64]	; (8002694 <TIM1_UP_IRQHandler+0x54>)
 8002654:	701a      	strb	r2, [r3, #0]
	if(ServoCountValue > ServoCompareValue)
 8002656:	4b0f      	ldr	r3, [pc, #60]	; (8002694 <TIM1_UP_IRQHandler+0x54>)
 8002658:	781a      	ldrb	r2, [r3, #0]
 800265a:	4b0f      	ldr	r3, [pc, #60]	; (8002698 <TIM1_UP_IRQHandler+0x58>)
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	429a      	cmp	r2, r3
 8002660:	d904      	bls.n	800266c <TIM1_UP_IRQHandler+0x2c>
	{
		LL_GPIO_SetOutputPin(GPIOA, LL_GPIO_PIN_11);
 8002662:	490e      	ldr	r1, [pc, #56]	; (800269c <TIM1_UP_IRQHandler+0x5c>)
 8002664:	480e      	ldr	r0, [pc, #56]	; (80026a0 <TIM1_UP_IRQHandler+0x60>)
 8002666:	f7ff ff8a 	bl	800257e <LL_GPIO_SetOutputPin>
 800266a:	e003      	b.n	8002674 <TIM1_UP_IRQHandler+0x34>
	} else
	{
		LL_GPIO_ResetOutputPin(GPIOA, LL_GPIO_PIN_11);
 800266c:	490b      	ldr	r1, [pc, #44]	; (800269c <TIM1_UP_IRQHandler+0x5c>)
 800266e:	480c      	ldr	r0, [pc, #48]	; (80026a0 <TIM1_UP_IRQHandler+0x60>)
 8002670:	f7ff ff94 	bl	800259c <LL_GPIO_ResetOutputPin>
	};
	if(ServoCountValue > ServoReloadValue) ServoCountValue = 0;
 8002674:	4b07      	ldr	r3, [pc, #28]	; (8002694 <TIM1_UP_IRQHandler+0x54>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	2bc8      	cmp	r3, #200	; 0xc8
 800267a:	d902      	bls.n	8002682 <TIM1_UP_IRQHandler+0x42>
 800267c:	4b05      	ldr	r3, [pc, #20]	; (8002694 <TIM1_UP_IRQHandler+0x54>)
 800267e:	2200      	movs	r2, #0
 8002680:	701a      	strb	r2, [r3, #0]
	printf(ServoCountValue);
 8002682:	4b04      	ldr	r3, [pc, #16]	; (8002694 <TIM1_UP_IRQHandler+0x54>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	4618      	mov	r0, r3
 8002688:	f001 fadc 	bl	8003c44 <iprintf>
  /* USER CODE END TIM1_UP_IRQn 0 */
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800268c:	bf00      	nop
 800268e:	bd80      	pop	{r7, pc}
 8002690:	40012c00 	.word	0x40012c00
 8002694:	20000084 	.word	0x20000084
 8002698:	20000085 	.word	0x20000085
 800269c:	04080008 	.word	0x04080008
 80026a0:	40010800 	.word	0x40010800

080026a4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0

  /* USER CODE END TIM2_IRQn 0 */
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr

080026b0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0

  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	bc80      	pop	{r7}
 80026ba:	4770      	bx	lr

080026bc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  LL_GPIO_TogglePin(GPIOB,LL_GPIO_PIN_15);
 80026c0:	490a      	ldr	r1, [pc, #40]	; (80026ec <TIM4_IRQHandler+0x30>)
 80026c2:	480b      	ldr	r0, [pc, #44]	; (80026f0 <TIM4_IRQHandler+0x34>)
 80026c4:	f7ff ff79 	bl	80025ba <LL_GPIO_TogglePin>
  printf("ServoCPRVal %u \n", ServoCompareValue);
 80026c8:	4b0a      	ldr	r3, [pc, #40]	; (80026f4 <TIM4_IRQHandler+0x38>)
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	4619      	mov	r1, r3
 80026ce:	480a      	ldr	r0, [pc, #40]	; (80026f8 <TIM4_IRQHandler+0x3c>)
 80026d0:	f001 fab8 	bl	8003c44 <iprintf>
  printf("ServoCNTVal %u \n", ServoCountValue);
 80026d4:	4b09      	ldr	r3, [pc, #36]	; (80026fc <TIM4_IRQHandler+0x40>)
 80026d6:	781b      	ldrb	r3, [r3, #0]
 80026d8:	4619      	mov	r1, r3
 80026da:	4809      	ldr	r0, [pc, #36]	; (8002700 <TIM4_IRQHandler+0x44>)
 80026dc:	f001 fab2 	bl	8003c44 <iprintf>
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */
  LL_TIM_ClearFlag_UPDATE(TIM4);
 80026e0:	4808      	ldr	r0, [pc, #32]	; (8002704 <TIM4_IRQHandler+0x48>)
 80026e2:	f7ff ff3f 	bl	8002564 <LL_TIM_ClearFlag_UPDATE>


  /* USER CODE END TIM4_IRQn 1 */
}
 80026e6:	bf00      	nop
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	04800080 	.word	0x04800080
 80026f0:	40010c00 	.word	0x40010c00
 80026f4:	20000085 	.word	0x20000085
 80026f8:	08004ba4 	.word	0x08004ba4
 80026fc:	20000084 	.word	0x20000084
 8002700:	08004bb8 	.word	0x08004bb8
 8002704:	40000800 	.word	0x40000800

08002708 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0

  /* USER CODE END USART1_IRQn 0 */
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800270c:	bf00      	nop
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr

08002714 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_12) != RESET)
 8002718:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800271c:	f7ff fefe 	bl	800251c <LL_EXTI_IsActiveFlag_0_31>
 8002720:	4603      	mov	r3, r0
 8002722:	2b00      	cmp	r3, #0
 8002724:	d003      	beq.n	800272e <EXTI15_10_IRQHandler+0x1a>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_12);
 8002726:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800272a:	f7ff ff0d 	bl	8002548 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_12 */

    /* USER CODE END LL_EXTI_LINE_12 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_13) != RESET)
 800272e:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002732:	f7ff fef3 	bl	800251c <LL_EXTI_IsActiveFlag_0_31>
 8002736:	4603      	mov	r3, r0
 8002738:	2b00      	cmp	r3, #0
 800273a:	d003      	beq.n	8002744 <EXTI15_10_IRQHandler+0x30>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_13);
 800273c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002740:	f7ff ff02 	bl	8002548 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE BEGIN LL_EXTI_LINE_13 */

    /* USER CODE END LL_EXTI_LINE_13 */
  }
  if (LL_EXTI_IsActiveFlag_0_31(LL_EXTI_LINE_14) != RESET)
 8002744:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002748:	f7ff fee8 	bl	800251c <LL_EXTI_IsActiveFlag_0_31>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d003      	beq.n	800275a <EXTI15_10_IRQHandler+0x46>
  {
    LL_EXTI_ClearFlag_0_31(LL_EXTI_LINE_14);
 8002752:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002756:	f7ff fef7 	bl	8002548 <LL_EXTI_ClearFlag_0_31>
    /* USER CODE END LL_EXTI_LINE_14 */
  }
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 800275a:	bf00      	nop
 800275c:	bd80      	pop	{r7, pc}
	...

08002760 <SetServoCompare>:

/* USER CODE BEGIN 1 */
void SetServoCompare(uint8_t ServoNewVal)
{
 8002760:	b480      	push	{r7}
 8002762:	b083      	sub	sp, #12
 8002764:	af00      	add	r7, sp, #0
 8002766:	4603      	mov	r3, r0
 8002768:	71fb      	strb	r3, [r7, #7]
	ServoCompareValue = ServoNewVal;
 800276a:	4a04      	ldr	r2, [pc, #16]	; (800277c <SetServoCompare+0x1c>)
 800276c:	79fb      	ldrb	r3, [r7, #7]
 800276e:	7013      	strb	r3, [r2, #0]
}
 8002770:	bf00      	nop
 8002772:	370c      	adds	r7, #12
 8002774:	46bd      	mov	sp, r7
 8002776:	bc80      	pop	{r7}
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	20000085 	.word	0x20000085

08002780 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800278c:	2300      	movs	r3, #0
 800278e:	617b      	str	r3, [r7, #20]
 8002790:	e00a      	b.n	80027a8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002792:	f3af 8000 	nop.w
 8002796:	4601      	mov	r1, r0
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	1c5a      	adds	r2, r3, #1
 800279c:	60ba      	str	r2, [r7, #8]
 800279e:	b2ca      	uxtb	r2, r1
 80027a0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	3301      	adds	r3, #1
 80027a6:	617b      	str	r3, [r7, #20]
 80027a8:	697a      	ldr	r2, [r7, #20]
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	429a      	cmp	r2, r3
 80027ae:	dbf0      	blt.n	8002792 <_read+0x12>
	}

return len;
 80027b0:	687b      	ldr	r3, [r7, #4]
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3718      	adds	r7, #24
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b086      	sub	sp, #24
 80027be:	af00      	add	r7, sp, #0
 80027c0:	60f8      	str	r0, [r7, #12]
 80027c2:	60b9      	str	r1, [r7, #8]
 80027c4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027c6:	2300      	movs	r3, #0
 80027c8:	617b      	str	r3, [r7, #20]
 80027ca:	e009      	b.n	80027e0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	1c5a      	adds	r2, r3, #1
 80027d0:	60ba      	str	r2, [r7, #8]
 80027d2:	781b      	ldrb	r3, [r3, #0]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff f8ef 	bl	80019b8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027da:	697b      	ldr	r3, [r7, #20]
 80027dc:	3301      	adds	r3, #1
 80027de:	617b      	str	r3, [r7, #20]
 80027e0:	697a      	ldr	r2, [r7, #20]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	dbf1      	blt.n	80027cc <_write+0x12>
	}
	return len;
 80027e8:	687b      	ldr	r3, [r7, #4]
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	3718      	adds	r7, #24
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <_close>:

int _close(int file)
{
 80027f2:	b480      	push	{r7}
 80027f4:	b083      	sub	sp, #12
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	6078      	str	r0, [r7, #4]
	return -1;
 80027fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80027fe:	4618      	mov	r0, r3
 8002800:	370c      	adds	r7, #12
 8002802:	46bd      	mov	sp, r7
 8002804:	bc80      	pop	{r7}
 8002806:	4770      	bx	lr

08002808 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002808:	b480      	push	{r7}
 800280a:	b083      	sub	sp, #12
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
 8002810:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002818:	605a      	str	r2, [r3, #4]
	return 0;
 800281a:	2300      	movs	r3, #0
}
 800281c:	4618      	mov	r0, r3
 800281e:	370c      	adds	r7, #12
 8002820:	46bd      	mov	sp, r7
 8002822:	bc80      	pop	{r7}
 8002824:	4770      	bx	lr

08002826 <_isatty>:

int _isatty(int file)
{
 8002826:	b480      	push	{r7}
 8002828:	b083      	sub	sp, #12
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
	return 1;
 800282e:	2301      	movs	r3, #1
}
 8002830:	4618      	mov	r0, r3
 8002832:	370c      	adds	r7, #12
 8002834:	46bd      	mov	sp, r7
 8002836:	bc80      	pop	{r7}
 8002838:	4770      	bx	lr

0800283a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800283a:	b480      	push	{r7}
 800283c:	b085      	sub	sp, #20
 800283e:	af00      	add	r7, sp, #0
 8002840:	60f8      	str	r0, [r7, #12]
 8002842:	60b9      	str	r1, [r7, #8]
 8002844:	607a      	str	r2, [r7, #4]
	return 0;
 8002846:	2300      	movs	r3, #0
}
 8002848:	4618      	mov	r0, r3
 800284a:	3714      	adds	r7, #20
 800284c:	46bd      	mov	sp, r7
 800284e:	bc80      	pop	{r7}
 8002850:	4770      	bx	lr
	...

08002854 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b086      	sub	sp, #24
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800285c:	4a14      	ldr	r2, [pc, #80]	; (80028b0 <_sbrk+0x5c>)
 800285e:	4b15      	ldr	r3, [pc, #84]	; (80028b4 <_sbrk+0x60>)
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002864:	697b      	ldr	r3, [r7, #20]
 8002866:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002868:	4b13      	ldr	r3, [pc, #76]	; (80028b8 <_sbrk+0x64>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d102      	bne.n	8002876 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002870:	4b11      	ldr	r3, [pc, #68]	; (80028b8 <_sbrk+0x64>)
 8002872:	4a12      	ldr	r2, [pc, #72]	; (80028bc <_sbrk+0x68>)
 8002874:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002876:	4b10      	ldr	r3, [pc, #64]	; (80028b8 <_sbrk+0x64>)
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4413      	add	r3, r2
 800287e:	693a      	ldr	r2, [r7, #16]
 8002880:	429a      	cmp	r2, r3
 8002882:	d207      	bcs.n	8002894 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002884:	f001 f9ac 	bl	8003be0 <__errno>
 8002888:	4602      	mov	r2, r0
 800288a:	230c      	movs	r3, #12
 800288c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800288e:	f04f 33ff 	mov.w	r3, #4294967295
 8002892:	e009      	b.n	80028a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002894:	4b08      	ldr	r3, [pc, #32]	; (80028b8 <_sbrk+0x64>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800289a:	4b07      	ldr	r3, [pc, #28]	; (80028b8 <_sbrk+0x64>)
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4413      	add	r3, r2
 80028a2:	4a05      	ldr	r2, [pc, #20]	; (80028b8 <_sbrk+0x64>)
 80028a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028a6:	68fb      	ldr	r3, [r7, #12]
}
 80028a8:	4618      	mov	r0, r3
 80028aa:	3718      	adds	r7, #24
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	20005000 	.word	0x20005000
 80028b4:	00000400 	.word	0x00000400
 80028b8:	20000088 	.word	0x20000088
 80028bc:	200000a8 	.word	0x200000a8

080028c0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028c0:	b480      	push	{r7}
 80028c2:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80028c4:	4b15      	ldr	r3, [pc, #84]	; (800291c <SystemInit+0x5c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a14      	ldr	r2, [pc, #80]	; (800291c <SystemInit+0x5c>)
 80028ca:	f043 0301 	orr.w	r3, r3, #1
 80028ce:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80028d0:	4b12      	ldr	r3, [pc, #72]	; (800291c <SystemInit+0x5c>)
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	4911      	ldr	r1, [pc, #68]	; (800291c <SystemInit+0x5c>)
 80028d6:	4b12      	ldr	r3, [pc, #72]	; (8002920 <SystemInit+0x60>)
 80028d8:	4013      	ands	r3, r2
 80028da:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80028dc:	4b0f      	ldr	r3, [pc, #60]	; (800291c <SystemInit+0x5c>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a0e      	ldr	r2, [pc, #56]	; (800291c <SystemInit+0x5c>)
 80028e2:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80028e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028ea:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80028ec:	4b0b      	ldr	r3, [pc, #44]	; (800291c <SystemInit+0x5c>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a0a      	ldr	r2, [pc, #40]	; (800291c <SystemInit+0x5c>)
 80028f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80028f6:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80028f8:	4b08      	ldr	r3, [pc, #32]	; (800291c <SystemInit+0x5c>)
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	4a07      	ldr	r2, [pc, #28]	; (800291c <SystemInit+0x5c>)
 80028fe:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002902:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8002904:	4b05      	ldr	r3, [pc, #20]	; (800291c <SystemInit+0x5c>)
 8002906:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800290a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800290c:	4b05      	ldr	r3, [pc, #20]	; (8002924 <SystemInit+0x64>)
 800290e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002912:	609a      	str	r2, [r3, #8]
#endif 
}
 8002914:	bf00      	nop
 8002916:	46bd      	mov	sp, r7
 8002918:	bc80      	pop	{r7}
 800291a:	4770      	bx	lr
 800291c:	40021000 	.word	0x40021000
 8002920:	f8ff0000 	.word	0xf8ff0000
 8002924:	e000ed00 	.word	0xe000ed00

08002928 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002928:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800292a:	e003      	b.n	8002934 <LoopCopyDataInit>

0800292c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800292c:	4b0b      	ldr	r3, [pc, #44]	; (800295c <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800292e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002930:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002932:	3104      	adds	r1, #4

08002934 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002934:	480a      	ldr	r0, [pc, #40]	; (8002960 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002936:	4b0b      	ldr	r3, [pc, #44]	; (8002964 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002938:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800293a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800293c:	d3f6      	bcc.n	800292c <CopyDataInit>
  ldr r2, =_sbss
 800293e:	4a0a      	ldr	r2, [pc, #40]	; (8002968 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002940:	e002      	b.n	8002948 <LoopFillZerobss>

08002942 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002942:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002944:	f842 3b04 	str.w	r3, [r2], #4

08002948 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002948:	4b08      	ldr	r3, [pc, #32]	; (800296c <LoopFillZerobss+0x24>)
  cmp r2, r3
 800294a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800294c:	d3f9      	bcc.n	8002942 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800294e:	f7ff ffb7 	bl	80028c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002952:	f001 f94b 	bl	8003bec <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002956:	f7ff f847 	bl	80019e8 <main>
  bx lr
 800295a:	4770      	bx	lr
  ldr r3, =_sidata
 800295c:	08004cac 	.word	0x08004cac
  ldr r0, =_sdata
 8002960:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002964:	20000068 	.word	0x20000068
  ldr r2, =_sbss
 8002968:	20000068 	.word	0x20000068
  ldr r3, = _ebss
 800296c:	200000a8 	.word	0x200000a8

08002970 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002970:	e7fe      	b.n	8002970 <ADC1_2_IRQHandler>

08002972 <LL_ADC_REG_SetSequencerLength>:
{
 8002972:	b480      	push	{r7}
 8002974:	b083      	sub	sp, #12
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
 800297a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002980:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	431a      	orrs	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800298c:	bf00      	nop
 800298e:	370c      	adds	r7, #12
 8002990:	46bd      	mov	sp, r7
 8002992:	bc80      	pop	{r7}
 8002994:	4770      	bx	lr

08002996 <LL_ADC_IsEnabled>:
{
 8002996:	b480      	push	{r7}
 8002998:	b083      	sub	sp, #12
 800299a:	af00      	add	r7, sp, #0
 800299c:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	f003 0301 	and.w	r3, r3, #1
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	bf0c      	ite	eq
 80029aa:	2301      	moveq	r3, #1
 80029ac:	2300      	movne	r3, #0
 80029ae:	b2db      	uxtb	r3, r3
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	370c      	adds	r7, #12
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bc80      	pop	{r7}
 80029b8:	4770      	bx	lr
	...

080029bc <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 80029bc:	b590      	push	{r4, r7, lr}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
 80029c4:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80029c6:	2300      	movs	r3, #0
 80029c8:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 serie, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0U)
 80029ca:	4813      	ldr	r0, [pc, #76]	; (8002a18 <LL_ADC_CommonInit+0x5c>)
 80029cc:	f7ff ffe3 	bl	8002996 <LL_ADC_IsEnabled>
 80029d0:	4604      	mov	r4, r0
 80029d2:	4812      	ldr	r0, [pc, #72]	; (8002a1c <LL_ADC_CommonInit+0x60>)
 80029d4:	f7ff ffdf 	bl	8002996 <LL_ADC_IsEnabled>
 80029d8:	4603      	mov	r3, r0
 80029da:	4323      	orrs	r3, r4
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d114      	bne.n	8002a0a <LL_ADC_CommonInit+0x4e>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if(ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d009      	beq.n	80029fc <LL_ADC_CommonInit+0x40>
    {
      MODIFY_REG(ADCxy_COMMON->CR1,
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	431a      	orrs	r2, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	605a      	str	r2, [r3, #4]
 80029fa:	e008      	b.n	8002a0e <LL_ADC_CommonInit+0x52>
                 ADC_CommonInitStruct->Multimode
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CR1,
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	605a      	str	r2, [r3, #4]
 8002a08:	e001      	b.n	8002a0e <LL_ADC_CommonInit+0x52>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8002a0e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3714      	adds	r7, #20
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd90      	pop	{r4, r7, pc}
 8002a18:	40012400 	.word	0x40012400
 8002a1c:	40012800 	.word	0x40012800

08002a20 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b084      	sub	sp, #16
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
 8002a28:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f7ff ffb1 	bl	8002996 <LL_ADC_IsEnabled>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d112      	bne.n	8002a60 <LL_ADC_Init+0x40>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	685b      	ldr	r3, [r3, #4]
 8002a3e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a42:	683b      	ldr	r3, [r7, #0]
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	431a      	orrs	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	605a      	str	r2, [r3, #4]
                 ADC_CR1_SCAN
              ,
                 ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	431a      	orrs	r2, r3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	609a      	str	r2, [r3, #8]
 8002a5e:	e001      	b.n	8002a64 <LL_ADC_Init+0x44>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002a60:	2301      	movs	r3, #1
 8002a62:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002a64:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	3710      	adds	r7, #16
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bd80      	pop	{r7, pc}

08002a6e <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8002a6e:	b580      	push	{r7, lr}
 8002a70:	b084      	sub	sp, #16
 8002a72:	af00      	add	r7, sp, #0
 8002a74:	6078      	str	r0, [r7, #4]
 8002a76:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_CONTINUOUS_MODE(ADC_REG_InitStruct->ContinuousMode));
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0U)
 8002a7c:	6878      	ldr	r0, [r7, #4]
 8002a7e:	f7ff ff8a 	bl	8002996 <LL_ADC_IsEnabled>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d131      	bne.n	8002aec <LL_ADC_REG_Init+0x7e>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 serie, ADC trigger edge is set when starting       */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	685b      	ldr	r3, [r3, #4]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d00c      	beq.n	8002aaa <LL_ADC_REG_Init+0x3c>
    {
      MODIFY_REG(ADCx->CR1,
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	685b      	ldr	r3, [r3, #4]
 8002a94:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	6859      	ldr	r1, [r3, #4]
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	689b      	ldr	r3, [r3, #8]
 8002aa0:	430b      	orrs	r3, r1
 8002aa2:	431a      	orrs	r2, r3
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	605a      	str	r2, [r3, #4]
 8002aa8:	e008      	b.n	8002abc <LL_ADC_REG_Init+0x4e>
                 | ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8002ab2:	683b      	ldr	r3, [r7, #0]
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	431a      	orrs	r2, r3
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	605a      	str	r2, [r3, #4]
                   ADC_REG_InitStruct->SequencerLength
                 | LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	f423 2360 	bic.w	r3, r3, #917504	; 0xe0000
 8002ac4:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	6811      	ldr	r1, [r2, #0]
 8002acc:	683a      	ldr	r2, [r7, #0]
 8002ace:	68d2      	ldr	r2, [r2, #12]
 8002ad0:	4311      	orrs	r1, r2
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	6912      	ldr	r2, [r2, #16]
 8002ad6:	430a      	orrs	r2, r1
 8002ad8:	431a      	orrs	r2, r3
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 8002ade:	683b      	ldr	r3, [r7, #0]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	4619      	mov	r1, r3
 8002ae4:	6878      	ldr	r0, [r7, #4]
 8002ae6:	f7ff ff44 	bl	8002972 <LL_ADC_REG_SetSequencerLength>
 8002aea:	e001      	b.n	8002af0 <LL_ADC_REG_Init+0x82>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8002af0:	7bfb      	ldrb	r3, [r7, #15]
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3710      	adds	r7, #16
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
	...

08002afc <LL_EXTI_EnableIT_0_31>:
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8002b04:	4b05      	ldr	r3, [pc, #20]	; (8002b1c <LL_EXTI_EnableIT_0_31+0x20>)
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	4904      	ldr	r1, [pc, #16]	; (8002b1c <LL_EXTI_EnableIT_0_31+0x20>)
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	600b      	str	r3, [r1, #0]
}
 8002b10:	bf00      	nop
 8002b12:	370c      	adds	r7, #12
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bc80      	pop	{r7}
 8002b18:	4770      	bx	lr
 8002b1a:	bf00      	nop
 8002b1c:	40010400 	.word	0x40010400

08002b20 <LL_EXTI_DisableIT_0_31>:
{
 8002b20:	b480      	push	{r7}
 8002b22:	b083      	sub	sp, #12
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8002b28:	4b05      	ldr	r3, [pc, #20]	; (8002b40 <LL_EXTI_DisableIT_0_31+0x20>)
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	43db      	mvns	r3, r3
 8002b30:	4903      	ldr	r1, [pc, #12]	; (8002b40 <LL_EXTI_DisableIT_0_31+0x20>)
 8002b32:	4013      	ands	r3, r2
 8002b34:	600b      	str	r3, [r1, #0]
}
 8002b36:	bf00      	nop
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bc80      	pop	{r7}
 8002b3e:	4770      	bx	lr
 8002b40:	40010400 	.word	0x40010400

08002b44 <LL_EXTI_EnableEvent_0_31>:
{
 8002b44:	b480      	push	{r7}
 8002b46:	b083      	sub	sp, #12
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8002b4c:	4b05      	ldr	r3, [pc, #20]	; (8002b64 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002b4e:	685a      	ldr	r2, [r3, #4]
 8002b50:	4904      	ldr	r1, [pc, #16]	; (8002b64 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	604b      	str	r3, [r1, #4]
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr
 8002b62:	bf00      	nop
 8002b64:	40010400 	.word	0x40010400

08002b68 <LL_EXTI_DisableEvent_0_31>:
{
 8002b68:	b480      	push	{r7}
 8002b6a:	b083      	sub	sp, #12
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8002b70:	4b05      	ldr	r3, [pc, #20]	; (8002b88 <LL_EXTI_DisableEvent_0_31+0x20>)
 8002b72:	685a      	ldr	r2, [r3, #4]
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	43db      	mvns	r3, r3
 8002b78:	4903      	ldr	r1, [pc, #12]	; (8002b88 <LL_EXTI_DisableEvent_0_31+0x20>)
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	604b      	str	r3, [r1, #4]
}
 8002b7e:	bf00      	nop
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bc80      	pop	{r7}
 8002b86:	4770      	bx	lr
 8002b88:	40010400 	.word	0x40010400

08002b8c <LL_EXTI_EnableRisingTrig_0_31>:
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8002b94:	4b05      	ldr	r3, [pc, #20]	; (8002bac <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002b96:	689a      	ldr	r2, [r3, #8]
 8002b98:	4904      	ldr	r1, [pc, #16]	; (8002bac <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	4313      	orrs	r3, r2
 8002b9e:	608b      	str	r3, [r1, #8]
}
 8002ba0:	bf00      	nop
 8002ba2:	370c      	adds	r7, #12
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bc80      	pop	{r7}
 8002ba8:	4770      	bx	lr
 8002baa:	bf00      	nop
 8002bac:	40010400 	.word	0x40010400

08002bb0 <LL_EXTI_DisableRisingTrig_0_31>:
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8002bb8:	4b05      	ldr	r3, [pc, #20]	; (8002bd0 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8002bba:	689a      	ldr	r2, [r3, #8]
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	43db      	mvns	r3, r3
 8002bc0:	4903      	ldr	r1, [pc, #12]	; (8002bd0 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	608b      	str	r3, [r1, #8]
}
 8002bc6:	bf00      	nop
 8002bc8:	370c      	adds	r7, #12
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	bc80      	pop	{r7}
 8002bce:	4770      	bx	lr
 8002bd0:	40010400 	.word	0x40010400

08002bd4 <LL_EXTI_EnableFallingTrig_0_31>:
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	b083      	sub	sp, #12
 8002bd8:	af00      	add	r7, sp, #0
 8002bda:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8002bdc:	4b05      	ldr	r3, [pc, #20]	; (8002bf4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002bde:	68da      	ldr	r2, [r3, #12]
 8002be0:	4904      	ldr	r1, [pc, #16]	; (8002bf4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4313      	orrs	r3, r2
 8002be6:	60cb      	str	r3, [r1, #12]
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	bc80      	pop	{r7}
 8002bf0:	4770      	bx	lr
 8002bf2:	bf00      	nop
 8002bf4:	40010400 	.word	0x40010400

08002bf8 <LL_EXTI_DisableFallingTrig_0_31>:
{
 8002bf8:	b480      	push	{r7}
 8002bfa:	b083      	sub	sp, #12
 8002bfc:	af00      	add	r7, sp, #0
 8002bfe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8002c00:	4b05      	ldr	r3, [pc, #20]	; (8002c18 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8002c02:	68da      	ldr	r2, [r3, #12]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	43db      	mvns	r3, r3
 8002c08:	4903      	ldr	r1, [pc, #12]	; (8002c18 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8002c0a:	4013      	ands	r3, r2
 8002c0c:	60cb      	str	r3, [r1, #12]
}
 8002c0e:	bf00      	nop
 8002c10:	370c      	adds	r7, #12
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bc80      	pop	{r7}
 8002c16:	4770      	bx	lr
 8002c18:	40010400 	.word	0x40010400

08002c1c <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b084      	sub	sp, #16
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8002c24:	2300      	movs	r3, #0
 8002c26:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	791b      	ldrb	r3, [r3, #4]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d060      	beq.n	8002cf2 <LL_EXTI_Init+0xd6>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d067      	beq.n	8002d08 <LL_EXTI_Init+0xec>
    {
      switch (EXTI_InitStruct->Mode)
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	795b      	ldrb	r3, [r3, #5]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d00e      	beq.n	8002c5e <LL_EXTI_Init+0x42>
 8002c40:	2b02      	cmp	r3, #2
 8002c42:	d017      	beq.n	8002c74 <LL_EXTI_Init+0x58>
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d120      	bne.n	8002c8a <LL_EXTI_Init+0x6e>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	f7ff ff8b 	bl	8002b68 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	4618      	mov	r0, r3
 8002c58:	f7ff ff50 	bl	8002afc <LL_EXTI_EnableIT_0_31>
          break;
 8002c5c:	e018      	b.n	8002c90 <LL_EXTI_Init+0x74>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	4618      	mov	r0, r3
 8002c64:	f7ff ff5c 	bl	8002b20 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7ff ff69 	bl	8002b44 <LL_EXTI_EnableEvent_0_31>
          break;
 8002c72:	e00d      	b.n	8002c90 <LL_EXTI_Init+0x74>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f7ff ff3f 	bl	8002afc <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4618      	mov	r0, r3
 8002c84:	f7ff ff5e 	bl	8002b44 <LL_EXTI_EnableEvent_0_31>
          break;
 8002c88:	e002      	b.n	8002c90 <LL_EXTI_Init+0x74>
        default:
          status = ERROR;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	73fb      	strb	r3, [r7, #15]
          break;
 8002c8e:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	799b      	ldrb	r3, [r3, #6]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d037      	beq.n	8002d08 <LL_EXTI_Init+0xec>
      {
        switch (EXTI_InitStruct->Trigger)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	799b      	ldrb	r3, [r3, #6]
 8002c9c:	2b02      	cmp	r3, #2
 8002c9e:	d00e      	beq.n	8002cbe <LL_EXTI_Init+0xa2>
 8002ca0:	2b03      	cmp	r3, #3
 8002ca2:	d017      	beq.n	8002cd4 <LL_EXTI_Init+0xb8>
 8002ca4:	2b01      	cmp	r3, #1
 8002ca6:	d120      	bne.n	8002cea <LL_EXTI_Init+0xce>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4618      	mov	r0, r3
 8002cae:	f7ff ffa3 	bl	8002bf8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff ff68 	bl	8002b8c <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002cbc:	e025      	b.n	8002d0a <LL_EXTI_Init+0xee>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	f7ff ff74 	bl	8002bb0 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	4618      	mov	r0, r3
 8002cce:	f7ff ff81 	bl	8002bd4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002cd2:	e01a      	b.n	8002d0a <LL_EXTI_Init+0xee>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	4618      	mov	r0, r3
 8002cda:	f7ff ff57 	bl	8002b8c <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	f7ff ff76 	bl	8002bd4 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002ce8:	e00f      	b.n	8002d0a <LL_EXTI_Init+0xee>
          default:
            status = ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	73fb      	strb	r3, [r7, #15]
            break;
 8002cee:	bf00      	nop
 8002cf0:	e00b      	b.n	8002d0a <LL_EXTI_Init+0xee>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7ff ff12 	bl	8002b20 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff ff31 	bl	8002b68 <LL_EXTI_DisableEvent_0_31>
 8002d06:	e000      	b.n	8002d0a <LL_EXTI_Init+0xee>
      }
 8002d08:	bf00      	nop
  }
  return status;
 8002d0a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d0c:	4618      	mov	r0, r3
 8002d0e:	3710      	adds	r7, #16
 8002d10:	46bd      	mov	sp, r7
 8002d12:	bd80      	pop	{r7, pc}

08002d14 <LL_GPIO_SetPinMode>:
{
 8002d14:	b490      	push	{r4, r7}
 8002d16:	b088      	sub	sp, #32
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	60f8      	str	r0, [r7, #12]
 8002d1c:	60b9      	str	r1, [r7, #8]
 8002d1e:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	461a      	mov	r2, r3
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	0e1b      	lsrs	r3, r3, #24
 8002d28:	4413      	add	r3, r2
 8002d2a:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, ((GPIO_CRL_CNF0 | GPIO_CRL_MODE0) << (POSITION_VAL(Pin) * 4U)), (Mode << (POSITION_VAL(Pin) * 4U)));
 8002d2c:	6822      	ldr	r2, [r4, #0]
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d32:	697b      	ldr	r3, [r7, #20]
 8002d34:	fa93 f3a3 	rbit	r3, r3
 8002d38:	613b      	str	r3, [r7, #16]
  return result;
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	fab3 f383 	clz	r3, r3
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	210f      	movs	r1, #15
 8002d46:	fa01 f303 	lsl.w	r3, r1, r3
 8002d4a:	43db      	mvns	r3, r3
 8002d4c:	401a      	ands	r2, r3
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d52:	69fb      	ldr	r3, [r7, #28]
 8002d54:	fa93 f3a3 	rbit	r3, r3
 8002d58:	61bb      	str	r3, [r7, #24]
  return result;
 8002d5a:	69bb      	ldr	r3, [r7, #24]
 8002d5c:	fab3 f383 	clz	r3, r3
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	6879      	ldr	r1, [r7, #4]
 8002d66:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	6023      	str	r3, [r4, #0]
}
 8002d6e:	bf00      	nop
 8002d70:	3720      	adds	r7, #32
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bc90      	pop	{r4, r7}
 8002d76:	4770      	bx	lr

08002d78 <LL_GPIO_SetPinSpeed>:
{
 8002d78:	b490      	push	{r4, r7}
 8002d7a:	b088      	sub	sp, #32
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	461a      	mov	r2, r3
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	0e1b      	lsrs	r3, r3, #24
 8002d8c:	4413      	add	r3, r2
 8002d8e:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_MODE0 << (POSITION_VAL(Pin) * 4U)),
 8002d90:	6822      	ldr	r2, [r4, #0]
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d96:	697b      	ldr	r3, [r7, #20]
 8002d98:	fa93 f3a3 	rbit	r3, r3
 8002d9c:	613b      	str	r3, [r7, #16]
  return result;
 8002d9e:	693b      	ldr	r3, [r7, #16]
 8002da0:	fab3 f383 	clz	r3, r3
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	2103      	movs	r1, #3
 8002daa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dae:	43db      	mvns	r3, r3
 8002db0:	401a      	ands	r2, r3
 8002db2:	68bb      	ldr	r3, [r7, #8]
 8002db4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	fa93 f3a3 	rbit	r3, r3
 8002dbc:	61bb      	str	r3, [r7, #24]
  return result;
 8002dbe:	69bb      	ldr	r3, [r7, #24]
 8002dc0:	fab3 f383 	clz	r3, r3
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	6879      	ldr	r1, [r7, #4]
 8002dca:	fa01 f303 	lsl.w	r3, r1, r3
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	6023      	str	r3, [r4, #0]
}
 8002dd2:	bf00      	nop
 8002dd4:	3720      	adds	r7, #32
 8002dd6:	46bd      	mov	sp, r7
 8002dd8:	bc90      	pop	{r4, r7}
 8002dda:	4770      	bx	lr

08002ddc <LL_GPIO_SetPinOutputType>:
{
 8002ddc:	b490      	push	{r4, r7}
 8002dde:	b088      	sub	sp, #32
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	60f8      	str	r0, [r7, #12]
 8002de4:	60b9      	str	r1, [r7, #8]
 8002de6:	607a      	str	r2, [r7, #4]
  register uint32_t *pReg = (uint32_t *)((uint32_t)(&GPIOx->CRL) + (Pin >> 24));
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	461a      	mov	r2, r3
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	0e1b      	lsrs	r3, r3, #24
 8002df0:	4413      	add	r3, r2
 8002df2:	461c      	mov	r4, r3
  MODIFY_REG(*pReg, (GPIO_CRL_CNF0_0 << (POSITION_VAL(Pin) * 4U)),
 8002df4:	6822      	ldr	r2, [r4, #0]
 8002df6:	68bb      	ldr	r3, [r7, #8]
 8002df8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	fa93 f3a3 	rbit	r3, r3
 8002e00:	613b      	str	r3, [r7, #16]
  return result;
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	fab3 f383 	clz	r3, r3
 8002e08:	b2db      	uxtb	r3, r3
 8002e0a:	009b      	lsls	r3, r3, #2
 8002e0c:	2104      	movs	r1, #4
 8002e0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e12:	43db      	mvns	r3, r3
 8002e14:	401a      	ands	r2, r3
 8002e16:	68bb      	ldr	r3, [r7, #8]
 8002e18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e1a:	69fb      	ldr	r3, [r7, #28]
 8002e1c:	fa93 f3a3 	rbit	r3, r3
 8002e20:	61bb      	str	r3, [r7, #24]
  return result;
 8002e22:	69bb      	ldr	r3, [r7, #24]
 8002e24:	fab3 f383 	clz	r3, r3
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	009b      	lsls	r3, r3, #2
 8002e2c:	6879      	ldr	r1, [r7, #4]
 8002e2e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e32:	4313      	orrs	r3, r2
 8002e34:	6023      	str	r3, [r4, #0]
}
 8002e36:	bf00      	nop
 8002e38:	3720      	adds	r7, #32
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bc90      	pop	{r4, r7}
 8002e3e:	4770      	bx	lr

08002e40 <LL_GPIO_SetPinPull>:
{
 8002e40:	b480      	push	{r7}
 8002e42:	b087      	sub	sp, #28
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->ODR, (Pin >> GPIO_PIN_MASK_POS), Pull << (POSITION_VAL(Pin >> GPIO_PIN_MASK_POS)));
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	68da      	ldr	r2, [r3, #12]
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	0a1b      	lsrs	r3, r3, #8
 8002e54:	43db      	mvns	r3, r3
 8002e56:	401a      	ands	r2, r3
 8002e58:	68bb      	ldr	r3, [r7, #8]
 8002e5a:	0a1b      	lsrs	r3, r3, #8
 8002e5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e5e:	697b      	ldr	r3, [r7, #20]
 8002e60:	fa93 f3a3 	rbit	r3, r3
 8002e64:	613b      	str	r3, [r7, #16]
  return result;
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	fab3 f383 	clz	r3, r3
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	4619      	mov	r1, r3
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	408b      	lsls	r3, r1
 8002e74:	431a      	orrs	r2, r3
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	60da      	str	r2, [r3, #12]
}
 8002e7a:	bf00      	nop
 8002e7c:	371c      	adds	r7, #28
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bc80      	pop	{r7}
 8002e82:	4770      	bx	lr

08002e84 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b088      	sub	sp, #32
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_PIN(GPIO_InitStruct->Pin));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */

  pinmask = ((GPIO_InitStruct->Pin) << GPIO_PIN_MASK_POS) >> GPIO_PIN_NB;
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	021b      	lsls	r3, r3, #8
 8002e94:	0c1b      	lsrs	r3, r3, #16
 8002e96:	617b      	str	r3, [r7, #20]
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	fa93 f3a3 	rbit	r3, r3
 8002ea2:	60fb      	str	r3, [r7, #12]
  return result;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
  pinpos = POSITION_VAL(pinmask);
 8002ea6:	fab3 f383 	clz	r3, r3
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while ((pinmask  >> pinpos) != 0u)
 8002eae:	e040      	b.n	8002f32 <LL_GPIO_Init+0xae>
  {
    /* skip if bit is not set */
    if ((pinmask & (1u << pinpos)) != 0u)
 8002eb0:	2201      	movs	r2, #1
 8002eb2:	69fb      	ldr	r3, [r7, #28]
 8002eb4:	409a      	lsls	r2, r3
 8002eb6:	697b      	ldr	r3, [r7, #20]
 8002eb8:	4013      	ands	r3, r2
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d036      	beq.n	8002f2c <LL_GPIO_Init+0xa8>
    {
      /* Get current io position */
      if (pinpos < GPIO_PIN_MASK_POS)
 8002ebe:	69fb      	ldr	r3, [r7, #28]
 8002ec0:	2b07      	cmp	r3, #7
 8002ec2:	d806      	bhi.n	8002ed2 <LL_GPIO_Init+0x4e>
      {
        currentpin = (0x00000101uL << pinpos);
 8002ec4:	f240 1201 	movw	r2, #257	; 0x101
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ece:	61bb      	str	r3, [r7, #24]
 8002ed0:	e008      	b.n	8002ee4 <LL_GPIO_Init+0x60>
      }
      else
      {
        currentpin = ((0x00010001u << (pinpos - GPIO_PIN_MASK_POS)) | 0x04000000u);
 8002ed2:	69fb      	ldr	r3, [r7, #28]
 8002ed4:	3b08      	subs	r3, #8
 8002ed6:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ee2:	61bb      	str	r3, [r7, #24]
      /* Check Pin Mode and Pin Pull parameters */
      assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
      assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	461a      	mov	r2, r3
 8002eea:	69b9      	ldr	r1, [r7, #24]
 8002eec:	6878      	ldr	r0, [r7, #4]
 8002eee:	f7ff ff11 	bl	8002d14 <LL_GPIO_SetPinMode>

      /* Pull-up Pull-down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	691b      	ldr	r3, [r3, #16]
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	69b9      	ldr	r1, [r7, #24]
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f7ff ffa0 	bl	8002e40 <LL_GPIO_SetPinPull>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d003      	beq.n	8002f10 <LL_GPIO_Init+0x8c>
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	2b09      	cmp	r3, #9
 8002f0e:	d10d      	bne.n	8002f2c <LL_GPIO_Init+0xa8>
        /* Check speed and Output mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8002f10:	683b      	ldr	r3, [r7, #0]
 8002f12:	689b      	ldr	r3, [r3, #8]
 8002f14:	461a      	mov	r2, r3
 8002f16:	69b9      	ldr	r1, [r7, #24]
 8002f18:	6878      	ldr	r0, [r7, #4]
 8002f1a:	f7ff ff2d 	bl	8002d78 <LL_GPIO_SetPinSpeed>

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	461a      	mov	r2, r3
 8002f24:	69b9      	ldr	r1, [r7, #24]
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f7ff ff58 	bl	8002ddc <LL_GPIO_SetPinOutputType>
      }
    }
    pinpos++;
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	3301      	adds	r3, #1
 8002f30:	61fb      	str	r3, [r7, #28]
  while ((pinmask  >> pinpos) != 0u)
 8002f32:	697a      	ldr	r2, [r7, #20]
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	fa22 f303 	lsr.w	r3, r2, r3
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1b8      	bne.n	8002eb0 <LL_GPIO_Init+0x2c>
  }
  return (SUCCESS);
 8002f3e:	2300      	movs	r3, #0
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3720      	adds	r7, #32
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <LL_I2C_Enable>:
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b083      	sub	sp, #12
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f043 0201 	orr.w	r2, r3, #1
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	601a      	str	r2, [r3, #0]
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	bc80      	pop	{r7}
 8002f64:	4770      	bx	lr

08002f66 <LL_I2C_Disable>:
{
 8002f66:	b480      	push	{r7}
 8002f68:	b083      	sub	sp, #12
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f023 0201 	bic.w	r2, r3, #1
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	601a      	str	r2, [r3, #0]
}
 8002f7a:	bf00      	nop
 8002f7c:	370c      	adds	r7, #12
 8002f7e:	46bd      	mov	sp, r7
 8002f80:	bc80      	pop	{r7}
 8002f82:	4770      	bx	lr

08002f84 <LL_I2C_SetOwnAddress1>:
{
 8002f84:	b480      	push	{r7}
 8002f86:	b085      	sub	sp, #20
 8002f88:	af00      	add	r7, sp, #0
 8002f8a:	60f8      	str	r0, [r7, #12]
 8002f8c:	60b9      	str	r1, [r7, #8]
 8002f8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002f98:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f9c:	68b9      	ldr	r1, [r7, #8]
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	430a      	orrs	r2, r1
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	609a      	str	r2, [r3, #8]
}
 8002fa8:	bf00      	nop
 8002faa:	3714      	adds	r7, #20
 8002fac:	46bd      	mov	sp, r7
 8002fae:	bc80      	pop	{r7}
 8002fb0:	4770      	bx	lr
	...

08002fb4 <LL_I2C_ConfigSpeed>:
  *         @arg @ref LL_I2C_DUTYCYCLE_16_9
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpeed,
                                        uint32_t DutyCycle)
{
 8002fb4:	b490      	push	{r4, r7}
 8002fb6:	b084      	sub	sp, #16
 8002fb8:	af00      	add	r7, sp, #0
 8002fba:	60f8      	str	r0, [r7, #12]
 8002fbc:	60b9      	str	r1, [r7, #8]
 8002fbe:	607a      	str	r2, [r7, #4]
 8002fc0:	603b      	str	r3, [r7, #0]
  register uint32_t freqrange = 0x0U;
 8002fc2:	2400      	movs	r4, #0
  register uint32_t clockconfig = 0x0U;
 8002fc4:	2400      	movs	r4, #0

  /* Compute frequency range */
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 8002fc6:	68bb      	ldr	r3, [r7, #8]
 8002fc8:	4a3f      	ldr	r2, [pc, #252]	; (80030c8 <LL_I2C_ConfigSpeed+0x114>)
 8002fca:	fba2 2303 	umull	r2, r3, r2, r3
 8002fce:	0c9c      	lsrs	r4, r3, #18

  /* Configure I2Cx: Frequency range register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002fd8:	ea44 0203 	orr.w	r2, r4, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	605a      	str	r2, [r3, #4]

  /* Configure I2Cx: Rise Time register */
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6a1b      	ldr	r3, [r3, #32]
 8002fe4:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	4938      	ldr	r1, [pc, #224]	; (80030cc <LL_I2C_ConfigSpeed+0x118>)
 8002fec:	428b      	cmp	r3, r1
 8002fee:	d801      	bhi.n	8002ff4 <LL_I2C_ConfigSpeed+0x40>
 8002ff0:	1c63      	adds	r3, r4, #1
 8002ff2:	e008      	b.n	8003006 <LL_I2C_ConfigSpeed+0x52>
 8002ff4:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8002ff8:	fb03 f304 	mul.w	r3, r3, r4
 8002ffc:	4934      	ldr	r1, [pc, #208]	; (80030d0 <LL_I2C_ConfigSpeed+0x11c>)
 8002ffe:	fba1 1303 	umull	r1, r3, r1, r3
 8003002:	099b      	lsrs	r3, r3, #6
 8003004:	3301      	adds	r3, #1
 8003006:	431a      	orrs	r2, r3
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	621a      	str	r2, [r3, #32]

  /* Configure Speed mode, Duty Cycle and Clock control register value */
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	4a2f      	ldr	r2, [pc, #188]	; (80030cc <LL_I2C_ConfigSpeed+0x118>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d939      	bls.n	8003088 <LL_I2C_ConfigSpeed+0xd4>
  {
    /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003014:	683b      	ldr	r3, [r7, #0]
 8003016:	2b00      	cmp	r3, #0
 8003018:	d117      	bne.n	800304a <LL_I2C_ConfigSpeed+0x96>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800301a:	687a      	ldr	r2, [r7, #4]
 800301c:	4613      	mov	r3, r2
 800301e:	005b      	lsls	r3, r3, #1
 8003020:	4413      	add	r3, r2
 8003022:	68ba      	ldr	r2, [r7, #8]
 8003024:	fbb2 f3f3 	udiv	r3, r2, r3
 8003028:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800302c:	2b00      	cmp	r3, #0
 800302e:	d009      	beq.n	8003044 <LL_I2C_ConfigSpeed+0x90>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	4613      	mov	r3, r2
 8003034:	005b      	lsls	r3, r3, #1
 8003036:	4413      	add	r3, r2
 8003038:	68ba      	ldr	r2, [r7, #8]
 800303a:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 800303e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003042:	e01d      	b.n	8003080 <LL_I2C_ConfigSpeed+0xcc>
 8003044:	f248 0301 	movw	r3, #32769	; 0x8001
 8003048:	e01a      	b.n	8003080 <LL_I2C_ConfigSpeed+0xcc>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 800304a:	687a      	ldr	r2, [r7, #4]
 800304c:	4613      	mov	r3, r2
 800304e:	009b      	lsls	r3, r3, #2
 8003050:	4413      	add	r3, r2
 8003052:	009a      	lsls	r2, r3, #2
 8003054:	4413      	add	r3, r2
 8003056:	68ba      	ldr	r2, [r7, #8]
 8003058:	fbb2 f3f3 	udiv	r3, r2, r3
 800305c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003060:	2b00      	cmp	r3, #0
 8003062:	d00b      	beq.n	800307c <LL_I2C_ConfigSpeed+0xc8>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	4613      	mov	r3, r2
 8003068:	009b      	lsls	r3, r3, #2
 800306a:	4413      	add	r3, r2
 800306c:	009a      	lsls	r2, r3, #2
 800306e:	4413      	add	r3, r2
 8003070:	68ba      	ldr	r2, [r7, #8]
 8003072:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8003076:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800307a:	e001      	b.n	8003080 <LL_I2C_ConfigSpeed+0xcc>
 800307c:	f248 0301 	movw	r3, #32769	; 0x8001
 8003080:	683a      	ldr	r2, [r7, #0]
 8003082:	ea43 0402 	orr.w	r4, r3, r2
 8003086:	e010      	b.n	80030aa <LL_I2C_ConfigSpeed+0xf6>
  }
  else
  {
    /* Set Speed mode at standard for Clock Speed request in standard clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	005b      	lsls	r3, r3, #1
 800308c:	68ba      	ldr	r2, [r7, #8]
 800308e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003092:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8003096:	2b03      	cmp	r3, #3
 8003098:	d905      	bls.n	80030a6 <LL_I2C_ConfigSpeed+0xf2>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 800309e:	68ba      	ldr	r2, [r7, #8]
 80030a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80030a4:	e000      	b.n	80030a8 <LL_I2C_ConfigSpeed+0xf4>
 80030a6:	2304      	movs	r3, #4
 80030a8:	461c      	mov	r4, r3
  }

  /* Configure I2Cx: Clock control register */
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	69db      	ldr	r3, [r3, #28]
 80030ae:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 80030b2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030b6:	ea44 0203 	orr.w	r2, r4, r3
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	61da      	str	r2, [r3, #28]
}
 80030be:	bf00      	nop
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bc90      	pop	{r4, r7}
 80030c6:	4770      	bx	lr
 80030c8:	431bde83 	.word	0x431bde83
 80030cc:	000186a0 	.word	0x000186a0
 80030d0:	10624dd3 	.word	0x10624dd3

080030d4 <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f023 021a 	bic.w	r2, r3, #26
 80030e6:	683b      	ldr	r3, [r7, #0]
 80030e8:	431a      	orrs	r2, r3
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	601a      	str	r2, [r3, #0]
}
 80030ee:	bf00      	nop
 80030f0:	370c      	adds	r7, #12
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bc80      	pop	{r7}
 80030f6:	4770      	bx	lr

080030f8 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b083      	sub	sp, #12
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
 8003100:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	431a      	orrs	r2, r3
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	601a      	str	r2, [r3, #0]
}
 8003112:	bf00      	nop
 8003114:	370c      	adds	r7, #12
 8003116:	46bd      	mov	sp, r7
 8003118:	bc80      	pop	{r7}
 800311a:	4770      	bx	lr

0800311c <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8003126:	6878      	ldr	r0, [r7, #4]
 8003128:	f7ff ff1d 	bl	8002f66 <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800312c:	f107 0308 	add.w	r3, r7, #8
 8003130:	4618      	mov	r0, r3
 8003132:	f000 f87b 	bl	800322c <LL_RCC_GetSystemClocksFreq>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 8003136:	6939      	ldr	r1, [r7, #16]
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	685a      	ldr	r2, [r3, #4]
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	689b      	ldr	r3, [r3, #8]
 8003140:	6878      	ldr	r0, [r7, #4]
 8003142:	f7ff ff37 	bl	8002fb4 <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8003146:	683b      	ldr	r3, [r7, #0]
 8003148:	68d9      	ldr	r1, [r3, #12]
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	461a      	mov	r2, r3
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f7ff ff17 	bl	8002f84 <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4619      	mov	r1, r3
 800315c:	6878      	ldr	r0, [r7, #4]
 800315e:	f7ff ffb9 	bl	80030d4 <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8003162:	6878      	ldr	r0, [r7, #4]
 8003164:	f7ff fef0 	bl	8002f48 <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	4619      	mov	r1, r3
 800316e:	6878      	ldr	r0, [r7, #4]
 8003170:	f7ff ffc2 	bl	80030f8 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8003174:	2300      	movs	r3, #0
}
 8003176:	4618      	mov	r0, r3
 8003178:	3718      	adds	r7, #24
 800317a:	46bd      	mov	sp, r7
 800317c:	bd80      	pop	{r7, pc}
	...

08003180 <LL_RCC_GetSysClkSource>:
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003184:	4b03      	ldr	r3, [pc, #12]	; (8003194 <LL_RCC_GetSysClkSource+0x14>)
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	f003 030c 	and.w	r3, r3, #12
}
 800318c:	4618      	mov	r0, r3
 800318e:	46bd      	mov	sp, r7
 8003190:	bc80      	pop	{r7}
 8003192:	4770      	bx	lr
 8003194:	40021000 	.word	0x40021000

08003198 <LL_RCC_GetAHBPrescaler>:
{
 8003198:	b480      	push	{r7}
 800319a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800319c:	4b03      	ldr	r3, [pc, #12]	; (80031ac <LL_RCC_GetAHBPrescaler+0x14>)
 800319e:	685b      	ldr	r3, [r3, #4]
 80031a0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80031a4:	4618      	mov	r0, r3
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bc80      	pop	{r7}
 80031aa:	4770      	bx	lr
 80031ac:	40021000 	.word	0x40021000

080031b0 <LL_RCC_GetAPB1Prescaler>:
{
 80031b0:	b480      	push	{r7}
 80031b2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80031b4:	4b03      	ldr	r3, [pc, #12]	; (80031c4 <LL_RCC_GetAPB1Prescaler+0x14>)
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80031bc:	4618      	mov	r0, r3
 80031be:	46bd      	mov	sp, r7
 80031c0:	bc80      	pop	{r7}
 80031c2:	4770      	bx	lr
 80031c4:	40021000 	.word	0x40021000

080031c8 <LL_RCC_GetAPB2Prescaler>:
{
 80031c8:	b480      	push	{r7}
 80031ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80031cc:	4b03      	ldr	r3, [pc, #12]	; (80031dc <LL_RCC_GetAPB2Prescaler+0x14>)
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80031d4:	4618      	mov	r0, r3
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bc80      	pop	{r7}
 80031da:	4770      	bx	lr
 80031dc:	40021000 	.word	0x40021000

080031e0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_PLL2 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80031e0:	b480      	push	{r7}
 80031e2:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  register uint32_t pllsrc = READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC);
  register uint32_t predivsrc = (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC) << 4U);
  return (uint32_t)(pllsrc | predivsrc);
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 80031e4:	4b03      	ldr	r3, [pc, #12]	; (80031f4 <LL_RCC_PLL_GetMainSource+0x14>)
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
#endif /*RCC_CFGR2_PREDIV1SRC*/
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	46bd      	mov	sp, r7
 80031f0:	bc80      	pop	{r7}
 80031f2:	4770      	bx	lr
 80031f4:	40021000 	.word	0x40021000

080031f8 <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 80031f8:	b480      	push	{r7}
 80031fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMULL));
 80031fc:	4b03      	ldr	r3, [pc, #12]	; (800320c <LL_RCC_PLL_GetMultiplicator+0x14>)
 80031fe:	685b      	ldr	r3, [r3, #4]
 8003200:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8003204:	4618      	mov	r0, r3
 8003206:	46bd      	mov	sp, r7
 8003208:	bc80      	pop	{r7}
 800320a:	4770      	bx	lr
 800320c:	40021000 	.word	0x40021000

08003210 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_16 (*)
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8003210:	b480      	push	{r7}
 8003212:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1)
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV1));
#else
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos);
 8003214:	4b04      	ldr	r3, [pc, #16]	; (8003228 <LL_RCC_PLL_GetPrediv+0x18>)
 8003216:	685b      	ldr	r3, [r3, #4]
 8003218:	0c5b      	lsrs	r3, r3, #17
 800321a:	f003 0301 	and.w	r3, r3, #1
#endif /*RCC_CFGR2_PREDIV1*/
}
 800321e:	4618      	mov	r0, r3
 8003220:	46bd      	mov	sp, r7
 8003222:	bc80      	pop	{r7}
 8003224:	4770      	bx	lr
 8003226:	bf00      	nop
 8003228:	40021000 	.word	0x40021000

0800322c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b082      	sub	sp, #8
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003234:	f000 f820 	bl	8003278 <RCC_GetSystemClockFreq>
 8003238:	4602      	mov	r2, r0
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4618      	mov	r0, r3
 8003244:	f000 f83a 	bl	80032bc <RCC_GetHCLKClockFreq>
 8003248:	4602      	mov	r2, r0
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	4618      	mov	r0, r3
 8003254:	f000 f848 	bl	80032e8 <RCC_GetPCLK1ClockFreq>
 8003258:	4602      	mov	r2, r0
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	4618      	mov	r0, r3
 8003264:	f000 f854 	bl	8003310 <RCC_GetPCLK2ClockFreq>
 8003268:	4602      	mov	r2, r0
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	60da      	str	r2, [r3, #12]
}
 800326e:	bf00      	nop
 8003270:	3708      	adds	r7, #8
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
	...

08003278 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b082      	sub	sp, #8
 800327c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 800327e:	2300      	movs	r3, #0
 8003280:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003282:	f7ff ff7d 	bl	8003180 <LL_RCC_GetSysClkSource>
 8003286:	4603      	mov	r3, r0
 8003288:	2b04      	cmp	r3, #4
 800328a:	d006      	beq.n	800329a <RCC_GetSystemClockFreq+0x22>
 800328c:	2b08      	cmp	r3, #8
 800328e:	d007      	beq.n	80032a0 <RCC_GetSystemClockFreq+0x28>
 8003290:	2b00      	cmp	r3, #0
 8003292:	d109      	bne.n	80032a8 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003294:	4b08      	ldr	r3, [pc, #32]	; (80032b8 <RCC_GetSystemClockFreq+0x40>)
 8003296:	607b      	str	r3, [r7, #4]
      break;
 8003298:	e009      	b.n	80032ae <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 800329a:	4b07      	ldr	r3, [pc, #28]	; (80032b8 <RCC_GetSystemClockFreq+0x40>)
 800329c:	607b      	str	r3, [r7, #4]
      break;
 800329e:	e006      	b.n	80032ae <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80032a0:	f000 f84a 	bl	8003338 <RCC_PLL_GetFreqDomain_SYS>
 80032a4:	6078      	str	r0, [r7, #4]
      break;
 80032a6:	e002      	b.n	80032ae <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 80032a8:	4b03      	ldr	r3, [pc, #12]	; (80032b8 <RCC_GetSystemClockFreq+0x40>)
 80032aa:	607b      	str	r3, [r7, #4]
      break;
 80032ac:	bf00      	nop
  }

  return frequency;
 80032ae:	687b      	ldr	r3, [r7, #4]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3708      	adds	r7, #8
 80032b4:	46bd      	mov	sp, r7
 80032b6:	bd80      	pop	{r7, pc}
 80032b8:	007a1200 	.word	0x007a1200

080032bc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	b082      	sub	sp, #8
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80032c4:	f7ff ff68 	bl	8003198 <LL_RCC_GetAHBPrescaler>
 80032c8:	4603      	mov	r3, r0
 80032ca:	091b      	lsrs	r3, r3, #4
 80032cc:	f003 030f 	and.w	r3, r3, #15
 80032d0:	4a04      	ldr	r2, [pc, #16]	; (80032e4 <RCC_GetHCLKClockFreq+0x28>)
 80032d2:	5cd3      	ldrb	r3, [r2, r3]
 80032d4:	461a      	mov	r2, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	40d3      	lsrs	r3, r2
}
 80032da:	4618      	mov	r0, r3
 80032dc:	3708      	adds	r7, #8
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	08004bf4 	.word	0x08004bf4

080032e8 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80032f0:	f7ff ff5e 	bl	80031b0 <LL_RCC_GetAPB1Prescaler>
 80032f4:	4603      	mov	r3, r0
 80032f6:	0a1b      	lsrs	r3, r3, #8
 80032f8:	4a04      	ldr	r2, [pc, #16]	; (800330c <RCC_GetPCLK1ClockFreq+0x24>)
 80032fa:	5cd3      	ldrb	r3, [r2, r3]
 80032fc:	461a      	mov	r2, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	40d3      	lsrs	r3, r2
}
 8003302:	4618      	mov	r0, r3
 8003304:	3708      	adds	r7, #8
 8003306:	46bd      	mov	sp, r7
 8003308:	bd80      	pop	{r7, pc}
 800330a:	bf00      	nop
 800330c:	08004c04 	.word	0x08004c04

08003310 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b082      	sub	sp, #8
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003318:	f7ff ff56 	bl	80031c8 <LL_RCC_GetAPB2Prescaler>
 800331c:	4603      	mov	r3, r0
 800331e:	0adb      	lsrs	r3, r3, #11
 8003320:	4a04      	ldr	r2, [pc, #16]	; (8003334 <RCC_GetPCLK2ClockFreq+0x24>)
 8003322:	5cd3      	ldrb	r3, [r2, r3]
 8003324:	461a      	mov	r2, r3
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	40d3      	lsrs	r3, r2
}
 800332a:	4618      	mov	r0, r3
 800332c:	3708      	adds	r7, #8
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	08004c04 	.word	0x08004c04

08003338 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800333e:	2300      	movs	r3, #0
 8003340:	607b      	str	r3, [r7, #4]
 8003342:	2300      	movs	r3, #0
 8003344:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE, HSI_VALUE or PLL2 / PLL Predivider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003346:	f7ff ff4b 	bl	80031e0 <LL_RCC_PLL_GetMainSource>
 800334a:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 800334c:	683b      	ldr	r3, [r7, #0]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d003      	beq.n	800335a <RCC_PLL_GetFreqDomain_SYS+0x22>
 8003352:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003356:	d003      	beq.n	8003360 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8003358:	e00b      	b.n	8003372 <RCC_PLL_GetFreqDomain_SYS+0x3a>
  {
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 800335a:	4b0d      	ldr	r3, [pc, #52]	; (8003390 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 800335c:	607b      	str	r3, [r7, #4]
      break;
 800335e:	e00b      	b.n	8003378 <RCC_PLL_GetFreqDomain_SYS+0x40>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE / (LL_RCC_PLL_GetPrediv() + 1U);
 8003360:	f7ff ff56 	bl	8003210 <LL_RCC_PLL_GetPrediv>
 8003364:	4603      	mov	r3, r0
 8003366:	3301      	adds	r3, #1
 8003368:	4a0a      	ldr	r2, [pc, #40]	; (8003394 <RCC_PLL_GetFreqDomain_SYS+0x5c>)
 800336a:	fbb2 f3f3 	udiv	r3, r2, r3
 800336e:	607b      	str	r3, [r7, #4]
      break;
 8003370:	e002      	b.n	8003378 <RCC_PLL_GetFreqDomain_SYS+0x40>
      pllinputfreq = RCC_PLL2_GetFreqClockFreq() / (LL_RCC_PLL_GetPrediv() + 1U);
      break;
#endif /* RCC_PLL2_SUPPORT */

    default:
      pllinputfreq = HSI_VALUE / 2U;
 8003372:	4b07      	ldr	r3, [pc, #28]	; (8003390 <RCC_PLL_GetFreqDomain_SYS+0x58>)
 8003374:	607b      	str	r3, [r7, #4]
      break;
 8003376:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator());
 8003378:	f7ff ff3e 	bl	80031f8 <LL_RCC_PLL_GetMultiplicator>
 800337c:	4603      	mov	r3, r0
 800337e:	0c9b      	lsrs	r3, r3, #18
 8003380:	3302      	adds	r3, #2
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	fb02 f303 	mul.w	r3, r2, r3
}
 8003388:	4618      	mov	r0, r3
 800338a:	3708      	adds	r7, #8
 800338c:	46bd      	mov	sp, r7
 800338e:	bd80      	pop	{r7, pc}
 8003390:	003d0900 	.word	0x003d0900
 8003394:	007a1200 	.word	0x007a1200

08003398 <LL_TIM_SetPrescaler>:
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
 80033a0:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	683a      	ldr	r2, [r7, #0]
 80033a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80033a8:	bf00      	nop
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	bc80      	pop	{r7}
 80033b0:	4770      	bx	lr

080033b2 <LL_TIM_SetAutoReload>:
{
 80033b2:	b480      	push	{r7}
 80033b4:	b083      	sub	sp, #12
 80033b6:	af00      	add	r7, sp, #0
 80033b8:	6078      	str	r0, [r7, #4]
 80033ba:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	683a      	ldr	r2, [r7, #0]
 80033c0:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80033c2:	bf00      	nop
 80033c4:	370c      	adds	r7, #12
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bc80      	pop	{r7}
 80033ca:	4770      	bx	lr

080033cc <LL_TIM_SetRepetitionCounter>:
{
 80033cc:	b480      	push	{r7}
 80033ce:	b083      	sub	sp, #12
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	6078      	str	r0, [r7, #4]
 80033d4:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	683a      	ldr	r2, [r7, #0]
 80033da:	631a      	str	r2, [r3, #48]	; 0x30
}
 80033dc:	bf00      	nop
 80033de:	370c      	adds	r7, #12
 80033e0:	46bd      	mov	sp, r7
 80033e2:	bc80      	pop	{r7}
 80033e4:	4770      	bx	lr

080033e6 <LL_TIM_OC_SetCompareCH1>:
{
 80033e6:	b480      	push	{r7}
 80033e8:	b083      	sub	sp, #12
 80033ea:	af00      	add	r7, sp, #0
 80033ec:	6078      	str	r0, [r7, #4]
 80033ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	683a      	ldr	r2, [r7, #0]
 80033f4:	635a      	str	r2, [r3, #52]	; 0x34
}
 80033f6:	bf00      	nop
 80033f8:	370c      	adds	r7, #12
 80033fa:	46bd      	mov	sp, r7
 80033fc:	bc80      	pop	{r7}
 80033fe:	4770      	bx	lr

08003400 <LL_TIM_OC_SetCompareCH2>:
{
 8003400:	b480      	push	{r7}
 8003402:	b083      	sub	sp, #12
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	683a      	ldr	r2, [r7, #0]
 800340e:	639a      	str	r2, [r3, #56]	; 0x38
}
 8003410:	bf00      	nop
 8003412:	370c      	adds	r7, #12
 8003414:	46bd      	mov	sp, r7
 8003416:	bc80      	pop	{r7}
 8003418:	4770      	bx	lr

0800341a <LL_TIM_OC_SetCompareCH3>:
{
 800341a:	b480      	push	{r7}
 800341c:	b083      	sub	sp, #12
 800341e:	af00      	add	r7, sp, #0
 8003420:	6078      	str	r0, [r7, #4]
 8003422:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	683a      	ldr	r2, [r7, #0]
 8003428:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800342a:	bf00      	nop
 800342c:	370c      	adds	r7, #12
 800342e:	46bd      	mov	sp, r7
 8003430:	bc80      	pop	{r7}
 8003432:	4770      	bx	lr

08003434 <LL_TIM_OC_SetCompareCH4>:
{
 8003434:	b480      	push	{r7}
 8003436:	b083      	sub	sp, #12
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	683a      	ldr	r2, [r7, #0]
 8003442:	641a      	str	r2, [r3, #64]	; 0x40
}
 8003444:	bf00      	nop
 8003446:	370c      	adds	r7, #12
 8003448:	46bd      	mov	sp, r7
 800344a:	bc80      	pop	{r7}
 800344c:	4770      	bx	lr

0800344e <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 800344e:	b480      	push	{r7}
 8003450:	b083      	sub	sp, #12
 8003452:	af00      	add	r7, sp, #0
 8003454:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	695b      	ldr	r3, [r3, #20]
 800345a:	f043 0201 	orr.w	r2, r3, #1
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	615a      	str	r2, [r3, #20]
}
 8003462:	bf00      	nop
 8003464:	370c      	adds	r7, #12
 8003466:	46bd      	mov	sp, r7
 8003468:	bc80      	pop	{r7}
 800346a:	4770      	bx	lr

0800346c <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
 8003474:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	4a27      	ldr	r2, [pc, #156]	; (800351c <LL_TIM_Init+0xb0>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d00b      	beq.n	800349c <LL_TIM_Init+0x30>
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800348a:	d007      	beq.n	800349c <LL_TIM_Init+0x30>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	4a24      	ldr	r2, [pc, #144]	; (8003520 <LL_TIM_Init+0xb4>)
 8003490:	4293      	cmp	r3, r2
 8003492:	d003      	beq.n	800349c <LL_TIM_Init+0x30>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	4a23      	ldr	r2, [pc, #140]	; (8003524 <LL_TIM_Init+0xb8>)
 8003498:	4293      	cmp	r3, r2
 800349a:	d106      	bne.n	80034aa <LL_TIM_Init+0x3e>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	4a1b      	ldr	r2, [pc, #108]	; (800351c <LL_TIM_Init+0xb0>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d00b      	beq.n	80034ca <LL_TIM_Init+0x5e>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034b8:	d007      	beq.n	80034ca <LL_TIM_Init+0x5e>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a18      	ldr	r2, [pc, #96]	; (8003520 <LL_TIM_Init+0xb4>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d003      	beq.n	80034ca <LL_TIM_Init+0x5e>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	4a17      	ldr	r2, [pc, #92]	; (8003524 <LL_TIM_Init+0xb8>)
 80034c6:	4293      	cmp	r3, r2
 80034c8:	d106      	bne.n	80034d8 <LL_TIM_Init+0x6c>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	68db      	ldr	r3, [r3, #12]
 80034d4:	4313      	orrs	r3, r2
 80034d6:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	68fa      	ldr	r2, [r7, #12]
 80034dc:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	689b      	ldr	r3, [r3, #8]
 80034e2:	4619      	mov	r1, r3
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f7ff ff64 	bl	80033b2 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	881b      	ldrh	r3, [r3, #0]
 80034ee:	4619      	mov	r1, r3
 80034f0:	6878      	ldr	r0, [r7, #4]
 80034f2:	f7ff ff51 	bl	8003398 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	4a08      	ldr	r2, [pc, #32]	; (800351c <LL_TIM_Init+0xb0>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	d105      	bne.n	800350a <LL_TIM_Init+0x9e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80034fe:	683b      	ldr	r3, [r7, #0]
 8003500:	7c1b      	ldrb	r3, [r3, #16]
 8003502:	4619      	mov	r1, r3
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f7ff ff61 	bl	80033cc <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 800350a:	6878      	ldr	r0, [r7, #4]
 800350c:	f7ff ff9f 	bl	800344e <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8003510:	2300      	movs	r3, #0
}
 8003512:	4618      	mov	r0, r3
 8003514:	3710      	adds	r7, #16
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	40012c00 	.word	0x40012c00
 8003520:	40000400 	.word	0x40000400
 8003524:	40000800 	.word	0x40000800

08003528 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	60b9      	str	r1, [r7, #8]
 8003532:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8003538:	68bb      	ldr	r3, [r7, #8]
 800353a:	2b10      	cmp	r3, #16
 800353c:	d012      	beq.n	8003564 <LL_TIM_OC_Init+0x3c>
 800353e:	2b10      	cmp	r3, #16
 8003540:	d802      	bhi.n	8003548 <LL_TIM_OC_Init+0x20>
 8003542:	2b01      	cmp	r3, #1
 8003544:	d007      	beq.n	8003556 <LL_TIM_OC_Init+0x2e>
      break;
    case LL_TIM_CHANNEL_CH4:
      result = OC4Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8003546:	e022      	b.n	800358e <LL_TIM_OC_Init+0x66>
  switch (Channel)
 8003548:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800354c:	d011      	beq.n	8003572 <LL_TIM_OC_Init+0x4a>
 800354e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003552:	d015      	beq.n	8003580 <LL_TIM_OC_Init+0x58>
      break;
 8003554:	e01b      	b.n	800358e <LL_TIM_OC_Init+0x66>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8003556:	6879      	ldr	r1, [r7, #4]
 8003558:	68f8      	ldr	r0, [r7, #12]
 800355a:	f000 f865 	bl	8003628 <OC1Config>
 800355e:	4603      	mov	r3, r0
 8003560:	75fb      	strb	r3, [r7, #23]
      break;
 8003562:	e014      	b.n	800358e <LL_TIM_OC_Init+0x66>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8003564:	6879      	ldr	r1, [r7, #4]
 8003566:	68f8      	ldr	r0, [r7, #12]
 8003568:	f000 f8c4 	bl	80036f4 <OC2Config>
 800356c:	4603      	mov	r3, r0
 800356e:	75fb      	strb	r3, [r7, #23]
      break;
 8003570:	e00d      	b.n	800358e <LL_TIM_OC_Init+0x66>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8003572:	6879      	ldr	r1, [r7, #4]
 8003574:	68f8      	ldr	r0, [r7, #12]
 8003576:	f000 f927 	bl	80037c8 <OC3Config>
 800357a:	4603      	mov	r3, r0
 800357c:	75fb      	strb	r3, [r7, #23]
      break;
 800357e:	e006      	b.n	800358e <LL_TIM_OC_Init+0x66>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8003580:	6879      	ldr	r1, [r7, #4]
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 f98a 	bl	800389c <OC4Config>
 8003588:	4603      	mov	r3, r0
 800358a:	75fb      	strb	r3, [r7, #23]
      break;
 800358c:	bf00      	nop
  }

  return result;
 800358e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003590:	4618      	mov	r0, r3
 8003592:	3718      	adds	r7, #24
 8003594:	46bd      	mov	sp, r7
 8003596:	bd80      	pop	{r7, pc}

08003598 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 8003598:	b480      	push	{r7}
 800359a:	b085      	sub	sp, #20
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
 80035a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 80035a2:	2300      	movs	r3, #0
 80035a4:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80035ac:	683a      	ldr	r2, [r7, #0]
 80035ae:	7b12      	ldrb	r2, [r2, #12]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	4313      	orrs	r3, r2
 80035c0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	4313      	orrs	r3, r2
 80035dc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	89d2      	ldrh	r2, [r2, #14]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	691b      	ldr	r3, [r3, #16]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	695b      	ldr	r3, [r3, #20]
 8003604:	4313      	orrs	r3, r2
 8003606:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	695b      	ldr	r3, [r3, #20]
 8003612:	4313      	orrs	r3, r2
 8003614:	60fb      	str	r3, [r7, #12]

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68fa      	ldr	r2, [r7, #12]
 800361a:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 800361c:	2300      	movs	r3, #0
}
 800361e:	4618      	mov	r0, r3
 8003620:	3714      	adds	r7, #20
 8003622:	46bd      	mov	sp, r7
 8003624:	bc80      	pop	{r7}
 8003626:	4770      	bx	lr

08003628 <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b086      	sub	sp, #24
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
 8003630:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6a1b      	ldr	r3, [r3, #32]
 8003636:	f023 0201 	bic.w	r2, r3, #1
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	6a1b      	ldr	r3, [r3, #32]
 8003642:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	699b      	ldr	r3, [r3, #24]
 800364e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	f023 0303 	bic.w	r3, r3, #3
 8003656:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800365e:	683b      	ldr	r3, [r7, #0]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	4313      	orrs	r3, r2
 8003664:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 8003666:	697b      	ldr	r3, [r7, #20]
 8003668:	f023 0202 	bic.w	r2, r3, #2
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	691b      	ldr	r3, [r3, #16]
 8003670:	4313      	orrs	r3, r2
 8003672:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	f023 0201 	bic.w	r2, r3, #1
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	4313      	orrs	r3, r2
 8003680:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	4a1a      	ldr	r2, [pc, #104]	; (80036f0 <OC1Config+0xc8>)
 8003686:	4293      	cmp	r3, r2
 8003688:	d11e      	bne.n	80036c8 <OC1Config+0xa0>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	f023 0208 	bic.w	r2, r3, #8
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	695b      	ldr	r3, [r3, #20]
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	4313      	orrs	r3, r2
 8003698:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 800369a:	697b      	ldr	r3, [r7, #20]
 800369c:	f023 0204 	bic.w	r2, r3, #4
 80036a0:	683b      	ldr	r3, [r7, #0]
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	009b      	lsls	r3, r3, #2
 80036a6:	4313      	orrs	r3, r2
 80036a8:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 80036aa:	693b      	ldr	r3, [r7, #16]
 80036ac:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	699b      	ldr	r3, [r3, #24]
 80036b4:	4313      	orrs	r3, r2
 80036b6:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 80036b8:	693b      	ldr	r3, [r7, #16]
 80036ba:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	69db      	ldr	r3, [r3, #28]
 80036c2:	005b      	lsls	r3, r3, #1
 80036c4:	4313      	orrs	r3, r2
 80036c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	693a      	ldr	r2, [r7, #16]
 80036cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	68fa      	ldr	r2, [r7, #12]
 80036d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	4619      	mov	r1, r3
 80036da:	6878      	ldr	r0, [r7, #4]
 80036dc:	f7ff fe83 	bl	80033e6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	697a      	ldr	r2, [r7, #20]
 80036e4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80036e6:	2300      	movs	r3, #0
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	3718      	adds	r7, #24
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	40012c00 	.word	0x40012c00

080036f4 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b086      	sub	sp, #24
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
 80036fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6a1b      	ldr	r3, [r3, #32]
 8003702:	f023 0210 	bic.w	r2, r3, #16
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6a1b      	ldr	r3, [r3, #32]
 800370e:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	685b      	ldr	r3, [r3, #4]
 8003714:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003722:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 800372a:	683b      	ldr	r3, [r7, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	021b      	lsls	r3, r3, #8
 8003730:	4313      	orrs	r3, r2
 8003732:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	f023 0220 	bic.w	r2, r3, #32
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	691b      	ldr	r3, [r3, #16]
 800373e:	011b      	lsls	r3, r3, #4
 8003740:	4313      	orrs	r3, r2
 8003742:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	f023 0210 	bic.w	r2, r3, #16
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	685b      	ldr	r3, [r3, #4]
 800374e:	011b      	lsls	r3, r3, #4
 8003750:	4313      	orrs	r3, r2
 8003752:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	4a1b      	ldr	r2, [pc, #108]	; (80037c4 <OC2Config+0xd0>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d11f      	bne.n	800379c <OC2Config+0xa8>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	019b      	lsls	r3, r3, #6
 8003768:	4313      	orrs	r3, r2
 800376a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	689b      	ldr	r3, [r3, #8]
 8003776:	019b      	lsls	r3, r3, #6
 8003778:	4313      	orrs	r3, r2
 800377a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003782:	683b      	ldr	r3, [r7, #0]
 8003784:	699b      	ldr	r3, [r3, #24]
 8003786:	009b      	lsls	r3, r3, #2
 8003788:	4313      	orrs	r3, r2
 800378a:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003792:	683b      	ldr	r3, [r7, #0]
 8003794:	69db      	ldr	r3, [r3, #28]
 8003796:	00db      	lsls	r3, r3, #3
 8003798:	4313      	orrs	r3, r2
 800379a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	693a      	ldr	r2, [r7, #16]
 80037a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	68fa      	ldr	r2, [r7, #12]
 80037a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	68db      	ldr	r3, [r3, #12]
 80037ac:	4619      	mov	r1, r3
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f7ff fe26 	bl	8003400 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	697a      	ldr	r2, [r7, #20]
 80037b8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80037ba:	2300      	movs	r3, #0
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3718      	adds	r7, #24
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40012c00 	.word	0x40012c00

080037c8 <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6a1b      	ldr	r3, [r3, #32]
 80037d6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6a1b      	ldr	r3, [r3, #32]
 80037e2:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	69db      	ldr	r3, [r3, #28]
 80037ee:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f023 0303 	bic.w	r3, r3, #3
 80037f6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4313      	orrs	r3, r2
 8003804:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	691b      	ldr	r3, [r3, #16]
 8003810:	021b      	lsls	r3, r3, #8
 8003812:	4313      	orrs	r3, r2
 8003814:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	685b      	ldr	r3, [r3, #4]
 8003820:	021b      	lsls	r3, r3, #8
 8003822:	4313      	orrs	r3, r2
 8003824:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	4a1b      	ldr	r2, [pc, #108]	; (8003898 <OC3Config+0xd0>)
 800382a:	4293      	cmp	r3, r2
 800382c:	d11f      	bne.n	800386e <OC3Config+0xa6>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8003834:	683b      	ldr	r3, [r7, #0]
 8003836:	695b      	ldr	r3, [r3, #20]
 8003838:	029b      	lsls	r3, r3, #10
 800383a:	4313      	orrs	r3, r2
 800383c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	689b      	ldr	r3, [r3, #8]
 8003848:	029b      	lsls	r3, r3, #10
 800384a:	4313      	orrs	r3, r2
 800384c:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	699b      	ldr	r3, [r3, #24]
 8003858:	011b      	lsls	r3, r3, #4
 800385a:	4313      	orrs	r3, r2
 800385c:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	69db      	ldr	r3, [r3, #28]
 8003868:	015b      	lsls	r3, r3, #5
 800386a:	4313      	orrs	r3, r2
 800386c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	693a      	ldr	r2, [r7, #16]
 8003872:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	68fa      	ldr	r2, [r7, #12]
 8003878:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	68db      	ldr	r3, [r3, #12]
 800387e:	4619      	mov	r1, r3
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	f7ff fdca 	bl	800341a <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	697a      	ldr	r2, [r7, #20]
 800388a:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 800388c:	2300      	movs	r3, #0
}
 800388e:	4618      	mov	r0, r3
 8003890:	3718      	adds	r7, #24
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}
 8003896:	bf00      	nop
 8003898:	40012c00 	.word	0x40012c00

0800389c <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b086      	sub	sp, #24
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
 80038a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	6a1b      	ldr	r3, [r3, #32]
 80038aa:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6a1b      	ldr	r3, [r3, #32]
 80038b6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80038ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	f423 42e0 	bic.w	r2, r3, #28672	; 0x7000
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	021b      	lsls	r3, r3, #8
 80038d8:	4313      	orrs	r3, r2
 80038da:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	691b      	ldr	r3, [r3, #16]
 80038e6:	031b      	lsls	r3, r3, #12
 80038e8:	4313      	orrs	r3, r2
 80038ea:	613b      	str	r3, [r7, #16]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	031b      	lsls	r3, r3, #12
 80038f8:	4313      	orrs	r3, r2
 80038fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	4a0f      	ldr	r2, [pc, #60]	; (800393c <OC4Config+0xa0>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d107      	bne.n	8003914 <OC4Config+0x78>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 8003904:	697b      	ldr	r3, [r7, #20]
 8003906:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	699b      	ldr	r3, [r3, #24]
 800390e:	019b      	lsls	r3, r3, #6
 8003910:	4313      	orrs	r3, r2
 8003912:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	697a      	ldr	r2, [r7, #20]
 8003918:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	68fa      	ldr	r2, [r7, #12]
 800391e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	68db      	ldr	r3, [r3, #12]
 8003924:	4619      	mov	r1, r3
 8003926:	6878      	ldr	r0, [r7, #4]
 8003928:	f7ff fd84 	bl	8003434 <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	693a      	ldr	r2, [r7, #16]
 8003930:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	3718      	adds	r7, #24
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}
 800393c:	40012c00 	.word	0x40012c00

08003940 <LL_USART_IsEnabled>:
{
 8003940:	b480      	push	{r7}
 8003942:	b083      	sub	sp, #12
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	68db      	ldr	r3, [r3, #12]
 800394c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003950:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003954:	bf0c      	ite	eq
 8003956:	2301      	moveq	r3, #1
 8003958:	2300      	movne	r3, #0
 800395a:	b2db      	uxtb	r3, r3
}
 800395c:	4618      	mov	r0, r3
 800395e:	370c      	adds	r7, #12
 8003960:	46bd      	mov	sp, r7
 8003962:	bc80      	pop	{r7}
 8003964:	4770      	bx	lr

08003966 <LL_USART_SetStopBitsLength>:
{
 8003966:	b480      	push	{r7}
 8003968:	b083      	sub	sp, #12
 800396a:	af00      	add	r7, sp, #0
 800396c:	6078      	str	r0, [r7, #4]
 800396e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	691b      	ldr	r3, [r3, #16]
 8003974:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	431a      	orrs	r2, r3
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	611a      	str	r2, [r3, #16]
}
 8003980:	bf00      	nop
 8003982:	370c      	adds	r7, #12
 8003984:	46bd      	mov	sp, r7
 8003986:	bc80      	pop	{r7}
 8003988:	4770      	bx	lr

0800398a <LL_USART_SetHWFlowCtrl>:
{
 800398a:	b480      	push	{r7}
 800398c:	b083      	sub	sp, #12
 800398e:	af00      	add	r7, sp, #0
 8003990:	6078      	str	r0, [r7, #4]
 8003992:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	695b      	ldr	r3, [r3, #20]
 8003998:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	431a      	orrs	r2, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	615a      	str	r2, [r3, #20]
}
 80039a4:	bf00      	nop
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bc80      	pop	{r7}
 80039ac:	4770      	bx	lr
	...

080039b0 <LL_USART_SetBaudRate>:
{
 80039b0:	b480      	push	{r7}
 80039b2:	b085      	sub	sp, #20
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]
  USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80039bc:	68ba      	ldr	r2, [r7, #8]
 80039be:	4613      	mov	r3, r2
 80039c0:	009b      	lsls	r3, r3, #2
 80039c2:	4413      	add	r3, r2
 80039c4:	009a      	lsls	r2, r3, #2
 80039c6:	441a      	add	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	009b      	lsls	r3, r3, #2
 80039cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d0:	4a25      	ldr	r2, [pc, #148]	; (8003a68 <LL_USART_SetBaudRate+0xb8>)
 80039d2:	fba2 2303 	umull	r2, r3, r2, r3
 80039d6:	095b      	lsrs	r3, r3, #5
 80039d8:	b29b      	uxth	r3, r3
 80039da:	011b      	lsls	r3, r3, #4
 80039dc:	b299      	uxth	r1, r3
 80039de:	68ba      	ldr	r2, [r7, #8]
 80039e0:	4613      	mov	r3, r2
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	4413      	add	r3, r2
 80039e6:	009a      	lsls	r2, r3, #2
 80039e8:	441a      	add	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	009b      	lsls	r3, r3, #2
 80039ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80039f2:	4b1d      	ldr	r3, [pc, #116]	; (8003a68 <LL_USART_SetBaudRate+0xb8>)
 80039f4:	fba3 0302 	umull	r0, r3, r3, r2
 80039f8:	095b      	lsrs	r3, r3, #5
 80039fa:	2064      	movs	r0, #100	; 0x64
 80039fc:	fb00 f303 	mul.w	r3, r0, r3
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	011b      	lsls	r3, r3, #4
 8003a04:	3332      	adds	r3, #50	; 0x32
 8003a06:	4a18      	ldr	r2, [pc, #96]	; (8003a68 <LL_USART_SetBaudRate+0xb8>)
 8003a08:	fba2 2303 	umull	r2, r3, r2, r3
 8003a0c:	095b      	lsrs	r3, r3, #5
 8003a0e:	b29b      	uxth	r3, r3
 8003a10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	440b      	add	r3, r1
 8003a18:	b299      	uxth	r1, r3
 8003a1a:	68ba      	ldr	r2, [r7, #8]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	009b      	lsls	r3, r3, #2
 8003a20:	4413      	add	r3, r2
 8003a22:	009a      	lsls	r2, r3, #2
 8003a24:	441a      	add	r2, r3
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	009b      	lsls	r3, r3, #2
 8003a2a:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a2e:	4b0e      	ldr	r3, [pc, #56]	; (8003a68 <LL_USART_SetBaudRate+0xb8>)
 8003a30:	fba3 0302 	umull	r0, r3, r3, r2
 8003a34:	095b      	lsrs	r3, r3, #5
 8003a36:	2064      	movs	r0, #100	; 0x64
 8003a38:	fb00 f303 	mul.w	r3, r0, r3
 8003a3c:	1ad3      	subs	r3, r2, r3
 8003a3e:	011b      	lsls	r3, r3, #4
 8003a40:	3332      	adds	r3, #50	; 0x32
 8003a42:	4a09      	ldr	r2, [pc, #36]	; (8003a68 <LL_USART_SetBaudRate+0xb8>)
 8003a44:	fba2 2303 	umull	r2, r3, r2, r3
 8003a48:	095b      	lsrs	r3, r3, #5
 8003a4a:	b29b      	uxth	r3, r3
 8003a4c:	f003 030f 	and.w	r3, r3, #15
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	440b      	add	r3, r1
 8003a54:	b29b      	uxth	r3, r3
 8003a56:	461a      	mov	r2, r3
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	609a      	str	r2, [r3, #8]
}
 8003a5c:	bf00      	nop
 8003a5e:	3714      	adds	r7, #20
 8003a60:	46bd      	mov	sp, r7
 8003a62:	bc80      	pop	{r7}
 8003a64:	4770      	bx	lr
 8003a66:	bf00      	nop
 8003a68:	51eb851f 	.word	0x51eb851f

08003a6c <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	b088      	sub	sp, #32
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
 8003a74:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8003a7a:	2300      	movs	r3, #0
 8003a7c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));
#endif /* USART_OverSampling_Feature */

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f7ff ff5e 	bl	8003940 <LL_USART_IsEnabled>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d145      	bne.n	8003b16 <LL_USART_Init+0xaa>
               (USART_CR1_M | USART_CR1_PCE | USART_CR1_PS |
                USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
               (USART_InitStruct->DataWidth | USART_InitStruct->Parity |
                USART_InitStruct->TransferDirection | USART_InitStruct->OverSampling));
#else
    MODIFY_REG(USARTx->CR1,
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003a92:	f023 030c 	bic.w	r3, r3, #12
 8003a96:	683a      	ldr	r2, [r7, #0]
 8003a98:	6851      	ldr	r1, [r2, #4]
 8003a9a:	683a      	ldr	r2, [r7, #0]
 8003a9c:	68d2      	ldr	r2, [r2, #12]
 8003a9e:	4311      	orrs	r1, r2
 8003aa0:	683a      	ldr	r2, [r7, #0]
 8003aa2:	6912      	ldr	r2, [r2, #16]
 8003aa4:	430a      	orrs	r2, r1
 8003aa6:	431a      	orrs	r2, r3
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	4619      	mov	r1, r3
 8003ab2:	6878      	ldr	r0, [r7, #4]
 8003ab4:	f7ff ff57 	bl	8003966 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003ab8:	683b      	ldr	r3, [r7, #0]
 8003aba:	695b      	ldr	r3, [r3, #20]
 8003abc:	4619      	mov	r1, r3
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f7ff ff63 	bl	800398a <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8003ac4:	f107 0308 	add.w	r3, r7, #8
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7ff fbaf 	bl	800322c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a13      	ldr	r2, [pc, #76]	; (8003b20 <LL_USART_Init+0xb4>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d102      	bne.n	8003adc <LL_USART_Init+0x70>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	61bb      	str	r3, [r7, #24]
 8003ada:	e00c      	b.n	8003af6 <LL_USART_Init+0x8a>
    }
    else if (USARTx == USART2)
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	4a11      	ldr	r2, [pc, #68]	; (8003b24 <LL_USART_Init+0xb8>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d102      	bne.n	8003aea <LL_USART_Init+0x7e>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	61bb      	str	r3, [r7, #24]
 8003ae8:	e005      	b.n	8003af6 <LL_USART_Init+0x8a>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	4a0e      	ldr	r2, [pc, #56]	; (8003b28 <LL_USART_Init+0xbc>)
 8003aee:	4293      	cmp	r3, r2
 8003af0:	d101      	bne.n	8003af6 <LL_USART_Init+0x8a>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8003af2:	693b      	ldr	r3, [r7, #16]
 8003af4:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d00c      	beq.n	8003b16 <LL_USART_Init+0xaa>
        && (USART_InitStruct->BaudRate != 0U))
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d008      	beq.n	8003b16 <LL_USART_Init+0xaa>
    {
      status = SUCCESS;
 8003b04:	2300      	movs	r3, #0
 8003b06:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
                           USART_InitStruct->BaudRate);
#else
      LL_USART_SetBaudRate(USARTx,
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	461a      	mov	r2, r3
 8003b0e:	69b9      	ldr	r1, [r7, #24]
 8003b10:	6878      	ldr	r0, [r7, #4]
 8003b12:	f7ff ff4d 	bl	80039b0 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003b16:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	3720      	adds	r7, #32
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	bd80      	pop	{r7, pc}
 8003b20:	40013800 	.word	0x40013800
 8003b24:	40004400 	.word	0x40004400
 8003b28:	40004800 	.word	0x40004800

08003b2c <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b3e:	4a07      	ldr	r2, [pc, #28]	; (8003b5c <LL_InitTick+0x30>)
 8003b40:	3b01      	subs	r3, #1
 8003b42:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8003b44:	4b05      	ldr	r3, [pc, #20]	; (8003b5c <LL_InitTick+0x30>)
 8003b46:	2200      	movs	r2, #0
 8003b48:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b4a:	4b04      	ldr	r3, [pc, #16]	; (8003b5c <LL_InitTick+0x30>)
 8003b4c:	2205      	movs	r2, #5
 8003b4e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8003b50:	bf00      	nop
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bc80      	pop	{r7}
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	e000e010 	.word	0xe000e010

08003b60 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b082      	sub	sp, #8
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8003b68:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f7ff ffdd 	bl	8003b2c <LL_InitTick>
}
 8003b72:	bf00      	nop
 8003b74:	3708      	adds	r7, #8
 8003b76:	46bd      	mov	sp, r7
 8003b78:	bd80      	pop	{r7, pc}
	...

08003b7c <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b085      	sub	sp, #20
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8003b84:	4b0e      	ldr	r3, [pc, #56]	; (8003bc0 <LL_mDelay+0x44>)
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8003b8a:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b92:	d00c      	beq.n	8003bae <LL_mDelay+0x32>
  {
    Delay++;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	3301      	adds	r3, #1
 8003b98:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8003b9a:	e008      	b.n	8003bae <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8003b9c:	4b08      	ldr	r3, [pc, #32]	; (8003bc0 <LL_mDelay+0x44>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d002      	beq.n	8003bae <LL_mDelay+0x32>
    {
      Delay--;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	3b01      	subs	r3, #1
 8003bac:	607b      	str	r3, [r7, #4]
  while (Delay)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1f3      	bne.n	8003b9c <LL_mDelay+0x20>
    }
  }
}
 8003bb4:	bf00      	nop
 8003bb6:	3714      	adds	r7, #20
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	bc80      	pop	{r7}
 8003bbc:	4770      	bx	lr
 8003bbe:	bf00      	nop
 8003bc0:	e000e010 	.word	0xe000e010

08003bc4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b083      	sub	sp, #12
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8003bcc:	4a03      	ldr	r2, [pc, #12]	; (8003bdc <LL_SetSystemCoreClock+0x18>)
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6013      	str	r3, [r2, #0]
}
 8003bd2:	bf00      	nop
 8003bd4:	370c      	adds	r7, #12
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bc80      	pop	{r7}
 8003bda:	4770      	bx	lr
 8003bdc:	20000000 	.word	0x20000000

08003be0 <__errno>:
 8003be0:	4b01      	ldr	r3, [pc, #4]	; (8003be8 <__errno+0x8>)
 8003be2:	6818      	ldr	r0, [r3, #0]
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	20000004 	.word	0x20000004

08003bec <__libc_init_array>:
 8003bec:	b570      	push	{r4, r5, r6, lr}
 8003bee:	2500      	movs	r5, #0
 8003bf0:	4e0c      	ldr	r6, [pc, #48]	; (8003c24 <__libc_init_array+0x38>)
 8003bf2:	4c0d      	ldr	r4, [pc, #52]	; (8003c28 <__libc_init_array+0x3c>)
 8003bf4:	1ba4      	subs	r4, r4, r6
 8003bf6:	10a4      	asrs	r4, r4, #2
 8003bf8:	42a5      	cmp	r5, r4
 8003bfa:	d109      	bne.n	8003c10 <__libc_init_array+0x24>
 8003bfc:	f000 ffc6 	bl	8004b8c <_init>
 8003c00:	2500      	movs	r5, #0
 8003c02:	4e0a      	ldr	r6, [pc, #40]	; (8003c2c <__libc_init_array+0x40>)
 8003c04:	4c0a      	ldr	r4, [pc, #40]	; (8003c30 <__libc_init_array+0x44>)
 8003c06:	1ba4      	subs	r4, r4, r6
 8003c08:	10a4      	asrs	r4, r4, #2
 8003c0a:	42a5      	cmp	r5, r4
 8003c0c:	d105      	bne.n	8003c1a <__libc_init_array+0x2e>
 8003c0e:	bd70      	pop	{r4, r5, r6, pc}
 8003c10:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c14:	4798      	blx	r3
 8003c16:	3501      	adds	r5, #1
 8003c18:	e7ee      	b.n	8003bf8 <__libc_init_array+0xc>
 8003c1a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003c1e:	4798      	blx	r3
 8003c20:	3501      	adds	r5, #1
 8003c22:	e7f2      	b.n	8003c0a <__libc_init_array+0x1e>
 8003c24:	08004ca4 	.word	0x08004ca4
 8003c28:	08004ca4 	.word	0x08004ca4
 8003c2c:	08004ca4 	.word	0x08004ca4
 8003c30:	08004ca8 	.word	0x08004ca8

08003c34 <memset>:
 8003c34:	4603      	mov	r3, r0
 8003c36:	4402      	add	r2, r0
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d100      	bne.n	8003c3e <memset+0xa>
 8003c3c:	4770      	bx	lr
 8003c3e:	f803 1b01 	strb.w	r1, [r3], #1
 8003c42:	e7f9      	b.n	8003c38 <memset+0x4>

08003c44 <iprintf>:
 8003c44:	b40f      	push	{r0, r1, r2, r3}
 8003c46:	4b0a      	ldr	r3, [pc, #40]	; (8003c70 <iprintf+0x2c>)
 8003c48:	b513      	push	{r0, r1, r4, lr}
 8003c4a:	681c      	ldr	r4, [r3, #0]
 8003c4c:	b124      	cbz	r4, 8003c58 <iprintf+0x14>
 8003c4e:	69a3      	ldr	r3, [r4, #24]
 8003c50:	b913      	cbnz	r3, 8003c58 <iprintf+0x14>
 8003c52:	4620      	mov	r0, r4
 8003c54:	f000 f9ac 	bl	8003fb0 <__sinit>
 8003c58:	ab05      	add	r3, sp, #20
 8003c5a:	9a04      	ldr	r2, [sp, #16]
 8003c5c:	68a1      	ldr	r1, [r4, #8]
 8003c5e:	4620      	mov	r0, r4
 8003c60:	9301      	str	r3, [sp, #4]
 8003c62:	f000 fb69 	bl	8004338 <_vfiprintf_r>
 8003c66:	b002      	add	sp, #8
 8003c68:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003c6c:	b004      	add	sp, #16
 8003c6e:	4770      	bx	lr
 8003c70:	20000004 	.word	0x20000004

08003c74 <setvbuf>:
 8003c74:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003c78:	461d      	mov	r5, r3
 8003c7a:	4b51      	ldr	r3, [pc, #324]	; (8003dc0 <setvbuf+0x14c>)
 8003c7c:	4604      	mov	r4, r0
 8003c7e:	681e      	ldr	r6, [r3, #0]
 8003c80:	460f      	mov	r7, r1
 8003c82:	4690      	mov	r8, r2
 8003c84:	b126      	cbz	r6, 8003c90 <setvbuf+0x1c>
 8003c86:	69b3      	ldr	r3, [r6, #24]
 8003c88:	b913      	cbnz	r3, 8003c90 <setvbuf+0x1c>
 8003c8a:	4630      	mov	r0, r6
 8003c8c:	f000 f990 	bl	8003fb0 <__sinit>
 8003c90:	4b4c      	ldr	r3, [pc, #304]	; (8003dc4 <setvbuf+0x150>)
 8003c92:	429c      	cmp	r4, r3
 8003c94:	d152      	bne.n	8003d3c <setvbuf+0xc8>
 8003c96:	6874      	ldr	r4, [r6, #4]
 8003c98:	f1b8 0f02 	cmp.w	r8, #2
 8003c9c:	d006      	beq.n	8003cac <setvbuf+0x38>
 8003c9e:	f1b8 0f01 	cmp.w	r8, #1
 8003ca2:	f200 8089 	bhi.w	8003db8 <setvbuf+0x144>
 8003ca6:	2d00      	cmp	r5, #0
 8003ca8:	f2c0 8086 	blt.w	8003db8 <setvbuf+0x144>
 8003cac:	4621      	mov	r1, r4
 8003cae:	4630      	mov	r0, r6
 8003cb0:	f000 f914 	bl	8003edc <_fflush_r>
 8003cb4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003cb6:	b141      	cbz	r1, 8003cca <setvbuf+0x56>
 8003cb8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003cbc:	4299      	cmp	r1, r3
 8003cbe:	d002      	beq.n	8003cc6 <setvbuf+0x52>
 8003cc0:	4630      	mov	r0, r6
 8003cc2:	f000 fa6b 	bl	800419c <_free_r>
 8003cc6:	2300      	movs	r3, #0
 8003cc8:	6363      	str	r3, [r4, #52]	; 0x34
 8003cca:	2300      	movs	r3, #0
 8003ccc:	61a3      	str	r3, [r4, #24]
 8003cce:	6063      	str	r3, [r4, #4]
 8003cd0:	89a3      	ldrh	r3, [r4, #12]
 8003cd2:	061b      	lsls	r3, r3, #24
 8003cd4:	d503      	bpl.n	8003cde <setvbuf+0x6a>
 8003cd6:	6921      	ldr	r1, [r4, #16]
 8003cd8:	4630      	mov	r0, r6
 8003cda:	f000 fa5f 	bl	800419c <_free_r>
 8003cde:	89a3      	ldrh	r3, [r4, #12]
 8003ce0:	f1b8 0f02 	cmp.w	r8, #2
 8003ce4:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8003ce8:	f023 0303 	bic.w	r3, r3, #3
 8003cec:	81a3      	strh	r3, [r4, #12]
 8003cee:	d05d      	beq.n	8003dac <setvbuf+0x138>
 8003cf0:	ab01      	add	r3, sp, #4
 8003cf2:	466a      	mov	r2, sp
 8003cf4:	4621      	mov	r1, r4
 8003cf6:	4630      	mov	r0, r6
 8003cf8:	f000 f9e4 	bl	80040c4 <__swhatbuf_r>
 8003cfc:	89a3      	ldrh	r3, [r4, #12]
 8003cfe:	4318      	orrs	r0, r3
 8003d00:	81a0      	strh	r0, [r4, #12]
 8003d02:	bb2d      	cbnz	r5, 8003d50 <setvbuf+0xdc>
 8003d04:	9d00      	ldr	r5, [sp, #0]
 8003d06:	4628      	mov	r0, r5
 8003d08:	f000 fa40 	bl	800418c <malloc>
 8003d0c:	4607      	mov	r7, r0
 8003d0e:	2800      	cmp	r0, #0
 8003d10:	d14e      	bne.n	8003db0 <setvbuf+0x13c>
 8003d12:	f8dd 9000 	ldr.w	r9, [sp]
 8003d16:	45a9      	cmp	r9, r5
 8003d18:	d13c      	bne.n	8003d94 <setvbuf+0x120>
 8003d1a:	f04f 30ff 	mov.w	r0, #4294967295
 8003d1e:	89a3      	ldrh	r3, [r4, #12]
 8003d20:	f043 0302 	orr.w	r3, r3, #2
 8003d24:	81a3      	strh	r3, [r4, #12]
 8003d26:	2300      	movs	r3, #0
 8003d28:	60a3      	str	r3, [r4, #8]
 8003d2a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003d2e:	6023      	str	r3, [r4, #0]
 8003d30:	6123      	str	r3, [r4, #16]
 8003d32:	2301      	movs	r3, #1
 8003d34:	6163      	str	r3, [r4, #20]
 8003d36:	b003      	add	sp, #12
 8003d38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003d3c:	4b22      	ldr	r3, [pc, #136]	; (8003dc8 <setvbuf+0x154>)
 8003d3e:	429c      	cmp	r4, r3
 8003d40:	d101      	bne.n	8003d46 <setvbuf+0xd2>
 8003d42:	68b4      	ldr	r4, [r6, #8]
 8003d44:	e7a8      	b.n	8003c98 <setvbuf+0x24>
 8003d46:	4b21      	ldr	r3, [pc, #132]	; (8003dcc <setvbuf+0x158>)
 8003d48:	429c      	cmp	r4, r3
 8003d4a:	bf08      	it	eq
 8003d4c:	68f4      	ldreq	r4, [r6, #12]
 8003d4e:	e7a3      	b.n	8003c98 <setvbuf+0x24>
 8003d50:	2f00      	cmp	r7, #0
 8003d52:	d0d8      	beq.n	8003d06 <setvbuf+0x92>
 8003d54:	69b3      	ldr	r3, [r6, #24]
 8003d56:	b913      	cbnz	r3, 8003d5e <setvbuf+0xea>
 8003d58:	4630      	mov	r0, r6
 8003d5a:	f000 f929 	bl	8003fb0 <__sinit>
 8003d5e:	f1b8 0f01 	cmp.w	r8, #1
 8003d62:	bf08      	it	eq
 8003d64:	89a3      	ldrheq	r3, [r4, #12]
 8003d66:	6027      	str	r7, [r4, #0]
 8003d68:	bf04      	itt	eq
 8003d6a:	f043 0301 	orreq.w	r3, r3, #1
 8003d6e:	81a3      	strheq	r3, [r4, #12]
 8003d70:	89a3      	ldrh	r3, [r4, #12]
 8003d72:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8003d76:	f013 0008 	ands.w	r0, r3, #8
 8003d7a:	d01b      	beq.n	8003db4 <setvbuf+0x140>
 8003d7c:	f013 0001 	ands.w	r0, r3, #1
 8003d80:	f04f 0300 	mov.w	r3, #0
 8003d84:	bf1f      	itttt	ne
 8003d86:	426d      	negne	r5, r5
 8003d88:	60a3      	strne	r3, [r4, #8]
 8003d8a:	61a5      	strne	r5, [r4, #24]
 8003d8c:	4618      	movne	r0, r3
 8003d8e:	bf08      	it	eq
 8003d90:	60a5      	streq	r5, [r4, #8]
 8003d92:	e7d0      	b.n	8003d36 <setvbuf+0xc2>
 8003d94:	4648      	mov	r0, r9
 8003d96:	f000 f9f9 	bl	800418c <malloc>
 8003d9a:	4607      	mov	r7, r0
 8003d9c:	2800      	cmp	r0, #0
 8003d9e:	d0bc      	beq.n	8003d1a <setvbuf+0xa6>
 8003da0:	89a3      	ldrh	r3, [r4, #12]
 8003da2:	464d      	mov	r5, r9
 8003da4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003da8:	81a3      	strh	r3, [r4, #12]
 8003daa:	e7d3      	b.n	8003d54 <setvbuf+0xe0>
 8003dac:	2000      	movs	r0, #0
 8003dae:	e7b6      	b.n	8003d1e <setvbuf+0xaa>
 8003db0:	46a9      	mov	r9, r5
 8003db2:	e7f5      	b.n	8003da0 <setvbuf+0x12c>
 8003db4:	60a0      	str	r0, [r4, #8]
 8003db6:	e7be      	b.n	8003d36 <setvbuf+0xc2>
 8003db8:	f04f 30ff 	mov.w	r0, #4294967295
 8003dbc:	e7bb      	b.n	8003d36 <setvbuf+0xc2>
 8003dbe:	bf00      	nop
 8003dc0:	20000004 	.word	0x20000004
 8003dc4:	08004c30 	.word	0x08004c30
 8003dc8:	08004c50 	.word	0x08004c50
 8003dcc:	08004c10 	.word	0x08004c10

08003dd0 <__sflush_r>:
 8003dd0:	898a      	ldrh	r2, [r1, #12]
 8003dd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003dd6:	4605      	mov	r5, r0
 8003dd8:	0710      	lsls	r0, r2, #28
 8003dda:	460c      	mov	r4, r1
 8003ddc:	d458      	bmi.n	8003e90 <__sflush_r+0xc0>
 8003dde:	684b      	ldr	r3, [r1, #4]
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	dc05      	bgt.n	8003df0 <__sflush_r+0x20>
 8003de4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	dc02      	bgt.n	8003df0 <__sflush_r+0x20>
 8003dea:	2000      	movs	r0, #0
 8003dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003df0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003df2:	2e00      	cmp	r6, #0
 8003df4:	d0f9      	beq.n	8003dea <__sflush_r+0x1a>
 8003df6:	2300      	movs	r3, #0
 8003df8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003dfc:	682f      	ldr	r7, [r5, #0]
 8003dfe:	6a21      	ldr	r1, [r4, #32]
 8003e00:	602b      	str	r3, [r5, #0]
 8003e02:	d032      	beq.n	8003e6a <__sflush_r+0x9a>
 8003e04:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003e06:	89a3      	ldrh	r3, [r4, #12]
 8003e08:	075a      	lsls	r2, r3, #29
 8003e0a:	d505      	bpl.n	8003e18 <__sflush_r+0x48>
 8003e0c:	6863      	ldr	r3, [r4, #4]
 8003e0e:	1ac0      	subs	r0, r0, r3
 8003e10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003e12:	b10b      	cbz	r3, 8003e18 <__sflush_r+0x48>
 8003e14:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003e16:	1ac0      	subs	r0, r0, r3
 8003e18:	2300      	movs	r3, #0
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003e1e:	6a21      	ldr	r1, [r4, #32]
 8003e20:	4628      	mov	r0, r5
 8003e22:	47b0      	blx	r6
 8003e24:	1c43      	adds	r3, r0, #1
 8003e26:	89a3      	ldrh	r3, [r4, #12]
 8003e28:	d106      	bne.n	8003e38 <__sflush_r+0x68>
 8003e2a:	6829      	ldr	r1, [r5, #0]
 8003e2c:	291d      	cmp	r1, #29
 8003e2e:	d848      	bhi.n	8003ec2 <__sflush_r+0xf2>
 8003e30:	4a29      	ldr	r2, [pc, #164]	; (8003ed8 <__sflush_r+0x108>)
 8003e32:	40ca      	lsrs	r2, r1
 8003e34:	07d6      	lsls	r6, r2, #31
 8003e36:	d544      	bpl.n	8003ec2 <__sflush_r+0xf2>
 8003e38:	2200      	movs	r2, #0
 8003e3a:	6062      	str	r2, [r4, #4]
 8003e3c:	6922      	ldr	r2, [r4, #16]
 8003e3e:	04d9      	lsls	r1, r3, #19
 8003e40:	6022      	str	r2, [r4, #0]
 8003e42:	d504      	bpl.n	8003e4e <__sflush_r+0x7e>
 8003e44:	1c42      	adds	r2, r0, #1
 8003e46:	d101      	bne.n	8003e4c <__sflush_r+0x7c>
 8003e48:	682b      	ldr	r3, [r5, #0]
 8003e4a:	b903      	cbnz	r3, 8003e4e <__sflush_r+0x7e>
 8003e4c:	6560      	str	r0, [r4, #84]	; 0x54
 8003e4e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e50:	602f      	str	r7, [r5, #0]
 8003e52:	2900      	cmp	r1, #0
 8003e54:	d0c9      	beq.n	8003dea <__sflush_r+0x1a>
 8003e56:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e5a:	4299      	cmp	r1, r3
 8003e5c:	d002      	beq.n	8003e64 <__sflush_r+0x94>
 8003e5e:	4628      	mov	r0, r5
 8003e60:	f000 f99c 	bl	800419c <_free_r>
 8003e64:	2000      	movs	r0, #0
 8003e66:	6360      	str	r0, [r4, #52]	; 0x34
 8003e68:	e7c0      	b.n	8003dec <__sflush_r+0x1c>
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	4628      	mov	r0, r5
 8003e6e:	47b0      	blx	r6
 8003e70:	1c41      	adds	r1, r0, #1
 8003e72:	d1c8      	bne.n	8003e06 <__sflush_r+0x36>
 8003e74:	682b      	ldr	r3, [r5, #0]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d0c5      	beq.n	8003e06 <__sflush_r+0x36>
 8003e7a:	2b1d      	cmp	r3, #29
 8003e7c:	d001      	beq.n	8003e82 <__sflush_r+0xb2>
 8003e7e:	2b16      	cmp	r3, #22
 8003e80:	d101      	bne.n	8003e86 <__sflush_r+0xb6>
 8003e82:	602f      	str	r7, [r5, #0]
 8003e84:	e7b1      	b.n	8003dea <__sflush_r+0x1a>
 8003e86:	89a3      	ldrh	r3, [r4, #12]
 8003e88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003e8c:	81a3      	strh	r3, [r4, #12]
 8003e8e:	e7ad      	b.n	8003dec <__sflush_r+0x1c>
 8003e90:	690f      	ldr	r7, [r1, #16]
 8003e92:	2f00      	cmp	r7, #0
 8003e94:	d0a9      	beq.n	8003dea <__sflush_r+0x1a>
 8003e96:	0793      	lsls	r3, r2, #30
 8003e98:	bf18      	it	ne
 8003e9a:	2300      	movne	r3, #0
 8003e9c:	680e      	ldr	r6, [r1, #0]
 8003e9e:	bf08      	it	eq
 8003ea0:	694b      	ldreq	r3, [r1, #20]
 8003ea2:	eba6 0807 	sub.w	r8, r6, r7
 8003ea6:	600f      	str	r7, [r1, #0]
 8003ea8:	608b      	str	r3, [r1, #8]
 8003eaa:	f1b8 0f00 	cmp.w	r8, #0
 8003eae:	dd9c      	ble.n	8003dea <__sflush_r+0x1a>
 8003eb0:	4643      	mov	r3, r8
 8003eb2:	463a      	mov	r2, r7
 8003eb4:	6a21      	ldr	r1, [r4, #32]
 8003eb6:	4628      	mov	r0, r5
 8003eb8:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003eba:	47b0      	blx	r6
 8003ebc:	2800      	cmp	r0, #0
 8003ebe:	dc06      	bgt.n	8003ece <__sflush_r+0xfe>
 8003ec0:	89a3      	ldrh	r3, [r4, #12]
 8003ec2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003ec6:	81a3      	strh	r3, [r4, #12]
 8003ec8:	f04f 30ff 	mov.w	r0, #4294967295
 8003ecc:	e78e      	b.n	8003dec <__sflush_r+0x1c>
 8003ece:	4407      	add	r7, r0
 8003ed0:	eba8 0800 	sub.w	r8, r8, r0
 8003ed4:	e7e9      	b.n	8003eaa <__sflush_r+0xda>
 8003ed6:	bf00      	nop
 8003ed8:	20400001 	.word	0x20400001

08003edc <_fflush_r>:
 8003edc:	b538      	push	{r3, r4, r5, lr}
 8003ede:	690b      	ldr	r3, [r1, #16]
 8003ee0:	4605      	mov	r5, r0
 8003ee2:	460c      	mov	r4, r1
 8003ee4:	b1db      	cbz	r3, 8003f1e <_fflush_r+0x42>
 8003ee6:	b118      	cbz	r0, 8003ef0 <_fflush_r+0x14>
 8003ee8:	6983      	ldr	r3, [r0, #24]
 8003eea:	b90b      	cbnz	r3, 8003ef0 <_fflush_r+0x14>
 8003eec:	f000 f860 	bl	8003fb0 <__sinit>
 8003ef0:	4b0c      	ldr	r3, [pc, #48]	; (8003f24 <_fflush_r+0x48>)
 8003ef2:	429c      	cmp	r4, r3
 8003ef4:	d109      	bne.n	8003f0a <_fflush_r+0x2e>
 8003ef6:	686c      	ldr	r4, [r5, #4]
 8003ef8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003efc:	b17b      	cbz	r3, 8003f1e <_fflush_r+0x42>
 8003efe:	4621      	mov	r1, r4
 8003f00:	4628      	mov	r0, r5
 8003f02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003f06:	f7ff bf63 	b.w	8003dd0 <__sflush_r>
 8003f0a:	4b07      	ldr	r3, [pc, #28]	; (8003f28 <_fflush_r+0x4c>)
 8003f0c:	429c      	cmp	r4, r3
 8003f0e:	d101      	bne.n	8003f14 <_fflush_r+0x38>
 8003f10:	68ac      	ldr	r4, [r5, #8]
 8003f12:	e7f1      	b.n	8003ef8 <_fflush_r+0x1c>
 8003f14:	4b05      	ldr	r3, [pc, #20]	; (8003f2c <_fflush_r+0x50>)
 8003f16:	429c      	cmp	r4, r3
 8003f18:	bf08      	it	eq
 8003f1a:	68ec      	ldreq	r4, [r5, #12]
 8003f1c:	e7ec      	b.n	8003ef8 <_fflush_r+0x1c>
 8003f1e:	2000      	movs	r0, #0
 8003f20:	bd38      	pop	{r3, r4, r5, pc}
 8003f22:	bf00      	nop
 8003f24:	08004c30 	.word	0x08004c30
 8003f28:	08004c50 	.word	0x08004c50
 8003f2c:	08004c10 	.word	0x08004c10

08003f30 <std>:
 8003f30:	2300      	movs	r3, #0
 8003f32:	b510      	push	{r4, lr}
 8003f34:	4604      	mov	r4, r0
 8003f36:	e9c0 3300 	strd	r3, r3, [r0]
 8003f3a:	6083      	str	r3, [r0, #8]
 8003f3c:	8181      	strh	r1, [r0, #12]
 8003f3e:	6643      	str	r3, [r0, #100]	; 0x64
 8003f40:	81c2      	strh	r2, [r0, #14]
 8003f42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003f46:	6183      	str	r3, [r0, #24]
 8003f48:	4619      	mov	r1, r3
 8003f4a:	2208      	movs	r2, #8
 8003f4c:	305c      	adds	r0, #92	; 0x5c
 8003f4e:	f7ff fe71 	bl	8003c34 <memset>
 8003f52:	4b05      	ldr	r3, [pc, #20]	; (8003f68 <std+0x38>)
 8003f54:	6224      	str	r4, [r4, #32]
 8003f56:	6263      	str	r3, [r4, #36]	; 0x24
 8003f58:	4b04      	ldr	r3, [pc, #16]	; (8003f6c <std+0x3c>)
 8003f5a:	62a3      	str	r3, [r4, #40]	; 0x28
 8003f5c:	4b04      	ldr	r3, [pc, #16]	; (8003f70 <std+0x40>)
 8003f5e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003f60:	4b04      	ldr	r3, [pc, #16]	; (8003f74 <std+0x44>)
 8003f62:	6323      	str	r3, [r4, #48]	; 0x30
 8003f64:	bd10      	pop	{r4, pc}
 8003f66:	bf00      	nop
 8003f68:	08004895 	.word	0x08004895
 8003f6c:	080048b7 	.word	0x080048b7
 8003f70:	080048ef 	.word	0x080048ef
 8003f74:	08004913 	.word	0x08004913

08003f78 <_cleanup_r>:
 8003f78:	4901      	ldr	r1, [pc, #4]	; (8003f80 <_cleanup_r+0x8>)
 8003f7a:	f000 b885 	b.w	8004088 <_fwalk_reent>
 8003f7e:	bf00      	nop
 8003f80:	08003edd 	.word	0x08003edd

08003f84 <__sfmoreglue>:
 8003f84:	b570      	push	{r4, r5, r6, lr}
 8003f86:	2568      	movs	r5, #104	; 0x68
 8003f88:	1e4a      	subs	r2, r1, #1
 8003f8a:	4355      	muls	r5, r2
 8003f8c:	460e      	mov	r6, r1
 8003f8e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003f92:	f000 f94f 	bl	8004234 <_malloc_r>
 8003f96:	4604      	mov	r4, r0
 8003f98:	b140      	cbz	r0, 8003fac <__sfmoreglue+0x28>
 8003f9a:	2100      	movs	r1, #0
 8003f9c:	e9c0 1600 	strd	r1, r6, [r0]
 8003fa0:	300c      	adds	r0, #12
 8003fa2:	60a0      	str	r0, [r4, #8]
 8003fa4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003fa8:	f7ff fe44 	bl	8003c34 <memset>
 8003fac:	4620      	mov	r0, r4
 8003fae:	bd70      	pop	{r4, r5, r6, pc}

08003fb0 <__sinit>:
 8003fb0:	6983      	ldr	r3, [r0, #24]
 8003fb2:	b510      	push	{r4, lr}
 8003fb4:	4604      	mov	r4, r0
 8003fb6:	bb33      	cbnz	r3, 8004006 <__sinit+0x56>
 8003fb8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8003fbc:	6503      	str	r3, [r0, #80]	; 0x50
 8003fbe:	4b12      	ldr	r3, [pc, #72]	; (8004008 <__sinit+0x58>)
 8003fc0:	4a12      	ldr	r2, [pc, #72]	; (800400c <__sinit+0x5c>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	6282      	str	r2, [r0, #40]	; 0x28
 8003fc6:	4298      	cmp	r0, r3
 8003fc8:	bf04      	itt	eq
 8003fca:	2301      	moveq	r3, #1
 8003fcc:	6183      	streq	r3, [r0, #24]
 8003fce:	f000 f81f 	bl	8004010 <__sfp>
 8003fd2:	6060      	str	r0, [r4, #4]
 8003fd4:	4620      	mov	r0, r4
 8003fd6:	f000 f81b 	bl	8004010 <__sfp>
 8003fda:	60a0      	str	r0, [r4, #8]
 8003fdc:	4620      	mov	r0, r4
 8003fde:	f000 f817 	bl	8004010 <__sfp>
 8003fe2:	2200      	movs	r2, #0
 8003fe4:	60e0      	str	r0, [r4, #12]
 8003fe6:	2104      	movs	r1, #4
 8003fe8:	6860      	ldr	r0, [r4, #4]
 8003fea:	f7ff ffa1 	bl	8003f30 <std>
 8003fee:	2201      	movs	r2, #1
 8003ff0:	2109      	movs	r1, #9
 8003ff2:	68a0      	ldr	r0, [r4, #8]
 8003ff4:	f7ff ff9c 	bl	8003f30 <std>
 8003ff8:	2202      	movs	r2, #2
 8003ffa:	2112      	movs	r1, #18
 8003ffc:	68e0      	ldr	r0, [r4, #12]
 8003ffe:	f7ff ff97 	bl	8003f30 <std>
 8004002:	2301      	movs	r3, #1
 8004004:	61a3      	str	r3, [r4, #24]
 8004006:	bd10      	pop	{r4, pc}
 8004008:	08004c0c 	.word	0x08004c0c
 800400c:	08003f79 	.word	0x08003f79

08004010 <__sfp>:
 8004010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004012:	4b1b      	ldr	r3, [pc, #108]	; (8004080 <__sfp+0x70>)
 8004014:	4607      	mov	r7, r0
 8004016:	681e      	ldr	r6, [r3, #0]
 8004018:	69b3      	ldr	r3, [r6, #24]
 800401a:	b913      	cbnz	r3, 8004022 <__sfp+0x12>
 800401c:	4630      	mov	r0, r6
 800401e:	f7ff ffc7 	bl	8003fb0 <__sinit>
 8004022:	3648      	adds	r6, #72	; 0x48
 8004024:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004028:	3b01      	subs	r3, #1
 800402a:	d503      	bpl.n	8004034 <__sfp+0x24>
 800402c:	6833      	ldr	r3, [r6, #0]
 800402e:	b133      	cbz	r3, 800403e <__sfp+0x2e>
 8004030:	6836      	ldr	r6, [r6, #0]
 8004032:	e7f7      	b.n	8004024 <__sfp+0x14>
 8004034:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004038:	b16d      	cbz	r5, 8004056 <__sfp+0x46>
 800403a:	3468      	adds	r4, #104	; 0x68
 800403c:	e7f4      	b.n	8004028 <__sfp+0x18>
 800403e:	2104      	movs	r1, #4
 8004040:	4638      	mov	r0, r7
 8004042:	f7ff ff9f 	bl	8003f84 <__sfmoreglue>
 8004046:	6030      	str	r0, [r6, #0]
 8004048:	2800      	cmp	r0, #0
 800404a:	d1f1      	bne.n	8004030 <__sfp+0x20>
 800404c:	230c      	movs	r3, #12
 800404e:	4604      	mov	r4, r0
 8004050:	603b      	str	r3, [r7, #0]
 8004052:	4620      	mov	r0, r4
 8004054:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004056:	4b0b      	ldr	r3, [pc, #44]	; (8004084 <__sfp+0x74>)
 8004058:	6665      	str	r5, [r4, #100]	; 0x64
 800405a:	e9c4 5500 	strd	r5, r5, [r4]
 800405e:	60a5      	str	r5, [r4, #8]
 8004060:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004064:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004068:	2208      	movs	r2, #8
 800406a:	4629      	mov	r1, r5
 800406c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004070:	f7ff fde0 	bl	8003c34 <memset>
 8004074:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8004078:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800407c:	e7e9      	b.n	8004052 <__sfp+0x42>
 800407e:	bf00      	nop
 8004080:	08004c0c 	.word	0x08004c0c
 8004084:	ffff0001 	.word	0xffff0001

08004088 <_fwalk_reent>:
 8004088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800408c:	4680      	mov	r8, r0
 800408e:	4689      	mov	r9, r1
 8004090:	2600      	movs	r6, #0
 8004092:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004096:	b914      	cbnz	r4, 800409e <_fwalk_reent+0x16>
 8004098:	4630      	mov	r0, r6
 800409a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800409e:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80040a2:	3f01      	subs	r7, #1
 80040a4:	d501      	bpl.n	80040aa <_fwalk_reent+0x22>
 80040a6:	6824      	ldr	r4, [r4, #0]
 80040a8:	e7f5      	b.n	8004096 <_fwalk_reent+0xe>
 80040aa:	89ab      	ldrh	r3, [r5, #12]
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d907      	bls.n	80040c0 <_fwalk_reent+0x38>
 80040b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80040b4:	3301      	adds	r3, #1
 80040b6:	d003      	beq.n	80040c0 <_fwalk_reent+0x38>
 80040b8:	4629      	mov	r1, r5
 80040ba:	4640      	mov	r0, r8
 80040bc:	47c8      	blx	r9
 80040be:	4306      	orrs	r6, r0
 80040c0:	3568      	adds	r5, #104	; 0x68
 80040c2:	e7ee      	b.n	80040a2 <_fwalk_reent+0x1a>

080040c4 <__swhatbuf_r>:
 80040c4:	b570      	push	{r4, r5, r6, lr}
 80040c6:	460e      	mov	r6, r1
 80040c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040cc:	b096      	sub	sp, #88	; 0x58
 80040ce:	2900      	cmp	r1, #0
 80040d0:	4614      	mov	r4, r2
 80040d2:	461d      	mov	r5, r3
 80040d4:	da07      	bge.n	80040e6 <__swhatbuf_r+0x22>
 80040d6:	2300      	movs	r3, #0
 80040d8:	602b      	str	r3, [r5, #0]
 80040da:	89b3      	ldrh	r3, [r6, #12]
 80040dc:	061a      	lsls	r2, r3, #24
 80040de:	d410      	bmi.n	8004102 <__swhatbuf_r+0x3e>
 80040e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80040e4:	e00e      	b.n	8004104 <__swhatbuf_r+0x40>
 80040e6:	466a      	mov	r2, sp
 80040e8:	f000 fcfa 	bl	8004ae0 <_fstat_r>
 80040ec:	2800      	cmp	r0, #0
 80040ee:	dbf2      	blt.n	80040d6 <__swhatbuf_r+0x12>
 80040f0:	9a01      	ldr	r2, [sp, #4]
 80040f2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80040f6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80040fa:	425a      	negs	r2, r3
 80040fc:	415a      	adcs	r2, r3
 80040fe:	602a      	str	r2, [r5, #0]
 8004100:	e7ee      	b.n	80040e0 <__swhatbuf_r+0x1c>
 8004102:	2340      	movs	r3, #64	; 0x40
 8004104:	2000      	movs	r0, #0
 8004106:	6023      	str	r3, [r4, #0]
 8004108:	b016      	add	sp, #88	; 0x58
 800410a:	bd70      	pop	{r4, r5, r6, pc}

0800410c <__smakebuf_r>:
 800410c:	898b      	ldrh	r3, [r1, #12]
 800410e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004110:	079d      	lsls	r5, r3, #30
 8004112:	4606      	mov	r6, r0
 8004114:	460c      	mov	r4, r1
 8004116:	d507      	bpl.n	8004128 <__smakebuf_r+0x1c>
 8004118:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800411c:	6023      	str	r3, [r4, #0]
 800411e:	6123      	str	r3, [r4, #16]
 8004120:	2301      	movs	r3, #1
 8004122:	6163      	str	r3, [r4, #20]
 8004124:	b002      	add	sp, #8
 8004126:	bd70      	pop	{r4, r5, r6, pc}
 8004128:	ab01      	add	r3, sp, #4
 800412a:	466a      	mov	r2, sp
 800412c:	f7ff ffca 	bl	80040c4 <__swhatbuf_r>
 8004130:	9900      	ldr	r1, [sp, #0]
 8004132:	4605      	mov	r5, r0
 8004134:	4630      	mov	r0, r6
 8004136:	f000 f87d 	bl	8004234 <_malloc_r>
 800413a:	b948      	cbnz	r0, 8004150 <__smakebuf_r+0x44>
 800413c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004140:	059a      	lsls	r2, r3, #22
 8004142:	d4ef      	bmi.n	8004124 <__smakebuf_r+0x18>
 8004144:	f023 0303 	bic.w	r3, r3, #3
 8004148:	f043 0302 	orr.w	r3, r3, #2
 800414c:	81a3      	strh	r3, [r4, #12]
 800414e:	e7e3      	b.n	8004118 <__smakebuf_r+0xc>
 8004150:	4b0d      	ldr	r3, [pc, #52]	; (8004188 <__smakebuf_r+0x7c>)
 8004152:	62b3      	str	r3, [r6, #40]	; 0x28
 8004154:	89a3      	ldrh	r3, [r4, #12]
 8004156:	6020      	str	r0, [r4, #0]
 8004158:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800415c:	81a3      	strh	r3, [r4, #12]
 800415e:	9b00      	ldr	r3, [sp, #0]
 8004160:	6120      	str	r0, [r4, #16]
 8004162:	6163      	str	r3, [r4, #20]
 8004164:	9b01      	ldr	r3, [sp, #4]
 8004166:	b15b      	cbz	r3, 8004180 <__smakebuf_r+0x74>
 8004168:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800416c:	4630      	mov	r0, r6
 800416e:	f000 fcc9 	bl	8004b04 <_isatty_r>
 8004172:	b128      	cbz	r0, 8004180 <__smakebuf_r+0x74>
 8004174:	89a3      	ldrh	r3, [r4, #12]
 8004176:	f023 0303 	bic.w	r3, r3, #3
 800417a:	f043 0301 	orr.w	r3, r3, #1
 800417e:	81a3      	strh	r3, [r4, #12]
 8004180:	89a3      	ldrh	r3, [r4, #12]
 8004182:	431d      	orrs	r5, r3
 8004184:	81a5      	strh	r5, [r4, #12]
 8004186:	e7cd      	b.n	8004124 <__smakebuf_r+0x18>
 8004188:	08003f79 	.word	0x08003f79

0800418c <malloc>:
 800418c:	4b02      	ldr	r3, [pc, #8]	; (8004198 <malloc+0xc>)
 800418e:	4601      	mov	r1, r0
 8004190:	6818      	ldr	r0, [r3, #0]
 8004192:	f000 b84f 	b.w	8004234 <_malloc_r>
 8004196:	bf00      	nop
 8004198:	20000004 	.word	0x20000004

0800419c <_free_r>:
 800419c:	b538      	push	{r3, r4, r5, lr}
 800419e:	4605      	mov	r5, r0
 80041a0:	2900      	cmp	r1, #0
 80041a2:	d043      	beq.n	800422c <_free_r+0x90>
 80041a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80041a8:	1f0c      	subs	r4, r1, #4
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	bfb8      	it	lt
 80041ae:	18e4      	addlt	r4, r4, r3
 80041b0:	f000 fcd8 	bl	8004b64 <__malloc_lock>
 80041b4:	4a1e      	ldr	r2, [pc, #120]	; (8004230 <_free_r+0x94>)
 80041b6:	6813      	ldr	r3, [r2, #0]
 80041b8:	4610      	mov	r0, r2
 80041ba:	b933      	cbnz	r3, 80041ca <_free_r+0x2e>
 80041bc:	6063      	str	r3, [r4, #4]
 80041be:	6014      	str	r4, [r2, #0]
 80041c0:	4628      	mov	r0, r5
 80041c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80041c6:	f000 bcce 	b.w	8004b66 <__malloc_unlock>
 80041ca:	42a3      	cmp	r3, r4
 80041cc:	d90b      	bls.n	80041e6 <_free_r+0x4a>
 80041ce:	6821      	ldr	r1, [r4, #0]
 80041d0:	1862      	adds	r2, r4, r1
 80041d2:	4293      	cmp	r3, r2
 80041d4:	bf01      	itttt	eq
 80041d6:	681a      	ldreq	r2, [r3, #0]
 80041d8:	685b      	ldreq	r3, [r3, #4]
 80041da:	1852      	addeq	r2, r2, r1
 80041dc:	6022      	streq	r2, [r4, #0]
 80041de:	6063      	str	r3, [r4, #4]
 80041e0:	6004      	str	r4, [r0, #0]
 80041e2:	e7ed      	b.n	80041c0 <_free_r+0x24>
 80041e4:	4613      	mov	r3, r2
 80041e6:	685a      	ldr	r2, [r3, #4]
 80041e8:	b10a      	cbz	r2, 80041ee <_free_r+0x52>
 80041ea:	42a2      	cmp	r2, r4
 80041ec:	d9fa      	bls.n	80041e4 <_free_r+0x48>
 80041ee:	6819      	ldr	r1, [r3, #0]
 80041f0:	1858      	adds	r0, r3, r1
 80041f2:	42a0      	cmp	r0, r4
 80041f4:	d10b      	bne.n	800420e <_free_r+0x72>
 80041f6:	6820      	ldr	r0, [r4, #0]
 80041f8:	4401      	add	r1, r0
 80041fa:	1858      	adds	r0, r3, r1
 80041fc:	4282      	cmp	r2, r0
 80041fe:	6019      	str	r1, [r3, #0]
 8004200:	d1de      	bne.n	80041c0 <_free_r+0x24>
 8004202:	6810      	ldr	r0, [r2, #0]
 8004204:	6852      	ldr	r2, [r2, #4]
 8004206:	4401      	add	r1, r0
 8004208:	6019      	str	r1, [r3, #0]
 800420a:	605a      	str	r2, [r3, #4]
 800420c:	e7d8      	b.n	80041c0 <_free_r+0x24>
 800420e:	d902      	bls.n	8004216 <_free_r+0x7a>
 8004210:	230c      	movs	r3, #12
 8004212:	602b      	str	r3, [r5, #0]
 8004214:	e7d4      	b.n	80041c0 <_free_r+0x24>
 8004216:	6820      	ldr	r0, [r4, #0]
 8004218:	1821      	adds	r1, r4, r0
 800421a:	428a      	cmp	r2, r1
 800421c:	bf01      	itttt	eq
 800421e:	6811      	ldreq	r1, [r2, #0]
 8004220:	6852      	ldreq	r2, [r2, #4]
 8004222:	1809      	addeq	r1, r1, r0
 8004224:	6021      	streq	r1, [r4, #0]
 8004226:	6062      	str	r2, [r4, #4]
 8004228:	605c      	str	r4, [r3, #4]
 800422a:	e7c9      	b.n	80041c0 <_free_r+0x24>
 800422c:	bd38      	pop	{r3, r4, r5, pc}
 800422e:	bf00      	nop
 8004230:	2000008c 	.word	0x2000008c

08004234 <_malloc_r>:
 8004234:	b570      	push	{r4, r5, r6, lr}
 8004236:	1ccd      	adds	r5, r1, #3
 8004238:	f025 0503 	bic.w	r5, r5, #3
 800423c:	3508      	adds	r5, #8
 800423e:	2d0c      	cmp	r5, #12
 8004240:	bf38      	it	cc
 8004242:	250c      	movcc	r5, #12
 8004244:	2d00      	cmp	r5, #0
 8004246:	4606      	mov	r6, r0
 8004248:	db01      	blt.n	800424e <_malloc_r+0x1a>
 800424a:	42a9      	cmp	r1, r5
 800424c:	d903      	bls.n	8004256 <_malloc_r+0x22>
 800424e:	230c      	movs	r3, #12
 8004250:	6033      	str	r3, [r6, #0]
 8004252:	2000      	movs	r0, #0
 8004254:	bd70      	pop	{r4, r5, r6, pc}
 8004256:	f000 fc85 	bl	8004b64 <__malloc_lock>
 800425a:	4a21      	ldr	r2, [pc, #132]	; (80042e0 <_malloc_r+0xac>)
 800425c:	6814      	ldr	r4, [r2, #0]
 800425e:	4621      	mov	r1, r4
 8004260:	b991      	cbnz	r1, 8004288 <_malloc_r+0x54>
 8004262:	4c20      	ldr	r4, [pc, #128]	; (80042e4 <_malloc_r+0xb0>)
 8004264:	6823      	ldr	r3, [r4, #0]
 8004266:	b91b      	cbnz	r3, 8004270 <_malloc_r+0x3c>
 8004268:	4630      	mov	r0, r6
 800426a:	f000 fb03 	bl	8004874 <_sbrk_r>
 800426e:	6020      	str	r0, [r4, #0]
 8004270:	4629      	mov	r1, r5
 8004272:	4630      	mov	r0, r6
 8004274:	f000 fafe 	bl	8004874 <_sbrk_r>
 8004278:	1c43      	adds	r3, r0, #1
 800427a:	d124      	bne.n	80042c6 <_malloc_r+0x92>
 800427c:	230c      	movs	r3, #12
 800427e:	4630      	mov	r0, r6
 8004280:	6033      	str	r3, [r6, #0]
 8004282:	f000 fc70 	bl	8004b66 <__malloc_unlock>
 8004286:	e7e4      	b.n	8004252 <_malloc_r+0x1e>
 8004288:	680b      	ldr	r3, [r1, #0]
 800428a:	1b5b      	subs	r3, r3, r5
 800428c:	d418      	bmi.n	80042c0 <_malloc_r+0x8c>
 800428e:	2b0b      	cmp	r3, #11
 8004290:	d90f      	bls.n	80042b2 <_malloc_r+0x7e>
 8004292:	600b      	str	r3, [r1, #0]
 8004294:	18cc      	adds	r4, r1, r3
 8004296:	50cd      	str	r5, [r1, r3]
 8004298:	4630      	mov	r0, r6
 800429a:	f000 fc64 	bl	8004b66 <__malloc_unlock>
 800429e:	f104 000b 	add.w	r0, r4, #11
 80042a2:	1d23      	adds	r3, r4, #4
 80042a4:	f020 0007 	bic.w	r0, r0, #7
 80042a8:	1ac3      	subs	r3, r0, r3
 80042aa:	d0d3      	beq.n	8004254 <_malloc_r+0x20>
 80042ac:	425a      	negs	r2, r3
 80042ae:	50e2      	str	r2, [r4, r3]
 80042b0:	e7d0      	b.n	8004254 <_malloc_r+0x20>
 80042b2:	684b      	ldr	r3, [r1, #4]
 80042b4:	428c      	cmp	r4, r1
 80042b6:	bf16      	itet	ne
 80042b8:	6063      	strne	r3, [r4, #4]
 80042ba:	6013      	streq	r3, [r2, #0]
 80042bc:	460c      	movne	r4, r1
 80042be:	e7eb      	b.n	8004298 <_malloc_r+0x64>
 80042c0:	460c      	mov	r4, r1
 80042c2:	6849      	ldr	r1, [r1, #4]
 80042c4:	e7cc      	b.n	8004260 <_malloc_r+0x2c>
 80042c6:	1cc4      	adds	r4, r0, #3
 80042c8:	f024 0403 	bic.w	r4, r4, #3
 80042cc:	42a0      	cmp	r0, r4
 80042ce:	d005      	beq.n	80042dc <_malloc_r+0xa8>
 80042d0:	1a21      	subs	r1, r4, r0
 80042d2:	4630      	mov	r0, r6
 80042d4:	f000 face 	bl	8004874 <_sbrk_r>
 80042d8:	3001      	adds	r0, #1
 80042da:	d0cf      	beq.n	800427c <_malloc_r+0x48>
 80042dc:	6025      	str	r5, [r4, #0]
 80042de:	e7db      	b.n	8004298 <_malloc_r+0x64>
 80042e0:	2000008c 	.word	0x2000008c
 80042e4:	20000090 	.word	0x20000090

080042e8 <__sfputc_r>:
 80042e8:	6893      	ldr	r3, [r2, #8]
 80042ea:	b410      	push	{r4}
 80042ec:	3b01      	subs	r3, #1
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	6093      	str	r3, [r2, #8]
 80042f2:	da07      	bge.n	8004304 <__sfputc_r+0x1c>
 80042f4:	6994      	ldr	r4, [r2, #24]
 80042f6:	42a3      	cmp	r3, r4
 80042f8:	db01      	blt.n	80042fe <__sfputc_r+0x16>
 80042fa:	290a      	cmp	r1, #10
 80042fc:	d102      	bne.n	8004304 <__sfputc_r+0x1c>
 80042fe:	bc10      	pop	{r4}
 8004300:	f000 bb0c 	b.w	800491c <__swbuf_r>
 8004304:	6813      	ldr	r3, [r2, #0]
 8004306:	1c58      	adds	r0, r3, #1
 8004308:	6010      	str	r0, [r2, #0]
 800430a:	7019      	strb	r1, [r3, #0]
 800430c:	4608      	mov	r0, r1
 800430e:	bc10      	pop	{r4}
 8004310:	4770      	bx	lr

08004312 <__sfputs_r>:
 8004312:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004314:	4606      	mov	r6, r0
 8004316:	460f      	mov	r7, r1
 8004318:	4614      	mov	r4, r2
 800431a:	18d5      	adds	r5, r2, r3
 800431c:	42ac      	cmp	r4, r5
 800431e:	d101      	bne.n	8004324 <__sfputs_r+0x12>
 8004320:	2000      	movs	r0, #0
 8004322:	e007      	b.n	8004334 <__sfputs_r+0x22>
 8004324:	463a      	mov	r2, r7
 8004326:	f814 1b01 	ldrb.w	r1, [r4], #1
 800432a:	4630      	mov	r0, r6
 800432c:	f7ff ffdc 	bl	80042e8 <__sfputc_r>
 8004330:	1c43      	adds	r3, r0, #1
 8004332:	d1f3      	bne.n	800431c <__sfputs_r+0xa>
 8004334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004338 <_vfiprintf_r>:
 8004338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800433c:	460c      	mov	r4, r1
 800433e:	b09d      	sub	sp, #116	; 0x74
 8004340:	4617      	mov	r7, r2
 8004342:	461d      	mov	r5, r3
 8004344:	4606      	mov	r6, r0
 8004346:	b118      	cbz	r0, 8004350 <_vfiprintf_r+0x18>
 8004348:	6983      	ldr	r3, [r0, #24]
 800434a:	b90b      	cbnz	r3, 8004350 <_vfiprintf_r+0x18>
 800434c:	f7ff fe30 	bl	8003fb0 <__sinit>
 8004350:	4b7c      	ldr	r3, [pc, #496]	; (8004544 <_vfiprintf_r+0x20c>)
 8004352:	429c      	cmp	r4, r3
 8004354:	d158      	bne.n	8004408 <_vfiprintf_r+0xd0>
 8004356:	6874      	ldr	r4, [r6, #4]
 8004358:	89a3      	ldrh	r3, [r4, #12]
 800435a:	0718      	lsls	r0, r3, #28
 800435c:	d55e      	bpl.n	800441c <_vfiprintf_r+0xe4>
 800435e:	6923      	ldr	r3, [r4, #16]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d05b      	beq.n	800441c <_vfiprintf_r+0xe4>
 8004364:	2300      	movs	r3, #0
 8004366:	9309      	str	r3, [sp, #36]	; 0x24
 8004368:	2320      	movs	r3, #32
 800436a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800436e:	2330      	movs	r3, #48	; 0x30
 8004370:	f04f 0b01 	mov.w	fp, #1
 8004374:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004378:	9503      	str	r5, [sp, #12]
 800437a:	46b8      	mov	r8, r7
 800437c:	4645      	mov	r5, r8
 800437e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004382:	b10b      	cbz	r3, 8004388 <_vfiprintf_r+0x50>
 8004384:	2b25      	cmp	r3, #37	; 0x25
 8004386:	d154      	bne.n	8004432 <_vfiprintf_r+0xfa>
 8004388:	ebb8 0a07 	subs.w	sl, r8, r7
 800438c:	d00b      	beq.n	80043a6 <_vfiprintf_r+0x6e>
 800438e:	4653      	mov	r3, sl
 8004390:	463a      	mov	r2, r7
 8004392:	4621      	mov	r1, r4
 8004394:	4630      	mov	r0, r6
 8004396:	f7ff ffbc 	bl	8004312 <__sfputs_r>
 800439a:	3001      	adds	r0, #1
 800439c:	f000 80c2 	beq.w	8004524 <_vfiprintf_r+0x1ec>
 80043a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80043a2:	4453      	add	r3, sl
 80043a4:	9309      	str	r3, [sp, #36]	; 0x24
 80043a6:	f898 3000 	ldrb.w	r3, [r8]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	f000 80ba 	beq.w	8004524 <_vfiprintf_r+0x1ec>
 80043b0:	2300      	movs	r3, #0
 80043b2:	f04f 32ff 	mov.w	r2, #4294967295
 80043b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80043ba:	9304      	str	r3, [sp, #16]
 80043bc:	9307      	str	r3, [sp, #28]
 80043be:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80043c2:	931a      	str	r3, [sp, #104]	; 0x68
 80043c4:	46a8      	mov	r8, r5
 80043c6:	2205      	movs	r2, #5
 80043c8:	f818 1b01 	ldrb.w	r1, [r8], #1
 80043cc:	485e      	ldr	r0, [pc, #376]	; (8004548 <_vfiprintf_r+0x210>)
 80043ce:	f000 fbbb 	bl	8004b48 <memchr>
 80043d2:	9b04      	ldr	r3, [sp, #16]
 80043d4:	bb78      	cbnz	r0, 8004436 <_vfiprintf_r+0xfe>
 80043d6:	06d9      	lsls	r1, r3, #27
 80043d8:	bf44      	itt	mi
 80043da:	2220      	movmi	r2, #32
 80043dc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80043e0:	071a      	lsls	r2, r3, #28
 80043e2:	bf44      	itt	mi
 80043e4:	222b      	movmi	r2, #43	; 0x2b
 80043e6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80043ea:	782a      	ldrb	r2, [r5, #0]
 80043ec:	2a2a      	cmp	r2, #42	; 0x2a
 80043ee:	d02a      	beq.n	8004446 <_vfiprintf_r+0x10e>
 80043f0:	46a8      	mov	r8, r5
 80043f2:	2000      	movs	r0, #0
 80043f4:	250a      	movs	r5, #10
 80043f6:	9a07      	ldr	r2, [sp, #28]
 80043f8:	4641      	mov	r1, r8
 80043fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 80043fe:	3b30      	subs	r3, #48	; 0x30
 8004400:	2b09      	cmp	r3, #9
 8004402:	d969      	bls.n	80044d8 <_vfiprintf_r+0x1a0>
 8004404:	b360      	cbz	r0, 8004460 <_vfiprintf_r+0x128>
 8004406:	e024      	b.n	8004452 <_vfiprintf_r+0x11a>
 8004408:	4b50      	ldr	r3, [pc, #320]	; (800454c <_vfiprintf_r+0x214>)
 800440a:	429c      	cmp	r4, r3
 800440c:	d101      	bne.n	8004412 <_vfiprintf_r+0xda>
 800440e:	68b4      	ldr	r4, [r6, #8]
 8004410:	e7a2      	b.n	8004358 <_vfiprintf_r+0x20>
 8004412:	4b4f      	ldr	r3, [pc, #316]	; (8004550 <_vfiprintf_r+0x218>)
 8004414:	429c      	cmp	r4, r3
 8004416:	bf08      	it	eq
 8004418:	68f4      	ldreq	r4, [r6, #12]
 800441a:	e79d      	b.n	8004358 <_vfiprintf_r+0x20>
 800441c:	4621      	mov	r1, r4
 800441e:	4630      	mov	r0, r6
 8004420:	f000 fae0 	bl	80049e4 <__swsetup_r>
 8004424:	2800      	cmp	r0, #0
 8004426:	d09d      	beq.n	8004364 <_vfiprintf_r+0x2c>
 8004428:	f04f 30ff 	mov.w	r0, #4294967295
 800442c:	b01d      	add	sp, #116	; 0x74
 800442e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004432:	46a8      	mov	r8, r5
 8004434:	e7a2      	b.n	800437c <_vfiprintf_r+0x44>
 8004436:	4a44      	ldr	r2, [pc, #272]	; (8004548 <_vfiprintf_r+0x210>)
 8004438:	4645      	mov	r5, r8
 800443a:	1a80      	subs	r0, r0, r2
 800443c:	fa0b f000 	lsl.w	r0, fp, r0
 8004440:	4318      	orrs	r0, r3
 8004442:	9004      	str	r0, [sp, #16]
 8004444:	e7be      	b.n	80043c4 <_vfiprintf_r+0x8c>
 8004446:	9a03      	ldr	r2, [sp, #12]
 8004448:	1d11      	adds	r1, r2, #4
 800444a:	6812      	ldr	r2, [r2, #0]
 800444c:	9103      	str	r1, [sp, #12]
 800444e:	2a00      	cmp	r2, #0
 8004450:	db01      	blt.n	8004456 <_vfiprintf_r+0x11e>
 8004452:	9207      	str	r2, [sp, #28]
 8004454:	e004      	b.n	8004460 <_vfiprintf_r+0x128>
 8004456:	4252      	negs	r2, r2
 8004458:	f043 0302 	orr.w	r3, r3, #2
 800445c:	9207      	str	r2, [sp, #28]
 800445e:	9304      	str	r3, [sp, #16]
 8004460:	f898 3000 	ldrb.w	r3, [r8]
 8004464:	2b2e      	cmp	r3, #46	; 0x2e
 8004466:	d10e      	bne.n	8004486 <_vfiprintf_r+0x14e>
 8004468:	f898 3001 	ldrb.w	r3, [r8, #1]
 800446c:	2b2a      	cmp	r3, #42	; 0x2a
 800446e:	d138      	bne.n	80044e2 <_vfiprintf_r+0x1aa>
 8004470:	9b03      	ldr	r3, [sp, #12]
 8004472:	f108 0802 	add.w	r8, r8, #2
 8004476:	1d1a      	adds	r2, r3, #4
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	9203      	str	r2, [sp, #12]
 800447c:	2b00      	cmp	r3, #0
 800447e:	bfb8      	it	lt
 8004480:	f04f 33ff 	movlt.w	r3, #4294967295
 8004484:	9305      	str	r3, [sp, #20]
 8004486:	4d33      	ldr	r5, [pc, #204]	; (8004554 <_vfiprintf_r+0x21c>)
 8004488:	2203      	movs	r2, #3
 800448a:	f898 1000 	ldrb.w	r1, [r8]
 800448e:	4628      	mov	r0, r5
 8004490:	f000 fb5a 	bl	8004b48 <memchr>
 8004494:	b140      	cbz	r0, 80044a8 <_vfiprintf_r+0x170>
 8004496:	2340      	movs	r3, #64	; 0x40
 8004498:	1b40      	subs	r0, r0, r5
 800449a:	fa03 f000 	lsl.w	r0, r3, r0
 800449e:	9b04      	ldr	r3, [sp, #16]
 80044a0:	f108 0801 	add.w	r8, r8, #1
 80044a4:	4303      	orrs	r3, r0
 80044a6:	9304      	str	r3, [sp, #16]
 80044a8:	f898 1000 	ldrb.w	r1, [r8]
 80044ac:	2206      	movs	r2, #6
 80044ae:	482a      	ldr	r0, [pc, #168]	; (8004558 <_vfiprintf_r+0x220>)
 80044b0:	f108 0701 	add.w	r7, r8, #1
 80044b4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80044b8:	f000 fb46 	bl	8004b48 <memchr>
 80044bc:	2800      	cmp	r0, #0
 80044be:	d037      	beq.n	8004530 <_vfiprintf_r+0x1f8>
 80044c0:	4b26      	ldr	r3, [pc, #152]	; (800455c <_vfiprintf_r+0x224>)
 80044c2:	bb1b      	cbnz	r3, 800450c <_vfiprintf_r+0x1d4>
 80044c4:	9b03      	ldr	r3, [sp, #12]
 80044c6:	3307      	adds	r3, #7
 80044c8:	f023 0307 	bic.w	r3, r3, #7
 80044cc:	3308      	adds	r3, #8
 80044ce:	9303      	str	r3, [sp, #12]
 80044d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044d2:	444b      	add	r3, r9
 80044d4:	9309      	str	r3, [sp, #36]	; 0x24
 80044d6:	e750      	b.n	800437a <_vfiprintf_r+0x42>
 80044d8:	fb05 3202 	mla	r2, r5, r2, r3
 80044dc:	2001      	movs	r0, #1
 80044de:	4688      	mov	r8, r1
 80044e0:	e78a      	b.n	80043f8 <_vfiprintf_r+0xc0>
 80044e2:	2300      	movs	r3, #0
 80044e4:	250a      	movs	r5, #10
 80044e6:	4619      	mov	r1, r3
 80044e8:	f108 0801 	add.w	r8, r8, #1
 80044ec:	9305      	str	r3, [sp, #20]
 80044ee:	4640      	mov	r0, r8
 80044f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80044f4:	3a30      	subs	r2, #48	; 0x30
 80044f6:	2a09      	cmp	r2, #9
 80044f8:	d903      	bls.n	8004502 <_vfiprintf_r+0x1ca>
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d0c3      	beq.n	8004486 <_vfiprintf_r+0x14e>
 80044fe:	9105      	str	r1, [sp, #20]
 8004500:	e7c1      	b.n	8004486 <_vfiprintf_r+0x14e>
 8004502:	fb05 2101 	mla	r1, r5, r1, r2
 8004506:	2301      	movs	r3, #1
 8004508:	4680      	mov	r8, r0
 800450a:	e7f0      	b.n	80044ee <_vfiprintf_r+0x1b6>
 800450c:	ab03      	add	r3, sp, #12
 800450e:	9300      	str	r3, [sp, #0]
 8004510:	4622      	mov	r2, r4
 8004512:	4b13      	ldr	r3, [pc, #76]	; (8004560 <_vfiprintf_r+0x228>)
 8004514:	a904      	add	r1, sp, #16
 8004516:	4630      	mov	r0, r6
 8004518:	f3af 8000 	nop.w
 800451c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004520:	4681      	mov	r9, r0
 8004522:	d1d5      	bne.n	80044d0 <_vfiprintf_r+0x198>
 8004524:	89a3      	ldrh	r3, [r4, #12]
 8004526:	065b      	lsls	r3, r3, #25
 8004528:	f53f af7e 	bmi.w	8004428 <_vfiprintf_r+0xf0>
 800452c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800452e:	e77d      	b.n	800442c <_vfiprintf_r+0xf4>
 8004530:	ab03      	add	r3, sp, #12
 8004532:	9300      	str	r3, [sp, #0]
 8004534:	4622      	mov	r2, r4
 8004536:	4b0a      	ldr	r3, [pc, #40]	; (8004560 <_vfiprintf_r+0x228>)
 8004538:	a904      	add	r1, sp, #16
 800453a:	4630      	mov	r0, r6
 800453c:	f000 f888 	bl	8004650 <_printf_i>
 8004540:	e7ec      	b.n	800451c <_vfiprintf_r+0x1e4>
 8004542:	bf00      	nop
 8004544:	08004c30 	.word	0x08004c30
 8004548:	08004c70 	.word	0x08004c70
 800454c:	08004c50 	.word	0x08004c50
 8004550:	08004c10 	.word	0x08004c10
 8004554:	08004c76 	.word	0x08004c76
 8004558:	08004c7a 	.word	0x08004c7a
 800455c:	00000000 	.word	0x00000000
 8004560:	08004313 	.word	0x08004313

08004564 <_printf_common>:
 8004564:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004568:	4691      	mov	r9, r2
 800456a:	461f      	mov	r7, r3
 800456c:	688a      	ldr	r2, [r1, #8]
 800456e:	690b      	ldr	r3, [r1, #16]
 8004570:	4606      	mov	r6, r0
 8004572:	4293      	cmp	r3, r2
 8004574:	bfb8      	it	lt
 8004576:	4613      	movlt	r3, r2
 8004578:	f8c9 3000 	str.w	r3, [r9]
 800457c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004580:	460c      	mov	r4, r1
 8004582:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004586:	b112      	cbz	r2, 800458e <_printf_common+0x2a>
 8004588:	3301      	adds	r3, #1
 800458a:	f8c9 3000 	str.w	r3, [r9]
 800458e:	6823      	ldr	r3, [r4, #0]
 8004590:	0699      	lsls	r1, r3, #26
 8004592:	bf42      	ittt	mi
 8004594:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004598:	3302      	addmi	r3, #2
 800459a:	f8c9 3000 	strmi.w	r3, [r9]
 800459e:	6825      	ldr	r5, [r4, #0]
 80045a0:	f015 0506 	ands.w	r5, r5, #6
 80045a4:	d107      	bne.n	80045b6 <_printf_common+0x52>
 80045a6:	f104 0a19 	add.w	sl, r4, #25
 80045aa:	68e3      	ldr	r3, [r4, #12]
 80045ac:	f8d9 2000 	ldr.w	r2, [r9]
 80045b0:	1a9b      	subs	r3, r3, r2
 80045b2:	42ab      	cmp	r3, r5
 80045b4:	dc29      	bgt.n	800460a <_printf_common+0xa6>
 80045b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80045ba:	6822      	ldr	r2, [r4, #0]
 80045bc:	3300      	adds	r3, #0
 80045be:	bf18      	it	ne
 80045c0:	2301      	movne	r3, #1
 80045c2:	0692      	lsls	r2, r2, #26
 80045c4:	d42e      	bmi.n	8004624 <_printf_common+0xc0>
 80045c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80045ca:	4639      	mov	r1, r7
 80045cc:	4630      	mov	r0, r6
 80045ce:	47c0      	blx	r8
 80045d0:	3001      	adds	r0, #1
 80045d2:	d021      	beq.n	8004618 <_printf_common+0xb4>
 80045d4:	6823      	ldr	r3, [r4, #0]
 80045d6:	68e5      	ldr	r5, [r4, #12]
 80045d8:	f003 0306 	and.w	r3, r3, #6
 80045dc:	2b04      	cmp	r3, #4
 80045de:	bf18      	it	ne
 80045e0:	2500      	movne	r5, #0
 80045e2:	f8d9 2000 	ldr.w	r2, [r9]
 80045e6:	f04f 0900 	mov.w	r9, #0
 80045ea:	bf08      	it	eq
 80045ec:	1aad      	subeq	r5, r5, r2
 80045ee:	68a3      	ldr	r3, [r4, #8]
 80045f0:	6922      	ldr	r2, [r4, #16]
 80045f2:	bf08      	it	eq
 80045f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80045f8:	4293      	cmp	r3, r2
 80045fa:	bfc4      	itt	gt
 80045fc:	1a9b      	subgt	r3, r3, r2
 80045fe:	18ed      	addgt	r5, r5, r3
 8004600:	341a      	adds	r4, #26
 8004602:	454d      	cmp	r5, r9
 8004604:	d11a      	bne.n	800463c <_printf_common+0xd8>
 8004606:	2000      	movs	r0, #0
 8004608:	e008      	b.n	800461c <_printf_common+0xb8>
 800460a:	2301      	movs	r3, #1
 800460c:	4652      	mov	r2, sl
 800460e:	4639      	mov	r1, r7
 8004610:	4630      	mov	r0, r6
 8004612:	47c0      	blx	r8
 8004614:	3001      	adds	r0, #1
 8004616:	d103      	bne.n	8004620 <_printf_common+0xbc>
 8004618:	f04f 30ff 	mov.w	r0, #4294967295
 800461c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004620:	3501      	adds	r5, #1
 8004622:	e7c2      	b.n	80045aa <_printf_common+0x46>
 8004624:	2030      	movs	r0, #48	; 0x30
 8004626:	18e1      	adds	r1, r4, r3
 8004628:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800462c:	1c5a      	adds	r2, r3, #1
 800462e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004632:	4422      	add	r2, r4
 8004634:	3302      	adds	r3, #2
 8004636:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800463a:	e7c4      	b.n	80045c6 <_printf_common+0x62>
 800463c:	2301      	movs	r3, #1
 800463e:	4622      	mov	r2, r4
 8004640:	4639      	mov	r1, r7
 8004642:	4630      	mov	r0, r6
 8004644:	47c0      	blx	r8
 8004646:	3001      	adds	r0, #1
 8004648:	d0e6      	beq.n	8004618 <_printf_common+0xb4>
 800464a:	f109 0901 	add.w	r9, r9, #1
 800464e:	e7d8      	b.n	8004602 <_printf_common+0x9e>

08004650 <_printf_i>:
 8004650:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004654:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004658:	460c      	mov	r4, r1
 800465a:	7e09      	ldrb	r1, [r1, #24]
 800465c:	b085      	sub	sp, #20
 800465e:	296e      	cmp	r1, #110	; 0x6e
 8004660:	4617      	mov	r7, r2
 8004662:	4606      	mov	r6, r0
 8004664:	4698      	mov	r8, r3
 8004666:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004668:	f000 80b3 	beq.w	80047d2 <_printf_i+0x182>
 800466c:	d822      	bhi.n	80046b4 <_printf_i+0x64>
 800466e:	2963      	cmp	r1, #99	; 0x63
 8004670:	d036      	beq.n	80046e0 <_printf_i+0x90>
 8004672:	d80a      	bhi.n	800468a <_printf_i+0x3a>
 8004674:	2900      	cmp	r1, #0
 8004676:	f000 80b9 	beq.w	80047ec <_printf_i+0x19c>
 800467a:	2958      	cmp	r1, #88	; 0x58
 800467c:	f000 8083 	beq.w	8004786 <_printf_i+0x136>
 8004680:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004684:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004688:	e032      	b.n	80046f0 <_printf_i+0xa0>
 800468a:	2964      	cmp	r1, #100	; 0x64
 800468c:	d001      	beq.n	8004692 <_printf_i+0x42>
 800468e:	2969      	cmp	r1, #105	; 0x69
 8004690:	d1f6      	bne.n	8004680 <_printf_i+0x30>
 8004692:	6820      	ldr	r0, [r4, #0]
 8004694:	6813      	ldr	r3, [r2, #0]
 8004696:	0605      	lsls	r5, r0, #24
 8004698:	f103 0104 	add.w	r1, r3, #4
 800469c:	d52a      	bpl.n	80046f4 <_printf_i+0xa4>
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	6011      	str	r1, [r2, #0]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	da03      	bge.n	80046ae <_printf_i+0x5e>
 80046a6:	222d      	movs	r2, #45	; 0x2d
 80046a8:	425b      	negs	r3, r3
 80046aa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80046ae:	486f      	ldr	r0, [pc, #444]	; (800486c <_printf_i+0x21c>)
 80046b0:	220a      	movs	r2, #10
 80046b2:	e039      	b.n	8004728 <_printf_i+0xd8>
 80046b4:	2973      	cmp	r1, #115	; 0x73
 80046b6:	f000 809d 	beq.w	80047f4 <_printf_i+0x1a4>
 80046ba:	d808      	bhi.n	80046ce <_printf_i+0x7e>
 80046bc:	296f      	cmp	r1, #111	; 0x6f
 80046be:	d020      	beq.n	8004702 <_printf_i+0xb2>
 80046c0:	2970      	cmp	r1, #112	; 0x70
 80046c2:	d1dd      	bne.n	8004680 <_printf_i+0x30>
 80046c4:	6823      	ldr	r3, [r4, #0]
 80046c6:	f043 0320 	orr.w	r3, r3, #32
 80046ca:	6023      	str	r3, [r4, #0]
 80046cc:	e003      	b.n	80046d6 <_printf_i+0x86>
 80046ce:	2975      	cmp	r1, #117	; 0x75
 80046d0:	d017      	beq.n	8004702 <_printf_i+0xb2>
 80046d2:	2978      	cmp	r1, #120	; 0x78
 80046d4:	d1d4      	bne.n	8004680 <_printf_i+0x30>
 80046d6:	2378      	movs	r3, #120	; 0x78
 80046d8:	4865      	ldr	r0, [pc, #404]	; (8004870 <_printf_i+0x220>)
 80046da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80046de:	e055      	b.n	800478c <_printf_i+0x13c>
 80046e0:	6813      	ldr	r3, [r2, #0]
 80046e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80046e6:	1d19      	adds	r1, r3, #4
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	6011      	str	r1, [r2, #0]
 80046ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80046f0:	2301      	movs	r3, #1
 80046f2:	e08c      	b.n	800480e <_printf_i+0x1be>
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80046fa:	6011      	str	r1, [r2, #0]
 80046fc:	bf18      	it	ne
 80046fe:	b21b      	sxthne	r3, r3
 8004700:	e7cf      	b.n	80046a2 <_printf_i+0x52>
 8004702:	6813      	ldr	r3, [r2, #0]
 8004704:	6825      	ldr	r5, [r4, #0]
 8004706:	1d18      	adds	r0, r3, #4
 8004708:	6010      	str	r0, [r2, #0]
 800470a:	0628      	lsls	r0, r5, #24
 800470c:	d501      	bpl.n	8004712 <_printf_i+0xc2>
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	e002      	b.n	8004718 <_printf_i+0xc8>
 8004712:	0668      	lsls	r0, r5, #25
 8004714:	d5fb      	bpl.n	800470e <_printf_i+0xbe>
 8004716:	881b      	ldrh	r3, [r3, #0]
 8004718:	296f      	cmp	r1, #111	; 0x6f
 800471a:	bf14      	ite	ne
 800471c:	220a      	movne	r2, #10
 800471e:	2208      	moveq	r2, #8
 8004720:	4852      	ldr	r0, [pc, #328]	; (800486c <_printf_i+0x21c>)
 8004722:	2100      	movs	r1, #0
 8004724:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004728:	6865      	ldr	r5, [r4, #4]
 800472a:	2d00      	cmp	r5, #0
 800472c:	60a5      	str	r5, [r4, #8]
 800472e:	f2c0 8095 	blt.w	800485c <_printf_i+0x20c>
 8004732:	6821      	ldr	r1, [r4, #0]
 8004734:	f021 0104 	bic.w	r1, r1, #4
 8004738:	6021      	str	r1, [r4, #0]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d13d      	bne.n	80047ba <_printf_i+0x16a>
 800473e:	2d00      	cmp	r5, #0
 8004740:	f040 808e 	bne.w	8004860 <_printf_i+0x210>
 8004744:	4665      	mov	r5, ip
 8004746:	2a08      	cmp	r2, #8
 8004748:	d10b      	bne.n	8004762 <_printf_i+0x112>
 800474a:	6823      	ldr	r3, [r4, #0]
 800474c:	07db      	lsls	r3, r3, #31
 800474e:	d508      	bpl.n	8004762 <_printf_i+0x112>
 8004750:	6923      	ldr	r3, [r4, #16]
 8004752:	6862      	ldr	r2, [r4, #4]
 8004754:	429a      	cmp	r2, r3
 8004756:	bfde      	ittt	le
 8004758:	2330      	movle	r3, #48	; 0x30
 800475a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800475e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004762:	ebac 0305 	sub.w	r3, ip, r5
 8004766:	6123      	str	r3, [r4, #16]
 8004768:	f8cd 8000 	str.w	r8, [sp]
 800476c:	463b      	mov	r3, r7
 800476e:	aa03      	add	r2, sp, #12
 8004770:	4621      	mov	r1, r4
 8004772:	4630      	mov	r0, r6
 8004774:	f7ff fef6 	bl	8004564 <_printf_common>
 8004778:	3001      	adds	r0, #1
 800477a:	d14d      	bne.n	8004818 <_printf_i+0x1c8>
 800477c:	f04f 30ff 	mov.w	r0, #4294967295
 8004780:	b005      	add	sp, #20
 8004782:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004786:	4839      	ldr	r0, [pc, #228]	; (800486c <_printf_i+0x21c>)
 8004788:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800478c:	6813      	ldr	r3, [r2, #0]
 800478e:	6821      	ldr	r1, [r4, #0]
 8004790:	1d1d      	adds	r5, r3, #4
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	6015      	str	r5, [r2, #0]
 8004796:	060a      	lsls	r2, r1, #24
 8004798:	d50b      	bpl.n	80047b2 <_printf_i+0x162>
 800479a:	07ca      	lsls	r2, r1, #31
 800479c:	bf44      	itt	mi
 800479e:	f041 0120 	orrmi.w	r1, r1, #32
 80047a2:	6021      	strmi	r1, [r4, #0]
 80047a4:	b91b      	cbnz	r3, 80047ae <_printf_i+0x15e>
 80047a6:	6822      	ldr	r2, [r4, #0]
 80047a8:	f022 0220 	bic.w	r2, r2, #32
 80047ac:	6022      	str	r2, [r4, #0]
 80047ae:	2210      	movs	r2, #16
 80047b0:	e7b7      	b.n	8004722 <_printf_i+0xd2>
 80047b2:	064d      	lsls	r5, r1, #25
 80047b4:	bf48      	it	mi
 80047b6:	b29b      	uxthmi	r3, r3
 80047b8:	e7ef      	b.n	800479a <_printf_i+0x14a>
 80047ba:	4665      	mov	r5, ip
 80047bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80047c0:	fb02 3311 	mls	r3, r2, r1, r3
 80047c4:	5cc3      	ldrb	r3, [r0, r3]
 80047c6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80047ca:	460b      	mov	r3, r1
 80047cc:	2900      	cmp	r1, #0
 80047ce:	d1f5      	bne.n	80047bc <_printf_i+0x16c>
 80047d0:	e7b9      	b.n	8004746 <_printf_i+0xf6>
 80047d2:	6813      	ldr	r3, [r2, #0]
 80047d4:	6825      	ldr	r5, [r4, #0]
 80047d6:	1d18      	adds	r0, r3, #4
 80047d8:	6961      	ldr	r1, [r4, #20]
 80047da:	6010      	str	r0, [r2, #0]
 80047dc:	0628      	lsls	r0, r5, #24
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	d501      	bpl.n	80047e6 <_printf_i+0x196>
 80047e2:	6019      	str	r1, [r3, #0]
 80047e4:	e002      	b.n	80047ec <_printf_i+0x19c>
 80047e6:	066a      	lsls	r2, r5, #25
 80047e8:	d5fb      	bpl.n	80047e2 <_printf_i+0x192>
 80047ea:	8019      	strh	r1, [r3, #0]
 80047ec:	2300      	movs	r3, #0
 80047ee:	4665      	mov	r5, ip
 80047f0:	6123      	str	r3, [r4, #16]
 80047f2:	e7b9      	b.n	8004768 <_printf_i+0x118>
 80047f4:	6813      	ldr	r3, [r2, #0]
 80047f6:	1d19      	adds	r1, r3, #4
 80047f8:	6011      	str	r1, [r2, #0]
 80047fa:	681d      	ldr	r5, [r3, #0]
 80047fc:	6862      	ldr	r2, [r4, #4]
 80047fe:	2100      	movs	r1, #0
 8004800:	4628      	mov	r0, r5
 8004802:	f000 f9a1 	bl	8004b48 <memchr>
 8004806:	b108      	cbz	r0, 800480c <_printf_i+0x1bc>
 8004808:	1b40      	subs	r0, r0, r5
 800480a:	6060      	str	r0, [r4, #4]
 800480c:	6863      	ldr	r3, [r4, #4]
 800480e:	6123      	str	r3, [r4, #16]
 8004810:	2300      	movs	r3, #0
 8004812:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004816:	e7a7      	b.n	8004768 <_printf_i+0x118>
 8004818:	6923      	ldr	r3, [r4, #16]
 800481a:	462a      	mov	r2, r5
 800481c:	4639      	mov	r1, r7
 800481e:	4630      	mov	r0, r6
 8004820:	47c0      	blx	r8
 8004822:	3001      	adds	r0, #1
 8004824:	d0aa      	beq.n	800477c <_printf_i+0x12c>
 8004826:	6823      	ldr	r3, [r4, #0]
 8004828:	079b      	lsls	r3, r3, #30
 800482a:	d413      	bmi.n	8004854 <_printf_i+0x204>
 800482c:	68e0      	ldr	r0, [r4, #12]
 800482e:	9b03      	ldr	r3, [sp, #12]
 8004830:	4298      	cmp	r0, r3
 8004832:	bfb8      	it	lt
 8004834:	4618      	movlt	r0, r3
 8004836:	e7a3      	b.n	8004780 <_printf_i+0x130>
 8004838:	2301      	movs	r3, #1
 800483a:	464a      	mov	r2, r9
 800483c:	4639      	mov	r1, r7
 800483e:	4630      	mov	r0, r6
 8004840:	47c0      	blx	r8
 8004842:	3001      	adds	r0, #1
 8004844:	d09a      	beq.n	800477c <_printf_i+0x12c>
 8004846:	3501      	adds	r5, #1
 8004848:	68e3      	ldr	r3, [r4, #12]
 800484a:	9a03      	ldr	r2, [sp, #12]
 800484c:	1a9b      	subs	r3, r3, r2
 800484e:	42ab      	cmp	r3, r5
 8004850:	dcf2      	bgt.n	8004838 <_printf_i+0x1e8>
 8004852:	e7eb      	b.n	800482c <_printf_i+0x1dc>
 8004854:	2500      	movs	r5, #0
 8004856:	f104 0919 	add.w	r9, r4, #25
 800485a:	e7f5      	b.n	8004848 <_printf_i+0x1f8>
 800485c:	2b00      	cmp	r3, #0
 800485e:	d1ac      	bne.n	80047ba <_printf_i+0x16a>
 8004860:	7803      	ldrb	r3, [r0, #0]
 8004862:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004866:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800486a:	e76c      	b.n	8004746 <_printf_i+0xf6>
 800486c:	08004c81 	.word	0x08004c81
 8004870:	08004c92 	.word	0x08004c92

08004874 <_sbrk_r>:
 8004874:	b538      	push	{r3, r4, r5, lr}
 8004876:	2300      	movs	r3, #0
 8004878:	4c05      	ldr	r4, [pc, #20]	; (8004890 <_sbrk_r+0x1c>)
 800487a:	4605      	mov	r5, r0
 800487c:	4608      	mov	r0, r1
 800487e:	6023      	str	r3, [r4, #0]
 8004880:	f7fd ffe8 	bl	8002854 <_sbrk>
 8004884:	1c43      	adds	r3, r0, #1
 8004886:	d102      	bne.n	800488e <_sbrk_r+0x1a>
 8004888:	6823      	ldr	r3, [r4, #0]
 800488a:	b103      	cbz	r3, 800488e <_sbrk_r+0x1a>
 800488c:	602b      	str	r3, [r5, #0]
 800488e:	bd38      	pop	{r3, r4, r5, pc}
 8004890:	200000a4 	.word	0x200000a4

08004894 <__sread>:
 8004894:	b510      	push	{r4, lr}
 8004896:	460c      	mov	r4, r1
 8004898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800489c:	f000 f964 	bl	8004b68 <_read_r>
 80048a0:	2800      	cmp	r0, #0
 80048a2:	bfab      	itete	ge
 80048a4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80048a6:	89a3      	ldrhlt	r3, [r4, #12]
 80048a8:	181b      	addge	r3, r3, r0
 80048aa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80048ae:	bfac      	ite	ge
 80048b0:	6563      	strge	r3, [r4, #84]	; 0x54
 80048b2:	81a3      	strhlt	r3, [r4, #12]
 80048b4:	bd10      	pop	{r4, pc}

080048b6 <__swrite>:
 80048b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80048ba:	461f      	mov	r7, r3
 80048bc:	898b      	ldrh	r3, [r1, #12]
 80048be:	4605      	mov	r5, r0
 80048c0:	05db      	lsls	r3, r3, #23
 80048c2:	460c      	mov	r4, r1
 80048c4:	4616      	mov	r6, r2
 80048c6:	d505      	bpl.n	80048d4 <__swrite+0x1e>
 80048c8:	2302      	movs	r3, #2
 80048ca:	2200      	movs	r2, #0
 80048cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048d0:	f000 f928 	bl	8004b24 <_lseek_r>
 80048d4:	89a3      	ldrh	r3, [r4, #12]
 80048d6:	4632      	mov	r2, r6
 80048d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80048dc:	81a3      	strh	r3, [r4, #12]
 80048de:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80048e2:	463b      	mov	r3, r7
 80048e4:	4628      	mov	r0, r5
 80048e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80048ea:	f000 b869 	b.w	80049c0 <_write_r>

080048ee <__sseek>:
 80048ee:	b510      	push	{r4, lr}
 80048f0:	460c      	mov	r4, r1
 80048f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048f6:	f000 f915 	bl	8004b24 <_lseek_r>
 80048fa:	1c43      	adds	r3, r0, #1
 80048fc:	89a3      	ldrh	r3, [r4, #12]
 80048fe:	bf15      	itete	ne
 8004900:	6560      	strne	r0, [r4, #84]	; 0x54
 8004902:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8004906:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800490a:	81a3      	strheq	r3, [r4, #12]
 800490c:	bf18      	it	ne
 800490e:	81a3      	strhne	r3, [r4, #12]
 8004910:	bd10      	pop	{r4, pc}

08004912 <__sclose>:
 8004912:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004916:	f000 b8d3 	b.w	8004ac0 <_close_r>
	...

0800491c <__swbuf_r>:
 800491c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800491e:	460e      	mov	r6, r1
 8004920:	4614      	mov	r4, r2
 8004922:	4605      	mov	r5, r0
 8004924:	b118      	cbz	r0, 800492e <__swbuf_r+0x12>
 8004926:	6983      	ldr	r3, [r0, #24]
 8004928:	b90b      	cbnz	r3, 800492e <__swbuf_r+0x12>
 800492a:	f7ff fb41 	bl	8003fb0 <__sinit>
 800492e:	4b21      	ldr	r3, [pc, #132]	; (80049b4 <__swbuf_r+0x98>)
 8004930:	429c      	cmp	r4, r3
 8004932:	d12a      	bne.n	800498a <__swbuf_r+0x6e>
 8004934:	686c      	ldr	r4, [r5, #4]
 8004936:	69a3      	ldr	r3, [r4, #24]
 8004938:	60a3      	str	r3, [r4, #8]
 800493a:	89a3      	ldrh	r3, [r4, #12]
 800493c:	071a      	lsls	r2, r3, #28
 800493e:	d52e      	bpl.n	800499e <__swbuf_r+0x82>
 8004940:	6923      	ldr	r3, [r4, #16]
 8004942:	b363      	cbz	r3, 800499e <__swbuf_r+0x82>
 8004944:	6923      	ldr	r3, [r4, #16]
 8004946:	6820      	ldr	r0, [r4, #0]
 8004948:	b2f6      	uxtb	r6, r6
 800494a:	1ac0      	subs	r0, r0, r3
 800494c:	6963      	ldr	r3, [r4, #20]
 800494e:	4637      	mov	r7, r6
 8004950:	4283      	cmp	r3, r0
 8004952:	dc04      	bgt.n	800495e <__swbuf_r+0x42>
 8004954:	4621      	mov	r1, r4
 8004956:	4628      	mov	r0, r5
 8004958:	f7ff fac0 	bl	8003edc <_fflush_r>
 800495c:	bb28      	cbnz	r0, 80049aa <__swbuf_r+0x8e>
 800495e:	68a3      	ldr	r3, [r4, #8]
 8004960:	3001      	adds	r0, #1
 8004962:	3b01      	subs	r3, #1
 8004964:	60a3      	str	r3, [r4, #8]
 8004966:	6823      	ldr	r3, [r4, #0]
 8004968:	1c5a      	adds	r2, r3, #1
 800496a:	6022      	str	r2, [r4, #0]
 800496c:	701e      	strb	r6, [r3, #0]
 800496e:	6963      	ldr	r3, [r4, #20]
 8004970:	4283      	cmp	r3, r0
 8004972:	d004      	beq.n	800497e <__swbuf_r+0x62>
 8004974:	89a3      	ldrh	r3, [r4, #12]
 8004976:	07db      	lsls	r3, r3, #31
 8004978:	d519      	bpl.n	80049ae <__swbuf_r+0x92>
 800497a:	2e0a      	cmp	r6, #10
 800497c:	d117      	bne.n	80049ae <__swbuf_r+0x92>
 800497e:	4621      	mov	r1, r4
 8004980:	4628      	mov	r0, r5
 8004982:	f7ff faab 	bl	8003edc <_fflush_r>
 8004986:	b190      	cbz	r0, 80049ae <__swbuf_r+0x92>
 8004988:	e00f      	b.n	80049aa <__swbuf_r+0x8e>
 800498a:	4b0b      	ldr	r3, [pc, #44]	; (80049b8 <__swbuf_r+0x9c>)
 800498c:	429c      	cmp	r4, r3
 800498e:	d101      	bne.n	8004994 <__swbuf_r+0x78>
 8004990:	68ac      	ldr	r4, [r5, #8]
 8004992:	e7d0      	b.n	8004936 <__swbuf_r+0x1a>
 8004994:	4b09      	ldr	r3, [pc, #36]	; (80049bc <__swbuf_r+0xa0>)
 8004996:	429c      	cmp	r4, r3
 8004998:	bf08      	it	eq
 800499a:	68ec      	ldreq	r4, [r5, #12]
 800499c:	e7cb      	b.n	8004936 <__swbuf_r+0x1a>
 800499e:	4621      	mov	r1, r4
 80049a0:	4628      	mov	r0, r5
 80049a2:	f000 f81f 	bl	80049e4 <__swsetup_r>
 80049a6:	2800      	cmp	r0, #0
 80049a8:	d0cc      	beq.n	8004944 <__swbuf_r+0x28>
 80049aa:	f04f 37ff 	mov.w	r7, #4294967295
 80049ae:	4638      	mov	r0, r7
 80049b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80049b2:	bf00      	nop
 80049b4:	08004c30 	.word	0x08004c30
 80049b8:	08004c50 	.word	0x08004c50
 80049bc:	08004c10 	.word	0x08004c10

080049c0 <_write_r>:
 80049c0:	b538      	push	{r3, r4, r5, lr}
 80049c2:	4605      	mov	r5, r0
 80049c4:	4608      	mov	r0, r1
 80049c6:	4611      	mov	r1, r2
 80049c8:	2200      	movs	r2, #0
 80049ca:	4c05      	ldr	r4, [pc, #20]	; (80049e0 <_write_r+0x20>)
 80049cc:	6022      	str	r2, [r4, #0]
 80049ce:	461a      	mov	r2, r3
 80049d0:	f7fd fef3 	bl	80027ba <_write>
 80049d4:	1c43      	adds	r3, r0, #1
 80049d6:	d102      	bne.n	80049de <_write_r+0x1e>
 80049d8:	6823      	ldr	r3, [r4, #0]
 80049da:	b103      	cbz	r3, 80049de <_write_r+0x1e>
 80049dc:	602b      	str	r3, [r5, #0]
 80049de:	bd38      	pop	{r3, r4, r5, pc}
 80049e0:	200000a4 	.word	0x200000a4

080049e4 <__swsetup_r>:
 80049e4:	4b32      	ldr	r3, [pc, #200]	; (8004ab0 <__swsetup_r+0xcc>)
 80049e6:	b570      	push	{r4, r5, r6, lr}
 80049e8:	681d      	ldr	r5, [r3, #0]
 80049ea:	4606      	mov	r6, r0
 80049ec:	460c      	mov	r4, r1
 80049ee:	b125      	cbz	r5, 80049fa <__swsetup_r+0x16>
 80049f0:	69ab      	ldr	r3, [r5, #24]
 80049f2:	b913      	cbnz	r3, 80049fa <__swsetup_r+0x16>
 80049f4:	4628      	mov	r0, r5
 80049f6:	f7ff fadb 	bl	8003fb0 <__sinit>
 80049fa:	4b2e      	ldr	r3, [pc, #184]	; (8004ab4 <__swsetup_r+0xd0>)
 80049fc:	429c      	cmp	r4, r3
 80049fe:	d10f      	bne.n	8004a20 <__swsetup_r+0x3c>
 8004a00:	686c      	ldr	r4, [r5, #4]
 8004a02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a06:	b29a      	uxth	r2, r3
 8004a08:	0715      	lsls	r5, r2, #28
 8004a0a:	d42c      	bmi.n	8004a66 <__swsetup_r+0x82>
 8004a0c:	06d0      	lsls	r0, r2, #27
 8004a0e:	d411      	bmi.n	8004a34 <__swsetup_r+0x50>
 8004a10:	2209      	movs	r2, #9
 8004a12:	6032      	str	r2, [r6, #0]
 8004a14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a18:	81a3      	strh	r3, [r4, #12]
 8004a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8004a1e:	e03e      	b.n	8004a9e <__swsetup_r+0xba>
 8004a20:	4b25      	ldr	r3, [pc, #148]	; (8004ab8 <__swsetup_r+0xd4>)
 8004a22:	429c      	cmp	r4, r3
 8004a24:	d101      	bne.n	8004a2a <__swsetup_r+0x46>
 8004a26:	68ac      	ldr	r4, [r5, #8]
 8004a28:	e7eb      	b.n	8004a02 <__swsetup_r+0x1e>
 8004a2a:	4b24      	ldr	r3, [pc, #144]	; (8004abc <__swsetup_r+0xd8>)
 8004a2c:	429c      	cmp	r4, r3
 8004a2e:	bf08      	it	eq
 8004a30:	68ec      	ldreq	r4, [r5, #12]
 8004a32:	e7e6      	b.n	8004a02 <__swsetup_r+0x1e>
 8004a34:	0751      	lsls	r1, r2, #29
 8004a36:	d512      	bpl.n	8004a5e <__swsetup_r+0x7a>
 8004a38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004a3a:	b141      	cbz	r1, 8004a4e <__swsetup_r+0x6a>
 8004a3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004a40:	4299      	cmp	r1, r3
 8004a42:	d002      	beq.n	8004a4a <__swsetup_r+0x66>
 8004a44:	4630      	mov	r0, r6
 8004a46:	f7ff fba9 	bl	800419c <_free_r>
 8004a4a:	2300      	movs	r3, #0
 8004a4c:	6363      	str	r3, [r4, #52]	; 0x34
 8004a4e:	89a3      	ldrh	r3, [r4, #12]
 8004a50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004a54:	81a3      	strh	r3, [r4, #12]
 8004a56:	2300      	movs	r3, #0
 8004a58:	6063      	str	r3, [r4, #4]
 8004a5a:	6923      	ldr	r3, [r4, #16]
 8004a5c:	6023      	str	r3, [r4, #0]
 8004a5e:	89a3      	ldrh	r3, [r4, #12]
 8004a60:	f043 0308 	orr.w	r3, r3, #8
 8004a64:	81a3      	strh	r3, [r4, #12]
 8004a66:	6923      	ldr	r3, [r4, #16]
 8004a68:	b94b      	cbnz	r3, 8004a7e <__swsetup_r+0x9a>
 8004a6a:	89a3      	ldrh	r3, [r4, #12]
 8004a6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004a70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004a74:	d003      	beq.n	8004a7e <__swsetup_r+0x9a>
 8004a76:	4621      	mov	r1, r4
 8004a78:	4630      	mov	r0, r6
 8004a7a:	f7ff fb47 	bl	800410c <__smakebuf_r>
 8004a7e:	89a2      	ldrh	r2, [r4, #12]
 8004a80:	f012 0301 	ands.w	r3, r2, #1
 8004a84:	d00c      	beq.n	8004aa0 <__swsetup_r+0xbc>
 8004a86:	2300      	movs	r3, #0
 8004a88:	60a3      	str	r3, [r4, #8]
 8004a8a:	6963      	ldr	r3, [r4, #20]
 8004a8c:	425b      	negs	r3, r3
 8004a8e:	61a3      	str	r3, [r4, #24]
 8004a90:	6923      	ldr	r3, [r4, #16]
 8004a92:	b953      	cbnz	r3, 8004aaa <__swsetup_r+0xc6>
 8004a94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a98:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8004a9c:	d1ba      	bne.n	8004a14 <__swsetup_r+0x30>
 8004a9e:	bd70      	pop	{r4, r5, r6, pc}
 8004aa0:	0792      	lsls	r2, r2, #30
 8004aa2:	bf58      	it	pl
 8004aa4:	6963      	ldrpl	r3, [r4, #20]
 8004aa6:	60a3      	str	r3, [r4, #8]
 8004aa8:	e7f2      	b.n	8004a90 <__swsetup_r+0xac>
 8004aaa:	2000      	movs	r0, #0
 8004aac:	e7f7      	b.n	8004a9e <__swsetup_r+0xba>
 8004aae:	bf00      	nop
 8004ab0:	20000004 	.word	0x20000004
 8004ab4:	08004c30 	.word	0x08004c30
 8004ab8:	08004c50 	.word	0x08004c50
 8004abc:	08004c10 	.word	0x08004c10

08004ac0 <_close_r>:
 8004ac0:	b538      	push	{r3, r4, r5, lr}
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	4c05      	ldr	r4, [pc, #20]	; (8004adc <_close_r+0x1c>)
 8004ac6:	4605      	mov	r5, r0
 8004ac8:	4608      	mov	r0, r1
 8004aca:	6023      	str	r3, [r4, #0]
 8004acc:	f7fd fe91 	bl	80027f2 <_close>
 8004ad0:	1c43      	adds	r3, r0, #1
 8004ad2:	d102      	bne.n	8004ada <_close_r+0x1a>
 8004ad4:	6823      	ldr	r3, [r4, #0]
 8004ad6:	b103      	cbz	r3, 8004ada <_close_r+0x1a>
 8004ad8:	602b      	str	r3, [r5, #0]
 8004ada:	bd38      	pop	{r3, r4, r5, pc}
 8004adc:	200000a4 	.word	0x200000a4

08004ae0 <_fstat_r>:
 8004ae0:	b538      	push	{r3, r4, r5, lr}
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	4c06      	ldr	r4, [pc, #24]	; (8004b00 <_fstat_r+0x20>)
 8004ae6:	4605      	mov	r5, r0
 8004ae8:	4608      	mov	r0, r1
 8004aea:	4611      	mov	r1, r2
 8004aec:	6023      	str	r3, [r4, #0]
 8004aee:	f7fd fe8b 	bl	8002808 <_fstat>
 8004af2:	1c43      	adds	r3, r0, #1
 8004af4:	d102      	bne.n	8004afc <_fstat_r+0x1c>
 8004af6:	6823      	ldr	r3, [r4, #0]
 8004af8:	b103      	cbz	r3, 8004afc <_fstat_r+0x1c>
 8004afa:	602b      	str	r3, [r5, #0]
 8004afc:	bd38      	pop	{r3, r4, r5, pc}
 8004afe:	bf00      	nop
 8004b00:	200000a4 	.word	0x200000a4

08004b04 <_isatty_r>:
 8004b04:	b538      	push	{r3, r4, r5, lr}
 8004b06:	2300      	movs	r3, #0
 8004b08:	4c05      	ldr	r4, [pc, #20]	; (8004b20 <_isatty_r+0x1c>)
 8004b0a:	4605      	mov	r5, r0
 8004b0c:	4608      	mov	r0, r1
 8004b0e:	6023      	str	r3, [r4, #0]
 8004b10:	f7fd fe89 	bl	8002826 <_isatty>
 8004b14:	1c43      	adds	r3, r0, #1
 8004b16:	d102      	bne.n	8004b1e <_isatty_r+0x1a>
 8004b18:	6823      	ldr	r3, [r4, #0]
 8004b1a:	b103      	cbz	r3, 8004b1e <_isatty_r+0x1a>
 8004b1c:	602b      	str	r3, [r5, #0]
 8004b1e:	bd38      	pop	{r3, r4, r5, pc}
 8004b20:	200000a4 	.word	0x200000a4

08004b24 <_lseek_r>:
 8004b24:	b538      	push	{r3, r4, r5, lr}
 8004b26:	4605      	mov	r5, r0
 8004b28:	4608      	mov	r0, r1
 8004b2a:	4611      	mov	r1, r2
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	4c05      	ldr	r4, [pc, #20]	; (8004b44 <_lseek_r+0x20>)
 8004b30:	6022      	str	r2, [r4, #0]
 8004b32:	461a      	mov	r2, r3
 8004b34:	f7fd fe81 	bl	800283a <_lseek>
 8004b38:	1c43      	adds	r3, r0, #1
 8004b3a:	d102      	bne.n	8004b42 <_lseek_r+0x1e>
 8004b3c:	6823      	ldr	r3, [r4, #0]
 8004b3e:	b103      	cbz	r3, 8004b42 <_lseek_r+0x1e>
 8004b40:	602b      	str	r3, [r5, #0]
 8004b42:	bd38      	pop	{r3, r4, r5, pc}
 8004b44:	200000a4 	.word	0x200000a4

08004b48 <memchr>:
 8004b48:	b510      	push	{r4, lr}
 8004b4a:	b2c9      	uxtb	r1, r1
 8004b4c:	4402      	add	r2, r0
 8004b4e:	4290      	cmp	r0, r2
 8004b50:	4603      	mov	r3, r0
 8004b52:	d101      	bne.n	8004b58 <memchr+0x10>
 8004b54:	2300      	movs	r3, #0
 8004b56:	e003      	b.n	8004b60 <memchr+0x18>
 8004b58:	781c      	ldrb	r4, [r3, #0]
 8004b5a:	3001      	adds	r0, #1
 8004b5c:	428c      	cmp	r4, r1
 8004b5e:	d1f6      	bne.n	8004b4e <memchr+0x6>
 8004b60:	4618      	mov	r0, r3
 8004b62:	bd10      	pop	{r4, pc}

08004b64 <__malloc_lock>:
 8004b64:	4770      	bx	lr

08004b66 <__malloc_unlock>:
 8004b66:	4770      	bx	lr

08004b68 <_read_r>:
 8004b68:	b538      	push	{r3, r4, r5, lr}
 8004b6a:	4605      	mov	r5, r0
 8004b6c:	4608      	mov	r0, r1
 8004b6e:	4611      	mov	r1, r2
 8004b70:	2200      	movs	r2, #0
 8004b72:	4c05      	ldr	r4, [pc, #20]	; (8004b88 <_read_r+0x20>)
 8004b74:	6022      	str	r2, [r4, #0]
 8004b76:	461a      	mov	r2, r3
 8004b78:	f7fd fe02 	bl	8002780 <_read>
 8004b7c:	1c43      	adds	r3, r0, #1
 8004b7e:	d102      	bne.n	8004b86 <_read_r+0x1e>
 8004b80:	6823      	ldr	r3, [r4, #0]
 8004b82:	b103      	cbz	r3, 8004b86 <_read_r+0x1e>
 8004b84:	602b      	str	r3, [r5, #0]
 8004b86:	bd38      	pop	{r3, r4, r5, pc}
 8004b88:	200000a4 	.word	0x200000a4

08004b8c <_init>:
 8004b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b8e:	bf00      	nop
 8004b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b92:	bc08      	pop	{r3}
 8004b94:	469e      	mov	lr, r3
 8004b96:	4770      	bx	lr

08004b98 <_fini>:
 8004b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b9a:	bf00      	nop
 8004b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004b9e:	bc08      	pop	{r3}
 8004ba0:	469e      	mov	lr, r3
 8004ba2:	4770      	bx	lr
