<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
    <head>
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <!-- For Mobile Devices -->
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
        <meta name="generator" content="Doxygen 1.8.13"/>
        <script type="text/javascript" src="https://code.jquery.com/jquery-2.1.1.min.js"></script>
        <title>SJSU-Dev2: LPC_PWM_TypeDef Struct Reference</title>
        <!--<link href="../../tabs.css" rel="stylesheet" type="text/css"/>-->
        <script type="text/javascript" src="../../dynsections.js"></script>
        <link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
        <link href="../../doxygen.css" rel="stylesheet" type="text/css" />
        <link href="../../customdoxygen.css" rel="stylesheet" type="text/css"/>
<link href="../../jquery.smartmenus.bootstrap.css" rel="stylesheet" type="text/css"/>
        <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
        <link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css">
        <script src="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js"></script>
        <link href="../../jquery.smartmenus.bootstrap.css" rel="stylesheet">
        <script type="text/javascript" src="../../jquery.smartmenus.min.js"></script>
        <!-- SmartMenus jQuery Bootstrap Addon -->
        <script type="text/javascript" src="../../jquery.smartmenus.bootstrap.min.js"></script>
        <!-- SmartMenus jQuery plugin -->
    </head>
    <body>
        <nav class="navbar navbar-default" role="navigation">
            <div class="container">
                <div class="navbar-header">
                    <a class="navbar-brand">SJSU-Dev2 </a>
                </div>
            </div>
        </nav>
        <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
            <div class="content" id="content">
                <div class="container">
                    <div class="row">
                        <div class="col-sm-12 panel " style="padding-bottom: 15px;">
                            <div style="margin-bottom: 15px;">
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "../../search",false,'Search');
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="../../df/d35/structLPC__PWM__TypeDef-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">LPC_PWM_TypeDef Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a9811eb5738e52f3b1a11ddff49bbdc78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#a9811eb5738e52f3b1a11ddff49bbdc78">IR</a></td></tr>
<tr class="separator:a9811eb5738e52f3b1a11ddff49bbdc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b55e114f9f96123677ed8a89d147be7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#a9b55e114f9f96123677ed8a89d147be7">TCR</a></td></tr>
<tr class="separator:a9b55e114f9f96123677ed8a89d147be7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addc3a8bbc412879ee9681c28d2b2ef5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#addc3a8bbc412879ee9681c28d2b2ef5c">TC</a></td></tr>
<tr class="separator:addc3a8bbc412879ee9681c28d2b2ef5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b4fe1c22c66694348c1e75dd817afd6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#a7b4fe1c22c66694348c1e75dd817afd6">PR</a></td></tr>
<tr class="separator:a7b4fe1c22c66694348c1e75dd817afd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc34e1b610676c8cf5255efe1faf2770"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#afc34e1b610676c8cf5255efe1faf2770">PC</a></td></tr>
<tr class="separator:afc34e1b610676c8cf5255efe1faf2770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c3e4663051f5c6885cb8562346aa282"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#a0c3e4663051f5c6885cb8562346aa282">MCR</a></td></tr>
<tr class="separator:a0c3e4663051f5c6885cb8562346aa282"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58251279238261260aeba4cdfb095015"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#a58251279238261260aeba4cdfb095015">MR0</a></td></tr>
<tr class="separator:a58251279238261260aeba4cdfb095015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ff2ff273b161855cf4f35d198267a04"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#a3ff2ff273b161855cf4f35d198267a04">MR1</a></td></tr>
<tr class="separator:a3ff2ff273b161855cf4f35d198267a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae229456aab8044466975b2e46ae1a6a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#ae229456aab8044466975b2e46ae1a6a7">MR2</a></td></tr>
<tr class="separator:ae229456aab8044466975b2e46ae1a6a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad00f47156236f82677d9d7cdb6af7105"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#ad00f47156236f82677d9d7cdb6af7105">MR3</a></td></tr>
<tr class="separator:ad00f47156236f82677d9d7cdb6af7105"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4dccc1d2c7d44f065140cd22bb5495c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#af4dccc1d2c7d44f065140cd22bb5495c">CCR</a></td></tr>
<tr class="separator:af4dccc1d2c7d44f065140cd22bb5495c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470331ca96fcd1249b8e462e5e1244b9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#a470331ca96fcd1249b8e462e5e1244b9">CR0</a></td></tr>
<tr class="separator:a470331ca96fcd1249b8e462e5e1244b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac631f276eb885dc600e35f242bbcea6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#ac631f276eb885dc600e35f242bbcea6d">CR1</a></td></tr>
<tr class="separator:ac631f276eb885dc600e35f242bbcea6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae375534290529f8780fe3b772f9e3f62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#ae375534290529f8780fe3b772f9e3f62">CR2</a></td></tr>
<tr class="separator:ae375534290529f8780fe3b772f9e3f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4acc3764ab2d86b46968a1c3a94f9cfb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#a4acc3764ab2d86b46968a1c3a94f9cfb">CR3</a></td></tr>
<tr class="separator:a4acc3764ab2d86b46968a1c3a94f9cfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a961bdcf0331e78ad70c8d16e444e962c"><td class="memItemLeft" align="right" valign="top"><a id="a961bdcf0331e78ad70c8d16e444e962c"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED0</b></td></tr>
<tr class="separator:a961bdcf0331e78ad70c8d16e444e962c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae90ffca378aac822c16662c2ae7f50fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#ae90ffca378aac822c16662c2ae7f50fe">MR4</a></td></tr>
<tr class="separator:ae90ffca378aac822c16662c2ae7f50fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdc029656bf2fd1a7e7d90bd82f2574"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#a7bdc029656bf2fd1a7e7d90bd82f2574">MR5</a></td></tr>
<tr class="separator:a7bdc029656bf2fd1a7e7d90bd82f2574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afca7a9ad44bffca861a84612d7b28fde"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#afca7a9ad44bffca861a84612d7b28fde">MR6</a></td></tr>
<tr class="separator:afca7a9ad44bffca861a84612d7b28fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69da14fcc7307263f9619e7a41b66eac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#a69da14fcc7307263f9619e7a41b66eac">PCR</a></td></tr>
<tr class="separator:a69da14fcc7307263f9619e7a41b66eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66870e1624cc34e666a6028d4b90bd1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#a66870e1624cc34e666a6028d4b90bd1c">LER</a></td></tr>
<tr class="separator:a66870e1624cc34e666a6028d4b90bd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a4b673db3962be444e0445e06401519"><td class="memItemLeft" align="right" valign="top"><a id="a0a4b673db3962be444e0445e06401519"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED1</b> [7]</td></tr>
<tr class="separator:a0a4b673db3962be444e0445e06401519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0356b1c1af3a9e2d8e093f3f8d5ac02d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../dc/dbf/structLPC__PWM__TypeDef.html#a0356b1c1af3a9e2d8e093f3f8d5ac02d">CTCR</a></td></tr>
<tr class="separator:a0356b1c1af3a9e2d8e093f3f8d5ac02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="af4dccc1d2c7d44f065140cd22bb5495c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4dccc1d2c7d44f065140cd22bb5495c">&#9670;&nbsp;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::CCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x028 Capture Control Register (R/W) </p>

</div>
</div>
<a id="a470331ca96fcd1249b8e462e5e1244b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a470331ca96fcd1249b8e462e5e1244b9">&#9670;&nbsp;</a></span>CR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_PWM_TypeDef::CR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x02C Capture Register 0 (R/ ) </p>

</div>
</div>
<a id="ac631f276eb885dc600e35f242bbcea6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac631f276eb885dc600e35f242bbcea6d">&#9670;&nbsp;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_PWM_TypeDef::CR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x030 Capture Register 1 (R/ ) </p>

</div>
</div>
<a id="ae375534290529f8780fe3b772f9e3f62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae375534290529f8780fe3b772f9e3f62">&#9670;&nbsp;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_PWM_TypeDef::CR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x034 Capture Register 2 (R/ ) </p>

</div>
</div>
<a id="a4acc3764ab2d86b46968a1c3a94f9cfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4acc3764ab2d86b46968a1c3a94f9cfb">&#9670;&nbsp;</a></span>CR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t LPC_PWM_TypeDef::CR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x038 Capture Register 3 (R/ ) </p>

</div>
</div>
<a id="a0356b1c1af3a9e2d8e093f3f8d5ac02d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0356b1c1af3a9e2d8e093f3f8d5ac02d">&#9670;&nbsp;</a></span>CTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::CTCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x070 Counter Control Register (R/W) </p>

</div>
</div>
<a id="a9811eb5738e52f3b1a11ddff49bbdc78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9811eb5738e52f3b1a11ddff49bbdc78">&#9670;&nbsp;</a></span>IR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::IR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 Interrupt Register (R/W) </p>

</div>
</div>
<a id="a66870e1624cc34e666a6028d4b90bd1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66870e1624cc34e666a6028d4b90bd1c">&#9670;&nbsp;</a></span>LER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::LER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x050 Load Enable Register (R/W) </p>

</div>
</div>
<a id="a0c3e4663051f5c6885cb8562346aa282"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c3e4663051f5c6885cb8562346aa282">&#9670;&nbsp;</a></span>MCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x014 Match Control Register (R/W) </p>

</div>
</div>
<a id="a58251279238261260aeba4cdfb095015"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58251279238261260aeba4cdfb095015">&#9670;&nbsp;</a></span>MR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::MR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x018 Match Register 0 (R/W) </p>

</div>
</div>
<a id="a3ff2ff273b161855cf4f35d198267a04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ff2ff273b161855cf4f35d198267a04">&#9670;&nbsp;</a></span>MR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::MR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x01C Match Register 1 (R/W) </p>

</div>
</div>
<a id="ae229456aab8044466975b2e46ae1a6a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae229456aab8044466975b2e46ae1a6a7">&#9670;&nbsp;</a></span>MR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::MR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x020 Match Register 2 (R/W) </p>

</div>
</div>
<a id="ad00f47156236f82677d9d7cdb6af7105"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad00f47156236f82677d9d7cdb6af7105">&#9670;&nbsp;</a></span>MR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::MR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x024 Match Register 3 (R/W) </p>

</div>
</div>
<a id="ae90ffca378aac822c16662c2ae7f50fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae90ffca378aac822c16662c2ae7f50fe">&#9670;&nbsp;</a></span>MR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::MR4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x040 Match Register 4 (R/W) </p>

</div>
</div>
<a id="a7bdc029656bf2fd1a7e7d90bd82f2574"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bdc029656bf2fd1a7e7d90bd82f2574">&#9670;&nbsp;</a></span>MR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::MR5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x044 Match Register 5 (R/W) </p>

</div>
</div>
<a id="afca7a9ad44bffca861a84612d7b28fde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afca7a9ad44bffca861a84612d7b28fde">&#9670;&nbsp;</a></span>MR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::MR6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x048 Match Register 6 (R/W) </p>

</div>
</div>
<a id="afc34e1b610676c8cf5255efe1faf2770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc34e1b610676c8cf5255efe1faf2770">&#9670;&nbsp;</a></span>PC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::PC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x010 Prescale Counter Register (R/W) </p>

</div>
</div>
<a id="a69da14fcc7307263f9619e7a41b66eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69da14fcc7307263f9619e7a41b66eac">&#9670;&nbsp;</a></span>PCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::PCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x04C PWM Control Register (R/W) </p>

</div>
</div>
<a id="a7b4fe1c22c66694348c1e75dd817afd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b4fe1c22c66694348c1e75dd817afd6">&#9670;&nbsp;</a></span>PR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::PR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x00C Prescale Register (R/W) </p>

</div>
</div>
<a id="addc3a8bbc412879ee9681c28d2b2ef5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#addc3a8bbc412879ee9681c28d2b2ef5c">&#9670;&nbsp;</a></span>TC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::TC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x008 Timer Counter Register (R/W) </p>

</div>
</div>
<a id="a9b55e114f9f96123677ed8a89d147be7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b55e114f9f96123677ed8a89d147be7">&#9670;&nbsp;</a></span>TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d5/d35/core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LPC_PWM_TypeDef::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x004 Timer Control Register (R/W) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>/home/khalil/Git/SJSU-Dev2/firmware/library/L0_LowLevel/<a class="el" href="../../de/dff/LPC40xx_8h_source.html">LPC40xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="../../doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
        <script type="text/javascript" src="../../doxy-boot.js"></script>
</html>
