#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat Jul 19 16:14:46 2025
# Process ID: 1064
# Current directory: D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/project/loongson.runs/impl_1
# Command line: vivado.exe -log looongson_remote_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source looongson_remote_top.tcl -notrace
# Log file: D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/project/loongson.runs/impl_1/looongson_remote_top.vdi
# Journal file: D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/project/loongson.runs/impl_1\vivado.jou
# Running On        :Genshin-Impact
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900H
# CPU Frequency     :2995 MHz
# CPU Physical cores:14
# CPU Logical cores :20
# Host memory       :34071 MB
# Swap memory       :2147 MB
# Total Virtual     :36218 MB
# Available Virtual :13573 MB
#-----------------------------------------------------------
source looongson_remote_top.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 506.660 ; gain = 200.738
Command: link_design -top looongson_remote_top -part xc7a200tfbg676-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a200tfbg676-1
INFO: [Device 21-9227] Part: xc7a200tfbg676-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint 'd:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/data_ram/data_ram.dcp' for cell 'soc_lite/data_ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/inst_ram/inst_ram.dcp' for cell 'soc_lite/inst_ram'
INFO: [Project 1-454] Reading design checkpoint 'd:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.dcp' for cell 'soc_lite/pll.clk_pll'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1007.242 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5043 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-43] Netlist 'looongson_remote_top' is not ideal for floorplanning, since the cellview 'inst_ram_spram' defined in file 'inst_ram.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'soc_lite/pll.clk_pll/inst'
Finished Parsing XDC File [d:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll_board.xdc] for cell 'soc_lite/pll.clk_pll/inst'
Parsing XDC File [d:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'soc_lite/pll.clk_pll/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [d:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.xdc:54]
get_clocks: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1824.281 ; gain = 643.090
Finished Parsing XDC File [d:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/rtl/xilinx_ip/clk_pll/clk_pll.xdc] for cell 'soc_lite/pll.clk_pll/inst'
Parsing XDC File [D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_11M0592_IBUF'. [D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Constraints 18-619] A clock with name 'clk_50M' already exists, overwriting the previous clock with the same name. [D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc:6]
WARNING: [Vivado 12-507] No nets matched 'clock_btn_IBUF'. [D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/constraints/soc_lite_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1840.840 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4228 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4224 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

13 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 1840.840 ; gain = 1321.262
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1840.840 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16763d401

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1852.816 ; gain = 11.977

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 16763d401

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2223.137 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 16763d401

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2223.137 ; gain = 0.000
Phase 1 Initialization | Checksum: 16763d401

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2223.137 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 16763d401

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2223.137 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 16763d401

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2223.137 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 16763d401

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2223.137 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 6 inverters resulting in an inversion of 148 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 186e2e671

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2223.137 ; gain = 0.000
Retarget | Checksum: 186e2e671
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 7 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 25fdaacf8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2223.137 ; gain = 0.000
Constant propagation | Checksum: 25fdaacf8
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 144 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 221c5b29d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2223.137 ; gain = 0.000
Sweep | Checksum: 221c5b29d
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 233 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 221c5b29d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2223.137 ; gain = 0.000
BUFG optimization | Checksum: 221c5b29d
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 221c5b29d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2223.137 ; gain = 0.000
Shift Register Optimization | Checksum: 221c5b29d
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 221c5b29d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2223.137 ; gain = 0.000
Post Processing Netlist | Checksum: 221c5b29d
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 20936331f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2223.137 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2223.137 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 20936331f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2223.137 ; gain = 0.000
Phase 9 Finalization | Checksum: 20936331f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2223.137 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               7  |                                              1  |
|  Constant propagation         |               0  |             144  |                                              0  |
|  Sweep                        |               0  |             233  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 20936331f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2223.137 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 20936331f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2223.137 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 20936331f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2223.137 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2223.137 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 20936331f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 2223.137 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2223.137 ; gain = 382.297
INFO: [Vivado 12-24828] Executing command : report_drc -file looongson_remote_top_drc_opted.rpt -pb looongson_remote_top_drc_opted.pb -rpx looongson_remote_top_drc_opted.rpx
Command: report_drc -file looongson_remote_top_drc_opted.rpt -pb looongson_remote_top_drc_opted.pb -rpx looongson_remote_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/project/loongson.runs/impl_1/looongson_remote_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 2223.137 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.137 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 2223.137 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2223.137 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2223.137 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.116 . Memory (MB): peak = 2223.137 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.160 . Memory (MB): peak = 2223.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/project/loongson.runs/impl_1/looongson_remote_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/led_data[1]_i_5_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/led_data[1]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_102_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_102, and soc_lite/cpu/u_regfile/data_ram_i_179.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_176_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_176, and soc_lite/cpu/u_regfile/data_ram_i_222.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_20_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_2, and soc_lite/cpu/u_regfile/data_ram_i_20.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_22_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_3, and soc_lite/cpu/u_regfile/data_ram_i_22.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_27_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_4, and soc_lite/cpu/u_regfile/data_ram_i_27.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_38_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_9, and soc_lite/cpu/u_regfile/data_ram_i_38.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_44_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_10, and soc_lite/cpu/u_regfile/data_ram_i_43.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_103_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_103, soc_lite/cpu/u_regfile/data_ram_i_181, and soc_lite/cpu/u_regfile/data_ram_i_232.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_104_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_104, soc_lite/cpu/u_regfile/data_ram_i_186, and soc_lite/cpu/u_regfile/data_ram_i_239.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_107_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_14, soc_lite/cpu/u_regfile/data_ram_i_50, and soc_lite/cpu/u_regfile/data_ram_i_107.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_147_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_34, soc_lite/cpu/u_regfile/data_ram_i_84, and soc_lite/cpu/u_regfile/data_ram_i_147.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_154_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_37, soc_lite/cpu/u_regfile/data_ram_i_91, and soc_lite/cpu/u_regfile/data_ram_i_154.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_168_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_168, soc_lite/cpu/u_regfile/data_ram_i_208, and soc_lite/cpu/u_regfile/data_ram_i_243.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_169_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_169, soc_lite/cpu/u_regfile/data_ram_i_209, and soc_lite/cpu/u_regfile/data_ram_i_245.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_170_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_170, soc_lite/cpu/u_regfile/data_ram_i_210, and soc_lite/cpu/u_regfile/data_ram_i_247.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_171_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_171, soc_lite/cpu/u_regfile/data_ram_i_213, and soc_lite/cpu/u_regfile/data_ram_i_254.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_172_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_172, soc_lite/cpu/u_regfile/data_ram_i_215, and soc_lite/cpu/u_regfile/data_ram_i_260.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_174_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_174, soc_lite/cpu/u_regfile/data_ram_i_218, and soc_lite/cpu/u_regfile/data_ram_i_268.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_175_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_175, soc_lite/cpu/u_regfile/data_ram_i_221, and soc_lite/cpu/u_regfile/data_ram_i_273.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_33_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_5, soc_lite/cpu/u_regfile/data_ram_i_33, and soc_lite/cpu/u_regfile/data_ram_i_82.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_36_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_7, soc_lite/cpu/u_regfile/data_ram_i_36, and soc_lite/cpu/u_regfile/data_ram_i_88.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/led_data[1]_i_14_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/led_data[1]_i_7, soc_lite/cpu/u_regfile/led_data[1]_i_14, and soc_lite/cpu/u_regfile/led_data[1]_i_30.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/led_data[1]_i_16_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/led_data[1]_i_8, soc_lite/cpu/u_regfile/led_data[1]_i_16, and soc_lite/cpu/u_regfile/led_data[1]_i_32.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/write_timer_begin_i_10_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/write_timer_begin_i_4, soc_lite/cpu/u_regfile/write_timer_begin_i_10, and soc_lite/cpu/u_regfile/write_timer_begin_i_18.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/write_timer_begin_i_12_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/write_timer_begin_i_6, soc_lite/cpu/u_regfile/write_timer_begin_i_12, and soc_lite/cpu/u_regfile/write_timer_begin_i_21.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/write_timer_begin_i_16_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/write_timer_begin_i_3, soc_lite/cpu/u_regfile/write_timer_begin_i_9, and soc_lite/cpu/u_regfile/write_timer_begin_i_16.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_173_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_173, soc_lite/cpu/u_regfile/data_ram_i_217, soc_lite/cpu/u_regfile/data_ram_i_266, and soc_lite/cpu/u_regfile/data_ram_i_316.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_177_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_177, soc_lite/cpu/u_regfile/data_ram_i_224, soc_lite/cpu/u_regfile/data_ram_i_275, and soc_lite/cpu/u_regfile/data_ram_i_321.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 29 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2223.137 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1e4a9cd3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2223.137 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2223.137 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: baf182e5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2224.453 ; gain = 1.316

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1811de456

Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1811de456

Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2445.637 ; gain = 222.500
Phase 1 Placer Initialization | Checksum: 1811de456

Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19ef2a5dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1248e32dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1248e32dc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:20 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 174a07d07

Time (s): cpu = 00:00:07 ; elapsed = 00:00:42 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 30 LUTNM shape to break, 12 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 11, two critical 19, total 30, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 32 nets or LUTs. Breaked 30 LUTs, combined 2 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2445.637 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           30  |              2  |                    32  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           30  |              2  |                    32  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 19db467dd

Time (s): cpu = 00:00:07 ; elapsed = 00:00:46 . Memory (MB): peak = 2445.637 ; gain = 222.500
Phase 2.4 Global Placement Core | Checksum: 1cb6917e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 2445.637 ; gain = 222.500
Phase 2 Global Placement | Checksum: 1cb6917e1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26054f3cc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cbda0597

Time (s): cpu = 00:00:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 24d2abd7d

Time (s): cpu = 00:00:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 257b7bd84

Time (s): cpu = 00:00:22 ; elapsed = 00:02:11 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d8b84fe2

Time (s): cpu = 00:00:23 ; elapsed = 00:02:20 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 20c955b6e

Time (s): cpu = 00:00:24 ; elapsed = 00:02:22 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 294388771

Time (s): cpu = 00:00:24 ; elapsed = 00:02:23 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 27dad8778

Time (s): cpu = 00:00:24 ; elapsed = 00:02:23 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2d17cb9a6

Time (s): cpu = 00:00:36 ; elapsed = 00:02:43 . Memory (MB): peak = 2445.637 ; gain = 222.500
Phase 3 Detail Placement | Checksum: 2d17cb9a6

Time (s): cpu = 00:00:36 ; elapsed = 00:02:43 . Memory (MB): peak = 2445.637 ; gain = 222.500

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c2448845

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.265 | TNS=-101.594 |
Phase 1 Physical Synthesis Initialization | Checksum: b3b099d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 2490.426 ; gain = 22.277
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 195e4ffd8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2490.918 ; gain = 22.770
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c2448845

Time (s): cpu = 00:00:45 ; elapsed = 00:03:03 . Memory (MB): peak = 2490.918 ; gain = 267.781

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.155. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 216991db7

Time (s): cpu = 00:01:16 ; elapsed = 00:03:51 . Memory (MB): peak = 2504.461 ; gain = 281.324

Time (s): cpu = 00:01:16 ; elapsed = 00:03:51 . Memory (MB): peak = 2504.461 ; gain = 281.324
Phase 4.1 Post Commit Optimization | Checksum: 216991db7

Time (s): cpu = 00:01:16 ; elapsed = 00:03:51 . Memory (MB): peak = 2504.461 ; gain = 281.324

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 216991db7

Time (s): cpu = 00:01:17 ; elapsed = 00:03:53 . Memory (MB): peak = 2504.461 ; gain = 281.324

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 216991db7

Time (s): cpu = 00:01:17 ; elapsed = 00:03:53 . Memory (MB): peak = 2504.461 ; gain = 281.324
Phase 4.3 Placer Reporting | Checksum: 216991db7

Time (s): cpu = 00:01:18 ; elapsed = 00:03:54 . Memory (MB): peak = 2504.461 ; gain = 281.324

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2504.461 ; gain = 0.000

Time (s): cpu = 00:01:18 ; elapsed = 00:03:54 . Memory (MB): peak = 2504.461 ; gain = 281.324
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 271cdee77

Time (s): cpu = 00:01:18 ; elapsed = 00:03:54 . Memory (MB): peak = 2504.461 ; gain = 281.324
Ending Placer Task | Checksum: 18b73283b

Time (s): cpu = 00:01:18 ; elapsed = 00:03:54 . Memory (MB): peak = 2504.461 ; gain = 281.324
76 Infos, 4 Warnings, 31 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:19 ; elapsed = 00:03:56 . Memory (MB): peak = 2504.461 ; gain = 281.324
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file looongson_remote_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.407 . Memory (MB): peak = 2504.461 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file looongson_remote_top_utilization_placed.rpt -pb looongson_remote_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file looongson_remote_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2504.461 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.287 . Memory (MB): peak = 2507.910 ; gain = 3.449
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.336 ; gain = 5.875
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2510.336 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.079 . Memory (MB): peak = 2510.336 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2510.336 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2510.336 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2510.336 ; gain = 5.875
INFO: [Common 17-1381] The checkpoint 'D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/project/loongson.runs/impl_1/looongson_remote_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2510.336 ; gain = 5.875
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 2561.703 ; gain = 51.367
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 16.00s |  WALL: 25.21s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2561.898 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.158 | TNS=-26.469 |
Phase 1 Physical Synthesis Initialization | Checksum: 152dbc8b7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2568.215 ; gain = 6.316
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.158 | TNS=-26.469 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 152dbc8b7

Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2568.215 ; gain = 6.316

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.158 | TNS=-26.469 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5/SPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_1_n_0. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.155 | TNS=-26.209 |
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/conf_wdata_r_reg[0]_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_regfile/cpu_resetn_reg. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_regfile/conf_wdata_r[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/write_timer_begin_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.150 | TNS=-25.795 |
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/cr3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_regfile/cr3_reg[0]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_regfile/cr3[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/cr3[0]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.093 | TNS=-25.141 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.022 | TNS=-24.857 |
INFO: [Physopt 32-663] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0].  Re-placed instance soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]_INST_0
INFO: [Physopt 32-735] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.018 | TNS=-24.841 |
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_1_n_0. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_1_comp_1.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.012 | TNS=-24.557 |
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/write_timer_begin. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_regfile/write_timer_end_r2_reg. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_regfile/write_timer_begin_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/write_timer_begin_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.992 | TNS=-24.513 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.968 | TNS=-24.001 |
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/write_timer_begin_i_5_n_0.  Re-placed instance soc_lite/cpu/u_regfile/write_timer_begin_i_5
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/write_timer_begin_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.928 | TNS=-24.071 |
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_regfile/cpu_resetn_reg. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_regfile/conf_wdata_r[0]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/write_timer_begin_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.871 | TNS=-23.159 |
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_n_0. Critical path length was reduced through logic transformation on cell soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/we. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.869 | TNS=-20.941 |
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_n_0. Critical path length was reduced through logic transformation on cell soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0_i_1_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/we. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.864 | TNS=-18.397 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/cr1[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/led_data[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/led_data[1]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/led_data_reg[1]_i_19_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/led_data_reg[1]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/led_data_reg[1]_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_229_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_233_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/write_timer_begin_reg_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_114_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_92_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_155_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_regfile/data_ram_i_155_n_0. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_regfile/data_ram_i_155_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/alu_src2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.840 | TNS=-10.989 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8_n_0. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8_comp_1.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.716 | TNS=-10.493 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0.  Re-placed instance soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.688 | TNS=-10.381 |
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/data_ram_i_44_0.  Re-placed instance soc_lite/cpu/u_regfile/data_ram_i_10
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_44_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.655 | TNS=-10.249 |
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8_n_0. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.655 | TNS=-10.249 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.632 | TNS=-10.157 |
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_15_n_0. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_15_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.630 | TNS=-10.149 |
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_44_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.626 | TNS=-10.133 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_42_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_42_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.605 | TNS=-10.049 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net soc_lite/cpu/u_regfile/alu_src2[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/alu_src2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.601 | TNS=-6.402 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_36_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_35_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.586 | TNS=-6.342 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.523 | TNS=-6.090 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_148_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_95
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_148_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.491 | TNS=-5.962 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net soc_lite/u_confreg/data_ram_i_41_4. Replicated 1 times.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_41_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.489 | TNS=-5.954 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_41_3.  Re-placed instance soc_lite/u_confreg/data_ram_i_148
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_41_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.463 | TNS=-5.850 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_151_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_98
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_151_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.456 | TNS=-5.822 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/data_ram_i_85_n_0.  Re-placed instance soc_lite/cpu/u_regfile/data_ram_i_85
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_85_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.451 | TNS=-5.802 |
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_12_n_0_repN.  Re-placed instance soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_12_comp_1
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_12_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.435 | TNS=-5.738 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_12_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/led_data[1]_i_6_n_0.  Re-placed instance soc_lite/cpu/u_regfile/led_data[1]_i_6
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/led_data[1]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.433 | TNS=-5.730 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_57_2.  Re-placed instance soc_lite/u_confreg/data_ram_i_99
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_57_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.428 | TNS=-5.710 |
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/cpu_data_addr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_regfile/cpu_data_addr[1]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_regfile/data_ram_i_34_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_83_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.496 | TNS=-5.982 |
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/data_ram_i_41_4_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_197_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.493 | TNS=-5.970 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/alu_src2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net soc_lite/cpu/u_regfile/alu_src2[1]. Critical path length was reduced through logic transformation on cell soc_lite/cpu/u_regfile/data_ram_i_18_comp.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r2_0_31_0_5_i_2_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.493 | TNS=-5.970 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5/SPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/pll.clk_pll/inst/cpu_clk_clk_pll. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/data_ram_i_44_0.  Re-placed instance soc_lite/cpu/u_regfile/data_ram_i_10
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_44_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.451 | TNS=-5.802 |
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_768_1023_0_0/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/data_ram_i_44_0.  Re-placed instance soc_lite/cpu/u_regfile/data_ram_i_10
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_44_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.425 | TNS=-5.698 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.424 | TNS=-5.694 |
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_44_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_44_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.422 | TNS=-5.686 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_57_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.417 | TNS=-5.666 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_97_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.416 | TNS=-5.662 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/alu_src2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_52_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_51
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_52_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.413 | TNS=-5.642 |
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_255_0_0/OA. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/we. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.411 | TNS=-3.386 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_52_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_51
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_52_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.407 | TNS=-3.370 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_52_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.395 | TNS=-3.298 |
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/write_timer_begin. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/write_timer_begin_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.389 | TNS=-2.927 |
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/O0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_42_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_94_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.374 | TNS=-2.867 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_148_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_95
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_148_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.372 | TNS=-2.859 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_151_1.  Re-placed instance soc_lite/u_confreg/data_ram_i_96
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_151_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.368 | TNS=-2.843 |
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0.  Re-placed instance soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.364 | TNS=-2.827 |
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_512_767_0_0/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_28_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/data_ram_i_28_n_0.  Re-placed instance soc_lite/cpu/u_regfile/data_ram_i_28
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.360 | TNS=-2.811 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 4 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_28_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.350 | TNS=-2.772 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_19_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.347 | TNS=-2.763 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/bbstub_spo[14]_1.  Re-placed instance soc_lite/u_confreg/data_ram_i_74
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/bbstub_spo[14]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.342 | TNS=-2.739 |
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/cr7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/cr7[0]_i_2_n_0.  Re-placed instance soc_lite/cpu/u_regfile/cr7[0]_i_2
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/cr7[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.339 | TNS=-2.600 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_151_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_98
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_151_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.337 | TNS=-2.594 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_151_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.325 | TNS=-2.558 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/led_data[1]_i_17_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.323 | TNS=-2.552 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_57_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.319 | TNS=-2.540 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/cr4_reg[0]_0.  Re-placed instance soc_lite/u_confreg/rf_reg_r1_0_31_0_5_i_22
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/cr4_reg[0]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-2.537 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_148_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.315 | TNS=-2.528 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_151_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.300 | TNS=-2.483 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_134_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.294 | TNS=-2.465 |
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/data_ram_i_151_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_149_n_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_149
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_149_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.288 | TNS=-2.447 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_94_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_142_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_76
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_142_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.271 | TNS=-2.396 |
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_21_n_0_repN.  Re-placed instance soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_21_comp
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_21_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.271 | TNS=-2.396 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_152_n_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_152
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_152_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.266 | TNS=-2.381 |
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/data_ram_i_57_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_57_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_151
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_57_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-2.354 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_21_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/write_timer_begin_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/write_timer_begin_i_12_n_0.  Re-placed instance soc_lite/cpu/u_regfile/write_timer_begin_i_12
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/write_timer_begin_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-2.348 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/cpu_data_addr[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_84_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/data_ram_i_15_n_0.  Re-placed instance soc_lite/cpu/u_regfile/data_ram_i_15
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.255 | TNS=-2.348 |
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/data_ram_i_83_n_0.  Re-placed instance soc_lite/cpu/u_regfile/data_ram_i_83_comp
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_83_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.233 | TNS=-2.282 |
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_10_n_0.  Re-placed instance soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_10_comp
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/rf_reg_r1_0_31_0_5_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.230 | TNS=-2.273 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_206_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_164
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_206_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.222 | TNS=-2.249 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_57_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_151
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_57_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.211 | TNS=-2.216 |
INFO: [Physopt 32-702] Processed net soc_lite/data_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_256_511_0_0/O1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_36_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_35_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_85_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-2.207 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_41_3. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.203 | TNS=-2.183 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/cr7[0]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.200 | TNS=-1.980 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_41_4_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.199 | TNS=-1.977 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_152_n_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_152
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_152_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.198 | TNS=-1.974 |
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/data_ram_i_57_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_132_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.194 | TNS=-1.962 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_150_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.189 | TNS=-1.947 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/cr1[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/led_data[1]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/led_data[1]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/led_data_reg[1]_i_19_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_162_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/alu_src2[0]_repN.  Re-placed instance soc_lite/cpu/u_regfile/data_ram_i_30_replica
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/alu_src2[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.175 | TNS=-1.905 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_134_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.170 | TNS=-1.890 |
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/data_ram_i_71_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_143_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.170 | TNS=-1.890 |
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/data_ram_i_52_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/bbstub_spo[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/data_ram_i_78_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.161 | TNS=-0.256 |
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/data_ram_i_41_4_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/data_ram_i_197_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_79_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.121 | TNS=-0.144 |
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/data_ram_i_79_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_93_n_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_93
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_93_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.073 | TNS=-0.073 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_79_n_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_79
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_79_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.054 | TNS=-0.054 |
INFO: [Physopt 32-702] Processed net soc_lite/cpu/u_regfile/data_ram_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/cpu/u_regfile/data_ram_i_68_n_0.  Re-placed instance soc_lite/cpu/u_regfile/data_ram_i_68
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/data_ram_i_68_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.046 | TNS=-0.046 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net soc_lite/cpu/u_regfile/alu_src2[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.032 | TNS=-0.032 |
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_39_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.021 | TNS=-0.021 |
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_77_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_53
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_77_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.013 | TNS=-0.013 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_152_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.013 | TNS=-0.013 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_142_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.011 | TNS=-0.011 |
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net soc_lite/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net soc_lite/inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/spo[16]_INST_0_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.010 | TNS=-0.010 |
INFO: [Physopt 32-702] Processed net soc_lite/u_confreg/data_ram_i_77_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net soc_lite/u_confreg/data_ram_i_77_n_0.  Re-placed instance soc_lite/u_confreg/data_ram_i_77
INFO: [Physopt 32-735] Processed net soc_lite/u_confreg/data_ram_i_77_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.005 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.005 | TNS=0.000 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2581.344 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: b2df6638

Time (s): cpu = 00:00:54 ; elapsed = 00:01:26 . Memory (MB): peak = 2581.344 ; gain = 19.445

Phase 4 Critical Path Optimization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2581.344 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: b2df6638

Time (s): cpu = 00:00:54 ; elapsed = 00:01:26 . Memory (MB): peak = 2581.344 ; gain = 19.445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2581.344 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.005 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.163  |         26.469  |            2  |              0  |                    96  |           0  |           2  |  00:01:11  |
|  Total          |          1.163  |         26.469  |            2  |              0  |                    96  |           0  |           3  |  00:01:11  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2581.344 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 10d66d817

Time (s): cpu = 00:00:54 ; elapsed = 00:01:27 . Memory (MB): peak = 2581.344 ; gain = 19.445
INFO: [Common 17-83] Releasing license: Implementation
483 Infos, 4 Warnings, 31 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:52 . Memory (MB): peak = 2581.344 ; gain = 71.008
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 2586.012 ; gain = 4.668
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2586.062 ; gain = 4.719
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.062 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2586.062 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2586.062 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2586.062 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 2586.062 ; gain = 4.719
INFO: [Common 17-1381] The checkpoint 'D:/UESTC/2.2sum/loongson/exp6/soc_verify/soc_dram/run_vivado/project/loongson.runs/impl_1/looongson_remote_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/led_data[1]_i_5_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/led_data[1]_i_5.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_102_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_102, and soc_lite/cpu/u_regfile/data_ram_i_179.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_176_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_176, and soc_lite/cpu/u_regfile/data_ram_i_222.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_20_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_2, and soc_lite/cpu/u_regfile/data_ram_i_20.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_22_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_3, and soc_lite/cpu/u_regfile/data_ram_i_22.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_27_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_4, and soc_lite/cpu/u_regfile/data_ram_i_27.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_38_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_9, and soc_lite/cpu/u_regfile/data_ram_i_38.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 2 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_44_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_10, and soc_lite/cpu/u_regfile/data_ram_i_43.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_103_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_103, soc_lite/cpu/u_regfile/data_ram_i_181, and soc_lite/cpu/u_regfile/data_ram_i_232.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_104_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_104, soc_lite/cpu/u_regfile/data_ram_i_186, and soc_lite/cpu/u_regfile/data_ram_i_239.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_107_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_14, soc_lite/cpu/u_regfile/data_ram_i_50, and soc_lite/cpu/u_regfile/data_ram_i_107.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_147_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_34_comp, soc_lite/cpu/u_regfile/data_ram_i_84, and soc_lite/cpu/u_regfile/data_ram_i_147.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_154_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_37, soc_lite/cpu/u_regfile/data_ram_i_91, and soc_lite/cpu/u_regfile/data_ram_i_154.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_168_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_168, soc_lite/cpu/u_regfile/data_ram_i_208, and soc_lite/cpu/u_regfile/data_ram_i_243.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_169_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_169, soc_lite/cpu/u_regfile/data_ram_i_209, and soc_lite/cpu/u_regfile/data_ram_i_245.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_170_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_170, soc_lite/cpu/u_regfile/data_ram_i_210, and soc_lite/cpu/u_regfile/data_ram_i_247.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_171_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_171, soc_lite/cpu/u_regfile/data_ram_i_213, and soc_lite/cpu/u_regfile/data_ram_i_254.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_172_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_172, soc_lite/cpu/u_regfile/data_ram_i_215, and soc_lite/cpu/u_regfile/data_ram_i_260.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_174_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_174, soc_lite/cpu/u_regfile/data_ram_i_218, and soc_lite/cpu/u_regfile/data_ram_i_268.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_175_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_175, soc_lite/cpu/u_regfile/data_ram_i_221, and soc_lite/cpu/u_regfile/data_ram_i_273.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_33_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_5, soc_lite/cpu/u_regfile/data_ram_i_33, and soc_lite/cpu/u_regfile/data_ram_i_82.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_36_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_7, soc_lite/cpu/u_regfile/data_ram_i_36, and soc_lite/cpu/u_regfile/data_ram_i_88.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/led_data[1]_i_14_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/led_data[1]_i_7, soc_lite/cpu/u_regfile/led_data[1]_i_14, and soc_lite/cpu/u_regfile/led_data[1]_i_30.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/led_data[1]_i_16_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/led_data[1]_i_8, soc_lite/cpu/u_regfile/led_data[1]_i_16, and soc_lite/cpu/u_regfile/led_data[1]_i_32.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/write_timer_begin_i_10_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/write_timer_begin_i_4, soc_lite/cpu/u_regfile/write_timer_begin_i_10, and soc_lite/cpu/u_regfile/write_timer_begin_i_18.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/write_timer_begin_i_12_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/write_timer_begin_i_6, soc_lite/cpu/u_regfile/write_timer_begin_i_12, and soc_lite/cpu/u_regfile/write_timer_begin_i_21.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 3 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/write_timer_begin_i_16_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/write_timer_begin_i_3, soc_lite/cpu/u_regfile/write_timer_begin_i_9, and soc_lite/cpu/u_regfile/write_timer_begin_i_16.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_173_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_173, soc_lite/cpu/u_regfile/data_ram_i_217, soc_lite/cpu/u_regfile/data_ram_i_266, and soc_lite/cpu/u_regfile/data_ram_i_316.
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 4 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is soc_lite/cpu/u_regfile/data_ram_i_177_n_0. Please evaluate your design. The cells in the loop are: soc_lite/cpu/u_regfile/data_ram_i_177, soc_lite/cpu/u_regfile/data_ram_i_224, soc_lite/cpu/u_regfile/data_ram_i_275, and soc_lite/cpu/u_regfile/data_ram_i_321.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 29 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 228899d ConstDB: 0 ShapeSum: 69a0da49 RouteDB: 981aeb64
Post Restoration Checksum: NetGraph: 749eaea | NumContArr: 9e505d0d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 22aec3d31

Time (s): cpu = 00:00:48 ; elapsed = 00:01:50 . Memory (MB): peak = 2746.859 ; gain = 160.797

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 22aec3d31

Time (s): cpu = 00:00:48 ; elapsed = 00:01:51 . Memory (MB): peak = 2746.859 ; gain = 160.797

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 22aec3d31

Time (s): cpu = 00:00:48 ; elapsed = 00:01:51 . Memory (MB): peak = 2746.859 ; gain = 160.797
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fc420544

Time (s): cpu = 00:01:05 ; elapsed = 00:02:19 . Memory (MB): peak = 2859.125 ; gain = 273.062
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.250  | TNS=0.000  | WHS=-0.304 | THS=-72.580|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4917
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4917
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1a4f2cf4c

Time (s): cpu = 00:01:12 ; elapsed = 00:02:30 . Memory (MB): peak = 2928.355 ; gain = 342.293

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1a4f2cf4c

Time (s): cpu = 00:01:12 ; elapsed = 00:02:30 . Memory (MB): peak = 2928.355 ; gain = 342.293

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2c9075c27

Time (s): cpu = 00:03:27 ; elapsed = 01:18:02 . Memory (MB): peak = 4317.992 ; gain = 1731.930
Phase 4 Initial Routing | Checksum: 2c9075c27

Time (s): cpu = 00:03:27 ; elapsed = 01:18:02 . Memory (MB): peak = 4317.992 ; gain = 1731.930

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
