 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Sun Mar 12 18:53:17 2017
****************************************


  Timing Path Group 'gclk'
  -----------------------------------
  Levels of Logic:              78.00
  Critical Path Length:          4.85
  Critical Path Slack:           0.01
  Critical Path Clk Period:      5.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:       3567
  Hierarchical Port Count:      65881
  Leaf Cell Count:              42210
  Buf/Inv Cell Count:            8332
  Buf Cell Count:                2537
  Inv Cell Count:                5795
  CT Buf/Inv Cell Count:          248
  Combinational Cell Count:     34656
  Sequential Cell Count:         7554
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   352959.898410
  Noncombinational Area:
                        181073.203209
  Buf/Inv Area:          51060.327478
  Total Buffer Area:         18821.84
  Total Inverter Area:       32238.49
  Macro/Black Box Area:      0.000000
  Net Area:              71301.384574
  Net XLength        :      796366.50
  Net YLength        :      993293.31
  -----------------------------------
  Cell Area:            534033.101619
  Design Area:          605334.486193
  Net Length        :      1789659.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         47417
  Nets With Violations:             6
  Max Trans Violations:             3
  Max Cap Violations:               6
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   27.43
  Logic Optimization:                 51.51
  Mapping Optimization:              131.30
  -----------------------------------------
  Overall Compile Time:              245.13
  Overall Compile Wall Clock Time:   247.98

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
