/* IMAGE 0 LABELS */
#ifndef IMAGE_0_CODE_ADDRESSES
#define IMAGE_0_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_0_budget_allocator_1st_wakeup_request        (0x99c)
#define image_0_buffer_cong_mgt_1st_wakeup_request        (0x1108)
#define image_0_debug_routine        (0x88)
#define image_0_debug_routine_handler        (0x4)
#define image_0_ds_tx_task_wakeup_request        (0x458)
#define image_0_flush_task_1st_wakeup_request        (0x894)
#define image_0_initialization_task        (0x8)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x99c)
#define image_0_start_task_buffer_cong_mgt_1st_wakeup_request        (0x1108)
#define image_0_start_task_debug_routine        (0x88)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x458)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x894)
#define image_0_start_task_initialization_task        (0x8)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0xdd8)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0xdd8)

#else

#define image_0_budget_allocator_1st_wakeup_request        (0x267)
#define image_0_buffer_cong_mgt_1st_wakeup_request        (0x442)
#define image_0_debug_routine        (0x22)
#define image_0_debug_routine_handler        (0x1)
#define image_0_ds_tx_task_wakeup_request        (0x116)
#define image_0_flush_task_1st_wakeup_request        (0x225)
#define image_0_initialization_task        (0x2)
#define image_0_start_task_budget_allocator_1st_wakeup_request        (0x267)
#define image_0_start_task_buffer_cong_mgt_1st_wakeup_request        (0x442)
#define image_0_start_task_debug_routine        (0x22)
#define image_0_start_task_ds_tx_task_wakeup_request        (0x116)
#define image_0_start_task_flush_task_1st_wakeup_request        (0x225)
#define image_0_start_task_initialization_task        (0x2)
#define image_0_start_task_update_fifo_ds_read_1st_wakeup_request        (0x376)
#define image_0_update_fifo_ds_read_1st_wakeup_request        (0x376)

#endif


#endif

/* IMAGE 1 LABELS */
#ifndef IMAGE_1_CODE_ADDRESSES
#define IMAGE_1_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_1_common_reprocessing_wakeup_request        (0x3e10)
#define image_1_cpu_recycle_wakeup_request        (0x26cc)
#define image_1_cpu_rx_copy_wakeup_request        (0x19f4)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x260c)
#define image_1_cpu_rx_wakeup_request        (0x22e8)
#define image_1_debug_routine        (0x48)
#define image_1_debug_routine_handler        (0x4)
#define image_1_dhd_timer_1st_wakeup_request        (0x114)
#define image_1_dhd_tx_post_update_fifo_wakeup_request        (0x550)
#define image_1_dhd_tx_post_wakeup_request        (0x5a8)
#define image_1_initialization_task        (0x8)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0x2820)
#define image_1_spdsvc_gen_wakeup_request        (0x28e4)
#define image_1_start_task_common_reprocessing_wakeup_request        (0x3e10)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x26cc)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x19f4)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x260c)
#define image_1_start_task_cpu_rx_wakeup_request        (0x22e8)
#define image_1_start_task_debug_routine        (0x48)
#define image_1_start_task_dhd_timer_1st_wakeup_request        (0x114)
#define image_1_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x550)
#define image_1_start_task_dhd_tx_post_wakeup_request        (0x5a8)
#define image_1_start_task_initialization_task        (0x8)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0x2820)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0x28e4)

#else

#define image_1_common_reprocessing_wakeup_request        (0xf84)
#define image_1_cpu_recycle_wakeup_request        (0x9b3)
#define image_1_cpu_rx_copy_wakeup_request        (0x67d)
#define image_1_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x983)
#define image_1_cpu_rx_wakeup_request        (0x8ba)
#define image_1_debug_routine        (0x12)
#define image_1_debug_routine_handler        (0x1)
#define image_1_dhd_timer_1st_wakeup_request        (0x45)
#define image_1_dhd_tx_post_update_fifo_wakeup_request        (0x154)
#define image_1_dhd_tx_post_wakeup_request        (0x16a)
#define image_1_initialization_task        (0x2)
#define image_1_interrupt_coalescing_1st_wakeup_request        (0xa08)
#define image_1_spdsvc_gen_wakeup_request        (0xa39)
#define image_1_start_task_common_reprocessing_wakeup_request        (0xf84)
#define image_1_start_task_cpu_recycle_wakeup_request        (0x9b3)
#define image_1_start_task_cpu_rx_copy_wakeup_request        (0x67d)
#define image_1_start_task_cpu_rx_meter_budget_allocator_1st_wakeup_request        (0x983)
#define image_1_start_task_cpu_rx_wakeup_request        (0x8ba)
#define image_1_start_task_debug_routine        (0x12)
#define image_1_start_task_dhd_timer_1st_wakeup_request        (0x45)
#define image_1_start_task_dhd_tx_post_update_fifo_wakeup_request        (0x154)
#define image_1_start_task_dhd_tx_post_wakeup_request        (0x16a)
#define image_1_start_task_initialization_task        (0x2)
#define image_1_start_task_interrupt_coalescing_1st_wakeup_request        (0xa08)
#define image_1_start_task_spdsvc_gen_wakeup_request        (0xa39)

#endif


#endif

/* IMAGE 2 LABELS */
#ifndef IMAGE_2_CODE_ADDRESSES
#define IMAGE_2_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_2_budget_allocator_1st_wakeup_request        (0x1fa4)
#define image_2_cpu_recycle_wakeup_request        (0x15a8)
#define image_2_cpu_tx_read_ring_indices        (0xe88)
#define image_2_cpu_tx_wakeup_request        (0xe88)
#define image_2_debug_routine        (0x48)
#define image_2_debug_routine_handler        (0x4)
#define image_2_dhd_rx_complete_wakeup_request        (0x460)
#define image_2_dhd_tx_complete_wakeup_request        (0x114)
#define image_2_ghost_reporting_1st_wakeup_request        (0x7b0)
#define image_2_initialization_task        (0x8)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x16fc)
#define image_2_service_queues_tx_task_wakeup_request        (0x1be4)
#define image_2_service_queues_update_fifo_read_1st_wakeup_request        (0x18d4)
#define image_2_start_task_budget_allocator_1st_wakeup_request        (0x1fa4)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x15a8)
#define image_2_start_task_cpu_tx_wakeup_request        (0xe88)
#define image_2_start_task_debug_routine        (0x48)
#define image_2_start_task_dhd_rx_complete_wakeup_request        (0x460)
#define image_2_start_task_dhd_tx_complete_wakeup_request        (0x114)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x7b0)
#define image_2_start_task_initialization_task        (0x8)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x16fc)
#define image_2_start_task_service_queues_tx_task_wakeup_request        (0x1be4)
#define image_2_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x18d4)
#define image_2_start_task_timer_common_task_wakeup_request        (0x1774)
#define image_2_timer_common_task_wakeup_request        (0x1774)

#else

#define image_2_budget_allocator_1st_wakeup_request        (0x7e9)
#define image_2_cpu_recycle_wakeup_request        (0x56a)
#define image_2_cpu_tx_read_ring_indices        (0x3a2)
#define image_2_cpu_tx_wakeup_request        (0x3a2)
#define image_2_debug_routine        (0x12)
#define image_2_debug_routine_handler        (0x1)
#define image_2_dhd_rx_complete_wakeup_request        (0x118)
#define image_2_dhd_tx_complete_wakeup_request        (0x45)
#define image_2_ghost_reporting_1st_wakeup_request        (0x1ec)
#define image_2_initialization_task        (0x2)
#define image_2_interrupt_coalescing_1st_wakeup_request        (0x5bf)
#define image_2_service_queues_tx_task_wakeup_request        (0x6f9)
#define image_2_service_queues_update_fifo_read_1st_wakeup_request        (0x635)
#define image_2_start_task_budget_allocator_1st_wakeup_request        (0x7e9)
#define image_2_start_task_cpu_recycle_wakeup_request        (0x56a)
#define image_2_start_task_cpu_tx_wakeup_request        (0x3a2)
#define image_2_start_task_debug_routine        (0x12)
#define image_2_start_task_dhd_rx_complete_wakeup_request        (0x118)
#define image_2_start_task_dhd_tx_complete_wakeup_request        (0x45)
#define image_2_start_task_ghost_reporting_1st_wakeup_request        (0x1ec)
#define image_2_start_task_initialization_task        (0x2)
#define image_2_start_task_interrupt_coalescing_1st_wakeup_request        (0x5bf)
#define image_2_start_task_service_queues_tx_task_wakeup_request        (0x6f9)
#define image_2_start_task_service_queues_update_fifo_read_1st_wakeup_request        (0x635)
#define image_2_start_task_timer_common_task_wakeup_request        (0x5dd)
#define image_2_timer_common_task_wakeup_request        (0x5dd)

#endif


#endif

/* IMAGE 3 LABELS */
#ifndef IMAGE_3_CODE_ADDRESSES
#define IMAGE_3_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_3_budget_allocator_1st_wakeup_request        (0x1894)
#define image_3_buffer_cong_mgt_1st_wakeup_request        (0x221c)
#define image_3_debug_routine        (0x88)
#define image_3_debug_routine_handler        (0x4)
#define image_3_epon_tx_task_wakeup_request        (0x16c8)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x2158)
#define image_3_flush_task_1st_wakeup_request        (0x17ac)
#define image_3_gpon_control_wakeup_request        (0x154)
#define image_3_initialization_task        (0x8)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x1c70)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x1894)
#define image_3_start_task_buffer_cong_mgt_1st_wakeup_request        (0x221c)
#define image_3_start_task_debug_routine        (0x88)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x16c8)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x2158)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x17ac)
#define image_3_start_task_gpon_control_wakeup_request        (0x154)
#define image_3_start_task_initialization_task        (0x8)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x1c70)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x1e20)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0xbc4)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x1e20)
#define image_3_us_tx_task_1st_wakeup_request        (0xbc4)
#define image_3_us_tx_task_wakeup_request        (0xbc4)

#else

#define image_3_budget_allocator_1st_wakeup_request        (0x625)
#define image_3_buffer_cong_mgt_1st_wakeup_request        (0x887)
#define image_3_debug_routine        (0x22)
#define image_3_debug_routine_handler        (0x1)
#define image_3_epon_tx_task_wakeup_request        (0x5b2)
#define image_3_epon_update_fifo_read_1st_wakeup_request        (0x856)
#define image_3_flush_task_1st_wakeup_request        (0x5eb)
#define image_3_gpon_control_wakeup_request        (0x55)
#define image_3_initialization_task        (0x2)
#define image_3_ovl_budget_allocator_1st_wakeup_request        (0x71c)
#define image_3_start_task_budget_allocator_1st_wakeup_request        (0x625)
#define image_3_start_task_buffer_cong_mgt_1st_wakeup_request        (0x887)
#define image_3_start_task_debug_routine        (0x22)
#define image_3_start_task_epon_tx_task_wakeup_request        (0x5b2)
#define image_3_start_task_epon_update_fifo_read_1st_wakeup_request        (0x856)
#define image_3_start_task_flush_task_1st_wakeup_request        (0x5eb)
#define image_3_start_task_gpon_control_wakeup_request        (0x55)
#define image_3_start_task_initialization_task        (0x2)
#define image_3_start_task_ovl_budget_allocator_1st_wakeup_request        (0x71c)
#define image_3_start_task_update_fifo_us_read_1st_wakeup_request        (0x788)
#define image_3_start_task_us_tx_task_1st_wakeup_request        (0x2f1)
#define image_3_update_fifo_us_read_1st_wakeup_request        (0x788)
#define image_3_us_tx_task_1st_wakeup_request        (0x2f1)
#define image_3_us_tx_task_wakeup_request        (0x2f1)

#endif


#endif

/* IMAGE 4 LABELS */
#ifndef IMAGE_4_CODE_ADDRESSES
#define IMAGE_4_CODE_ADDRESSES

#ifndef PC_ADDRESS_INST_IND

#define image_4_debug_routine        (0x5c)
#define image_4_debug_routine_handler        (0x4)
#define image_4_initialization_task        (0x8)
#define image_4_processing_header_update_length_calc        (0x1eb4)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x1fe0)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x1fac)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x2030)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x200c)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x1fd0)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x1fa4)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x203c)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x2000)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x1fc0)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x1f9c)
#define image_4_processing_wakeup_request        (0x1524)
#define image_4_start_task_debug_routine        (0x5c)
#define image_4_start_task_initialization_task        (0x8)
#define image_4_start_task_processing_wakeup_request        (0x1524)
#define image_4_tcam_cmd_dst_ip        (0x3bd4)
#define image_4_tcam_cmd_dst_ipv6_masked        (0x3c28)
#define image_4_tcam_cmd_dst_mac        (0x3cb8)
#define image_4_tcam_cmd_dst_port        (0x3c74)
#define image_4_tcam_cmd_ethertype        (0x39f8)
#define image_4_tcam_cmd_gem_flow        (0x3b08)
#define image_4_tcam_cmd_generic_l2        (0x3ce4)
#define image_4_tcam_cmd_generic_l3        (0x3d18)
#define image_4_tcam_cmd_generic_l4        (0x3d4c)
#define image_4_tcam_cmd_ic_submit        (0x3984)
#define image_4_tcam_cmd_ingress_port        (0x3af0)
#define image_4_tcam_cmd_inner_pbit        (0x3a58)
#define image_4_tcam_cmd_inner_tpid        (0x39e0)
#define image_4_tcam_cmd_inner_vid        (0x3a28)
#define image_4_tcam_cmd_ip_protocol        (0x3a88)
#define image_4_tcam_cmd_ipv6_label        (0x3b20)
#define image_4_tcam_cmd_l3_protocol        (0x3aa0)
#define image_4_tcam_cmd_network_layer        (0x3ad0)
#define image_4_tcam_cmd_outer_pbit        (0x3a40)
#define image_4_tcam_cmd_outer_tpid        (0x39c8)
#define image_4_tcam_cmd_outer_vid        (0x3a10)
#define image_4_tcam_cmd_src_ip        (0x3b4c)
#define image_4_tcam_cmd_src_ipv6_masked        (0x3ba0)
#define image_4_tcam_cmd_src_mac        (0x3c8c)
#define image_4_tcam_cmd_src_port        (0x3c5c)
#define image_4_tcam_cmd_tos        (0x3ab8)
#define image_4_tcam_cmd_vlan_num        (0x3a70)

#else

#define image_4_debug_routine        (0x17)
#define image_4_debug_routine_handler        (0x1)
#define image_4_initialization_task        (0x2)
#define image_4_processing_header_update_length_calc        (0x7ad)
#define image_4_processing_layer2_header_copy_14_bytes_4_bytes_align        (0x7f8)
#define image_4_processing_layer2_header_copy_14_bytes_8_bytes_align        (0x7eb)
#define image_4_processing_layer2_header_copy_18_bytes_4_bytes_align        (0x80c)
#define image_4_processing_layer2_header_copy_18_bytes_8_bytes_align        (0x803)
#define image_4_processing_layer2_header_copy_22_bytes_4_bytes_align        (0x7f4)
#define image_4_processing_layer2_header_copy_22_bytes_8_bytes_align        (0x7e9)
#define image_4_processing_layer2_header_copy_26_bytes_4_bytes_align        (0x80f)
#define image_4_processing_layer2_header_copy_26_bytes_8_bytes_align        (0x800)
#define image_4_processing_layer2_header_copy_30_bytes_4_bytes_align        (0x7f0)
#define image_4_processing_layer2_header_copy_30_bytes_8_bytes_align        (0x7e7)
#define image_4_processing_wakeup_request        (0x549)
#define image_4_start_task_debug_routine        (0x17)
#define image_4_start_task_initialization_task        (0x2)
#define image_4_start_task_processing_wakeup_request        (0x549)
#define image_4_tcam_cmd_dst_ip        (0xef5)
#define image_4_tcam_cmd_dst_ipv6_masked        (0xf0a)
#define image_4_tcam_cmd_dst_mac        (0xf2e)
#define image_4_tcam_cmd_dst_port        (0xf1d)
#define image_4_tcam_cmd_ethertype        (0xe7e)
#define image_4_tcam_cmd_gem_flow        (0xec2)
#define image_4_tcam_cmd_generic_l2        (0xf39)
#define image_4_tcam_cmd_generic_l3        (0xf46)
#define image_4_tcam_cmd_generic_l4        (0xf53)
#define image_4_tcam_cmd_ic_submit        (0xe61)
#define image_4_tcam_cmd_ingress_port        (0xebc)
#define image_4_tcam_cmd_inner_pbit        (0xe96)
#define image_4_tcam_cmd_inner_tpid        (0xe78)
#define image_4_tcam_cmd_inner_vid        (0xe8a)
#define image_4_tcam_cmd_ip_protocol        (0xea2)
#define image_4_tcam_cmd_ipv6_label        (0xec8)
#define image_4_tcam_cmd_l3_protocol        (0xea8)
#define image_4_tcam_cmd_network_layer        (0xeb4)
#define image_4_tcam_cmd_outer_pbit        (0xe90)
#define image_4_tcam_cmd_outer_tpid        (0xe72)
#define image_4_tcam_cmd_outer_vid        (0xe84)
#define image_4_tcam_cmd_src_ip        (0xed3)
#define image_4_tcam_cmd_src_ipv6_masked        (0xee8)
#define image_4_tcam_cmd_src_mac        (0xf23)
#define image_4_tcam_cmd_src_port        (0xf17)
#define image_4_tcam_cmd_tos        (0xeae)
#define image_4_tcam_cmd_vlan_num        (0xe9c)

#endif


#endif

/* COMMON LABELS */
#ifndef COMMON_CODE_ADDRESSES
#define COMMON_CODE_ADDRESSES

#define INVALID_LABEL_ADDRESS 0xFFFFFF

#ifndef PC_ADDRESS_INST_IND

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3bd4}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3c28}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3cb8}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3c74}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x39f8}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3b08}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3ce4}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3d18}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3d4c}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3984}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3af0}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3a58}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x39e0}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3a28}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3a88}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3b20}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3aa0}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3ad0}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3a40}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x39c8}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3a10}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3b4c}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3ba0}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3c8c}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3c5c}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3ab8}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0x3a70}

#else

#define TCAM_CMD_DST_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xef5}
#define TCAM_CMD_DST_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xf0a}
#define TCAM_CMD_DST_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xf2e}
#define TCAM_CMD_DST_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xf1d}
#define TCAM_CMD_ETHERTYPE_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xe7e}
#define TCAM_CMD_GEM_FLOW_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xec2}
#define TCAM_CMD_GENERIC_L2_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xf39}
#define TCAM_CMD_GENERIC_L3_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xf46}
#define TCAM_CMD_GENERIC_L4_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xf53}
#define TCAM_CMD_IC_SUBMIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xe61}
#define TCAM_CMD_INGRESS_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xebc}
#define TCAM_CMD_INNER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xe96}
#define TCAM_CMD_INNER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xe78}
#define TCAM_CMD_INNER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xe8a}
#define TCAM_CMD_IP_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xea2}
#define TCAM_CMD_IPV6_LABEL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xec8}
#define TCAM_CMD_L3_PROTOCOL_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xea8}
#define TCAM_CMD_NETWORK_LAYER_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xeb4}
#define TCAM_CMD_OUTER_PBIT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xe90}
#define TCAM_CMD_OUTER_TPID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xe72}
#define TCAM_CMD_OUTER_VID_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xe84}
#define TCAM_CMD_SRC_IP_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xed3}
#define TCAM_CMD_SRC_IPV6_MASKED_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xee8}
#define TCAM_CMD_SRC_MAC_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xf23}
#define TCAM_CMD_SRC_PORT_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xf17}
#define TCAM_CMD_TOS_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xeae}
#define TCAM_CMD_VLAN_NUM_ADDR_ARR {INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, INVALID_LABEL_ADDRESS, 0xe9c}

#endif


#endif

