{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 20:38:44 2016 " "Info: Processing started: Fri Jun 03 20:38:44 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_greedy_snake -c top_greedy_snake " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top_greedy_snake -c top_greedy_snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCORE_Display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SCORE_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCORE_Display " "Info: Found entity 1: SCORE_Display" {  } { { "SCORE_Display.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/SCORE_Display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart RESTART Game_Ctrl_Unit.v(20) " "Info (10281): Verilog HDL Declaration information at Game_Ctrl_Unit.v(20): object \"restart\" differs only in case from object \"RESTART\" in the same scope" {  } { { "Game_Ctrl_Unit.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl_Unit.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Game_Ctrl_Unit.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Game_Ctrl_Unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Ctrl_Unit " "Info: Found entity 1: Game_Ctrl_Unit" {  } { { "Game_Ctrl_Unit.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl_Unit.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Key.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Key.v" { { "Info" "ISGN_ENTITY_NAME" "1 Key " "Info: Found entity 1: Key" {  } { { "Key.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Key.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Seg_Display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Seg_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg_Display " "Info: Found entity 1: Seg_Display" {  } { { "Seg_Display.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Seg_Display.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Snake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 Snake " "Info: Found entity 1: Snake" {  } { { "Snake.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Snake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Snake_Eatting_Apple.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Snake_Eatting_Apple.v" { { "Info" "ISGN_ENTITY_NAME" "1 Snake_Eatting_Apple " "Info: Found entity 1: Snake_Eatting_Apple" {  } { { "Snake_Eatting_Apple.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Snake_Eatting_Apple.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_greedy_snake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_greedy_snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_greedy_snake " "Info: Found entity 1: top_greedy_snake" {  } { { "top_greedy_snake.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SCORE_Rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SCORE_Rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SCORE_Rom " "Info: Found entity 1: SCORE_Rom" {  } { { "SCORE_Rom.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/SCORE_Rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NUMBER_Display.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NUMBER_Display.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUMBER_Display " "Info: Found entity 1: NUMBER_Display" {  } { { "NUMBER_Display.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/NUMBER_Display.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NUM_Rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NUM_Rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 NUM_Rom " "Info: Found entity 1: NUM_Rom" {  } { { "NUM_Rom.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/NUM_Rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard " "Info: Found entity 1: Keyboard" {  } { { "Keyboard.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Keyboard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "State_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file State_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 State_Ctrl " "Info: Found entity 1: State_Ctrl" {  } { { "State_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/State_Ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Keyboard_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Keyboard_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Keyboard_Ctrl " "Info: Found entity 1: Keyboard_Ctrl" {  } { { "Keyboard_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Keyboard_Ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Display_Ctrl.v(78) " "Warning (10268): Verilog HDL information at Display_Ctrl.v(78): always construct contains both blocking and non-blocking assignments" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 78 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Display_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Display_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_Ctrl " "Info: Found entity 1: Display_Ctrl" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Game_Ctrl.v(87) " "Warning (10268): Verilog HDL information at Game_Ctrl.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Game_Ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Game_Ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 Game_Ctrl " "Info: Found entity 1: Game_Ctrl" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_greedy_snake " "Info: Elaborating entity \"top_greedy_snake\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_Ctrl State_Ctrl:state_ctrl " "Info: Elaborating entity \"State_Ctrl\" for hierarchy \"State_Ctrl:state_ctrl\"" {  } { { "top_greedy_snake.v" "state_ctrl" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 67 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_cnt State_Ctrl.v(23) " "Warning (10036): Verilog HDL or VHDL warning at State_Ctrl.v(23): object \"clk_cnt\" assigned a value but never read" {  } { { "State_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/State_Ctrl.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard_Ctrl Keyboard_Ctrl:keyboard_ctrl " "Info: Elaborating entity \"Keyboard_Ctrl\" for hierarchy \"Keyboard_Ctrl:keyboard_ctrl\"" {  } { { "top_greedy_snake.v" "keyboard_ctrl" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 83 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_Ctrl Display_Ctrl:display_ctrl " "Info: Elaborating entity \"Display_Ctrl\" for hierarchy \"Display_Ctrl:display_ctrl\"" {  } { { "top_greedy_snake.v" "display_ctrl" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid Display_Ctrl.v(47) " "Warning (10036): Verilog HDL or VHDL warning at Display_Ctrl.v(47): object \"valid\" assigned a value but never read" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "block_x Display_Ctrl.v(68) " "Warning (10036): Verilog HDL or VHDL warning at Display_Ctrl.v(68): object \"block_x\" assigned a value but never read" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 Display_Ctrl.v(51) " "Warning (10230): Verilog HDL assignment warning at Display_Ctrl.v(51): truncated value with size 11 to match size of target (10)" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Display_Ctrl.v(87) " "Warning (10230): Verilog HDL assignment warning at Display_Ctrl.v(87): truncated value with size 32 to match size of target (2)" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Display_Ctrl.v(88) " "Warning (10230): Verilog HDL assignment warning at Display_Ctrl.v(88): truncated value with size 32 to match size of target (3)" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Ctrl Game_Ctrl:game_ctrl " "Info: Elaborating entity \"Game_Ctrl\" for hierarchy \"Game_Ctrl:game_ctrl\"" {  } { { "top_greedy_snake.v" "game_ctrl" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 120 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Game_Ctrl.v(131) " "Warning (10230): Verilog HDL assignment warning at Game_Ctrl.v(131): truncated value with size 32 to match size of target (5)" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Game_Ctrl.v(140) " "Warning (10230): Verilog HDL assignment warning at Game_Ctrl.v(140): truncated value with size 32 to match size of target (5)" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Game_Ctrl.v(169) " "Warning (10230): Verilog HDL assignment warning at Game_Ctrl.v(169): truncated value with size 32 to match size of target (5)" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "array " "Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"array\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game_Ctrl_Unit Game_Ctrl_Unit:U2 " "Info: Elaborating entity \"Game_Ctrl_Unit\" for hierarchy \"Game_Ctrl_Unit:U2\"" {  } { { "top_greedy_snake.v" "U2" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 184 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Snake_Eatting_Apple Snake_Eatting_Apple:U3 " "Info: Elaborating entity \"Snake_Eatting_Apple\" for hierarchy \"Snake_Eatting_Apple:U3\"" {  } { { "top_greedy_snake.v" "U3" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 195 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Snake Snake:U4 " "Info: Elaborating entity \"Snake\" for hierarchy \"Snake:U4\"" {  } { { "top_greedy_snake.v" "U4" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 217 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Snake.v(350) " "Warning (10230): Verilog HDL assignment warning at Snake.v(350): truncated value with size 32 to match size of target (8)" {  } { { "Snake.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Snake.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Snake.v(354) " "Warning (10230): Verilog HDL assignment warning at Snake.v(354): truncated value with size 32 to match size of target (4)" {  } { { "Snake.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Snake.v" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Keyboard Keyboard:U6 " "Info: Elaborating entity \"Keyboard\" for hierarchy \"Keyboard:U6\"" {  } { { "top_greedy_snake.v" "U6" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 247 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_top.v 1 1 " "Warning: Using design file ps2_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_top " "Info: Found entity 1: ps2_top" {  } { { "ps2_top.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/ps2_top.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_top ps2_top:U7 " "Info: Elaborating entity \"ps2_top\" for hierarchy \"ps2_top:U7\"" {  } { { "top_greedy_snake.v" "U7" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 267 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ps2_top.v(283) " "Warning (10762): Verilog HDL Case Statement warning at ps2_top.v(283): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ps2_top.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/ps2_top.v" 283 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "ps2_top.v(307) " "Warning (10762): Verilog HDL Case Statement warning at ps2_top.v(307): can't check case statement for completeness because the case expression has too many possible states" {  } { { "ps2_top.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/ps2_top.v" 307 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led ps2_top.v(11) " "Warning (10034): Output port \"led\" at ps2_top.v(11) has no driver" {  } { { "ps2_top.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/ps2_top.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Ctrl:display_ctrl\|Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Ctrl:display_ctrl\|Div0\"" {  } { { "Display_Ctrl.v" "Div0" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 76 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display_Ctrl:display_ctrl\|Div1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display_Ctrl:display_ctrl\|Div1\"" {  } { { "Display_Ctrl.v" "Div1" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 88 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Ctrl:display_ctrl\|lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"Display_Ctrl:display_ctrl\|lpm_divide:Div0\"" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 76 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Ctrl:display_ctrl\|lpm_divide:Div0 " "Info: Instantiated megafunction \"Display_Ctrl:display_ctrl\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 76 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Info: Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Info: Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_r5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r5f " "Info: Found entity 1: alt_u_div_r5f" {  } { { "db/alt_u_div_r5f.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/alt_u_div_r5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Info: Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/add_sub_unc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Info: Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Display_Ctrl:display_ctrl\|lpm_divide:Div1 " "Info: Elaborated megafunction instantiation \"Display_Ctrl:display_ctrl\|lpm_divide:Div1\"" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 88 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display_Ctrl:display_ctrl\|lpm_divide:Div1 " "Info: Instantiated megafunction \"Display_Ctrl:display_ctrl\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Info: Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Info: Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 88 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Info: Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Info: Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p5f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_p5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p5f " "Info: Found entity 1: alt_u_div_p5f" {  } { { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/alt_u_div_p5f.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 14 -1 0 } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 15 -1 0 } } { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 105 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 14 " "Info: 14 registers lost all their fanouts during netlist optimizations. The first 14 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|direct_r~10 " "Info: Register \"Snake:U4\|direct_r~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|direct_r~11 " "Info: Register \"Snake:U4\|direct_r~11\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|change_to_right " "Info: Register \"Snake:U4\|change_to_right\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|change_to_left " "Info: Register \"Snake:U4\|change_to_left\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|change_to_down " "Info: Register \"Snake:U4\|change_to_down\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|change_to_up " "Info: Register \"Snake:U4\|change_to_up\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Keyboard:U6\|down_key_press " "Info: Register \"Keyboard:U6\|down_key_press\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Keyboard:U6\|up_key_press " "Info: Register \"Keyboard:U6\|up_key_press\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Keyboard:U6\|right_key_press " "Info: Register \"Keyboard:U6\|right_key_press\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Keyboard:U6\|left_key_press " "Info: Register \"Keyboard:U6\|left_key_press\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|direct_r.RIGHT " "Info: Register \"Snake:U4\|direct_r.RIGHT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|direct_r.DOWN " "Info: Register \"Snake:U4\|direct_r.DOWN\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|direct_r.LEFT " "Info: Register \"Snake:U4\|direct_r.LEFT\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Snake:U4\|direct_r.UP " "Info: Register \"Snake:U4\|direct_r.UP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.map.smsg " "Info: Generated suppressed messages file C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1863 " "Info: Implemented 1863 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1851 " "Info: Implemented 1851 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 20:39:02 2016 " "Info: Processing ended: Fri Jun 03 20:39:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Info: Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Info: Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 20:39:04 2016 " "Info: Processing started: Fri Jun 03 20:39:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_greedy_snake -c top_greedy_snake " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top_greedy_snake -c top_greedy_snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_greedy_snake EP3C16F484C6 " "Info: Selected device EP3C16F484C6 for design \"top_greedy_snake\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Info: Device EP3C40F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Info: Device EP3C55F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Info: Device EP3C80F484C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Info: Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Fitter is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_greedy_snake.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'top_greedy_snake.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design." {  } {  } 0 0 "No user constrained %1!s! found in the design." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50M (Rise) CLK_50M (Rise) setup and hold " "Critical Warning: From CLK_50M (Rise) to CLK_50M (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_50M~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node CLK_50M~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "top_greedy_snake.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 4 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50M~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RSTn~input  " "Info: Automatically promoted node RSTn~input " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Game_Ctrl:game_ctrl\|led\[0\]~9 " "Info: Destination node Game_Ctrl:game_ctrl\|led\[0\]~9" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 105 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Game_Ctrl:game_ctrl|led[0]~9 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Game_Ctrl:game_ctrl\|led\[1\]~10 " "Info: Destination node Game_Ctrl:game_ctrl\|led\[1\]~10" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 105 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Game_Ctrl:game_ctrl|led[1]~10 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Game_Ctrl:game_ctrl\|clk_cnt_flash\[0\]~160 " "Info: Destination node Game_Ctrl:game_ctrl\|clk_cnt_flash\[0\]~160" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 105 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Game_Ctrl:game_ctrl|clk_cnt_flash[0]~160 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_top:U7\|ps2_byte_r\[0\]~42 " "Info: Destination node ps2_top:U7\|ps2_byte_r\[0\]~42" {  } { { "ps2_top.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/ps2_top.v" 138 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ps2_top:U7|ps2_byte_r[0]~42 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Game_Ctrl:game_ctrl\|clk_cnt_flash\[31\]~161 " "Info: Destination node Game_Ctrl:game_ctrl\|clk_cnt_flash\[31\]~161" {  } { { "Game_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Game_Ctrl.v" 105 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Game_Ctrl:game_ctrl|clk_cnt_flash[31]~161 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "top_greedy_snake.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RSTn~input } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "RSTn~input Global Clock " "Info: Pin RSTn~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "top_greedy_snake.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.v" 5 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { RSTn~input } "NODE_NAME" } }  } 0 0 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -12.784 " "Info: Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -12.784" { { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "Info: -setup" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 1 " "Info: -npaths 1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -12.784 (VIOLATED) " "Info: Path #1: Setup slack is -12.784 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : Display_Ctrl:display_ctrl\|y_cnt\[2\] " "Info: From Node    : Display_Ctrl:display_ctrl\|y_cnt\[2\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Display_Ctrl:display_ctrl\|temp_color\[1\] " "Info: To Node      : Display_Ctrl:display_ctrl\|temp_color\[1\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : CLK_50M " "Info: Launch Clock : CLK_50M" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : CLK_50M " "Info: Latch Clock  : CLK_50M" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Info: Data Arrival Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "Info:      0.000      0.000           launch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.269      2.269  R        clock network delay " "Info:      2.269      2.269  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.199     uTco  Display_Ctrl:display_ctrl\|y_cnt\[2\] " "Info:      2.468      0.199     uTco  Display_Ctrl:display_ctrl\|y_cnt\[2\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|y_cnt[2] } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 43 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.468      0.000 FF  CELL  display_ctrl\|y_cnt\[2\]\|q " "Info:      2.468      0.000 FF  CELL  display_ctrl\|y_cnt\[2\]\|q" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|y_cnt[2] } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 43 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.882      0.414 FF    IC  display_ctrl\|Add3~2\|dataa " "Info:      2.882      0.414 FF    IC  display_ctrl\|Add3~2\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~2 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318      0.436 FR  CELL  display_ctrl\|Add3~2\|cout " "Info:      3.318      0.436 FR  CELL  display_ctrl\|Add3~2\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~3 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318      0.000 RR    IC  display_ctrl\|Add3~4\|cin " "Info:      3.318      0.000 RR    IC  display_ctrl\|Add3~4\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~4 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      0.058 RF  CELL  display_ctrl\|Add3~4\|cout " "Info:      3.376      0.058 RF  CELL  display_ctrl\|Add3~4\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~5 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      0.000 FF    IC  display_ctrl\|Add3~6\|cin " "Info:      3.376      0.000 FF    IC  display_ctrl\|Add3~6\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~6 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.434      0.058 FR  CELL  display_ctrl\|Add3~6\|cout " "Info:      3.434      0.058 FR  CELL  display_ctrl\|Add3~6\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~7 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.434      0.000 RR    IC  display_ctrl\|Add3~8\|cin " "Info:      3.434      0.000 RR    IC  display_ctrl\|Add3~8\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~8 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.492      0.058 RF  CELL  display_ctrl\|Add3~8\|cout " "Info:      3.492      0.058 RF  CELL  display_ctrl\|Add3~8\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~9 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.492      0.000 FF    IC  display_ctrl\|Add3~10\|cin " "Info:      3.492      0.000 FF    IC  display_ctrl\|Add3~10\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~10 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.550      0.058 FR  CELL  display_ctrl\|Add3~10\|cout " "Info:      3.550      0.058 FR  CELL  display_ctrl\|Add3~10\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~11 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.550      0.000 RR    IC  display_ctrl\|Add3~12\|cin " "Info:      3.550      0.000 RR    IC  display_ctrl\|Add3~12\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~12 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.608      0.058 RF  CELL  display_ctrl\|Add3~12\|cout " "Info:      3.608      0.058 RF  CELL  display_ctrl\|Add3~12\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~13 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.608      0.000 FF    IC  display_ctrl\|Add3~14\|cin " "Info:      3.608      0.000 FF    IC  display_ctrl\|Add3~14\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~14 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.666      0.058 FR  CELL  display_ctrl\|Add3~14\|cout " "Info:      3.666      0.058 FR  CELL  display_ctrl\|Add3~14\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~15 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.666      0.000 RR    IC  display_ctrl\|Add3~16\|cin " "Info:      3.666      0.000 RR    IC  display_ctrl\|Add3~16\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~16 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.121      0.455 RR  CELL  display_ctrl\|Add3~16\|combout " "Info:      4.121      0.455 RR  CELL  display_ctrl\|Add3~16\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add3~16 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 52 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.736      0.615 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_5~33\|dataa " "Info:      4.736      0.615 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_5~33\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_5~33 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.141      0.405 RR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_5~33\|cout " "Info:      5.141      0.405 RR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_5~33\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_5~34 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.141      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_5~35\|cin " "Info:      5.141      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_5~35\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_5~35 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.578      0.437 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_5~35\|combout " "Info:      5.578      0.437 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_5~35\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_5~35 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.956      0.378 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|StageOut\[54\]~49\|datab " "Info:      5.956      0.378 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|StageOut\[54\]~49\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|StageOut[54]~49 } "NODE_NAME" } } { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/alt_u_div_p5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.325      0.369 FF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|StageOut\[54\]~49\|combout " "Info:      6.325      0.369 FF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|StageOut\[54\]~49\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|StageOut[54]~49 } "NODE_NAME" } } { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/alt_u_div_p5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.954      0.629 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_6~39\|dataa " "Info:      6.954      0.629 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_6~39\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_6~39 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.390      0.436 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_6~39\|cout " "Info:      7.390      0.436 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_6~39\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_6~39 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.390      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_6~40\|cin " "Info:      7.390      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_6~40\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_6~40 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.845      0.455 RR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_6~40\|combout " "Info:      7.845      0.455 RR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_6~40\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_6~40 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.018      0.173 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|StageOut\[56\]~47\|datad " "Info:      8.018      0.173 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|StageOut\[56\]~47\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|StageOut[56]~47 } "NODE_NAME" } } { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/alt_u_div_p5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.138      0.120 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|StageOut\[56\]~47\|combout " "Info:      8.138      0.120 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|StageOut\[56\]~47\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|StageOut[56]~47 } "NODE_NAME" } } { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/alt_u_div_p5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.763      0.625 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~26\|datab " "Info:      8.763      0.625 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~26\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~26 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.209      0.446 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~26\|cout " "Info:      9.209      0.446 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~26\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~27 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.209      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~28\|cin " "Info:      9.209      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~28\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~28 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.267      0.058 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~28\|cout " "Info:      9.267      0.058 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~28\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~29 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.267      0.000 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~30\|cin " "Info:      9.267      0.000 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~30\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~30 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.325      0.058 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~30\|cout " "Info:      9.325      0.058 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~30\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~31 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.325      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~32\|cin " "Info:      9.325      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~32\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~32 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.383      0.058 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~32\|cout " "Info:      9.383      0.058 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~32\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~33 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.383      0.000 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~34\|cin " "Info:      9.383      0.000 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~34\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~34 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.441      0.058 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~34\|cout " "Info:      9.441      0.058 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~34\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~35 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.441      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~36\|cin " "Info:      9.441      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~36\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~36 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.499      0.058 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~36\|cout " "Info:      9.499      0.058 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~36\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~37 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.499      0.000 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~39\|cin " "Info:      9.499      0.000 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~39\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~39 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.557      0.058 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~39\|cout " "Info:      9.557      0.058 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~39\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~39 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.557      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~40\|cin " "Info:      9.557      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~40\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~40 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.012      0.455 RR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~40\|combout " "Info:     10.012      0.455 RR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_7~40\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_7~40 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.529      0.517 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|StageOut\[67\]~230\|datac " "Info:     10.529      0.517 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|StageOut\[67\]~230\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|StageOut[67]~230 } "NODE_NAME" } } { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/alt_u_div_p5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.772      0.243 RR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|StageOut\[67\]~230\|combout " "Info:     10.772      0.243 RR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|StageOut\[67\]~230\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|StageOut[67]~230 } "NODE_NAME" } } { "db/alt_u_div_p5f.tdf" "" { Text "C:/Users/ssthouse/Desktop/block_killer/db/alt_u_div_p5f.tdf" 88 10 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.402      0.630 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~28\|dataa " "Info:     11.402      0.630 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~28\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_8~28 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.717      0.315 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~28\|cout " "Info:     11.717      0.315 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~28\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_8~28 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.717      0.000 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~30\|cin " "Info:     11.717      0.000 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~30\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_8~30 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.775      0.058 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~30\|cout " "Info:     11.775      0.058 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~30\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_8~30 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.775      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~32\|cin " "Info:     11.775      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~32\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_8~32 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.833      0.058 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~32\|cout " "Info:     11.833      0.058 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~32\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_8~32 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.833      0.000 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~34\|cin " "Info:     11.833      0.000 FF    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~34\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_8~34 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.891      0.058 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~34\|cout " "Info:     11.891      0.058 FR  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~34\|cout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_8~34 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.891      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~35\|cin " "Info:     11.891      0.000 RR    IC  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~35\|cin" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_8~35 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.328      0.437 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~35\|combout " "Info:     12.328      0.437 RF  CELL  display_ctrl\|Div1\|auto_generated\|divider\|divider\|op_8~35\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|lpm_divide:Div1|lpm_divide_mhm:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_p5f:divider|op_8~35 } "NODE_NAME" } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.943      0.615 FF    IC  display_ctrl\|Add4~3\|datad " "Info:     12.943      0.615 FF    IC  display_ctrl\|Add4~3\|datad" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add4~3 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 92 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.072      0.129 FR  CELL  display_ctrl\|Add4~3\|combout " "Info:     13.072      0.129 FR  CELL  display_ctrl\|Add4~3\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Add4~3 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 92 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.442      0.370 RR    IC  display_ctrl\|ShiftRight3~21\|dataa " "Info:     13.442      0.370 RR    IC  display_ctrl\|ShiftRight3~21\|dataa" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|ShiftRight3~21 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 107 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.783      0.341 RR  CELL  display_ctrl\|ShiftRight3~21\|combout " "Info:     13.783      0.341 RR  CELL  display_ctrl\|ShiftRight3~21\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|ShiftRight3~21 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 107 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.843      0.060 RR    IC  display_ctrl\|ShiftRight3~22\|datac " "Info:     13.843      0.060 RR    IC  display_ctrl\|ShiftRight3~22\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|ShiftRight3~22 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 107 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.086      0.243 RR  CELL  display_ctrl\|ShiftRight3~22\|combout " "Info:     14.086      0.243 RR  CELL  display_ctrl\|ShiftRight3~22\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|ShiftRight3~22 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 107 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.604      0.518 RR    IC  display_ctrl\|ShiftRight3~23\|datac " "Info:     14.604      0.518 RR    IC  display_ctrl\|ShiftRight3~23\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|ShiftRight3~23 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 107 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.845      0.241 RR  CELL  display_ctrl\|ShiftRight3~23\|combout " "Info:     14.845      0.241 RR  CELL  display_ctrl\|ShiftRight3~23\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|ShiftRight3~23 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 107 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.905      0.060 RR    IC  display_ctrl\|ShiftRight3~26\|datac " "Info:     14.905      0.060 RR    IC  display_ctrl\|ShiftRight3~26\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|ShiftRight3~26 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 107 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.148      0.243 RR  CELL  display_ctrl\|ShiftRight3~26\|combout " "Info:     15.148      0.243 RR  CELL  display_ctrl\|ShiftRight3~26\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|ShiftRight3~26 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 107 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.208      0.060 RR    IC  display_ctrl\|Selector1~3\|datac " "Info:     15.208      0.060 RR    IC  display_ctrl\|Selector1~3\|datac" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Selector1~3 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 89 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.451      0.243 RR  CELL  display_ctrl\|Selector1~3\|combout " "Info:     15.451      0.243 RR  CELL  display_ctrl\|Selector1~3\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Selector1~3 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 89 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.373     -0.078 RR    IC  display_ctrl\|Selector1~4\|datab " "Info:     15.373     -0.078 RR    IC  display_ctrl\|Selector1~4\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Selector1~4 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 89 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.728      0.355 RR  CELL  display_ctrl\|Selector1~4\|combout " "Info:     15.728      0.355 RR  CELL  display_ctrl\|Selector1~4\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Selector1~4 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 89 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.650     -0.078 RR    IC  display_ctrl\|Selector1~10\|datab " "Info:     15.650     -0.078 RR    IC  display_ctrl\|Selector1~10\|datab" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Selector1~10 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 89 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.956      0.306 RR  CELL  display_ctrl\|Selector1~10\|combout " "Info:     15.956      0.306 RR  CELL  display_ctrl\|Selector1~10\|combout" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|Selector1~10 } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 89 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.956      0.000 RR    IC  display_ctrl\|temp_color\[1\]\|d " "Info:     15.956      0.000 RR    IC  display_ctrl\|temp_color\[1\]\|d" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|temp_color[1] } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 87 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.030      0.074 RR  CELL  Display_Ctrl:display_ctrl\|temp_color\[1\] " "Info:     16.030      0.074 RR  CELL  Display_Ctrl:display_ctrl\|temp_color\[1\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|temp_color[1] } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 87 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Info: Data Required Path:" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Info: Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "Info: ==========  ========= ==  ====  ===================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.000      1.000           latch edge time " "Info:      1.000      1.000           latch edge time" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.231      2.231  R        clock network delay " "Info:      3.231      2.231  R        clock network delay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.246      0.015     uTsu  Display_Ctrl:display_ctrl\|temp_color\[1\] " "Info:      3.246      0.015     uTsu  Display_Ctrl:display_ctrl\|temp_color\[1\]" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Display_Ctrl:display_ctrl|temp_color[1] } "NODE_NAME" } } { "Display_Ctrl.v" "" { Text "C:/Users/ssthouse/Desktop/block_killer/Display_Ctrl.v" 87 -1 0 } }  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.030 " "Info: Data Arrival Time  :    16.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.246 " "Info: Data Required Time :     3.246" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -12.784 (VIOLATED) " "Info: Slack              :   -12.784 (VIOLATED)" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "Info: ===================================================================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_TIMING_INFO" " " "Info: " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X21_Y10 X30_Y19 " "Info: Peak interconnect usage is 28% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Info: Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.fit.smsg " "Info: Generated suppressed messages file C:/Users/ssthouse/Desktop/block_killer/top_greedy_snake.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Info: Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 20:39:14 2016 " "Info: Processing ended: Fri Jun 03 20:39:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 20:39:15 2016 " "Info: Processing started: Fri Jun 03 20:39:15 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_greedy_snake -c top_greedy_snake " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top_greedy_snake -c top_greedy_snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 20:39:18 2016 " "Info: Processing ended: Fri Jun 03 20:39:18 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 20:39:19 2016 " "Info: Processing started: Fri Jun 03 20:39:19 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_greedy_snake -c top_greedy_snake " "Info: Command: quartus_sta top_greedy_snake -c top_greedy_snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_greedy_snake.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'top_greedy_snake.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_50M CLK_50M " "Info: create_clock -period 1.000 -name CLK_50M CLK_50M" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50M (Rise) CLK_50M (Rise) setup and hold " "Critical Warning: From CLK_50M (Rise) to CLK_50M (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.712 " "Info: Worst-case setup slack is -14.712" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.712     -1773.057 CLK_50M  " "Info:   -14.712     -1773.057 CLK_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Info: Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358         0.000 CLK_50M  " "Info:     0.358         0.000 CLK_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50M (Rise) CLK_50M (Rise) setup and hold " "Critical Warning: From CLK_50M (Rise) to CLK_50M (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.057 " "Info: Worst-case setup slack is -13.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.057     -1572.626 CLK_50M  " "Info:   -13.057     -1572.626 CLK_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Info: Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312         0.000 CLK_50M  " "Info:     0.312         0.000 CLK_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK_50M (Rise) CLK_50M (Rise) setup and hold " "Critical Warning: From CLK_50M (Rise) to CLK_50M (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.879 " "Info: Worst-case setup slack is -7.879" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.879      -915.728 CLK_50M  " "Info:    -7.879      -915.728 CLK_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Info: Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 CLK_50M  " "Info:     0.187         0.000 CLK_50M " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "recovery " "Info: No recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "removal " "Info: No removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_MIN_PULSE_WIDTH_TIMING_NOT_MET" "" "Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." {  } {  } 1 0 "Found minimum pulse width or period violations. See Report Minimum Pulse Width for details." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_HAS_DISABLED_SETTINGS" "" "Info: The Metastability Analysis global option is set to OFF." {  } {  } 0 0 "The Metastability Analysis global option is set to OFF." 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_IS_EMPTY" "" "Info: No synchronizer chains to report." {  } {  } 0 0 "No synchronizer chains to report." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 20:39:23 2016 " "Info: Processing ended: Fri Jun 03 20:39:23 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Info: Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
