Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jun 22 16:18:44 2019
| Host         : DESKTOP-BJGGVCP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LFSR_16_BIT_timing_summary_routed.rpt -pb LFSR_16_BIT_timing_summary_routed.pb -rpx LFSR_16_BIT_timing_summary_routed.rpx -warn_on_violation
| Design       : LFSR_16_BIT
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: input_value[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: input_value[9] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: reset (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.094        0.000                      0                   32        0.314        0.000                      0                   32        3.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.094        0.000                      0                   32        0.314        0.000                      0                   32        3.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.094ns  (required time - arrival time)
  Source:                 actual_value_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[15]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.739ns  (logic 0.704ns (25.706%)  route 2.035ns (74.294%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 12.445 - 8.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.742     4.965    clock_IBUF_BUFG
    SLICE_X40Y19         FDPE                                         r  actual_value_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDPE (Prop_fdpe_C_Q)         0.456     5.421 r  actual_value_reg[2]_P/Q
                         net (fo=1, routed)           0.510     5.931    actual_value_reg[2]_P_n_0
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.055 r  output_value_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.808     6.863    output_value_OBUF[2]
    SLICE_X43Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  actual_value[15]_C_i_1/O
                         net (fo=2, routed)           0.717     7.704    next_value[15]
    SLICE_X40Y27         FDPE                                         r  actual_value_reg[15]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562    12.445    clock_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  actual_value_reg[15]_P/C
                         clock pessimism              0.455    12.900    
                         clock uncertainty           -0.035    12.865    
    SLICE_X40Y27         FDPE (Setup_fdpe_C_D)       -0.067    12.798    actual_value_reg[15]_P
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  5.094    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 actual_value_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[15]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.733ns  (logic 0.704ns (25.761%)  route 2.029ns (74.239%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 12.445 - 8.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.742     4.965    clock_IBUF_BUFG
    SLICE_X40Y19         FDPE                                         r  actual_value_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDPE (Prop_fdpe_C_Q)         0.456     5.421 r  actual_value_reg[2]_P/Q
                         net (fo=1, routed)           0.510     5.931    actual_value_reg[2]_P_n_0
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.055 r  output_value_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.808     6.863    output_value_OBUF[2]
    SLICE_X43Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.987 r  actual_value[15]_C_i_1/O
                         net (fo=2, routed)           0.711     7.698    next_value[15]
    SLICE_X41Y27         FDCE                                         r  actual_value_reg[15]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.562    12.445    clock_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  actual_value_reg[15]_C/C
                         clock pessimism              0.455    12.900    
                         clock uncertainty           -0.035    12.865    
    SLICE_X41Y27         FDCE (Setup_fdce_C_D)       -0.067    12.798    actual_value_reg[15]_C
  -------------------------------------------------------------------
                         required time                         12.798    
                         arrival time                          -7.698    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.708ns  (required time - arrival time)
  Source:                 actual_value_reg[14]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[13]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.580ns (27.235%)  route 1.550ns (72.765%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 12.449 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.741     4.964    clock_IBUF_BUFG
    SLICE_X39Y31         FDCE                                         r  actual_value_reg[14]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.456     5.420 r  actual_value_reg[14]_C/Q
                         net (fo=1, routed)           0.805     6.225    actual_value_reg[14]_C_n_0
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.349 r  output_value_OBUF[14]_inst_i_1/O
                         net (fo=3, routed)           0.745     7.094    output_value_OBUF[14]
    SLICE_X43Y31         FDCE                                         r  actual_value_reg[13]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.566    12.449    clock_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  actual_value_reg[13]_C/C
                         clock pessimism              0.455    12.904    
                         clock uncertainty           -0.035    12.869    
    SLICE_X43Y31         FDCE (Setup_fdce_C_D)       -0.067    12.802    actual_value_reg[13]_C
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  5.708    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 actual_value_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[3]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        2.024ns  (logic 0.580ns (28.651%)  route 1.444ns (71.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.447ns = ( 12.447 - 8.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.740     4.963    clock_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  actual_value_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.419 r  actual_value_reg[4]_C/Q
                         net (fo=1, routed)           0.798     6.217    actual_value_reg[4]_C_n_0
    SLICE_X43Y20         LUT3 (Prop_lut3_I2_O)        0.124     6.341 r  output_value_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.646     6.987    output_value_OBUF[4]
    SLICE_X39Y20         FDPE                                         r  actual_value_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.564    12.447    clock_IBUF_BUFG
    SLICE_X39Y20         FDPE                                         r  actual_value_reg[3]_P/C
                         clock pessimism              0.455    12.902    
                         clock uncertainty           -0.035    12.867    
    SLICE_X39Y20         FDPE (Setup_fdpe_C_D)       -0.067    12.800    actual_value_reg[3]_P
  -------------------------------------------------------------------
                         required time                         12.800    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.933ns  (required time - arrival time)
  Source:                 actual_value_reg[14]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[13]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        1.940ns  (logic 0.580ns (29.892%)  route 1.360ns (70.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 12.449 - 8.000 ) 
    Source Clock Delay      (SCD):    4.964ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.741     4.964    clock_IBUF_BUFG
    SLICE_X39Y31         FDCE                                         r  actual_value_reg[14]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDCE (Prop_fdce_C_Q)         0.456     5.420 r  actual_value_reg[14]_C/Q
                         net (fo=1, routed)           0.805     6.225    actual_value_reg[14]_C_n_0
    SLICE_X41Y31         LUT3 (Prop_lut3_I2_O)        0.124     6.349 r  output_value_OBUF[14]_inst_i_1/O
                         net (fo=3, routed)           0.555     6.904    output_value_OBUF[14]
    SLICE_X42Y31         FDPE                                         r  actual_value_reg[13]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.566    12.449    clock_IBUF_BUFG
    SLICE_X42Y31         FDPE                                         r  actual_value_reg[13]_P/C
                         clock pessimism              0.455    12.904    
                         clock uncertainty           -0.035    12.869    
    SLICE_X42Y31         FDPE (Setup_fdpe_C_D)       -0.031    12.838    actual_value_reg[13]_P
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -6.904    
  -------------------------------------------------------------------
                         slack                                  5.933    

Slack (MET) :             6.025ns  (required time - arrival time)
  Source:                 actual_value_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        1.888ns  (logic 0.580ns (30.727%)  route 1.308ns (69.273%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 12.451 - 8.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.742     4.965    clock_IBUF_BUFG
    SLICE_X43Y19         FDPE                                         r  actual_value_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.456     5.421 r  actual_value_reg[1]_P/Q
                         net (fo=1, routed)           0.498     5.919    actual_value_reg[1]_P_n_0
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.043 r  output_value_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.809     6.853    output_value_OBUF[1]
    SLICE_X42Y17         FDPE                                         r  actual_value_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.568    12.451    clock_IBUF_BUFG
    SLICE_X42Y17         FDPE                                         r  actual_value_reg[0]_P/C
                         clock pessimism              0.493    12.944    
                         clock uncertainty           -0.035    12.909    
    SLICE_X42Y17         FDPE (Setup_fdpe_C_D)       -0.031    12.878    actual_value_reg[0]_P
  -------------------------------------------------------------------
                         required time                         12.878    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                  6.025    

Slack (MET) :             6.099ns  (required time - arrival time)
  Source:                 actual_value_reg[2]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[1]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        1.810ns  (logic 0.580ns (32.040%)  route 1.230ns (67.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 12.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.742     4.965    clock_IBUF_BUFG
    SLICE_X40Y19         FDPE                                         r  actual_value_reg[2]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y19         FDPE (Prop_fdpe_C_Q)         0.456     5.421 r  actual_value_reg[2]_P/Q
                         net (fo=1, routed)           0.510     5.931    actual_value_reg[2]_P_n_0
    SLICE_X40Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.055 r  output_value_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.721     6.775    output_value_OBUF[2]
    SLICE_X42Y19         FDCE                                         r  actual_value_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.565    12.448    clock_IBUF_BUFG
    SLICE_X42Y19         FDCE                                         r  actual_value_reg[1]_C/C
                         clock pessimism              0.493    12.941    
                         clock uncertainty           -0.035    12.906    
    SLICE_X42Y19         FDCE (Setup_fdce_C_D)       -0.031    12.875    actual_value_reg[1]_C
  -------------------------------------------------------------------
                         required time                         12.875    
                         arrival time                          -6.775    
  -------------------------------------------------------------------
                         slack                                  6.099    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 actual_value_reg[15]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[14]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        1.731ns  (logic 0.580ns (33.501%)  route 1.151ns (66.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 12.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.960ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.737     4.960    clock_IBUF_BUFG
    SLICE_X41Y27         FDCE                                         r  actual_value_reg[15]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y27         FDCE (Prop_fdce_C_Q)         0.456     5.416 r  actual_value_reg[15]_C/Q
                         net (fo=1, routed)           0.493     5.909    actual_value_reg[15]_C_n_0
    SLICE_X41Y27         LUT3 (Prop_lut3_I2_O)        0.124     6.033 r  output_value_OBUF[15]_inst_i_1/O
                         net (fo=3, routed)           0.658     6.691    output_value_OBUF[15]
    SLICE_X39Y31         FDCE                                         r  actual_value_reg[14]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.565    12.448    clock_IBUF_BUFG
    SLICE_X39Y31         FDCE                                         r  actual_value_reg[14]_C/C
                         clock pessimism              0.455    12.903    
                         clock uncertainty           -0.035    12.868    
    SLICE_X39Y31         FDCE (Setup_fdce_C_D)       -0.067    12.801    actual_value_reg[14]_C
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                  6.109    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 actual_value_reg[4]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[3]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        1.728ns  (logic 0.580ns (33.558%)  route 1.148ns (66.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 12.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.963ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.740     4.963    clock_IBUF_BUFG
    SLICE_X43Y21         FDCE                                         r  actual_value_reg[4]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDCE (Prop_fdce_C_Q)         0.456     5.419 r  actual_value_reg[4]_C/Q
                         net (fo=1, routed)           0.798     6.217    actual_value_reg[4]_C_n_0
    SLICE_X43Y20         LUT3 (Prop_lut3_I2_O)        0.124     6.341 r  output_value_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           0.350     6.691    output_value_OBUF[4]
    SLICE_X40Y20         FDCE                                         r  actual_value_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.565    12.448    clock_IBUF_BUFG
    SLICE_X40Y20         FDCE                                         r  actual_value_reg[3]_C/C
                         clock pessimism              0.493    12.941    
                         clock uncertainty           -0.035    12.906    
    SLICE_X40Y20         FDCE (Setup_fdce_C_D)       -0.067    12.839    actual_value_reg[3]_C
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -6.691    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.164ns  (required time - arrival time)
  Source:                 actual_value_reg[1]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        1.747ns  (logic 0.580ns (33.205%)  route 1.167ns (66.795%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 12.449 - 8.000 ) 
    Source Clock Delay      (SCD):    4.965ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.742     4.965    clock_IBUF_BUFG
    SLICE_X43Y19         FDPE                                         r  actual_value_reg[1]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDPE (Prop_fdpe_C_Q)         0.456     5.421 r  actual_value_reg[1]_P/Q
                         net (fo=1, routed)           0.498     5.919    actual_value_reg[1]_P_n_0
    SLICE_X43Y19         LUT3 (Prop_lut3_I0_O)        0.124     6.043 r  output_value_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           0.669     6.712    output_value_OBUF[1]
    SLICE_X42Y18         FDCE                                         r  actual_value_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    U14                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.912     8.912 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    10.792    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.883 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.566    12.449    clock_IBUF_BUFG
    SLICE_X42Y18         FDCE                                         r  actual_value_reg[0]_C/C
                         clock pessimism              0.493    12.942    
                         clock uncertainty           -0.035    12.907    
    SLICE_X42Y18         FDCE (Setup_fdce_C_D)       -0.031    12.876    actual_value_reg[0]_C
  -------------------------------------------------------------------
                         required time                         12.876    
                         arrival time                          -6.712    
  -------------------------------------------------------------------
                         slack                                  6.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 actual_value_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[6]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.781%)  route 0.212ns (53.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.579     1.506    clock_IBUF_BUFG
    SLICE_X43Y24         FDPE                                         r  actual_value_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.647 r  actual_value_reg[7]_P/Q
                         net (fo=1, routed)           0.087     1.734    actual_value_reg[7]_P_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.779 r  output_value_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.124     1.903    output_value_OBUF[7]
    SLICE_X41Y23         FDCE                                         r  actual_value_reg[6]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.846     2.022    clock_IBUF_BUFG
    SLICE_X41Y23         FDCE                                         r  actual_value_reg[6]_C/C
                         clock pessimism             -0.502     1.520    
    SLICE_X41Y23         FDCE (Hold_fdce_C_D)         0.070     1.590    actual_value_reg[6]_C
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 actual_value_reg[9]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.781%)  route 0.212ns (53.219%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.580     1.507    clock_IBUF_BUFG
    SLICE_X43Y26         FDPE                                         r  actual_value_reg[9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  actual_value_reg[9]_P/Q
                         net (fo=1, routed)           0.087     1.735    actual_value_reg[9]_P_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.780 r  output_value_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           0.124     1.904    output_value_OBUF[9]
    SLICE_X41Y25         FDCE                                         r  actual_value_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.845     2.021    clock_IBUF_BUFG
    SLICE_X41Y25         FDCE                                         r  actual_value_reg[8]_C/C
                         clock pessimism             -0.502     1.519    
    SLICE_X41Y25         FDCE (Hold_fdce_C_D)         0.070     1.589    actual_value_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 actual_value_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[5]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.250%)  route 0.216ns (53.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.580     1.507    clock_IBUF_BUFG
    SLICE_X43Y23         FDPE                                         r  actual_value_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  actual_value_reg[6]_P/Q
                         net (fo=1, routed)           0.087     1.735    actual_value_reg[6]_P_n_0
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.045     1.780 r  output_value_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.129     1.909    output_value_OBUF[6]
    SLICE_X43Y22         FDPE                                         r  actual_value_reg[5]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.848     2.024    clock_IBUF_BUFG
    SLICE_X43Y22         FDPE                                         r  actual_value_reg[5]_P/C
                         clock pessimism             -0.502     1.522    
    SLICE_X43Y22         FDPE (Hold_fdpe_C_D)         0.070     1.592    actual_value_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 actual_value_reg[12]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[11]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.250%)  route 0.216ns (53.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.511    clock_IBUF_BUFG
    SLICE_X43Y30         FDCE                                         r  actual_value_reg[12]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  actual_value_reg[12]_C/Q
                         net (fo=1, routed)           0.087     1.739    actual_value_reg[12]_C_n_0
    SLICE_X42Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.784 r  output_value_OBUF[12]_inst_i_1/O
                         net (fo=3, routed)           0.129     1.913    output_value_OBUF[12]
    SLICE_X43Y29         FDCE                                         r  actual_value_reg[11]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     2.026    clock_IBUF_BUFG
    SLICE_X43Y29         FDCE                                         r  actual_value_reg[11]_C/C
                         clock pessimism             -0.502     1.524    
    SLICE_X43Y29         FDCE (Hold_fdce_C_D)         0.070     1.594    actual_value_reg[11]_C
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 actual_value_reg[13]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[12]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.250%)  route 0.216ns (53.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.585     1.512    clock_IBUF_BUFG
    SLICE_X43Y31         FDCE                                         r  actual_value_reg[13]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDCE (Prop_fdce_C_Q)         0.141     1.653 r  actual_value_reg[13]_C/Q
                         net (fo=1, routed)           0.087     1.740    actual_value_reg[13]_C_n_0
    SLICE_X42Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.785 r  output_value_OBUF[13]_inst_i_1/O
                         net (fo=3, routed)           0.129     1.914    output_value_OBUF[13]
    SLICE_X43Y30         FDCE                                         r  actual_value_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.851     2.027    clock_IBUF_BUFG
    SLICE_X43Y30         FDCE                                         r  actual_value_reg[12]_C/C
                         clock pessimism             -0.502     1.525    
    SLICE_X43Y30         FDCE (Hold_fdce_C_D)         0.070     1.595    actual_value_reg[12]_C
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 actual_value_reg[7]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[6]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.541%)  route 0.222ns (54.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.579     1.506    clock_IBUF_BUFG
    SLICE_X43Y24         FDPE                                         r  actual_value_reg[7]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDPE (Prop_fdpe_C_Q)         0.141     1.647 r  actual_value_reg[7]_P/Q
                         net (fo=1, routed)           0.087     1.734    actual_value_reg[7]_P_n_0
    SLICE_X42Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.779 r  output_value_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.135     1.914    output_value_OBUF[7]
    SLICE_X43Y23         FDPE                                         r  actual_value_reg[6]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.846     2.022    clock_IBUF_BUFG
    SLICE_X43Y23         FDPE                                         r  actual_value_reg[6]_P/C
                         clock pessimism             -0.502     1.520    
    SLICE_X43Y23         FDPE (Hold_fdpe_C_D)         0.070     1.590    actual_value_reg[6]_P
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 actual_value_reg[9]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.186ns (45.541%)  route 0.222ns (54.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.580     1.507    clock_IBUF_BUFG
    SLICE_X43Y26         FDPE                                         r  actual_value_reg[9]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  actual_value_reg[9]_P/Q
                         net (fo=1, routed)           0.087     1.735    actual_value_reg[9]_P_n_0
    SLICE_X42Y26         LUT3 (Prop_lut3_I0_O)        0.045     1.780 r  output_value_OBUF[9]_inst_i_1/O
                         net (fo=3, routed)           0.135     1.915    output_value_OBUF[9]
    SLICE_X43Y25         FDPE                                         r  actual_value_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.845     2.021    clock_IBUF_BUFG
    SLICE_X43Y25         FDPE                                         r  actual_value_reg[8]_P/C
                         clock pessimism             -0.502     1.519    
    SLICE_X43Y25         FDPE (Hold_fdpe_C_D)         0.070     1.589    actual_value_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 actual_value_reg[6]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.250%)  route 0.216ns (53.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.580     1.507    clock_IBUF_BUFG
    SLICE_X43Y23         FDPE                                         r  actual_value_reg[6]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDPE (Prop_fdpe_C_Q)         0.141     1.648 r  actual_value_reg[6]_P/Q
                         net (fo=1, routed)           0.087     1.735    actual_value_reg[6]_P_n_0
    SLICE_X42Y23         LUT3 (Prop_lut3_I0_O)        0.045     1.780 r  output_value_OBUF[6]_inst_i_1/O
                         net (fo=3, routed)           0.129     1.909    output_value_OBUF[6]
    SLICE_X42Y22         FDCE                                         r  actual_value_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.848     2.024    clock_IBUF_BUFG
    SLICE_X42Y22         FDCE                                         r  actual_value_reg[5]_C/C
                         clock pessimism             -0.502     1.522    
    SLICE_X42Y22         FDCE (Hold_fdce_C_D)         0.059     1.581    actual_value_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 actual_value_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[7]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.130%)  route 0.245ns (56.870%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.579     1.506    clock_IBUF_BUFG
    SLICE_X43Y25         FDPE                                         r  actual_value_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y25         FDPE (Prop_fdpe_C_Q)         0.141     1.647 r  actual_value_reg[8]_P/Q
                         net (fo=1, routed)           0.087     1.734    actual_value_reg[8]_P_n_0
    SLICE_X42Y25         LUT3 (Prop_lut3_I0_O)        0.045     1.779 r  output_value_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.158     1.937    output_value_OBUF[8]
    SLICE_X43Y24         FDPE                                         r  actual_value_reg[7]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.845     2.021    clock_IBUF_BUFG
    SLICE_X43Y24         FDPE                                         r  actual_value_reg[7]_P/C
                         clock pessimism             -0.482     1.539    
    SLICE_X43Y24         FDPE (Hold_fdpe_C_D)         0.070     1.609    actual_value_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 actual_value_reg[12]_C/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            actual_value_reg[11]_P/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.186ns (46.250%)  route 0.216ns (53.750%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.584     1.511    clock_IBUF_BUFG
    SLICE_X43Y30         FDCE                                         r  actual_value_reg[12]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDCE (Prop_fdce_C_Q)         0.141     1.652 r  actual_value_reg[12]_C/Q
                         net (fo=1, routed)           0.087     1.739    actual_value_reg[12]_C_n_0
    SLICE_X42Y30         LUT3 (Prop_lut3_I2_O)        0.045     1.784 r  output_value_OBUF[12]_inst_i_1/O
                         net (fo=3, routed)           0.129     1.913    output_value_OBUF[12]
    SLICE_X42Y29         FDPE                                         r  actual_value_reg[11]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.850     2.026    clock_IBUF_BUFG
    SLICE_X42Y29         FDPE                                         r  actual_value_reg[11]_P/C
                         clock pessimism             -0.502     1.524    
    SLICE_X42Y29         FDPE (Hold_fdpe_C_D)         0.059     1.583    actual_value_reg[11]_P
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y18   actual_value_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X42Y17   actual_value_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X42Y27   actual_value_reg[10]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X42Y28   actual_value_reg[10]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y29   actual_value_reg[11]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X42Y29   actual_value_reg[11]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y30   actual_value_reg[12]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X42Y30   actual_value_reg[12]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y31   actual_value_reg[13]_C/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y18   actual_value_reg[0]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17   actual_value_reg[0]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27   actual_value_reg[10]_C/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30   actual_value_reg[12]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y30   actual_value_reg[12]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y31   actual_value_reg[13]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y31   actual_value_reg[13]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X39Y31   actual_value_reg[14]_C/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X41Y31   actual_value_reg[14]_P/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X41Y27   actual_value_reg[15]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y18   actual_value_reg[0]_C/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y17   actual_value_reg[0]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y27   actual_value_reg[10]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y28   actual_value_reg[10]_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y28   actual_value_reg[10]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y29   actual_value_reg[11]_C/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y29   actual_value_reg[11]_C/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29   actual_value_reg[11]_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         4.000       3.500      SLICE_X42Y29   actual_value_reg[11]_P/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y30   actual_value_reg[12]_C/C



