

#define i386 1
#define linux 1
#define unix 1



#define CCL_h_INCLUDED 1
#define Except_REQUIRE(t) 

#define MDS_h_INCLUDED 

/*
 * !!!!	MDS.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

//
#define ECL_INCLUDED 



#define ECL_CONFIG_H 





/*
 * This file contains all the definitions that are generated by configure
 * and must be visible in the installed version
 */

#define ECL_NTRACE_UNDEF 1
#define ECL_NDTOR_UNDEF 1
#define ECL_NXMLIO_UNDEF 1

#define ECL_DEBUG 0





/*
 * Set ECL_OPTIMIZE according to __OPTIMIZE__ (defined by gcc and icc) and NDEBUG.
 */
#define ECL_OPTIMIZE 0







/*
 * Platform --	Enumeration.
 */
typedef enum Platform {
#define Platform(NAME,CHARWIDTH,ADDRWIDTH,ENDIAN) Platform_ ##NAME,

  Platform__UNDEF,

/*
  st200/Platform.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Platform_st200_arch,

#undef Platform


#define PlatformInt_TYPEDEF typedef int32_t PlatformInt;



#define PlatformUInt_TYPEDEF typedef uint32_t PlatformUInt;


  Platform__
#undef Platform
} Platform;
typedef uint8_t short_Platform;

/*
 * Expand MDS-generated macros that typedef PlatformInt and PlatformUInt.
 */
typedef int32_t PlatformInt;
typedef uint32_t PlatformUInt;

/*
 * Encoding --	Enumeration.
 */
typedef enum Encoding {
#define Encoding(NAME,PROCESSOR,WORDTYPE,WORDCOUNT) Encoding_ ##NAME,

  Encoding__UNDEF,

/*
  st200/Encoding.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Encoding_st220_ANY,
Encoding_st220_ANYX,
Encoding_st231_ANY,
Encoding_st231_ANYX,
Encoding_st240_ANY,
Encoding_st240_ANYX,

#undef Encoding


#define Encoding_SIZE_MAX 8


  Encoding__
#undef Encoding
} Encoding;
typedef uint8_t short_Encoding;

/*
 * NativeType --	Enumeration.
 */
typedef enum NativeType {
#define NativeType(NAME,WIDTH,SIGNED,SIZEOF,ALIGN,FORMAT,SLICE) NativeType_ ##NAME,

  NativeType__UNDEF,

/*
  st200/NativeType.enum --
  Automatically generated from the Machine Description System (MDS).
*/



NativeType_st200_Bool,
NativeType_st200_UInt8,
NativeType_st200_Int8,
NativeType_st200_UInt16,
NativeType_st200_Int16,
NativeType_st200_UInt32,
NativeType_st200_Int32,
NativeType_st200_UInt64,
NativeType_st200_Int64,
NativeType_st200_UIntPtr,
NativeType_st200_IntPtr,
NativeType_st200_Float32,
NativeType_st200_Float64,

#undef NativeType

  NativeType__
#undef NativeType
} NativeType;
typedef uint8_t short_NativeType;

/*
 * StorageCell --	Enumeration.
 */
typedef enum StorageCell {
#define StorageCell(NAME,KIND,WIDTH) StorageCell_ ##NAME,

  StorageCell__UNDEF,

/*
  st200/Storage.enum --
  Automatically generated from the Machine Description System (MDS).
*/



StorageCell_st200_PC,
StorageCell_st200_BR0,
StorageCell_st200_BR1,
StorageCell_st200_BR2,
StorageCell_st200_BR3,
StorageCell_st200_BR4,
StorageCell_st200_BR5,
StorageCell_st200_BR6,
StorageCell_st200_BR7,
StorageCell_st200_GR0,
StorageCell_st200_GR1,
StorageCell_st200_GR2,
StorageCell_st200_GR3,
StorageCell_st200_GR4,
StorageCell_st200_GR5,
StorageCell_st200_GR6,
StorageCell_st200_GR7,
StorageCell_st200_GR8,
StorageCell_st200_GR9,
StorageCell_st200_GR10,
StorageCell_st200_GR11,
StorageCell_st200_GR12,
StorageCell_st200_GR13,
StorageCell_st200_GR14,
StorageCell_st200_GR15,
StorageCell_st200_GR16,
StorageCell_st200_GR17,
StorageCell_st200_GR18,
StorageCell_st200_GR19,
StorageCell_st200_GR20,
StorageCell_st200_GR21,
StorageCell_st200_GR22,
StorageCell_st200_GR23,
StorageCell_st200_GR24,
StorageCell_st200_GR25,
StorageCell_st200_GR26,
StorageCell_st200_GR27,
StorageCell_st200_GR28,
StorageCell_st200_GR29,
StorageCell_st200_GR30,
StorageCell_st200_GR31,
StorageCell_st200_GR32,
StorageCell_st200_GR33,
StorageCell_st200_GR34,
StorageCell_st200_GR35,
StorageCell_st200_GR36,
StorageCell_st200_GR37,
StorageCell_st200_GR38,
StorageCell_st200_GR39,
StorageCell_st200_GR40,
StorageCell_st200_GR41,
StorageCell_st200_GR42,
StorageCell_st200_GR43,
StorageCell_st200_GR44,
StorageCell_st200_GR45,
StorageCell_st200_GR46,
StorageCell_st200_GR47,
StorageCell_st200_GR48,
StorageCell_st200_GR49,
StorageCell_st200_GR50,
StorageCell_st200_GR51,
StorageCell_st200_GR52,
StorageCell_st200_GR53,
StorageCell_st200_GR54,
StorageCell_st200_GR55,
StorageCell_st200_GR56,
StorageCell_st200_GR57,
StorageCell_st200_GR58,
StorageCell_st200_GR59,
StorageCell_st200_GR60,
StorageCell_st200_GR61,
StorageCell_st200_GR62,
StorageCell_st200_GR63,
StorageCell_st200_MEM,
StorageCell_Volatile,

#undef Storage


#define StorageCell_Control StorageCell_st200_PC



#define StorageCell_Memory StorageCell_st200_MEM


  StorageCell__
#undef StorageCell
} StorageCell;
typedef uint8_t short_StorageCell;

/*
 * Register --	Enumeration.
 */
typedef enum Register {
#define Register(NAME,NAMES,REGFILE,WIRED,STORAGECELLS,MINREADSTAGES) Register_ ##NAME,

  Register__UNDEF,

/*
  st200/Register.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Register_st200_BR0,


Register_st200_BR1,


Register_st200_BR2,


Register_st200_BR3,


Register_st200_BR4,


Register_st200_BR5,


Register_st200_BR6,


Register_st200_BR7,


Register_st200_GR0,


Register_st200_GR1,


Register_st200_GR2,


Register_st200_GR3,


Register_st200_GR4,


Register_st200_GR5,


Register_st200_GR6,


Register_st200_GR7,


Register_st200_GR8,


Register_st200_GR9,


Register_st200_GR10,


Register_st200_GR11,


Register_st200_GR12,


Register_st200_GR13,


Register_st200_GR14,


Register_st200_GR15,


Register_st200_GR16,


Register_st200_GR17,


Register_st200_GR18,


Register_st200_GR19,


Register_st200_GR20,


Register_st200_GR21,


Register_st200_GR22,


Register_st200_GR23,


Register_st200_GR24,


Register_st200_GR25,


Register_st200_GR26,


Register_st200_GR27,


Register_st200_GR28,


Register_st200_GR29,


Register_st200_GR30,


Register_st200_GR31,


Register_st200_GR32,


Register_st200_GR33,


Register_st200_GR34,


Register_st200_GR35,


Register_st200_GR36,


Register_st200_GR37,


Register_st200_GR38,


Register_st200_GR39,


Register_st200_GR40,


Register_st200_GR41,


Register_st200_GR42,


Register_st200_GR43,


Register_st200_GR44,


Register_st200_GR45,


Register_st200_GR46,


Register_st200_GR47,


Register_st200_GR48,


Register_st200_GR49,


Register_st200_GR50,


Register_st200_GR51,


Register_st200_GR52,


Register_st200_GR53,


Register_st200_GR54,


Register_st200_GR55,


Register_st200_GR56,


Register_st200_GR57,


Register_st200_GR58,


Register_st200_GR59,


Register_st200_GR60,


Register_st200_GR61,


Register_st200_GR62,


Register_st200_GR63,


Register_st200_LR,


Register_st200_PR0,


Register_st200_PR1,


Register_st200_PR2,


Register_st200_PR3,


Register_st200_PR4,


Register_st200_PR5,


Register_st200_PR6,


Register_st200_PR7,


Register_st200_PR8,


Register_st200_PR9,


Register_st200_PR10,


Register_st200_PR11,


Register_st200_PR12,


Register_st200_PR13,


Register_st200_PR14,


Register_st200_PR15,


Register_st200_PR16,


Register_st200_PR17,


Register_st200_PR18,


Register_st200_PR19,


Register_st200_PR20,


Register_st200_PR21,


Register_st200_PR22,


Register_st200_PR23,


Register_st200_PR24,


Register_st200_PR25,


Register_st200_PR26,


Register_st200_PR27,


Register_st200_PR28,


Register_st200_PR29,


Register_st200_PR30,



#undef Register


#define RegisterStorageCells_COUNT_MAX 2



#define RegisterList_COUNT_MAX 104



#define RegisterSet_WORDTYPE uint32_t


#define RegisterSet_WORDBITS (sizeof(RegisterSet_WORDTYPE)*8)


#define RegisterSet_MAJOR(member) ((Register)(member)/(RegisterSet_WORDBITS))


#define RegisterSet_MINOR(member) ((Register)(member)&(RegisterSet_WORDBITS - 1))


#define RegisterSet_WORDCOUNT (RegisterSet_MAJOR(104) + 1)



#define Register_NAMES_COUNT_MAX 1


  Register__,
#undef Register
  Register__Volatile,
  Register__Control,
  Register__Memory,
  Register___,
} Register;
typedef uint8_t short_Register;
#define Register__BIAS (Register__UNDEF + 1)

/*
 * RegFile --	Enumeration.
 */
typedef enum RegFile {
#define RegFile(NAME,WIDTH,LOWREGISTER,HIGHREGISTER,NATIVETYPES) RegFile_ ##NAME,

  RegFile__UNDEF,

/*
  st200/RegFile.enum --
  Automatically generated from the Machine Description System (MDS).
*/



RegFile_st200_BR,

RegFile_st200_GR,

RegFile_st200_PR,


#undef RegFile

  RegFile__
#undef RegFile
} RegFile;
typedef uint8_t short_RegFile;

/*
 * RegClass --	Enumeration.
 */
typedef enum RegClass {
#define RegClass(NAME,REGFILE,REGISTERS,ENCODE,DECODE,MINREADSTAGES) RegClass_ ##NAME,

  RegClass__UNDEF,

/*
  st200/RegClass.enum --
  Automatically generated from the Machine Description System (MDS).
*/



RegClass_st200_branch,





RegClass_st200_general,





RegClass_st200_nolink,





RegClass_st200_link,





RegClass_st200_predicate,





RegClass_st200_paired,





RegClass_st200_pairedfirst,





RegClass_st200_pairedsecond,





RegClass_st200_nzpaired,





RegClass_st200_nzpairedfirst,





RegClass_st200_nzpairedsecond,






#undef RegClass

  RegClass__
#undef RegClass
} RegClass;
typedef uint8_t short_RegClass;

/*
 * RegMask --	Enumeration.
 */
typedef enum RegMask {
#define RegMask(NAME,REGISTERS,REGFILE,ENCODE,DECODE) RegMask_ ##NAME,

  RegMask__UNDEF,

/*
  st200/RegMask.enum --
  Automatically generated from the Machine Description System (MDS).
*/




#undef RegMask

  RegMask__
#undef RegMask
} RegMask;
typedef uint8_t short_RegMask;

/*
 * Modifier --	Enumeration.
 */
typedef enum Modifier {
#define ALIAS(alias,name) Modifier_ ##alias = Modifier_ ##name,
#define ALIASES(count,items) items
#define MEMBER(name,ENCODED,NAMES,ALIASES) Modifier_ ##name, ALIASES

#define MEMBERS(count,items) items
#define Modifier(NAME,MEMBERS,ENCODE,DECODE) MEMBERS

  Modifier__UNDEF,

/*
  st200/Modifier.enum --
  Automatically generated from the Machine Description System (MDS).
*/




#undef Modifier


#define Modifier_NAMES_COUNT_MAX 0


  Modifier__
#undef Modifier
#undef MEMBERS
#undef MEMBER
#undef ALIASES
#undef ALIAS
#undef ENCODED
} Modifier;
typedef uint8_t short_Modifier;

/*
 * Relocation --	Enumeration.
 */
typedef enum Relocation {
#define Relocation(NAME,RELATIVE,ENCODE,DECODE,LINKER) Relocation_ ##NAME,

  Relocation__UNDEF,

/*
  st200/Relocation.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Relocation_st200_btarg,



Relocation_st200_isrc2,



Relocation_st200_xsrc2,



Relocation_st200_xsrc2_gprel,



Relocation_st200_xsrc2_gotoff,



Relocation_st200_xsrc2_neggprel,




#undef Relocation

  Relocation__
#undef Relocation
} Relocation;
typedef uint8_t short_Relocation;

/*
 * Immediate --	Enumeration.
 */
typedef enum Immediate {
#define Immediate(NAME,MINVALUE,MAXVALUE,SIGNED,RELOCATIONS,ENCODE,DECODE) Immediate_ ##NAME,

  Immediate__UNDEF,

/*
  st200/Immediate.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Immediate_st200_btarg,



Immediate_st200_isrc2,



Immediate_st200_imm,



Immediate_st200_sbrknum,



Immediate_st200_xsrc2,



Immediate_st200_brknum,




#undef Immediate


#define ImmediateRelocations_COUNT_MAX 4


  Immediate__
#undef Immediate
} Immediate;
typedef uint8_t short_Immediate;

/*
 * Operand --	Enumeration.
 */
typedef enum Operand {
#define Operand(NAME,METHOD,WORDTYPE,ENCODE,DECODE) Operand_ ##NAME,

  Operand__UNDEF,

/*
  st200/Operand.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Operand_st200_bcond,


Operand_st200_bdest,


Operand_st200_bdest2,


Operand_st200_btarg,


Operand_st200_dest,


Operand_st200_nldest,


Operand_st200_ibdest,


Operand_st200_idest,


Operand_st200_nlidest,


Operand_st200_isrc2,


Operand_st200_imm,


Operand_st200_scond,


Operand_st200_src1,


Operand_st200_src2,


Operand_st200_sbrknum,


Operand_st200_xsrc2,


Operand_st200_bsrc1,


Operand_st200_bsrc2,


Operand_st200_idestp,


Operand_st200_pcond,


Operand_st200_src2p,


Operand_st200_brknum,



#undef Operand


#define Operands(NAME,OPERANDS,RELOCATABLE,ENCODE,DECODE) 
#undef Operands


#define Operands_COUNT_MAX 5



#define Operands_IMMEDIATE_COUNT_MAX 1



#define Operands_REGMASK_COUNT_MAX 0


  Operand__
#undef Operand
} Operand;
typedef uint8_t short_Operand;

/*
 * Format --	Enumeration.
 */
typedef enum Format {
#define Format(NAME,OPERANDS) Format_ ##NAME,

  Format__UNDEF,

/*
  st200/Format.enum --
  Automatically generated from the Machine Description System (MDS).
*/




#undef Format

  Format__
#undef Format
} Format;
typedef uint8_t short_Format;

/*
 * Syntax --	Enumeration.
 */
typedef enum Syntax {
#define Syntax(NAME,CONTENTS) Syntax_ ##NAME,

  Syntax__UNDEF,

/*
  st200/Syntax.enum --
  Automatically generated from the Machine Description System (MDS).
*/




#undef Syntax

  Syntax__
#undef Syntax
} Syntax;
typedef uint8_t short_Syntax;

/*
 * Operands --	Enumeration.
 */
typedef enum Operands {
#define Operands(NAME,OPERANDS,RELOCATABLE,ENCODE,DECODE) Operands_ ##NAME,

  Operands__UNDEF,

/*
  st200/Operand.enum --
  Automatically generated from the Machine Description System (MDS).
*/

#define Operand(NAME,METHOD,WORDTYPE,ENCODE,DECODE) 
#undef Operand




Operands_st200_dest_src1_src2,


Operands_st200_idest_src1_isrc2,


Operands_st200_idest_src1_xsrc2,


Operands_st200_dest_bdest_src1_src2_scond,


Operands_st200_bdest_src1_src2,


Operands_st200_ibdest_src1_isrc2,


Operands_st200_ibdest_src1_xsrc2,


Operands_st200_bcond_btarg,


Operands_st200_idest_src1,


Operands_st200_btarg,


Operands_st200_imm,


Operands_st200_nlidest_isrc2_src1,


Operands_st200_nlidest_xsrc2_src1,


Operands_st200_idest_isrc2_src1,


Operands_st200_idest_xsrc2_src1,


Operands_st200_nldest_src1_src2,


Operands_st200_nlidest_src1_isrc2,


Operands_st200_nlidest_src1_xsrc2,


Operands_st200_isrc2_src1,


Operands_st200_xsrc2_src1,


Operands_st200_sbrknum,


Operands_st200_dest_scond_src1_src2,


Operands_st200_idest_scond_src1_isrc2,


Operands_st200_idest_scond_src1_xsrc2,


Operands_st200_isrc2_src1_src2,


Operands_st200_xsrc2_src1_src2,


Operands_st200_dest_src2_src1,


Operands_st200_idest_scond,


Operands_st200_bdest_src1,


Operands_st200_dest_src2,


Operands_st200_idest_isrc2,


Operands_st200_idest_xsrc2,


Operands_st200_src2,


Operands_st200_bdest2_src1_src2,


Operands_st200_dest_src1,


Operands_st200_nldest_scond_src1_src2,


Operands_st200_bdest2_src1,


Operands_st200_dest_scond,


Operands_st200_bdest2_bsrc1_bsrc2,


Operands_st200_nldest_src1,


Operands_st200_brknum,


Operands_st200_nlidest_pcond_isrc2_src1,


Operands_st200_nlidest_pcond_xsrc2_src1,


Operands_st200_idestp_isrc2_src1,


Operands_st200_idestp_xsrc2_src1,


Operands_st200_idestp_pcond_isrc2_src1,


Operands_st200_idestp_pcond_xsrc2_src1,


Operands_st200_idest_pcond_isrc2_src1,


Operands_st200_idest_pcond_xsrc2_src1,


Operands_st200_bdest2_bsrc1,


Operands_st200_pcond_isrc2_src1,


Operands_st200_pcond_xsrc2_src1,


Operands_st200_isrc2_src1_pcond_src2,


Operands_st200_xsrc2_src1_pcond_src2,


Operands_st200_isrc2_src1_src2p,


Operands_st200_xsrc2_src1_src2p,


Operands_st200_isrc2_src1_pcond_src2p,


Operands_st200_xsrc2_src1_pcond_src2p,


Operands_st200_bdest2_src2_src1,


Operands_st200_dest_scond_src2_src1,



#undef Operands
  Operands__
#undef Operand
} Operands;
typedef uint8_t short_Operands;

/*
 * Instance --	Enumeration.
 */
typedef enum Instance {
#define Instance(NAME,SCHEDULING,ENCODING,OPCODES,OPERANDS,INCREMENT,MNEMONIC,SYNTAX,ACTIONARRAY,OPERATOR) Instance_ ##NAME,


  Instance__UNDEF,

/*
  st200/Instance.enum --
  Automatically generated from the Machine Description System (MDS).
*/




Instance_st220_add_dest_src1_src2,
Instance_st220_add_idest_src1_isrc2,
Instance_st220_add_idest_src1_xsrc2,
Instance_st220_addcg_dest_bdest_src1_src2_scond,
Instance_st220_and_dest_src1_src2,
Instance_st220_and_idest_src1_isrc2,
Instance_st220_and_idest_src1_xsrc2,
Instance_st220_andc_dest_src1_src2,
Instance_st220_andc_idest_src1_isrc2,
Instance_st220_andc_idest_src1_xsrc2,
Instance_st220_andl_dest_src1_src2,
Instance_st220_andl_bdest_src1_src2,
Instance_st220_andl_idest_src1_isrc2,
Instance_st220_andl_ibdest_src1_isrc2,
Instance_st220_andl_idest_src1_xsrc2,
Instance_st220_andl_ibdest_src1_xsrc2,
Instance_st220_asm_0_dest_src1_src2,
Instance_st220_asm_1_dest_src1_src2,
Instance_st220_asm_2_dest_src1_src2,
Instance_st220_asm_3_dest_src1_src2,
Instance_st220_asm_4_dest_src1_src2,
Instance_st220_asm_5_dest_src1_src2,
Instance_st220_asm_6_dest_src1_src2,
Instance_st220_asm_7_dest_src1_src2,
Instance_st220_asm_8_dest_src1_src2,
Instance_st220_asm_9_dest_src1_src2,
Instance_st220_asm_10_dest_src1_src2,
Instance_st220_asm_11_dest_src1_src2,
Instance_st220_asm_12_dest_src1_src2,
Instance_st220_asm_13_dest_src1_src2,
Instance_st220_asm_14_dest_src1_src2,
Instance_st220_asm_15_dest_src1_src2,
Instance_st220_asm_16_idest_src1_isrc2,
Instance_st220_asm_16_idest_src1_xsrc2,
Instance_st220_asm_17_idest_src1_isrc2,
Instance_st220_asm_17_idest_src1_xsrc2,
Instance_st220_asm_18_idest_src1_isrc2,
Instance_st220_asm_18_idest_src1_xsrc2,
Instance_st220_asm_19_idest_src1_isrc2,
Instance_st220_asm_19_idest_src1_xsrc2,
Instance_st220_asm_20_idest_src1_isrc2,
Instance_st220_asm_20_idest_src1_xsrc2,
Instance_st220_asm_21_idest_src1_isrc2,
Instance_st220_asm_21_idest_src1_xsrc2,
Instance_st220_asm_22_idest_src1_isrc2,
Instance_st220_asm_22_idest_src1_xsrc2,
Instance_st220_asm_23_idest_src1_isrc2,
Instance_st220_asm_23_idest_src1_xsrc2,
Instance_st220_asm_24_idest_src1_isrc2,
Instance_st220_asm_24_idest_src1_xsrc2,
Instance_st220_asm_25_idest_src1_isrc2,
Instance_st220_asm_25_idest_src1_xsrc2,
Instance_st220_asm_26_idest_src1_isrc2,
Instance_st220_asm_26_idest_src1_xsrc2,
Instance_st220_asm_27_idest_src1_isrc2,
Instance_st220_asm_27_idest_src1_xsrc2,
Instance_st220_asm_28_idest_src1_isrc2,
Instance_st220_asm_28_idest_src1_xsrc2,
Instance_st220_asm_29_idest_src1_isrc2,
Instance_st220_asm_29_idest_src1_xsrc2,
Instance_st220_asm_30_idest_src1_isrc2,
Instance_st220_asm_30_idest_src1_xsrc2,
Instance_st220_asm_31_idest_src1_isrc2,
Instance_st220_asm_31_idest_src1_xsrc2,
Instance_st220_br_bcond_btarg,
Instance_st220_break,
Instance_st220_brf_bcond_btarg,
Instance_st220_bswap_idest_src1,
Instance_st220_call_btarg,
Instance_st220_icall,
Instance_st220_clz_idest_src1,
Instance_st220_cmpeq_dest_src1_src2,
Instance_st220_cmpeq_bdest_src1_src2,
Instance_st220_cmpeq_idest_src1_isrc2,
Instance_st220_cmpeq_ibdest_src1_isrc2,
Instance_st220_cmpeq_idest_src1_xsrc2,
Instance_st220_cmpeq_ibdest_src1_xsrc2,
Instance_st220_cmpge_dest_src1_src2,
Instance_st220_cmpge_bdest_src1_src2,
Instance_st220_cmpge_idest_src1_isrc2,
Instance_st220_cmpge_ibdest_src1_isrc2,
Instance_st220_cmpge_idest_src1_xsrc2,
Instance_st220_cmpge_ibdest_src1_xsrc2,
Instance_st220_cmpgeu_dest_src1_src2,
Instance_st220_cmpgeu_bdest_src1_src2,
Instance_st220_cmpgeu_idest_src1_isrc2,
Instance_st220_cmpgeu_ibdest_src1_isrc2,
Instance_st220_cmpgeu_idest_src1_xsrc2,
Instance_st220_cmpgeu_ibdest_src1_xsrc2,
Instance_st220_cmpgt_dest_src1_src2,
Instance_st220_cmpgt_bdest_src1_src2,
Instance_st220_cmpgt_idest_src1_isrc2,
Instance_st220_cmpgt_ibdest_src1_isrc2,
Instance_st220_cmpgt_idest_src1_xsrc2,
Instance_st220_cmpgt_ibdest_src1_xsrc2,
Instance_st220_cmpgtu_dest_src1_src2,
Instance_st220_cmpgtu_bdest_src1_src2,
Instance_st220_cmpgtu_idest_src1_isrc2,
Instance_st220_cmpgtu_ibdest_src1_isrc2,
Instance_st220_cmpgtu_idest_src1_xsrc2,
Instance_st220_cmpgtu_ibdest_src1_xsrc2,
Instance_st220_cmple_dest_src1_src2,
Instance_st220_cmple_bdest_src1_src2,
Instance_st220_cmple_idest_src1_isrc2,
Instance_st220_cmple_ibdest_src1_isrc2,
Instance_st220_cmple_idest_src1_xsrc2,
Instance_st220_cmple_ibdest_src1_xsrc2,
Instance_st220_cmpleu_dest_src1_src2,
Instance_st220_cmpleu_bdest_src1_src2,
Instance_st220_cmpleu_idest_src1_isrc2,
Instance_st220_cmpleu_ibdest_src1_isrc2,
Instance_st220_cmpleu_idest_src1_xsrc2,
Instance_st220_cmpleu_ibdest_src1_xsrc2,
Instance_st220_cmplt_dest_src1_src2,
Instance_st220_cmplt_bdest_src1_src2,
Instance_st220_cmplt_idest_src1_isrc2,
Instance_st220_cmplt_ibdest_src1_isrc2,
Instance_st220_cmplt_idest_src1_xsrc2,
Instance_st220_cmplt_ibdest_src1_xsrc2,
Instance_st220_cmpltu_dest_src1_src2,
Instance_st220_cmpltu_bdest_src1_src2,
Instance_st220_cmpltu_idest_src1_isrc2,
Instance_st220_cmpltu_ibdest_src1_isrc2,
Instance_st220_cmpltu_idest_src1_xsrc2,
Instance_st220_cmpltu_ibdest_src1_xsrc2,
Instance_st220_cmpne_dest_src1_src2,
Instance_st220_cmpne_bdest_src1_src2,
Instance_st220_cmpne_idest_src1_isrc2,
Instance_st220_cmpne_ibdest_src1_isrc2,
Instance_st220_cmpne_idest_src1_xsrc2,
Instance_st220_cmpne_ibdest_src1_xsrc2,
Instance_st220_divs_dest_bdest_src1_src2_scond,
Instance_st220_goto_btarg,
Instance_st220_igoto,
Instance_st220_imml_imm,
Instance_st220_immr_imm,
Instance_st220_ldb_nlidest_isrc2_src1,
Instance_st220_ldb_nlidest_xsrc2_src1,
Instance_st220_ldb_d_nlidest_isrc2_src1,
Instance_st220_ldb_d_nlidest_xsrc2_src1,
Instance_st220_ldbu_nlidest_isrc2_src1,
Instance_st220_ldbu_nlidest_xsrc2_src1,
Instance_st220_ldbu_d_nlidest_isrc2_src1,
Instance_st220_ldbu_d_nlidest_xsrc2_src1,
Instance_st220_ldh_nlidest_isrc2_src1,
Instance_st220_ldh_nlidest_xsrc2_src1,
Instance_st220_ldh_d_nlidest_isrc2_src1,
Instance_st220_ldh_d_nlidest_xsrc2_src1,
Instance_st220_ldhu_nlidest_isrc2_src1,
Instance_st220_ldhu_nlidest_xsrc2_src1,
Instance_st220_ldhu_d_nlidest_isrc2_src1,
Instance_st220_ldhu_d_nlidest_xsrc2_src1,
Instance_st220_ldw_idest_isrc2_src1,
Instance_st220_ldw_idest_xsrc2_src1,
Instance_st220_ldw_d_idest_isrc2_src1,
Instance_st220_ldw_d_idest_xsrc2_src1,
Instance_st220_max_dest_src1_src2,
Instance_st220_max_idest_src1_isrc2,
Instance_st220_max_idest_src1_xsrc2,
Instance_st220_maxu_dest_src1_src2,
Instance_st220_maxu_idest_src1_isrc2,
Instance_st220_maxu_idest_src1_xsrc2,
Instance_st220_min_dest_src1_src2,
Instance_st220_min_idest_src1_isrc2,
Instance_st220_min_idest_src1_xsrc2,
Instance_st220_minu_dest_src1_src2,
Instance_st220_minu_idest_src1_isrc2,
Instance_st220_minu_idest_src1_xsrc2,
Instance_st220_mulh_nldest_src1_src2,
Instance_st220_mulh_nlidest_src1_isrc2,
Instance_st220_mulh_nlidest_src1_xsrc2,
Instance_st220_mulhh_nldest_src1_src2,
Instance_st220_mulhh_nlidest_src1_isrc2,
Instance_st220_mulhh_nlidest_src1_xsrc2,
Instance_st220_mulhhs_nldest_src1_src2,
Instance_st220_mulhhs_nlidest_src1_isrc2,
Instance_st220_mulhhs_nlidest_src1_xsrc2,
Instance_st220_mulhhu_nldest_src1_src2,
Instance_st220_mulhhu_nlidest_src1_isrc2,
Instance_st220_mulhhu_nlidest_src1_xsrc2,
Instance_st220_mulhs_nldest_src1_src2,
Instance_st220_mulhs_nlidest_src1_isrc2,
Instance_st220_mulhs_nlidest_src1_xsrc2,
Instance_st220_mulhu_nldest_src1_src2,
Instance_st220_mulhu_nlidest_src1_isrc2,
Instance_st220_mulhu_nlidest_src1_xsrc2,
Instance_st220_mull_nldest_src1_src2,
Instance_st220_mull_nlidest_src1_isrc2,
Instance_st220_mull_nlidest_src1_xsrc2,
Instance_st220_mullh_nldest_src1_src2,
Instance_st220_mullh_nlidest_src1_isrc2,
Instance_st220_mullh_nlidest_src1_xsrc2,
Instance_st220_mullhu_nldest_src1_src2,
Instance_st220_mullhu_nlidest_src1_isrc2,
Instance_st220_mullhu_nlidest_src1_xsrc2,
Instance_st220_mullhus_nldest_src1_src2,
Instance_st220_mullhus_nlidest_src1_isrc2,
Instance_st220_mullhus_nlidest_src1_xsrc2,
Instance_st220_mulll_nldest_src1_src2,
Instance_st220_mulll_nlidest_src1_isrc2,
Instance_st220_mulll_nlidest_src1_xsrc2,
Instance_st220_mulllu_nldest_src1_src2,
Instance_st220_mulllu_nlidest_src1_isrc2,
Instance_st220_mulllu_nlidest_src1_xsrc2,
Instance_st220_mullu_nldest_src1_src2,
Instance_st220_mullu_nlidest_src1_isrc2,
Instance_st220_mullu_nlidest_src1_xsrc2,
Instance_st220_nandl_dest_src1_src2,
Instance_st220_nandl_bdest_src1_src2,
Instance_st220_nandl_idest_src1_isrc2,
Instance_st220_nandl_ibdest_src1_isrc2,
Instance_st220_nandl_idest_src1_xsrc2,
Instance_st220_nandl_ibdest_src1_xsrc2,
Instance_st220_norl_dest_src1_src2,
Instance_st220_norl_bdest_src1_src2,
Instance_st220_norl_idest_src1_isrc2,
Instance_st220_norl_ibdest_src1_isrc2,
Instance_st220_norl_idest_src1_xsrc2,
Instance_st220_norl_ibdest_src1_xsrc2,
Instance_st220_or_dest_src1_src2,
Instance_st220_or_idest_src1_isrc2,
Instance_st220_or_idest_src1_xsrc2,
Instance_st220_orc_dest_src1_src2,
Instance_st220_orc_idest_src1_isrc2,
Instance_st220_orc_idest_src1_xsrc2,
Instance_st220_orl_dest_src1_src2,
Instance_st220_orl_bdest_src1_src2,
Instance_st220_orl_idest_src1_isrc2,
Instance_st220_orl_ibdest_src1_isrc2,
Instance_st220_orl_idest_src1_xsrc2,
Instance_st220_orl_ibdest_src1_xsrc2,
Instance_st220_pft_isrc2_src1,
Instance_st220_pft_xsrc2_src1,
Instance_st220_prgadd_isrc2_src1,
Instance_st220_prgadd_xsrc2_src1,
Instance_st220_prgset_isrc2_src1,
Instance_st220_prgset_xsrc2_src1,
Instance_st220_prgins,
Instance_st220_rfi,
Instance_st220_sbrk_sbrknum,
Instance_st220_sh1add_dest_src1_src2,
Instance_st220_sh1add_idest_src1_isrc2,
Instance_st220_sh1add_idest_src1_xsrc2,
Instance_st220_sh2add_dest_src1_src2,
Instance_st220_sh2add_idest_src1_isrc2,
Instance_st220_sh2add_idest_src1_xsrc2,
Instance_st220_sh3add_dest_src1_src2,
Instance_st220_sh3add_idest_src1_isrc2,
Instance_st220_sh3add_idest_src1_xsrc2,
Instance_st220_sh4add_dest_src1_src2,
Instance_st220_sh4add_idest_src1_isrc2,
Instance_st220_sh4add_idest_src1_xsrc2,
Instance_st220_shl_dest_src1_src2,
Instance_st220_shl_idest_src1_isrc2,
Instance_st220_shl_idest_src1_xsrc2,
Instance_st220_shr_dest_src1_src2,
Instance_st220_shr_idest_src1_isrc2,
Instance_st220_shr_idest_src1_xsrc2,
Instance_st220_shru_dest_src1_src2,
Instance_st220_shru_idest_src1_isrc2,
Instance_st220_shru_idest_src1_xsrc2,
Instance_st220_slct_dest_scond_src1_src2,
Instance_st220_slct_idest_scond_src1_isrc2,
Instance_st220_slct_idest_scond_src1_xsrc2,
Instance_st220_slctf_dest_scond_src1_src2,
Instance_st220_slctf_idest_scond_src1_isrc2,
Instance_st220_slctf_idest_scond_src1_xsrc2,
Instance_st220_stb_isrc2_src1_src2,
Instance_st220_stb_xsrc2_src1_src2,
Instance_st220_sth_isrc2_src1_src2,
Instance_st220_sth_xsrc2_src1_src2,
Instance_st220_stw_isrc2_src1_src2,
Instance_st220_stw_xsrc2_src1_src2,
Instance_st220_sub_dest_src2_src1,
Instance_st220_sub_idest_isrc2_src1,
Instance_st220_sub_idest_xsrc2_src1,
Instance_st220_sxtb_idest_src1,
Instance_st220_sxth_idest_src1,
Instance_st220_sync,
Instance_st220_syscall_sbrknum,
Instance_st220_xor_dest_src1_src2,
Instance_st220_xor_idest_src1_isrc2,
Instance_st220_xor_idest_src1_xsrc2,
Instance_st220_zxth_idest_src1,
Instance_st220_convbi_idest_scond,
Instance_st220_convib_bdest_src1,
Instance_st220_mov_bsrc_idest_scond,
Instance_st220_mov_bdest_bdest_src1,
Instance_st220_nop,
Instance_st220_mov_dest_src2,
Instance_st220_mov_idest_isrc2,
Instance_st220_mov_idest_xsrc2,
Instance_st220_mtb_bdest_src1,
Instance_st220_mfb_idest_scond,
Instance_st220_zxtb_idest_src1,
Instance_st220_syncins,
Instance_st220_return,
Instance_st231_add_dest_src1_src2,
Instance_st231_add_idest_src1_isrc2,
Instance_st231_add_idest_src1_xsrc2,
Instance_st231_addcg_dest_bdest_src1_src2_scond,
Instance_st231_and_dest_src1_src2,
Instance_st231_and_idest_src1_isrc2,
Instance_st231_and_idest_src1_xsrc2,
Instance_st231_andc_dest_src1_src2,
Instance_st231_andc_idest_src1_isrc2,
Instance_st231_andc_idest_src1_xsrc2,
Instance_st231_andl_dest_src1_src2,
Instance_st231_andl_bdest_src1_src2,
Instance_st231_andl_idest_src1_isrc2,
Instance_st231_andl_ibdest_src1_isrc2,
Instance_st231_andl_idest_src1_xsrc2,
Instance_st231_andl_ibdest_src1_xsrc2,
Instance_st231_asm_0_dest_src1_src2,
Instance_st231_asm_1_dest_src1_src2,
Instance_st231_asm_2_dest_src1_src2,
Instance_st231_asm_3_dest_src1_src2,
Instance_st231_asm_4_dest_src1_src2,
Instance_st231_asm_5_dest_src1_src2,
Instance_st231_asm_6_dest_src1_src2,
Instance_st231_asm_7_dest_src1_src2,
Instance_st231_asm_8_dest_src1_src2,
Instance_st231_asm_9_dest_src1_src2,
Instance_st231_asm_10_dest_src1_src2,
Instance_st231_asm_11_dest_src1_src2,
Instance_st231_asm_12_dest_src1_src2,
Instance_st231_asm_13_dest_src1_src2,
Instance_st231_asm_14_dest_src1_src2,
Instance_st231_asm_15_dest_src1_src2,
Instance_st231_asm_16_idest_src1_isrc2,
Instance_st231_asm_16_idest_src1_xsrc2,
Instance_st231_asm_17_idest_src1_isrc2,
Instance_st231_asm_17_idest_src1_xsrc2,
Instance_st231_asm_18_idest_src1_isrc2,
Instance_st231_asm_18_idest_src1_xsrc2,
Instance_st231_asm_19_idest_src1_isrc2,
Instance_st231_asm_19_idest_src1_xsrc2,
Instance_st231_asm_20_idest_src1_isrc2,
Instance_st231_asm_20_idest_src1_xsrc2,
Instance_st231_asm_21_idest_src1_isrc2,
Instance_st231_asm_21_idest_src1_xsrc2,
Instance_st231_asm_22_idest_src1_isrc2,
Instance_st231_asm_22_idest_src1_xsrc2,
Instance_st231_asm_23_idest_src1_isrc2,
Instance_st231_asm_23_idest_src1_xsrc2,
Instance_st231_asm_24_idest_src1_isrc2,
Instance_st231_asm_24_idest_src1_xsrc2,
Instance_st231_asm_25_idest_src1_isrc2,
Instance_st231_asm_25_idest_src1_xsrc2,
Instance_st231_asm_26_idest_src1_isrc2,
Instance_st231_asm_26_idest_src1_xsrc2,
Instance_st231_asm_27_idest_src1_isrc2,
Instance_st231_asm_27_idest_src1_xsrc2,
Instance_st231_asm_28_idest_src1_isrc2,
Instance_st231_asm_28_idest_src1_xsrc2,
Instance_st231_asm_29_idest_src1_isrc2,
Instance_st231_asm_29_idest_src1_xsrc2,
Instance_st231_asm_30_idest_src1_isrc2,
Instance_st231_asm_30_idest_src1_xsrc2,
Instance_st231_asm_31_idest_src1_isrc2,
Instance_st231_asm_31_idest_src1_xsrc2,
Instance_st231_br_bcond_btarg,
Instance_st231_break,
Instance_st231_brf_bcond_btarg,
Instance_st231_bswap_idest_src1,
Instance_st231_call_btarg,
Instance_st231_icall,
Instance_st231_clz_idest_src1,
Instance_st231_cmpeq_dest_src1_src2,
Instance_st231_cmpeq_bdest_src1_src2,
Instance_st231_cmpeq_idest_src1_isrc2,
Instance_st231_cmpeq_ibdest_src1_isrc2,
Instance_st231_cmpeq_idest_src1_xsrc2,
Instance_st231_cmpeq_ibdest_src1_xsrc2,
Instance_st231_cmpge_dest_src1_src2,
Instance_st231_cmpge_bdest_src1_src2,
Instance_st231_cmpge_idest_src1_isrc2,
Instance_st231_cmpge_ibdest_src1_isrc2,
Instance_st231_cmpge_idest_src1_xsrc2,
Instance_st231_cmpge_ibdest_src1_xsrc2,
Instance_st231_cmpgeu_dest_src1_src2,
Instance_st231_cmpgeu_bdest_src1_src2,
Instance_st231_cmpgeu_idest_src1_isrc2,
Instance_st231_cmpgeu_ibdest_src1_isrc2,
Instance_st231_cmpgeu_idest_src1_xsrc2,
Instance_st231_cmpgeu_ibdest_src1_xsrc2,
Instance_st231_cmpgt_dest_src1_src2,
Instance_st231_cmpgt_bdest_src1_src2,
Instance_st231_cmpgt_idest_src1_isrc2,
Instance_st231_cmpgt_ibdest_src1_isrc2,
Instance_st231_cmpgt_idest_src1_xsrc2,
Instance_st231_cmpgt_ibdest_src1_xsrc2,
Instance_st231_cmpgtu_dest_src1_src2,
Instance_st231_cmpgtu_bdest_src1_src2,
Instance_st231_cmpgtu_idest_src1_isrc2,
Instance_st231_cmpgtu_ibdest_src1_isrc2,
Instance_st231_cmpgtu_idest_src1_xsrc2,
Instance_st231_cmpgtu_ibdest_src1_xsrc2,
Instance_st231_cmple_dest_src1_src2,
Instance_st231_cmple_bdest_src1_src2,
Instance_st231_cmple_idest_src1_isrc2,
Instance_st231_cmple_ibdest_src1_isrc2,
Instance_st231_cmple_idest_src1_xsrc2,
Instance_st231_cmple_ibdest_src1_xsrc2,
Instance_st231_cmpleu_dest_src1_src2,
Instance_st231_cmpleu_bdest_src1_src2,
Instance_st231_cmpleu_idest_src1_isrc2,
Instance_st231_cmpleu_ibdest_src1_isrc2,
Instance_st231_cmpleu_idest_src1_xsrc2,
Instance_st231_cmpleu_ibdest_src1_xsrc2,
Instance_st231_cmplt_dest_src1_src2,
Instance_st231_cmplt_bdest_src1_src2,
Instance_st231_cmplt_idest_src1_isrc2,
Instance_st231_cmplt_ibdest_src1_isrc2,
Instance_st231_cmplt_idest_src1_xsrc2,
Instance_st231_cmplt_ibdest_src1_xsrc2,
Instance_st231_cmpltu_dest_src1_src2,
Instance_st231_cmpltu_bdest_src1_src2,
Instance_st231_cmpltu_idest_src1_isrc2,
Instance_st231_cmpltu_ibdest_src1_isrc2,
Instance_st231_cmpltu_idest_src1_xsrc2,
Instance_st231_cmpltu_ibdest_src1_xsrc2,
Instance_st231_cmpne_dest_src1_src2,
Instance_st231_cmpne_bdest_src1_src2,
Instance_st231_cmpne_idest_src1_isrc2,
Instance_st231_cmpne_ibdest_src1_isrc2,
Instance_st231_cmpne_idest_src1_xsrc2,
Instance_st231_cmpne_ibdest_src1_xsrc2,
Instance_st231_divs_dest_bdest_src1_src2_scond,
Instance_st231_goto_btarg,
Instance_st231_igoto,
Instance_st231_imml_imm,
Instance_st231_immr_imm,
Instance_st231_ldb_nlidest_isrc2_src1,
Instance_st231_ldb_nlidest_xsrc2_src1,
Instance_st231_ldb_d_nlidest_isrc2_src1,
Instance_st231_ldb_d_nlidest_xsrc2_src1,
Instance_st231_ldbu_nlidest_isrc2_src1,
Instance_st231_ldbu_nlidest_xsrc2_src1,
Instance_st231_ldbu_d_nlidest_isrc2_src1,
Instance_st231_ldbu_d_nlidest_xsrc2_src1,
Instance_st231_ldh_nlidest_isrc2_src1,
Instance_st231_ldh_nlidest_xsrc2_src1,
Instance_st231_ldh_d_nlidest_isrc2_src1,
Instance_st231_ldh_d_nlidest_xsrc2_src1,
Instance_st231_ldhu_nlidest_isrc2_src1,
Instance_st231_ldhu_nlidest_xsrc2_src1,
Instance_st231_ldhu_d_nlidest_isrc2_src1,
Instance_st231_ldhu_d_nlidest_xsrc2_src1,
Instance_st231_ldw_idest_isrc2_src1,
Instance_st231_ldw_idest_xsrc2_src1,
Instance_st231_ldw_d_idest_isrc2_src1,
Instance_st231_ldw_d_idest_xsrc2_src1,
Instance_st231_ldwl_idest_src1,
Instance_st231_max_dest_src1_src2,
Instance_st231_max_idest_src1_isrc2,
Instance_st231_max_idest_src1_xsrc2,
Instance_st231_maxu_dest_src1_src2,
Instance_st231_maxu_idest_src1_isrc2,
Instance_st231_maxu_idest_src1_xsrc2,
Instance_st231_min_dest_src1_src2,
Instance_st231_min_idest_src1_isrc2,
Instance_st231_min_idest_src1_xsrc2,
Instance_st231_minu_dest_src1_src2,
Instance_st231_minu_idest_src1_isrc2,
Instance_st231_minu_idest_src1_xsrc2,
Instance_st231_mulh_nldest_src1_src2,
Instance_st231_mulh_nlidest_src1_isrc2,
Instance_st231_mulh_nlidest_src1_xsrc2,
Instance_st231_mulhh_nldest_src1_src2,
Instance_st231_mulhh_nlidest_src1_isrc2,
Instance_st231_mulhh_nlidest_src1_xsrc2,
Instance_st231_mulhhs_nldest_src1_src2,
Instance_st231_mulhhs_nlidest_src1_isrc2,
Instance_st231_mulhhs_nlidest_src1_xsrc2,
Instance_st231_mulhhu_nldest_src1_src2,
Instance_st231_mulhhu_nlidest_src1_isrc2,
Instance_st231_mulhhu_nlidest_src1_xsrc2,
Instance_st231_mulhs_nldest_src1_src2,
Instance_st231_mulhs_nlidest_src1_isrc2,
Instance_st231_mulhs_nlidest_src1_xsrc2,
Instance_st231_mulhu_nldest_src1_src2,
Instance_st231_mulhu_nlidest_src1_isrc2,
Instance_st231_mulhu_nlidest_src1_xsrc2,
Instance_st231_mull_nldest_src1_src2,
Instance_st231_mull_nlidest_src1_isrc2,
Instance_st231_mull_nlidest_src1_xsrc2,
Instance_st231_mullh_nldest_src1_src2,
Instance_st231_mullh_nlidest_src1_isrc2,
Instance_st231_mullh_nlidest_src1_xsrc2,
Instance_st231_mullhu_nldest_src1_src2,
Instance_st231_mullhu_nlidest_src1_isrc2,
Instance_st231_mullhu_nlidest_src1_xsrc2,
Instance_st231_mullhus_nldest_src1_src2,
Instance_st231_mullhus_nlidest_src1_isrc2,
Instance_st231_mullhus_nlidest_src1_xsrc2,
Instance_st231_mulll_nldest_src1_src2,
Instance_st231_mulll_nlidest_src1_isrc2,
Instance_st231_mulll_nlidest_src1_xsrc2,
Instance_st231_mulllu_nldest_src1_src2,
Instance_st231_mulllu_nlidest_src1_isrc2,
Instance_st231_mulllu_nlidest_src1_xsrc2,
Instance_st231_mullu_nldest_src1_src2,
Instance_st231_mullu_nlidest_src1_isrc2,
Instance_st231_mullu_nlidest_src1_xsrc2,
Instance_st231_mul32_nldest_src1_src2,
Instance_st231_mul32_nlidest_src1_isrc2,
Instance_st231_mul32_nlidest_src1_xsrc2,
Instance_st231_mul64h_nldest_src1_src2,
Instance_st231_mul64h_nlidest_src1_isrc2,
Instance_st231_mul64h_nlidest_src1_xsrc2,
Instance_st231_mul64hu_nldest_src1_src2,
Instance_st231_mul64hu_nlidest_src1_isrc2,
Instance_st231_mul64hu_nlidest_src1_xsrc2,
Instance_st231_mulfrac_nldest_src1_src2,
Instance_st231_mulfrac_nlidest_src1_isrc2,
Instance_st231_mulfrac_nlidest_src1_xsrc2,
Instance_st231_nandl_dest_src1_src2,
Instance_st231_nandl_bdest_src1_src2,
Instance_st231_nandl_idest_src1_isrc2,
Instance_st231_nandl_ibdest_src1_isrc2,
Instance_st231_nandl_idest_src1_xsrc2,
Instance_st231_nandl_ibdest_src1_xsrc2,
Instance_st231_norl_dest_src1_src2,
Instance_st231_norl_bdest_src1_src2,
Instance_st231_norl_idest_src1_isrc2,
Instance_st231_norl_ibdest_src1_isrc2,
Instance_st231_norl_idest_src1_xsrc2,
Instance_st231_norl_ibdest_src1_xsrc2,
Instance_st231_or_dest_src1_src2,
Instance_st231_or_idest_src1_isrc2,
Instance_st231_or_idest_src1_xsrc2,
Instance_st231_orc_dest_src1_src2,
Instance_st231_orc_idest_src1_isrc2,
Instance_st231_orc_idest_src1_xsrc2,
Instance_st231_orl_dest_src1_src2,
Instance_st231_orl_bdest_src1_src2,
Instance_st231_orl_idest_src1_isrc2,
Instance_st231_orl_ibdest_src1_isrc2,
Instance_st231_orl_idest_src1_xsrc2,
Instance_st231_orl_ibdest_src1_xsrc2,
Instance_st231_pft_isrc2_src1,
Instance_st231_pft_xsrc2_src1,
Instance_st231_prgadd_isrc2_src1,
Instance_st231_prgadd_xsrc2_src1,
Instance_st231_prgins,
Instance_st231_prginspg_isrc2_src1,
Instance_st231_prginspg_xsrc2_src1,
Instance_st231_prgset_isrc2_src1,
Instance_st231_prgset_xsrc2_src1,
Instance_st231_pswclr_src2,
Instance_st231_pswset_src2,
Instance_st231_rfi,
Instance_st231_sbrk_sbrknum,
Instance_st231_sh1add_dest_src1_src2,
Instance_st231_sh1add_idest_src1_isrc2,
Instance_st231_sh1add_idest_src1_xsrc2,
Instance_st231_sh2add_dest_src1_src2,
Instance_st231_sh2add_idest_src1_isrc2,
Instance_st231_sh2add_idest_src1_xsrc2,
Instance_st231_sh3add_dest_src1_src2,
Instance_st231_sh3add_idest_src1_isrc2,
Instance_st231_sh3add_idest_src1_xsrc2,
Instance_st231_sh4add_dest_src1_src2,
Instance_st231_sh4add_idest_src1_isrc2,
Instance_st231_sh4add_idest_src1_xsrc2,
Instance_st231_shl_dest_src1_src2,
Instance_st231_shl_idest_src1_isrc2,
Instance_st231_shl_idest_src1_xsrc2,
Instance_st231_shr_dest_src1_src2,
Instance_st231_shr_idest_src1_isrc2,
Instance_st231_shr_idest_src1_xsrc2,
Instance_st231_shru_dest_src1_src2,
Instance_st231_shru_idest_src1_isrc2,
Instance_st231_shru_idest_src1_xsrc2,
Instance_st231_slct_dest_scond_src1_src2,
Instance_st231_slct_idest_scond_src1_isrc2,
Instance_st231_slct_idest_scond_src1_xsrc2,
Instance_st231_slctf_dest_scond_src1_src2,
Instance_st231_slctf_idest_scond_src1_isrc2,
Instance_st231_slctf_idest_scond_src1_xsrc2,
Instance_st231_stb_isrc2_src1_src2,
Instance_st231_stb_xsrc2_src1_src2,
Instance_st231_sth_isrc2_src1_src2,
Instance_st231_sth_xsrc2_src1_src2,
Instance_st231_stw_isrc2_src1_src2,
Instance_st231_stw_xsrc2_src1_src2,
Instance_st231_stwl_bdest2_src1_src2,
Instance_st231_sub_dest_src2_src1,
Instance_st231_sub_idest_isrc2_src1,
Instance_st231_sub_idest_xsrc2_src1,
Instance_st231_sxtb_idest_src1,
Instance_st231_sxth_idest_src1,
Instance_st231_sync,
Instance_st231_syscall_sbrknum,
Instance_st231_wmb,
Instance_st231_xor_dest_src1_src2,
Instance_st231_xor_idest_src1_isrc2,
Instance_st231_xor_idest_src1_xsrc2,
Instance_st231_zxth_idest_src1,
Instance_st231_convbi_idest_scond,
Instance_st231_convib_bdest_src1,
Instance_st231_mov_bsrc_idest_scond,
Instance_st231_mov_bdest_bdest_src1,
Instance_st231_nop,
Instance_st231_mov_dest_src2,
Instance_st231_mov_idest_isrc2,
Instance_st231_mov_idest_xsrc2,
Instance_st231_mtb_bdest_src1,
Instance_st231_mfb_idest_scond,
Instance_st231_zxtb_idest_src1,
Instance_st231_syncins,
Instance_st231_idle,
Instance_st231_return,
Instance_st240_add_ph_dest_src1_src2,
Instance_st240_adds_ph_dest_src1_src2,
Instance_st240_abss_ph_dest_src1,
Instance_st240_max_ph_dest_src1_src2,
Instance_st240_min_ph_dest_src1_src2,
Instance_st240_mul_ph_nldest_src1_src2,
Instance_st240_muladd_ph_nldest_src1_src2,
Instance_st240_mulfracadds_ph_nldest_src1_src2,
Instance_st240_mulfracrm_ph_nldest_src1_src2,
Instance_st240_mulfracrne_ph_nldest_src1_src2,
Instance_st240_shl_ph_dest_src1_src2,
Instance_st240_shl_ph_idest_src1_isrc2,
Instance_st240_shl_ph_idest_src1_xsrc2,
Instance_st240_shls_ph_nldest_src1_src2,
Instance_st240_shls_ph_nlidest_src1_isrc2,
Instance_st240_shls_ph_nlidest_src1_xsrc2,
Instance_st240_shr_ph_dest_src1_src2,
Instance_st240_shr_ph_idest_src1_isrc2,
Instance_st240_shr_ph_idest_src1_xsrc2,
Instance_st240_shrrnp_ph_nldest_src1_src2,
Instance_st240_shrrnp_ph_nlidest_src1_isrc2,
Instance_st240_shrrnp_ph_nlidest_src1_xsrc2,
Instance_st240_shrrne_ph_nldest_src1_src2,
Instance_st240_shrrne_ph_nlidest_src1_isrc2,
Instance_st240_shrrne_ph_nlidest_src1_xsrc2,
Instance_st240_sub_ph_dest_src2_src1,
Instance_st240_subs_ph_dest_src2_src1,
Instance_st240_shuff_pbh_dest_src1_src2,
Instance_st240_shuff_pbl_dest_src1_src2,
Instance_st240_shuff_phh_dest_src1_src2,
Instance_st240_shuff_phl_dest_src1_src2,
Instance_st240_shuffodd_pb_dest_src1_src2,
Instance_st240_shuffeve_pb_dest_src1_src2,
Instance_st240_perm_pb_dest_src1_src2,
Instance_st240_perm_pb_idest_src1_isrc2,
Instance_st240_perm_pb_idest_src1_xsrc2,
Instance_st240_ext1_pb_dest_src1_src2,
Instance_st240_ext2_pb_dest_src1_src2,
Instance_st240_ext3_pb_dest_src1_src2,
Instance_st240_packsu_pb_dest_src1_src2,
Instance_st240_pack_pb_dest_src1_src2,
Instance_st240_packrnp_phh_dest_src1_src2,
Instance_st240_packs_ph_dest_src1_src2,
Instance_st240_cmpeq_ph_dest_src1_src2,
Instance_st240_cmpgt_ph_dest_src1_src2,
Instance_st240_sadu_pb_nldest_src1_src2,
Instance_st240_absubu_pb_dest_src1_src2,
Instance_st240_muladdus_pb_nldest_src1_src2,
Instance_st240_avg4u_pb_nldest_scond_src1_src2,
Instance_st240_avgu_pb_dest_scond_src1_src2,
Instance_st240_cmpeq_pb_dest_src1_src2,
Instance_st240_cmpgtu_pb_dest_src1_src2,
Instance_st240_slct_pb_dest_scond_src1_src2,
Instance_st240_slct_pb_idest_scond_src1_isrc2,
Instance_st240_slct_pb_idest_scond_src1_xsrc2,
Instance_st240_slctf_pb_idest_scond_src1_isrc2,
Instance_st240_slctf_pb_idest_scond_src1_xsrc2,
Instance_st240_cmpeq_ph_bdest_bdest2_src1_src2,
Instance_st240_cmpeq_pb_bdest_bdest2_src1_src2,
Instance_st240_cmpgt_ph_bdest_bdest2_src1_src2,
Instance_st240_cmpgtu_pb_bdest_bdest2_src1_src2,
Instance_st240_mov_bdest_bdest2_src1,
Instance_st240_mov_bsrc_dest_scond,
Instance_st240_extl_pb_dest_scond_src1_src2,
Instance_st240_extr_pb_dest_scond_src1_src2,
Instance_st240_add_dest_src1_src2,
Instance_st240_add_idest_src1_isrc2,
Instance_st240_add_idest_src1_xsrc2,
Instance_st240_addcg_dest_bdest_src1_src2_scond,
Instance_st240_addf_n_nldest_src1_src2,
Instance_st240_addpc_idest_isrc2,
Instance_st240_addpc_idest_xsrc2,
Instance_st240_adds_dest_src1_src2,
Instance_st240_addso_dest_src1_src2,
Instance_st240_and_dest_src1_src2,
Instance_st240_and_idest_src1_isrc2,
Instance_st240_and_idest_src1_xsrc2,
Instance_st240_andl_bdest_bdest2_bsrc1_bsrc2,
Instance_st240_andc_dest_src1_src2,
Instance_st240_andc_idest_src1_isrc2,
Instance_st240_andc_idest_src1_xsrc2,
Instance_st240_andl_dest_src1_src2,
Instance_st240_andl_bdest2_src1_src2,
Instance_st240_asm_0_dest_src1_src2,
Instance_st240_asm_1_dest_src1_src2,
Instance_st240_asm_2_dest_src1_src2,
Instance_st240_asm_3_dest_src1_src2,
Instance_st240_asm_4_dest_src1_src2,
Instance_st240_asm_5_dest_src1_src2,
Instance_st240_asm_6_dest_src1_src2,
Instance_st240_asm_7_dest_src1_src2,
Instance_st240_asm_8_dest_src1_src2,
Instance_st240_asm_9_dest_src1_src2,
Instance_st240_asm_10_dest_src1_src2,
Instance_st240_asm_11_dest_src1_src2,
Instance_st240_asm_12_dest_src1_src2,
Instance_st240_asm_13_dest_src1_src2,
Instance_st240_asm_14_dest_src1_src2,
Instance_st240_asm_15_dest_src1_src2,
Instance_st240_asm_16_idest_src1_isrc2,
Instance_st240_asm_16_idest_src1_xsrc2,
Instance_st240_asm_17_idest_src1_isrc2,
Instance_st240_asm_17_idest_src1_xsrc2,
Instance_st240_asm_18_idest_src1_isrc2,
Instance_st240_asm_18_idest_src1_xsrc2,
Instance_st240_asm_19_idest_src1_isrc2,
Instance_st240_asm_19_idest_src1_xsrc2,
Instance_st240_asm_20_idest_src1_isrc2,
Instance_st240_asm_20_idest_src1_xsrc2,
Instance_st240_asm_21_idest_src1_isrc2,
Instance_st240_asm_21_idest_src1_xsrc2,
Instance_st240_asm_22_idest_src1_isrc2,
Instance_st240_asm_22_idest_src1_xsrc2,
Instance_st240_asm_23_idest_src1_isrc2,
Instance_st240_asm_23_idest_src1_xsrc2,
Instance_st240_asm_24_idest_src1_isrc2,
Instance_st240_asm_24_idest_src1_xsrc2,
Instance_st240_asm_25_idest_src1_isrc2,
Instance_st240_asm_25_idest_src1_xsrc2,
Instance_st240_asm_26_idest_src1_isrc2,
Instance_st240_asm_26_idest_src1_xsrc2,
Instance_st240_asm_27_idest_src1_isrc2,
Instance_st240_asm_27_idest_src1_xsrc2,
Instance_st240_asm_28_idest_src1_isrc2,
Instance_st240_asm_28_idest_src1_xsrc2,
Instance_st240_asm_29_idest_src1_isrc2,
Instance_st240_asm_29_idest_src1_xsrc2,
Instance_st240_asm_30_idest_src1_isrc2,
Instance_st240_asm_30_idest_src1_xsrc2,
Instance_st240_asm_31_idest_src1_isrc2,
Instance_st240_asm_31_idest_src1_xsrc2,
Instance_st240_br_bcond_btarg,
Instance_st240_break,
Instance_st240_brf_bcond_btarg,
Instance_st240_call_btarg,
Instance_st240_icall,
Instance_st240_clz_idest_src1,
Instance_st240_cmpeq_dest_src1_src2,
Instance_st240_cmpeq_idest_src1_isrc2,
Instance_st240_cmpeq_bdest2_src1_src2,
Instance_st240_cmpeq_ibdest_src1_isrc2,
Instance_st240_cmpeq_idest_src1_xsrc2,
Instance_st240_cmpeq_ibdest_src1_xsrc2,
Instance_st240_cmpeqf_n_dest_src1_src2,
Instance_st240_cmpeqf_n_bdest2_src1_src2,
Instance_st240_cmpge_idest_src1_isrc2,
Instance_st240_cmpge_ibdest_src1_isrc2,
Instance_st240_cmpge_idest_src1_xsrc2,
Instance_st240_cmpge_ibdest_src1_xsrc2,
Instance_st240_cmpgef_n_dest_src1_src2,
Instance_st240_cmpgef_n_bdest2_src1_src2,
Instance_st240_cmpgeu_idest_src1_isrc2,
Instance_st240_cmpgeu_ibdest_src1_isrc2,
Instance_st240_cmpgeu_idest_src1_xsrc2,
Instance_st240_cmpgeu_ibdest_src1_xsrc2,
Instance_st240_cmpgt_idest_src1_isrc2,
Instance_st240_cmpgt_ibdest_src1_isrc2,
Instance_st240_cmpgt_idest_src1_xsrc2,
Instance_st240_cmpgt_ibdest_src1_xsrc2,
Instance_st240_cmpgtf_n_dest_src1_src2,
Instance_st240_cmpgtf_n_bdest2_src1_src2,
Instance_st240_cmpgtu_idest_src1_isrc2,
Instance_st240_cmpgtu_ibdest_src1_isrc2,
Instance_st240_cmpgtu_idest_src1_xsrc2,
Instance_st240_cmpgtu_ibdest_src1_xsrc2,
Instance_st240_cmple_dest_src1_src2,
Instance_st240_cmple_idest_src1_isrc2,
Instance_st240_cmple_bdest2_src1_src2,
Instance_st240_cmple_ibdest_src1_isrc2,
Instance_st240_cmple_idest_src1_xsrc2,
Instance_st240_cmple_ibdest_src1_xsrc2,
Instance_st240_cmpleu_dest_src1_src2,
Instance_st240_cmpleu_idest_src1_isrc2,
Instance_st240_cmpleu_bdest2_src1_src2,
Instance_st240_cmpleu_ibdest_src1_isrc2,
Instance_st240_cmpleu_idest_src1_xsrc2,
Instance_st240_cmpleu_ibdest_src1_xsrc2,
Instance_st240_cmplt_dest_src1_src2,
Instance_st240_cmplt_idest_src1_isrc2,
Instance_st240_cmplt_bdest2_src1_src2,
Instance_st240_cmplt_ibdest_src1_isrc2,
Instance_st240_cmplt_idest_src1_xsrc2,
Instance_st240_cmplt_ibdest_src1_xsrc2,
Instance_st240_cmpltu_dest_src1_src2,
Instance_st240_cmpltu_idest_src1_isrc2,
Instance_st240_cmpltu_bdest2_src1_src2,
Instance_st240_cmpltu_ibdest_src1_isrc2,
Instance_st240_cmpltu_idest_src1_xsrc2,
Instance_st240_cmpltu_ibdest_src1_xsrc2,
Instance_st240_cmpne_dest_src1_src2,
Instance_st240_cmpne_idest_src1_isrc2,
Instance_st240_cmpne_bdest2_src1_src2,
Instance_st240_cmpne_ibdest_src1_isrc2,
Instance_st240_cmpne_idest_src1_xsrc2,
Instance_st240_cmpne_ibdest_src1_xsrc2,
Instance_st240_convfi_n_nldest_src1,
Instance_st240_convif_n_nldest_src1,
Instance_st240_dbgsbrk_brknum,
Instance_st240_dib,
Instance_st240_div_nldest_src1_src2,
Instance_st240_divu_nldest_src1_src2,
Instance_st240_extract_idest_src1_isrc2,
Instance_st240_extract_idest_src1_xsrc2,
Instance_st240_extractu_idest_src1_isrc2,
Instance_st240_extractu_idest_src1_xsrc2,
Instance_st240_extractl_idest_src1_isrc2,
Instance_st240_extractl_idest_src1_xsrc2,
Instance_st240_extractlu_idest_src1_isrc2,
Instance_st240_extractlu_idest_src1_xsrc2,
Instance_st240_flushadd_isrc2_src1,
Instance_st240_flushadd_xsrc2_src1,
Instance_st240_flushadd_l1_isrc2_src1,
Instance_st240_flushadd_l1_xsrc2_src1,
Instance_st240_goto_btarg,
Instance_st240_igoto,
Instance_st240_imml_imm,
Instance_st240_immr_imm,
Instance_st240_invadd_isrc2_src1,
Instance_st240_invadd_xsrc2_src1,
Instance_st240_invadd_l1_isrc2_src1,
Instance_st240_invadd_l1_xsrc2_src1,
Instance_st240_ldb_nlidest_isrc2_src1,
Instance_st240_ldb_nlidest_xsrc2_src1,
Instance_st240_ldbc_nlidest_pcond_isrc2_src1,
Instance_st240_ldbc_nlidest_pcond_xsrc2_src1,
Instance_st240_ldbu_nlidest_isrc2_src1,
Instance_st240_ldbu_nlidest_xsrc2_src1,
Instance_st240_ldbuc_nlidest_pcond_isrc2_src1,
Instance_st240_ldbuc_nlidest_pcond_xsrc2_src1,
Instance_st240_ldh_nlidest_isrc2_src1,
Instance_st240_ldh_nlidest_xsrc2_src1,
Instance_st240_ldhc_nlidest_pcond_isrc2_src1,
Instance_st240_ldhc_nlidest_pcond_xsrc2_src1,
Instance_st240_ldhu_nlidest_isrc2_src1,
Instance_st240_ldhu_nlidest_xsrc2_src1,
Instance_st240_ldhuc_nlidest_pcond_isrc2_src1,
Instance_st240_ldhuc_nlidest_pcond_xsrc2_src1,
Instance_st240_ldl_idestp_isrc2_src1,
Instance_st240_ldl_idestp_xsrc2_src1,
Instance_st240_ldlc_idestp_pcond_isrc2_src1,
Instance_st240_ldlc_idestp_pcond_xsrc2_src1,
Instance_st240_ldw_idest_isrc2_src1,
Instance_st240_ldw_idest_xsrc2_src1,
Instance_st240_ldwc_idest_pcond_isrc2_src1,
Instance_st240_ldwc_idest_pcond_xsrc2_src1,
Instance_st240_ldwl_idest_src1,
Instance_st240_max_dest_src1_src2,
Instance_st240_max_idest_src1_isrc2,
Instance_st240_max_idest_src1_xsrc2,
Instance_st240_maxu_dest_src1_src2,
Instance_st240_maxu_idest_src1_isrc2,
Instance_st240_maxu_idest_src1_xsrc2,
Instance_st240_min_dest_src1_src2,
Instance_st240_min_idest_src1_isrc2,
Instance_st240_min_idest_src1_xsrc2,
Instance_st240_minu_dest_src1_src2,
Instance_st240_minu_idest_src1_isrc2,
Instance_st240_minu_idest_src1_xsrc2,
Instance_st240_mov_bsrc_bdest_bdest2_bsrc1,
Instance_st240_mulf_n_nldest_src1_src2,
Instance_st240_mulfrac_nldest_src1_src2,
Instance_st240_mulfrac_nlidest_src1_isrc2,
Instance_st240_mulfrac_nlidest_src1_xsrc2,
Instance_st240_mulh_nldest_src1_src2,
Instance_st240_mulhh_nldest_src1_src2,
Instance_st240_mulhhu_nldest_src1_src2,
Instance_st240_mull_nldest_src1_src2,
Instance_st240_mullh_nldest_src1_src2,
Instance_st240_mullhu_nldest_src1_src2,
Instance_st240_mulll_nldest_src1_src2,
Instance_st240_mulll_nlidest_src1_isrc2,
Instance_st240_mulll_nlidest_src1_xsrc2,
Instance_st240_mulllu_nldest_src1_src2,
Instance_st240_mulllu_nlidest_src1_isrc2,
Instance_st240_mulllu_nlidest_src1_xsrc2,
Instance_st240_mul32_nldest_src1_src2,
Instance_st240_mul32_nlidest_src1_isrc2,
Instance_st240_mul32_nlidest_src1_xsrc2,
Instance_st240_mul64h_nldest_src1_src2,
Instance_st240_mul64h_nlidest_src1_isrc2,
Instance_st240_mul64h_nlidest_src1_xsrc2,
Instance_st240_mul64hu_nldest_src1_src2,
Instance_st240_mul64hu_nlidest_src1_isrc2,
Instance_st240_mul64hu_nlidest_src1_xsrc2,
Instance_st240_nandl_bdest_bdest2_bsrc1_bsrc2,
Instance_st240_nandl_dest_src1_src2,
Instance_st240_nandl_bdest2_src1_src2,
Instance_st240_norl_bdest_bdest2_bsrc1_bsrc2,
Instance_st240_norl_dest_src1_src2,
Instance_st240_norl_bdest2_src1_src2,
Instance_st240_or_dest_src1_src2,
Instance_st240_or_idest_src1_isrc2,
Instance_st240_or_idest_src1_xsrc2,
Instance_st240_orl_bdest_bdest2_bsrc1_bsrc2,
Instance_st240_orc_dest_src1_src2,
Instance_st240_orl_dest_src1_src2,
Instance_st240_orl_bdest2_src1_src2,
Instance_st240_pft_isrc2_src1,
Instance_st240_pft_xsrc2_src1,
Instance_st240_pftc_pcond_isrc2_src1,
Instance_st240_pftc_pcond_xsrc2_src1,
Instance_st240_prgadd_isrc2_src1,
Instance_st240_prgadd_xsrc2_src1,
Instance_st240_prgadd_l1_isrc2_src1,
Instance_st240_prgadd_l1_xsrc2_src1,
Instance_st240_prginsadd_isrc2_src1,
Instance_st240_prginsadd_xsrc2_src1,
Instance_st240_prginsadd_l1_isrc2_src1,
Instance_st240_prginsadd_l1_xsrc2_src1,
Instance_st240_prginsset_isrc2_src1,
Instance_st240_prginsset_xsrc2_src1,
Instance_st240_prginsset_l1_isrc2_src1,
Instance_st240_prginsset_l1_xsrc2_src1,
Instance_st240_prgset_isrc2_src1,
Instance_st240_prgset_xsrc2_src1,
Instance_st240_prgset_l1_isrc2_src1,
Instance_st240_prgset_l1_xsrc2_src1,
Instance_st240_pswmask_nlidest_src1_isrc2,
Instance_st240_pswmask_nlidest_src1_xsrc2,
Instance_st240_rem_nldest_src1_src2,
Instance_st240_remu_nldest_src1_src2,
Instance_st240_retention,
Instance_st240_return,
Instance_st240_rfi,
Instance_st240_rotl_dest_src1_src2,
Instance_st240_rotl_idest_src1_isrc2,
Instance_st240_rotl_idest_src1_xsrc2,
Instance_st240_sats_dest_src1,
Instance_st240_satso_dest_src1,
Instance_st240_sbrk_brknum,
Instance_st240_sh1add_dest_src1_src2,
Instance_st240_sh1add_idest_src1_isrc2,
Instance_st240_sh1add_idest_src1_xsrc2,
Instance_st240_sh1adds_dest_src2_src1,
Instance_st240_sh1addso_dest_src2_src1,
Instance_st240_sh1subs_dest_src2_src1,
Instance_st240_sh1subso_dest_src2_src1,
Instance_st240_sh2add_dest_src1_src2,
Instance_st240_sh2add_idest_src1_isrc2,
Instance_st240_sh2add_idest_src1_xsrc2,
Instance_st240_sh3add_dest_src1_src2,
Instance_st240_sh3add_idest_src1_isrc2,
Instance_st240_sh3add_idest_src1_xsrc2,
Instance_st240_shl_dest_src1_src2,
Instance_st240_shl_idest_src1_isrc2,
Instance_st240_shl_idest_src1_xsrc2,
Instance_st240_shls_nldest_src1_src2,
Instance_st240_shls_nlidest_src1_isrc2,
Instance_st240_shls_nlidest_src1_xsrc2,
Instance_st240_shlso_nldest_src1_src2,
Instance_st240_shlso_nlidest_src1_isrc2,
Instance_st240_shlso_nlidest_src1_xsrc2,
Instance_st240_shr_dest_src1_src2,
Instance_st240_shr_idest_src1_isrc2,
Instance_st240_shr_idest_src1_xsrc2,
Instance_st240_shrrnp_nlidest_src1_isrc2,
Instance_st240_shrrnp_nlidest_src1_xsrc2,
Instance_st240_shru_dest_src1_src2,
Instance_st240_shru_idest_src1_isrc2,
Instance_st240_shru_idest_src1_xsrc2,
Instance_st240_slct_rsrc_dest_scond_src1_src2,
Instance_st240_slct_idest_scond_src1_isrc2,
Instance_st240_slct_idest_scond_src1_xsrc2,
Instance_st240_slctf_idest_scond_src1_isrc2,
Instance_st240_slctf_idest_scond_src1_xsrc2,
Instance_st240_stb_isrc2_src1_src2,
Instance_st240_stb_xsrc2_src1_src2,
Instance_st240_stbc_isrc2_src1_pcond_src2,
Instance_st240_stbc_xsrc2_src1_pcond_src2,
Instance_st240_sth_isrc2_src1_src2,
Instance_st240_sth_xsrc2_src1_src2,
Instance_st240_sthc_isrc2_src1_pcond_src2,
Instance_st240_sthc_xsrc2_src1_pcond_src2,
Instance_st240_stl_isrc2_src1_src2p,
Instance_st240_stl_xsrc2_src1_src2p,
Instance_st240_stlc_isrc2_src1_pcond_src2p,
Instance_st240_stlc_xsrc2_src1_pcond_src2p,
Instance_st240_stw_isrc2_src1_src2,
Instance_st240_stw_xsrc2_src1_src2,
Instance_st240_stwc_isrc2_src1_pcond_src2,
Instance_st240_stwc_xsrc2_src1_pcond_src2,
Instance_st240_stwl_bdest2_src1_src2,
Instance_st240_sub_dest_src2_src1,
Instance_st240_sub_idest_isrc2_src1,
Instance_st240_sub_idest_xsrc2_src1,
Instance_st240_subf_n_nldest_src1_src2,
Instance_st240_subs_dest_src2_src1,
Instance_st240_subso_dest_src2_src1,
Instance_st240_sxt_dest_src1_src2,
Instance_st240_sxt_idest_src1_isrc2,
Instance_st240_sxt_idest_src1_xsrc2,
Instance_st240_sync,
Instance_st240_syncins,
Instance_st240_syscall_brknum,
Instance_st240_waitl,
Instance_st240_wmb,
Instance_st240_xor_dest_src1_src2,
Instance_st240_xor_idest_src1_isrc2,
Instance_st240_xor_idest_src1_xsrc2,
Instance_st240_zxt_dest_src1_src2,
Instance_st240_zxt_idest_src1_isrc2,
Instance_st240_zxt_idest_src1_xsrc2,
Instance_st240_bswap_idest_src1,
Instance_st240_convbi_idest_scond,
Instance_st240_convib_bdest2_src1,
Instance_st240_cmpge_dest_src2_src1,
Instance_st240_cmpge_bdest2_src2_src1,
Instance_st240_cmpgeu_dest_src2_src1,
Instance_st240_cmpgeu_bdest2_src2_src1,
Instance_st240_cmpgt_dest_src2_src1,
Instance_st240_cmpgt_bdest2_src2_src1,
Instance_st240_cmpgtu_dest_src2_src1,
Instance_st240_cmpgtu_bdest2_src2_src1,
Instance_st240_cmplef_n_dest_src2_src1,
Instance_st240_cmplef_n_bdest2_src2_src1,
Instance_st240_cmpltf_n_dest_src2_src1,
Instance_st240_cmpltf_n_bdest2_src2_src1,
Instance_st240_idle,
Instance_st240_mfb_idest_scond,
Instance_st240_mov_dest_src2,
Instance_st240_mov_idest_isrc2,
Instance_st240_mov_idest_xsrc2,
Instance_st240_mtb_bdest2_src1,
Instance_st240_mull_nlidest_src1_isrc2,
Instance_st240_mull_nlidest_src1_xsrc2,
Instance_st240_nop,
Instance_st240_slctf_dest_scond_src2_src1,
Instance_st240_sxtb_idest_src1,
Instance_st240_sxth_idest_src1,
Instance_st240_zxtb_idest_src1,
Instance_st240_zxth_idest_src1,
Instance_st240_slctf_pb_dest_scond_src2_src1,
Instance_st240_unpacku_pbh_dest_src1,
Instance_st240_unpacku_pbl_dest_src1,
Instance_st240_pack_ph_dest_src1_src2,
Instance_st220_ADJUST,
Instance_st220_GETPC,
Instance_st220_GNUASM,
Instance_st220_PUSHREGS,
Instance_st231_ADJUST,
Instance_st231_GETPC,
Instance_st231_GNUASM,
Instance_st231_PUSHREGS,
Instance_st240_ADJUST,
Instance_st240_GETPC,
Instance_st240_GNUASM,
Instance_st240_PUSHREGS,
Instance_st240_MOVP,
Instance_st240_COMPOSEP,
Instance_st240_EXTRACTP,
Instance_st240_MOVC,
Instance_st240_MOVCF,

#undef Instance


#define InstanceActions(INDEX,ACTIONS) 
#undef InstanceActions


#define InstanceAction_COUNT_MAX 5


  Instance__
#undef Instance
} Instance;
typedef uint16_t short_Instance;

/*
 * Operator --	Enumeration.
 */
typedef enum Operator {
#define Operator(NAME,ATTRIBUTES,INSTANCES,MNEMONIC,PARAMETERARRAY) Operator_ ##NAME,

  Operator__UNDEF,

/*
  st200/Operator.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Operator_ENTRY,


Operator_LABEL,


Operator_FALL,


Operator_LOOP,


Operator_GOTO,


Operator_GOTRUE,


Operator_GOFALSE,


Operator_JUMP,


Operator_CALL,


Operator_LINK,


Operator_RETURN,


Operator_PHI,


Operator_PSI,


Operator_SIGMA,


Operator_KILL,


Operator_PCOPY,


Operator_ECOPY,


Operator_LCOPY,


Operator_COPY,


Operator_SKIP,


Operator_LNOT,


Operator_BNOT,


Operator_NEG,


Operator_ADD,


Operator_SUB,


Operator_MUL,


Operator_DIV,


Operator_REM,


Operator_SHL,


Operator_ASHR,


Operator_LSHR,


Operator_LAND,


Operator_LIOR,


Operator_LXOR,


Operator_BAND,


Operator_BIOR,


Operator_BXOR,


Operator_MIN,


Operator_MAX,


Operator_SELECT,


Operator_APPLY,


Operator_FWDBAR,


Operator_BWDBAR,


Operator_IFIXUP,


Operator_BEGIN_PREGTN,


Operator_END_PREGTN,


Operator_st200_ADJUST,


Operator_st200_GETPC,


Operator_st200_GNUASM,


Operator_st200_PUSHREGS,


Operator_st200_add_1general_2general_3general,


Operator_st200_add_1general_2general_3isrc2,


Operator_st200_add_1general_2general_3xsrc2,


Operator_st200_addcg_1general_2branch_3general_4general_5branch,


Operator_st200_and_1general_2general_3general,


Operator_st200_and_1general_2general_3isrc2,


Operator_st200_and_1general_2general_3xsrc2,


Operator_st200_andc_1general_2general_3general,


Operator_st200_andc_1general_2general_3isrc2,


Operator_st200_andc_1general_2general_3xsrc2,


Operator_st200_andl_1general_2general_3general,


Operator_st200_andl_1branch_2general_3general,


Operator_st200_andl_1general_2general_3isrc2,


Operator_st200_andl_1branch_2general_3isrc2,


Operator_st200_andl_1general_2general_3xsrc2,


Operator_st200_andl_1branch_2general_3xsrc2,


Operator_st200_asm_0_1general_2general_3general,


Operator_st200_asm_1_1general_2general_3general,


Operator_st200_asm_2_1general_2general_3general,


Operator_st200_asm_3_1general_2general_3general,


Operator_st200_asm_4_1general_2general_3general,


Operator_st200_asm_5_1general_2general_3general,


Operator_st200_asm_6_1general_2general_3general,


Operator_st200_asm_7_1general_2general_3general,


Operator_st200_asm_8_1general_2general_3general,


Operator_st200_asm_9_1general_2general_3general,


Operator_st200_asm_10_1general_2general_3general,


Operator_st200_asm_11_1general_2general_3general,


Operator_st200_asm_12_1general_2general_3general,


Operator_st200_asm_13_1general_2general_3general,


Operator_st200_asm_14_1general_2general_3general,


Operator_st200_asm_15_1general_2general_3general,


Operator_st200_asm_16_1general_2general_3isrc2,


Operator_st200_asm_16_1general_2general_3xsrc2,


Operator_st200_asm_17_1general_2general_3isrc2,


Operator_st200_asm_17_1general_2general_3xsrc2,


Operator_st200_asm_18_1general_2general_3isrc2,


Operator_st200_asm_18_1general_2general_3xsrc2,


Operator_st200_asm_19_1general_2general_3isrc2,


Operator_st200_asm_19_1general_2general_3xsrc2,


Operator_st200_asm_20_1general_2general_3isrc2,


Operator_st200_asm_20_1general_2general_3xsrc2,


Operator_st200_asm_21_1general_2general_3isrc2,


Operator_st200_asm_21_1general_2general_3xsrc2,


Operator_st200_asm_22_1general_2general_3isrc2,


Operator_st200_asm_22_1general_2general_3xsrc2,


Operator_st200_asm_23_1general_2general_3isrc2,


Operator_st200_asm_23_1general_2general_3xsrc2,


Operator_st200_asm_24_1general_2general_3isrc2,


Operator_st200_asm_24_1general_2general_3xsrc2,


Operator_st200_asm_25_1general_2general_3isrc2,


Operator_st200_asm_25_1general_2general_3xsrc2,


Operator_st200_asm_26_1general_2general_3isrc2,


Operator_st200_asm_26_1general_2general_3xsrc2,


Operator_st200_asm_27_1general_2general_3isrc2,


Operator_st200_asm_27_1general_2general_3xsrc2,


Operator_st200_asm_28_1general_2general_3isrc2,


Operator_st200_asm_28_1general_2general_3xsrc2,


Operator_st200_asm_29_1general_2general_3isrc2,


Operator_st200_asm_29_1general_2general_3xsrc2,


Operator_st200_asm_30_1general_2general_3isrc2,


Operator_st200_asm_30_1general_2general_3xsrc2,


Operator_st200_asm_31_1general_2general_3isrc2,


Operator_st200_asm_31_1general_2general_3xsrc2,


Operator_st200_br_1branch_2btarg,


Operator_st200_break,


Operator_st200_brf_1branch_2btarg,


Operator_st200_bswap_1general_2general,


Operator_st200_call_1btarg,


Operator_st200_icall,


Operator_st200_clz_1general_2general,


Operator_st200_cmpeq_1general_2general_3general,


Operator_st200_cmpeq_1branch_2general_3general,


Operator_st200_cmpeq_1general_2general_3isrc2,


Operator_st200_cmpeq_1branch_2general_3isrc2,


Operator_st200_cmpeq_1general_2general_3xsrc2,


Operator_st200_cmpeq_1branch_2general_3xsrc2,


Operator_st200_cmpge_1general_2general_3general,


Operator_st200_cmpge_1branch_2general_3general,


Operator_st200_cmpge_1general_2general_3isrc2,


Operator_st200_cmpge_1branch_2general_3isrc2,


Operator_st200_cmpge_1general_2general_3xsrc2,


Operator_st200_cmpge_1branch_2general_3xsrc2,


Operator_st200_cmpgeu_1general_2general_3general,


Operator_st200_cmpgeu_1branch_2general_3general,


Operator_st200_cmpgeu_1general_2general_3isrc2,


Operator_st200_cmpgeu_1branch_2general_3isrc2,


Operator_st200_cmpgeu_1general_2general_3xsrc2,


Operator_st200_cmpgeu_1branch_2general_3xsrc2,


Operator_st200_cmpgt_1general_2general_3general,


Operator_st200_cmpgt_1branch_2general_3general,


Operator_st200_cmpgt_1general_2general_3isrc2,


Operator_st200_cmpgt_1branch_2general_3isrc2,


Operator_st200_cmpgt_1general_2general_3xsrc2,


Operator_st200_cmpgt_1branch_2general_3xsrc2,


Operator_st200_cmpgtu_1general_2general_3general,


Operator_st200_cmpgtu_1branch_2general_3general,


Operator_st200_cmpgtu_1general_2general_3isrc2,


Operator_st200_cmpgtu_1branch_2general_3isrc2,


Operator_st200_cmpgtu_1general_2general_3xsrc2,


Operator_st200_cmpgtu_1branch_2general_3xsrc2,


Operator_st200_cmple_1general_2general_3general,


Operator_st200_cmple_1branch_2general_3general,


Operator_st200_cmple_1general_2general_3isrc2,


Operator_st200_cmple_1branch_2general_3isrc2,


Operator_st200_cmple_1general_2general_3xsrc2,


Operator_st200_cmple_1branch_2general_3xsrc2,


Operator_st200_cmpleu_1general_2general_3general,


Operator_st200_cmpleu_1branch_2general_3general,


Operator_st200_cmpleu_1general_2general_3isrc2,


Operator_st200_cmpleu_1branch_2general_3isrc2,


Operator_st200_cmpleu_1general_2general_3xsrc2,


Operator_st200_cmpleu_1branch_2general_3xsrc2,


Operator_st200_cmplt_1general_2general_3general,


Operator_st200_cmplt_1branch_2general_3general,


Operator_st200_cmplt_1general_2general_3isrc2,


Operator_st200_cmplt_1branch_2general_3isrc2,


Operator_st200_cmplt_1general_2general_3xsrc2,


Operator_st200_cmplt_1branch_2general_3xsrc2,


Operator_st200_cmpltu_1general_2general_3general,


Operator_st200_cmpltu_1branch_2general_3general,


Operator_st200_cmpltu_1general_2general_3isrc2,


Operator_st200_cmpltu_1branch_2general_3isrc2,


Operator_st200_cmpltu_1general_2general_3xsrc2,


Operator_st200_cmpltu_1branch_2general_3xsrc2,


Operator_st200_cmpne_1general_2general_3general,


Operator_st200_cmpne_1branch_2general_3general,


Operator_st200_cmpne_1general_2general_3isrc2,


Operator_st200_cmpne_1branch_2general_3isrc2,


Operator_st200_cmpne_1general_2general_3xsrc2,


Operator_st200_cmpne_1branch_2general_3xsrc2,


Operator_st200_divs_1general_2branch_3general_4general_5branch,


Operator_st200_goto_1btarg,


Operator_st200_igoto,


Operator_st200_ldb_1nolink_2isrc2_3general,


Operator_st200_ldb_1nolink_2xsrc2_3general,


Operator_st200_ldb_d_1nolink_2isrc2_3general,


Operator_st200_ldb_d_1nolink_2xsrc2_3general,


Operator_st200_ldbu_1nolink_2isrc2_3general,


Operator_st200_ldbu_1nolink_2xsrc2_3general,


Operator_st200_ldbu_d_1nolink_2isrc2_3general,


Operator_st200_ldbu_d_1nolink_2xsrc2_3general,


Operator_st200_ldh_1nolink_2isrc2_3general,


Operator_st200_ldh_1nolink_2xsrc2_3general,


Operator_st200_ldh_d_1nolink_2isrc2_3general,


Operator_st200_ldh_d_1nolink_2xsrc2_3general,


Operator_st200_ldhu_1nolink_2isrc2_3general,


Operator_st200_ldhu_1nolink_2xsrc2_3general,


Operator_st200_ldhu_d_1nolink_2isrc2_3general,


Operator_st200_ldhu_d_1nolink_2xsrc2_3general,


Operator_st200_ldw_1general_2isrc2_3general,


Operator_st200_ldw_1general_2xsrc2_3general,


Operator_st200_ldw_d_1general_2isrc2_3general,


Operator_st200_ldw_d_1general_2xsrc2_3general,


Operator_st200_max_1general_2general_3general,


Operator_st200_max_1general_2general_3isrc2,


Operator_st200_max_1general_2general_3xsrc2,


Operator_st200_maxu_1general_2general_3general,


Operator_st200_maxu_1general_2general_3isrc2,


Operator_st200_maxu_1general_2general_3xsrc2,


Operator_st200_min_1general_2general_3general,


Operator_st200_min_1general_2general_3isrc2,


Operator_st200_min_1general_2general_3xsrc2,


Operator_st200_minu_1general_2general_3general,


Operator_st200_minu_1general_2general_3isrc2,


Operator_st200_minu_1general_2general_3xsrc2,


Operator_st200_mulh_1nolink_2general_3general,


Operator_st200_mulh_1nolink_2general_3isrc2,


Operator_st200_mulh_1nolink_2general_3xsrc2,


Operator_st200_mulhh_1nolink_2general_3general,


Operator_st200_mulhh_1nolink_2general_3isrc2,


Operator_st200_mulhh_1nolink_2general_3xsrc2,


Operator_st200_mulhhs_1nolink_2general_3general,


Operator_st200_mulhhs_1nolink_2general_3isrc2,


Operator_st200_mulhhs_1nolink_2general_3xsrc2,


Operator_st200_mulhhu_1nolink_2general_3general,


Operator_st200_mulhhu_1nolink_2general_3isrc2,


Operator_st200_mulhhu_1nolink_2general_3xsrc2,


Operator_st200_mulhs_1nolink_2general_3general,


Operator_st200_mulhs_1nolink_2general_3isrc2,


Operator_st200_mulhs_1nolink_2general_3xsrc2,


Operator_st200_mulhu_1nolink_2general_3general,


Operator_st200_mulhu_1nolink_2general_3isrc2,


Operator_st200_mulhu_1nolink_2general_3xsrc2,


Operator_st200_mull_1nolink_2general_3general,


Operator_st200_mull_1nolink_2general_3isrc2,


Operator_st200_mull_1nolink_2general_3xsrc2,


Operator_st200_mullh_1nolink_2general_3general,


Operator_st200_mullh_1nolink_2general_3isrc2,


Operator_st200_mullh_1nolink_2general_3xsrc2,


Operator_st200_mullhu_1nolink_2general_3general,


Operator_st200_mullhu_1nolink_2general_3isrc2,


Operator_st200_mullhu_1nolink_2general_3xsrc2,


Operator_st200_mullhus_1nolink_2general_3general,


Operator_st200_mullhus_1nolink_2general_3isrc2,


Operator_st200_mullhus_1nolink_2general_3xsrc2,


Operator_st200_mulll_1nolink_2general_3general,


Operator_st200_mulll_1nolink_2general_3isrc2,


Operator_st200_mulll_1nolink_2general_3xsrc2,


Operator_st200_mulllu_1nolink_2general_3general,


Operator_st200_mulllu_1nolink_2general_3isrc2,


Operator_st200_mulllu_1nolink_2general_3xsrc2,


Operator_st200_mullu_1nolink_2general_3general,


Operator_st200_mullu_1nolink_2general_3isrc2,


Operator_st200_mullu_1nolink_2general_3xsrc2,


Operator_st200_nandl_1general_2general_3general,


Operator_st200_nandl_1branch_2general_3general,


Operator_st200_nandl_1general_2general_3isrc2,


Operator_st200_nandl_1branch_2general_3isrc2,


Operator_st200_nandl_1general_2general_3xsrc2,


Operator_st200_nandl_1branch_2general_3xsrc2,


Operator_st200_norl_1general_2general_3general,


Operator_st200_norl_1branch_2general_3general,


Operator_st200_norl_1general_2general_3isrc2,


Operator_st200_norl_1branch_2general_3isrc2,


Operator_st200_norl_1general_2general_3xsrc2,


Operator_st200_norl_1branch_2general_3xsrc2,


Operator_st200_or_1general_2general_3general,


Operator_st200_or_1general_2general_3isrc2,


Operator_st200_or_1general_2general_3xsrc2,


Operator_st200_orc_1general_2general_3general,


Operator_st200_orc_1general_2general_3isrc2,


Operator_st200_orc_1general_2general_3xsrc2,


Operator_st200_orl_1general_2general_3general,


Operator_st200_orl_1branch_2general_3general,


Operator_st200_orl_1general_2general_3isrc2,


Operator_st200_orl_1branch_2general_3isrc2,


Operator_st200_orl_1general_2general_3xsrc2,


Operator_st200_orl_1branch_2general_3xsrc2,


Operator_st200_pft_1isrc2_2general,


Operator_st200_pft_1xsrc2_2general,


Operator_st200_prgadd_1isrc2_2general,


Operator_st200_prgadd_1xsrc2_2general,


Operator_st200_prgset_1isrc2_2general,


Operator_st200_prgset_1xsrc2_2general,


Operator_st200_prgins,


Operator_st200_rfi,


Operator_st200_sbrk,


Operator_st200_sh1add_1general_2general_3general,


Operator_st200_sh1add_1general_2general_3isrc2,


Operator_st200_sh1add_1general_2general_3xsrc2,


Operator_st200_sh2add_1general_2general_3general,


Operator_st200_sh2add_1general_2general_3isrc2,


Operator_st200_sh2add_1general_2general_3xsrc2,


Operator_st200_sh3add_1general_2general_3general,


Operator_st200_sh3add_1general_2general_3isrc2,


Operator_st200_sh3add_1general_2general_3xsrc2,


Operator_st200_sh4add_1general_2general_3general,


Operator_st200_sh4add_1general_2general_3isrc2,


Operator_st200_sh4add_1general_2general_3xsrc2,


Operator_st200_shl_1general_2general_3general,


Operator_st200_shl_1general_2general_3isrc2,


Operator_st200_shl_1general_2general_3xsrc2,


Operator_st200_shr_1general_2general_3general,


Operator_st200_shr_1general_2general_3isrc2,


Operator_st200_shr_1general_2general_3xsrc2,


Operator_st200_shru_1general_2general_3general,


Operator_st200_shru_1general_2general_3isrc2,


Operator_st200_shru_1general_2general_3xsrc2,


Operator_st200_slct_1general_2branch_3general_4general,


Operator_st200_slct_1general_2branch_3general_4isrc2,


Operator_st200_slct_1general_2branch_3general_4xsrc2,


Operator_st200_slctf_1general_2branch_3general_4general,


Operator_st200_slctf_1general_2branch_3general_4isrc2,


Operator_st200_slctf_1general_2branch_3general_4xsrc2,


Operator_st200_stb_1isrc2_2general_3general,


Operator_st200_stb_1xsrc2_2general_3general,


Operator_st200_sth_1isrc2_2general_3general,


Operator_st200_sth_1xsrc2_2general_3general,


Operator_st200_stw_1isrc2_2general_3general,


Operator_st200_stw_1xsrc2_2general_3general,


Operator_st200_sub_1general_2general_3general,


Operator_st200_sub_1general_2isrc2_3general,


Operator_st200_sub_1general_2xsrc2_3general,


Operator_st200_sxtb_1general_2general,


Operator_st200_sxth_1general_2general,


Operator_st200_sync,


Operator_st200_syscall,


Operator_st200_xor_1general_2general_3general,


Operator_st200_xor_1general_2general_3isrc2,


Operator_st200_xor_1general_2general_3xsrc2,


Operator_st200_zxth_1general_2general,


Operator_st200_convbi_1general_2branch,


Operator_st200_convib_1branch_2general,


Operator_st200_mov_bsrc_1general_2branch,


Operator_st200_mov_bdest_1branch_2general,


Operator_st200_nop,


Operator_st200_mov_1general_2general,


Operator_st200_mov_1general_2isrc2,


Operator_st200_mov_1general_2xsrc2,


Operator_st200_mtb_1branch_2general,


Operator_st200_mfb_1general_2branch,


Operator_st200_zxtb_1general_2general,


Operator_st200_syncins,


Operator_st200_return,


Operator_st200_ldwl_1general_2general,


Operator_st200_mul32_1nolink_2general_3general,


Operator_st200_mul32_1nolink_2general_3isrc2,


Operator_st200_mul32_1nolink_2general_3xsrc2,


Operator_st200_mul64h_1nolink_2general_3general,


Operator_st200_mul64h_1nolink_2general_3isrc2,


Operator_st200_mul64h_1nolink_2general_3xsrc2,


Operator_st200_mul64hu_1nolink_2general_3general,


Operator_st200_mul64hu_1nolink_2general_3isrc2,


Operator_st200_mul64hu_1nolink_2general_3xsrc2,


Operator_st200_mulfrac_1nolink_2general_3general,


Operator_st200_mulfrac_1nolink_2general_3isrc2,


Operator_st200_mulfrac_1nolink_2general_3xsrc2,


Operator_st200_prginspg_1isrc2_2general,


Operator_st200_prginspg_1xsrc2_2general,


Operator_st200_pswclr_1general,


Operator_st200_pswset_1general,


Operator_st200_stwl_1branch_2general_3general,


Operator_st200_wmb,


Operator_st200_idle,


Operator_st200_MOVP,


Operator_st200_COMPOSEP,


Operator_st200_EXTRACTP,


Operator_st200_MOVC,


Operator_st200_MOVCF,


Operator_st200_add_ph_1general_2general_3general,


Operator_st200_adds_ph_1general_2general_3general,


Operator_st200_abss_ph_1general_2general,


Operator_st200_max_ph_1general_2general_3general,


Operator_st200_min_ph_1general_2general_3general,


Operator_st200_mul_ph_1nolink_2general_3general,


Operator_st200_muladd_ph_1nolink_2general_3general,


Operator_st200_mulfracadds_ph_1nolink_2general_3general,


Operator_st200_mulfracrm_ph_1nolink_2general_3general,


Operator_st200_mulfracrne_ph_1nolink_2general_3general,


Operator_st200_shl_ph_1general_2general_3general,


Operator_st200_shl_ph_1general_2general_3isrc2,


Operator_st200_shl_ph_1general_2general_3xsrc2,


Operator_st200_shls_ph_1nolink_2general_3general,


Operator_st200_shls_ph_1nolink_2general_3isrc2,


Operator_st200_shls_ph_1nolink_2general_3xsrc2,


Operator_st200_shr_ph_1general_2general_3general,


Operator_st200_shr_ph_1general_2general_3isrc2,


Operator_st200_shr_ph_1general_2general_3xsrc2,


Operator_st200_shrrnp_ph_1nolink_2general_3general,


Operator_st200_shrrnp_ph_1nolink_2general_3isrc2,


Operator_st200_shrrnp_ph_1nolink_2general_3xsrc2,


Operator_st200_shrrne_ph_1nolink_2general_3general,


Operator_st200_shrrne_ph_1nolink_2general_3isrc2,


Operator_st200_shrrne_ph_1nolink_2general_3xsrc2,


Operator_st200_sub_ph_1general_2general_3general,


Operator_st200_subs_ph_1general_2general_3general,


Operator_st200_shuff_pbh_1general_2general_3general,


Operator_st200_shuff_pbl_1general_2general_3general,


Operator_st200_shuff_phh_1general_2general_3general,


Operator_st200_shuff_phl_1general_2general_3general,


Operator_st200_shuffodd_pb_1general_2general_3general,


Operator_st200_shuffeve_pb_1general_2general_3general,


Operator_st200_perm_pb_1general_2general_3general,


Operator_st200_perm_pb_1general_2general_3isrc2,


Operator_st200_perm_pb_1general_2general_3xsrc2,


Operator_st200_ext1_pb_1general_2general_3general,


Operator_st200_ext2_pb_1general_2general_3general,


Operator_st200_ext3_pb_1general_2general_3general,


Operator_st200_packsu_pb_1general_2general_3general,


Operator_st200_pack_pb_1general_2general_3general,


Operator_st200_packrnp_phh_1general_2general_3general,


Operator_st200_packs_ph_1general_2general_3general,


Operator_st200_cmpeq_ph_1general_2general_3general,


Operator_st200_cmpgt_ph_1general_2general_3general,


Operator_st200_sadu_pb_1nolink_2general_3general,


Operator_st200_absubu_pb_1general_2general_3general,


Operator_st200_muladdus_pb_1nolink_2general_3general,


Operator_st200_avg4u_pb_1nolink_2branch_3general_4general,


Operator_st200_avgu_pb_1general_2branch_3general_4general,


Operator_st200_cmpeq_pb_1general_2general_3general,


Operator_st200_cmpgtu_pb_1general_2general_3general,


Operator_st200_slct_pb_1general_2branch_3general_4general,


Operator_st200_slct_pb_1general_2branch_3general_4isrc2,


Operator_st200_slct_pb_1general_2branch_3general_4xsrc2,


Operator_st200_slctf_pb_1general_2branch_3general_4isrc2,


Operator_st200_slctf_pb_1general_2branch_3general_4xsrc2,


Operator_st200_cmpeq_ph_bdest_1branch_2general_3general,


Operator_st200_cmpeq_pb_bdest_1branch_2general_3general,


Operator_st200_cmpgt_ph_bdest_1branch_2general_3general,


Operator_st200_cmpgtu_pb_bdest_1branch_2general_3general,


Operator_st240_mov_bdest_1branch_2general,


Operator_st240_mov_bsrc_1general_2branch,


Operator_st200_extl_pb_1general_2branch_3general_4general,


Operator_st200_extr_pb_1general_2branch_3general_4general,


Operator_st200_addf_n_1nolink_2general_3general,


Operator_st200_addpc_1general_2isrc2,


Operator_st200_addpc_1general_2xsrc2,


Operator_st200_adds_1general_2general_3general,


Operator_st200_addso_1general_2general_3general,


Operator_st200_andl_bdest_1branch_2branch_3branch,


Operator_st200_cmpeqf_n_1general_2general_3general,


Operator_st200_cmpeqf_n_1branch_2general_3general,


Operator_st200_cmpgef_n_1general_2general_3general,


Operator_st200_cmpgef_n_1branch_2general_3general,


Operator_st200_cmpgtf_n_1general_2general_3general,


Operator_st200_cmpgtf_n_1branch_2general_3general,


Operator_st200_convfi_n_1nolink_2general,


Operator_st200_convif_n_1nolink_2general,


Operator_st200_dbgsbrk,


Operator_st200_dib,


Operator_st200_div_1nolink_2general_3general,


Operator_st200_divu_1nolink_2general_3general,


Operator_st200_extract_1general_2general_3isrc2,


Operator_st200_extract_1general_2general_3xsrc2,


Operator_st200_extractu_1general_2general_3isrc2,


Operator_st200_extractu_1general_2general_3xsrc2,


Operator_st200_extractl_1general_2general_3isrc2,


Operator_st200_extractl_1general_2general_3xsrc2,


Operator_st200_extractlu_1general_2general_3isrc2,


Operator_st200_extractlu_1general_2general_3xsrc2,


Operator_st200_flushadd_1isrc2_2general,


Operator_st200_flushadd_1xsrc2_2general,


Operator_st200_flushadd_l1_1isrc2_2general,


Operator_st200_flushadd_l1_1xsrc2_2general,


Operator_st200_invadd_1isrc2_2general,


Operator_st200_invadd_1xsrc2_2general,


Operator_st200_invadd_l1_1isrc2_2general,


Operator_st200_invadd_l1_1xsrc2_2general,


Operator_st200_ldbc_1nolink_2predicate_3isrc2_4general,


Operator_st200_ldbc_1nolink_2predicate_3xsrc2_4general,


Operator_st200_ldbuc_1nolink_2predicate_3isrc2_4general,


Operator_st200_ldbuc_1nolink_2predicate_3xsrc2_4general,


Operator_st200_ldhc_1nolink_2predicate_3isrc2_4general,


Operator_st200_ldhc_1nolink_2predicate_3xsrc2_4general,


Operator_st200_ldhuc_1nolink_2predicate_3isrc2_4general,


Operator_st200_ldhuc_1nolink_2predicate_3xsrc2_4general,


Operator_st200_ldl_1nzpaired_2isrc2_3general,


Operator_st200_MULTI_ldl_1nzpaired_2isrc2_3general,


Operator_st200_ldl_1nzpaired_2xsrc2_3general,


Operator_st200_MULTI_ldl_1nzpaired_2xsrc2_3general,


Operator_st200_ldlc_1nzpaired_2predicate_3isrc2_4general,


Operator_st200_MULTI_ldlc_1nzpaired_2predicate_3isrc2_4general,


Operator_st200_ldlc_1nzpaired_2predicate_3xsrc2_4general,


Operator_st200_MULTI_ldlc_1nzpaired_2predicate_3xsrc2_4general,


Operator_st200_ldwc_1general_2predicate_3isrc2_4general,


Operator_st200_ldwc_1general_2predicate_3xsrc2_4general,


Operator_st200_mov_bsrc_bdest_1branch_2branch,


Operator_st200_mulf_n_1nolink_2general_3general,


Operator_st200_nandl_bdest_1branch_2branch_3branch,


Operator_st200_norl_bdest_1branch_2branch_3branch,


Operator_st200_orl_bdest_1branch_2branch_3branch,


Operator_st200_pftc_1predicate_2isrc2_3general,


Operator_st200_pftc_1predicate_2xsrc2_3general,


Operator_st200_prgadd_l1_1isrc2_2general,


Operator_st200_prgadd_l1_1xsrc2_2general,


Operator_st200_prginsadd_1isrc2_2general,


Operator_st200_prginsadd_1xsrc2_2general,


Operator_st200_prginsadd_l1_1isrc2_2general,


Operator_st200_prginsadd_l1_1xsrc2_2general,


Operator_st200_prginsset_1isrc2_2general,


Operator_st200_prginsset_1xsrc2_2general,


Operator_st200_prginsset_l1_1isrc2_2general,


Operator_st200_prginsset_l1_1xsrc2_2general,


Operator_st200_prgset_l1_1isrc2_2general,


Operator_st200_prgset_l1_1xsrc2_2general,


Operator_st200_pswmask_1nolink_2general_3isrc2,


Operator_st200_pswmask_1nolink_2general_3xsrc2,


Operator_st200_rem_1nolink_2general_3general,


Operator_st200_remu_1nolink_2general_3general,


Operator_st200_retention,


Operator_st200_rotl_1general_2general_3general,


Operator_st200_rotl_1general_2general_3isrc2,


Operator_st200_rotl_1general_2general_3xsrc2,


Operator_st200_sats_1general_2general,


Operator_st200_satso_1general_2general,


Operator_st240_sbrk,


Operator_st200_sh1adds_1general_2general_3general,


Operator_st200_sh1addso_1general_2general_3general,


Operator_st200_sh1subs_1general_2general_3general,


Operator_st200_sh1subso_1general_2general_3general,


Operator_st200_shls_1nolink_2general_3general,


Operator_st200_shls_1nolink_2general_3isrc2,


Operator_st200_shls_1nolink_2general_3xsrc2,


Operator_st200_shlso_1nolink_2general_3general,


Operator_st200_shlso_1nolink_2general_3isrc2,


Operator_st200_shlso_1nolink_2general_3xsrc2,


Operator_st200_shrrnp_1nolink_2general_3isrc2,


Operator_st200_shrrnp_1nolink_2general_3xsrc2,


Operator_st200_slct_rsrc_1general_2branch_3general_4general,


Operator_st200_stbc_1isrc2_2general_3predicate_4general,


Operator_st200_stbc_1xsrc2_2general_3predicate_4general,


Operator_st200_sthc_1isrc2_2general_3predicate_4general,


Operator_st200_sthc_1xsrc2_2general_3predicate_4general,


Operator_st200_stl_1isrc2_2general_3paired,


Operator_st200_MULTI_stl_1isrc2_2general_3paired,


Operator_st200_stl_1xsrc2_2general_3paired,


Operator_st200_MULTI_stl_1xsrc2_2general_3paired,


Operator_st200_stlc_1isrc2_2general_3predicate_4paired,


Operator_st200_MULTI_stlc_1isrc2_2general_3predicate_4paired,


Operator_st200_stlc_1xsrc2_2general_3predicate_4paired,


Operator_st200_MULTI_stlc_1xsrc2_2general_3predicate_4paired,


Operator_st200_stwc_1isrc2_2general_3predicate_4general,


Operator_st200_stwc_1xsrc2_2general_3predicate_4general,


Operator_st200_subf_n_1nolink_2general_3general,


Operator_st200_subs_1general_2general_3general,


Operator_st200_subso_1general_2general_3general,


Operator_st200_sxt_1general_2general_3general,


Operator_st200_sxt_1general_2general_3isrc2,


Operator_st200_sxt_1general_2general_3xsrc2,


Operator_st240_syscall,


Operator_st200_waitl,


Operator_st200_zxt_1general_2general_3general,


Operator_st200_zxt_1general_2general_3isrc2,


Operator_st200_zxt_1general_2general_3xsrc2,


Operator_st200_cmplef_n_1general_2general_3general,


Operator_st200_cmplef_n_1branch_2general_3general,


Operator_st200_cmpltf_n_1general_2general_3general,


Operator_st200_cmpltf_n_1branch_2general_3general,


Operator_st240_mull_1nolink_2general_3xsrc2,


Operator_st200_slctf_pb_1general_2branch_3general_4general,


Operator_st200_unpacku_pbh_1general_2general,


Operator_st200_unpacku_pbl_1general_2general,


Operator_st200_pack_ph_1general_2general_3general,



#undef Operator


#define Operator_IMMEDIATE_COUNT_MAX 1




#define OperatorParameter_CONFLICTS_COUNT_MAX 0



#define OperatorParameters(INDEX,PARAMETERS) 
#undef OperatorParameters


#define OperatorParameterArray_COUNT_MAX 5


  Operator__
#undef Operator
} Operator;
typedef uint16_t short_Operator;

/*
 * Bundling --	Enumeration.
 */
typedef enum Bundling {
#define Bundling(NAME) Bundling_ ##NAME,

  Bundling__UNDEF,

/*
  st200/Bundling.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Bundling_st200_ANY,
Bundling_st200_ANYX,
Bundling_st200_FIRST,
Bundling_st200_EVEN,
Bundling_st200_MEM,
Bundling_st200_MEMX,
Bundling_st200_ODD,
Bundling_st200_ALONE,
Bundling_st200_ALONEX,

#undef Bundling


#define Bundling_LOG2_MAX 4


  Bundling__
#undef Bundling
} Bundling;
typedef uint8_t short_Bundling;
#define Bundling__BIAS (Bundling__UNDEF + 1)

/*
 * Template --	Enumeration.
 */
typedef enum Template {
#define Template(NAME,ALIGNMENT,INCREMENT,DISTANCES,ENCODE,DECODE) Template_ ##NAME,

  Template__UNDEF,

/*
  st200/Template.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Template_st200_T0,


Template_st200_T1,


Template_st200_T2,


Template_st200_T3,


Template_st200_T4,


Template_st200_T5,


Template_st200_T6,


Template_st200_T7,


Template_st200_T8,


Template_st200_T9,


Template_st200_T10,


Template_st200_T11,


Template_st200_T12,


Template_st200_T13,


Template_st200_T14,


Template_st200_T15,


Template_st200_T16,


Template_st200_T17,


Template_st200_T18,


Template_st200_T19,


Template_st200_T20,


Template_st200_T21,


Template_st200_T22,


Template_st200_T23,


Template_st200_T24,


Template_st200_T25,


Template_st200_T26,


Template_st200_T27,


Template_st200_T28,


Template_st200_T29,


Template_st200_T30,


Template_st200_T31,


Template_st200_T32,


Template_st200_T33,


Template_st200_T34,


Template_st200_T35,


Template_st200_T36,


Template_st200_T37,


Template_st200_T38,


Template_st200_T39,


Template_st200_T40,


Template_st200_T41,


Template_st200_T42,


Template_st200_T43,


Template_st200_T44,


Template_st200_T45,


Template_st200_T46,


Template_st200_T47,


Template_st200_T48,


Template_st200_T49,


Template_st200_T50,


Template_st200_T51,


Template_st200_T52,


Template_st200_T53,


Template_st200_T54,


Template_st200_T55,


Template_st200_T56,


Template_st200_T57,


Template_st200_T58,


Template_st200_T59,


Template_st200_T60,


Template_st200_T61,


Template_st200_T62,


Template_st200_T63,


Template_st200_T64,


Template_st200_T65,


Template_st200_T66,


Template_st200_T67,


Template_st200_T68,


Template_st200_T69,


Template_st200_T70,


Template_st200_T71,


Template_st200_T72,


Template_st200_T73,


Template_st200_T74,


Template_st200_T75,


Template_st200_T76,


Template_st200_T77,


Template_st200_T78,


Template_st200_T79,


Template_st200_T80,


Template_st200_T81,


Template_st200_T82,


Template_st200_T83,


Template_st200_T84,


Template_st200_T85,


Template_st200_T86,


Template_st200_T87,


Template_st200_T88,


Template_st200_T89,


Template_st200_T90,


Template_st200_T91,


Template_st200_T92,


Template_st200_T93,


Template_st200_T94,


Template_st200_T95,


Template_st200_T96,


Template_st200_T97,


Template_st200_T98,


Template_st200_T99,


Template_st200_T100,


Template_st200_T0_NOP_S8,


Template_st200_T0_NOP_S25,


Template_st200_T0_NOP_S36,


Template_st200_T1_NOP_S8,


Template_st200_T1_NOP_S8_S20,


Template_st200_T1_NOP_S8_S36,


Template_st200_T1_NOP_S8_S48,


Template_st200_T1_NOP_S20,


Template_st200_T1_NOP_S20_S8,


Template_st200_T1_NOP_S20_S36,


Template_st200_T1_NOP_S20_S48,


Template_st200_T1_NOP_S36,


Template_st200_T1_NOP_S36_S8,


Template_st200_T1_NOP_S36_S20,


Template_st200_T1_NOP_S36_S48,


Template_st200_T1_NOP_S48,


Template_st200_T1_NOP_S48_S8,


Template_st200_T1_NOP_S48_S20,


Template_st200_T1_NOP_S48_S36,


Template_st200_T2_NOP_S8,


Template_st200_T2_NOP_S8_S25,


Template_st200_T2_NOP_S8_S36,


Template_st200_T2_NOP_S8_S44,


Template_st200_T2_NOP_S25,


Template_st200_T2_NOP_S25_S8,


Template_st200_T2_NOP_S25_S36,


Template_st200_T2_NOP_S25_S44,


Template_st200_T2_NOP_S36,


Template_st200_T2_NOP_S36_S8,


Template_st200_T2_NOP_S36_S25,


Template_st200_T2_NOP_S36_S44,


Template_st200_T2_NOP_S44,


Template_st200_T2_NOP_S44_S8,


Template_st200_T2_NOP_S44_S25,


Template_st200_T2_NOP_S44_S36,


Template_st200_T3_NOP_S36,


Template_st200_T4_NOP_S36,


Template_st200_T4_NOP_S44,


Template_st200_T5_NOP_S36,


Template_st200_T5_NOP_S48,


Template_st200_T6_NOP_S0,


Template_st200_T7_NOP_S5,


Template_st200_T7_NOP_S26,


Template_st200_T8_NOP_S8,


Template_st200_T8_NOP_S25,


Template_st200_T9_NOP_S5,


Template_st200_T9_NOP_S26,


Template_st200_T9_NOP_S38,


Template_st200_T10_NOP_S8,


Template_st200_T10_NOP_S26,


Template_st200_T10_NOP_S37,


Template_st200_T11_NOP_S8,


Template_st200_T11_NOP_S25,


Template_st200_T11_NOP_S38,


Template_st200_T12_NOP_S5,


Template_st200_T12_NOP_S5_S26,


Template_st200_T12_NOP_S5_S38,


Template_st200_T12_NOP_S5_S49,


Template_st200_T12_NOP_S26,


Template_st200_T12_NOP_S26_S5,


Template_st200_T12_NOP_S26_S38,


Template_st200_T12_NOP_S26_S49,


Template_st200_T12_NOP_S38,


Template_st200_T12_NOP_S38_S5,


Template_st200_T12_NOP_S38_S26,


Template_st200_T12_NOP_S38_S49,


Template_st200_T12_NOP_S49,


Template_st200_T12_NOP_S49_S5,


Template_st200_T12_NOP_S49_S26,


Template_st200_T12_NOP_S49_S38,


Template_st200_T13_NOP_S8,


Template_st200_T13_NOP_S8_S26,


Template_st200_T13_NOP_S8_S37,


Template_st200_T13_NOP_S8_S49,


Template_st200_T13_NOP_S26,


Template_st200_T13_NOP_S26_S8,


Template_st200_T13_NOP_S26_S37,


Template_st200_T13_NOP_S26_S49,


Template_st200_T13_NOP_S37,


Template_st200_T13_NOP_S37_S8,


Template_st200_T13_NOP_S37_S26,


Template_st200_T13_NOP_S37_S49,


Template_st200_T13_NOP_S49,


Template_st200_T13_NOP_S49_S8,


Template_st200_T13_NOP_S49_S26,


Template_st200_T13_NOP_S49_S37,


Template_st200_T14_NOP_S8,


Template_st200_T14_NOP_S8_S25,


Template_st200_T14_NOP_S8_S38,


Template_st200_T14_NOP_S8_S49,


Template_st200_T14_NOP_S25,


Template_st200_T14_NOP_S25_S8,


Template_st200_T14_NOP_S25_S38,


Template_st200_T14_NOP_S25_S49,


Template_st200_T14_NOP_S38,


Template_st200_T14_NOP_S38_S8,


Template_st200_T14_NOP_S38_S25,


Template_st200_T14_NOP_S38_S49,


Template_st200_T14_NOP_S49,


Template_st200_T14_NOP_S49_S8,


Template_st200_T14_NOP_S49_S25,


Template_st200_T14_NOP_S49_S38,


Template_st200_T15_NOP_S8,


Template_st200_T15_NOP_S8_S26,


Template_st200_T15_NOP_S8_S38,


Template_st200_T15_NOP_S8_S48,


Template_st200_T15_NOP_S26,


Template_st200_T15_NOP_S26_S8,


Template_st200_T15_NOP_S26_S38,


Template_st200_T15_NOP_S26_S48,


Template_st200_T15_NOP_S38,


Template_st200_T15_NOP_S38_S8,


Template_st200_T15_NOP_S38_S26,


Template_st200_T15_NOP_S38_S48,


Template_st200_T15_NOP_S48,


Template_st200_T15_NOP_S48_S8,


Template_st200_T15_NOP_S48_S26,


Template_st200_T15_NOP_S48_S38,


Template_st200_T16_NOP_S12,


Template_st200_T17_NOP_S2,


Template_st200_T17_NOP_S23,


Template_st200_T18_NOP_S12,


Template_st200_T18_NOP_S26,


Template_st200_T19_NOP_S2,


Template_st200_T19_NOP_S20,


Template_st200_T19_NOP_S36,


Template_st200_T20_NOP_S2,


Template_st200_T20_NOP_S23,


Template_st200_T20_NOP_S38,


Template_st200_T21_NOP_S4,


Template_st200_T21_NOP_S23,


Template_st200_T21_NOP_S37,


Template_st200_T22_NOP_S12,


Template_st200_T22_NOP_S26,


Template_st200_T22_NOP_S34,


Template_st200_T23_NOP_S2,


Template_st200_T23_NOP_S2_S20,


Template_st200_T23_NOP_S2_S33,


Template_st200_T23_NOP_S2_S46,


Template_st200_T23_NOP_S20,


Template_st200_T23_NOP_S20_S2,


Template_st200_T23_NOP_S20_S33,


Template_st200_T23_NOP_S20_S46,


Template_st200_T23_NOP_S33,


Template_st200_T23_NOP_S33_S2,


Template_st200_T23_NOP_S33_S20,


Template_st200_T23_NOP_S33_S46,


Template_st200_T23_NOP_S46,


Template_st200_T23_NOP_S46_S2,


Template_st200_T23_NOP_S46_S20,


Template_st200_T23_NOP_S46_S33,


Template_st200_T24_NOP_S2,


Template_st200_T24_NOP_S2_S20,


Template_st200_T24_NOP_S2_S36,


Template_st200_T24_NOP_S2_S49,


Template_st200_T24_NOP_S20,


Template_st200_T24_NOP_S20_S2,


Template_st200_T24_NOP_S20_S36,


Template_st200_T24_NOP_S20_S49,


Template_st200_T24_NOP_S36,


Template_st200_T24_NOP_S36_S2,


Template_st200_T24_NOP_S36_S20,


Template_st200_T24_NOP_S36_S49,


Template_st200_T24_NOP_S49,


Template_st200_T24_NOP_S49_S2,


Template_st200_T24_NOP_S49_S20,


Template_st200_T24_NOP_S49_S36,


Template_st200_T25_NOP_S2,


Template_st200_T25_NOP_S2_S23,


Template_st200_T25_NOP_S2_S38,


Template_st200_T25_NOP_S2_S49,


Template_st200_T25_NOP_S23,


Template_st200_T25_NOP_S23_S2,


Template_st200_T25_NOP_S23_S38,


Template_st200_T25_NOP_S23_S49,


Template_st200_T25_NOP_S38,


Template_st200_T25_NOP_S38_S2,


Template_st200_T25_NOP_S38_S23,


Template_st200_T25_NOP_S38_S49,


Template_st200_T25_NOP_S49,


Template_st200_T25_NOP_S49_S2,


Template_st200_T25_NOP_S49_S23,


Template_st200_T25_NOP_S49_S38,


Template_st200_T26_NOP_S4,


Template_st200_T26_NOP_S4_S20,


Template_st200_T26_NOP_S4_S37,


Template_st200_T26_NOP_S4_S46,


Template_st200_T26_NOP_S20,


Template_st200_T26_NOP_S20_S4,


Template_st200_T26_NOP_S20_S37,


Template_st200_T26_NOP_S20_S46,


Template_st200_T26_NOP_S37,


Template_st200_T26_NOP_S37_S4,


Template_st200_T26_NOP_S37_S20,


Template_st200_T26_NOP_S37_S46,


Template_st200_T26_NOP_S46,


Template_st200_T26_NOP_S46_S4,


Template_st200_T26_NOP_S46_S20,


Template_st200_T26_NOP_S46_S37,


Template_st200_T27_NOP_S4,


Template_st200_T27_NOP_S4_S23,


Template_st200_T27_NOP_S4_S37,


Template_st200_T27_NOP_S4_S49,


Template_st200_T27_NOP_S23,


Template_st200_T27_NOP_S23_S4,


Template_st200_T27_NOP_S23_S37,


Template_st200_T27_NOP_S23_S49,


Template_st200_T27_NOP_S37,


Template_st200_T27_NOP_S37_S4,


Template_st200_T27_NOP_S37_S23,


Template_st200_T27_NOP_S37_S49,


Template_st200_T27_NOP_S49,


Template_st200_T27_NOP_S49_S4,


Template_st200_T27_NOP_S49_S23,


Template_st200_T27_NOP_S49_S37,


Template_st200_T28_NOP_S8,


Template_st200_T28_NOP_S8_S25,


Template_st200_T28_NOP_S8_S38,


Template_st200_T28_NOP_S8_S46,


Template_st200_T28_NOP_S25,


Template_st200_T28_NOP_S25_S8,


Template_st200_T28_NOP_S25_S38,


Template_st200_T28_NOP_S25_S46,


Template_st200_T28_NOP_S38,


Template_st200_T28_NOP_S38_S8,


Template_st200_T28_NOP_S38_S25,


Template_st200_T28_NOP_S38_S46,


Template_st200_T28_NOP_S46,


Template_st200_T28_NOP_S46_S8,


Template_st200_T28_NOP_S46_S25,


Template_st200_T28_NOP_S46_S38,


Template_st200_T29_NOP_S8,


Template_st200_T29_NOP_S8_S23,


Template_st200_T29_NOP_S8_S38,


Template_st200_T29_NOP_S8_S48,


Template_st200_T29_NOP_S23,


Template_st200_T29_NOP_S23_S8,


Template_st200_T29_NOP_S23_S38,


Template_st200_T29_NOP_S23_S48,


Template_st200_T29_NOP_S38,


Template_st200_T29_NOP_S38_S8,


Template_st200_T29_NOP_S38_S23,


Template_st200_T29_NOP_S38_S48,


Template_st200_T29_NOP_S48,


Template_st200_T29_NOP_S48_S8,


Template_st200_T29_NOP_S48_S23,


Template_st200_T29_NOP_S48_S38,


Template_st200_T30_NOP_S12,


Template_st200_T30_NOP_S12_S26,


Template_st200_T30_NOP_S12_S34,


Template_st200_T30_NOP_S12_S49,


Template_st200_T30_NOP_S26,


Template_st200_T30_NOP_S26_S12,


Template_st200_T30_NOP_S26_S34,


Template_st200_T30_NOP_S26_S49,


Template_st200_T30_NOP_S34,


Template_st200_T30_NOP_S34_S12,


Template_st200_T30_NOP_S34_S26,


Template_st200_T30_NOP_S34_S49,


Template_st200_T30_NOP_S49,


Template_st200_T30_NOP_S49_S12,


Template_st200_T30_NOP_S49_S26,


Template_st200_T30_NOP_S49_S34,


Template_st200_T31_NOP_S2,


Template_st200_T31_NOP_S20,


Template_st200_T32_NOP_S8,


Template_st200_T32_NOP_S20,


Template_st200_T33_NOP_S8,


Template_st200_T33_NOP_S25,


Template_st200_T34_NOP_S2,


Template_st200_T35_NOP_S8,


Template_st200_T36_NOP_S2,


Template_st200_T36_NOP_S44,


Template_st200_T37_NOP_S8,


Template_st200_T37_NOP_S44,


Template_st200_T38_NOP_S8,


Template_st200_T38_NOP_S48,


Template_st200_T40_NOP_S38,


Template_st200_T41_NOP_S31,


Template_st200_T42_NOP_S38,


Template_st200_T42_NOP_S44,


Template_st200_T43_NOP_S31,


Template_st200_T43_NOP_S44,


Template_st200_T44_NOP_S38,


Template_st200_T44_NOP_S48,


Template_st200_T47_NOP_S13,


Template_st200_T47_NOP_S24,


Template_st200_T48_NOP_S3,


Template_st200_T48_NOP_S24,


Template_st200_T48_NOP_S37,


Template_st200_T49_NOP_S13,


Template_st200_T49_NOP_S24,


Template_st200_T49_NOP_S32,


Template_st200_T50_NOP_S3,


Template_st200_T50_NOP_S3_S24,


Template_st200_T50_NOP_S3_S37,


Template_st200_T50_NOP_S3_S49,


Template_st200_T50_NOP_S24,


Template_st200_T50_NOP_S24_S3,


Template_st200_T50_NOP_S24_S37,


Template_st200_T50_NOP_S24_S49,


Template_st200_T50_NOP_S37,


Template_st200_T50_NOP_S37_S3,


Template_st200_T50_NOP_S37_S24,


Template_st200_T50_NOP_S37_S49,


Template_st200_T50_NOP_S49,


Template_st200_T50_NOP_S49_S3,


Template_st200_T50_NOP_S49_S24,


Template_st200_T50_NOP_S49_S37,


Template_st200_T51_NOP_S13,


Template_st200_T51_NOP_S13_S24,


Template_st200_T51_NOP_S13_S32,


Template_st200_T51_NOP_S13_S49,


Template_st200_T51_NOP_S24,


Template_st200_T51_NOP_S24_S13,


Template_st200_T51_NOP_S24_S32,


Template_st200_T51_NOP_S24_S49,


Template_st200_T51_NOP_S32,


Template_st200_T51_NOP_S32_S13,


Template_st200_T51_NOP_S32_S24,


Template_st200_T51_NOP_S32_S49,


Template_st200_T51_NOP_S49,


Template_st200_T51_NOP_S49_S13,


Template_st200_T51_NOP_S49_S24,


Template_st200_T51_NOP_S49_S32,


Template_st200_T52_NOP_S3,


Template_st200_T52_NOP_S24,


Template_st200_T53_NOP_S13,


Template_st200_T53_NOP_S24,


Template_st200_T54_NOP_S11,


Template_st200_T55_NOP_S3,


Template_st200_T55_NOP_S24,


Template_st200_T56_NOP_S11,


Template_st200_T56_NOP_S22,


Template_st200_T57_NOP_S1,


Template_st200_T57_NOP_S26,


Template_st200_T57_NOP_S35,


Template_st200_T58_NOP_S3,


Template_st200_T58_NOP_S19,


Template_st200_T58_NOP_S35,


Template_st200_T59_NOP_S3,


Template_st200_T59_NOP_S24,


Template_st200_T59_NOP_S38,


Template_st200_T60_NOP_S11,


Template_st200_T60_NOP_S22,


Template_st200_T60_NOP_S38,


Template_st200_T61_NOP_S11,


Template_st200_T61_NOP_S26,


Template_st200_T61_NOP_S37,


Template_st200_T62_NOP_S1,


Template_st200_T62_NOP_S1_S26,


Template_st200_T62_NOP_S1_S35,


Template_st200_T62_NOP_S1_S49,


Template_st200_T62_NOP_S26,


Template_st200_T62_NOP_S26_S1,


Template_st200_T62_NOP_S26_S35,


Template_st200_T62_NOP_S26_S49,


Template_st200_T62_NOP_S35,


Template_st200_T62_NOP_S35_S1,


Template_st200_T62_NOP_S35_S26,


Template_st200_T62_NOP_S35_S49,


Template_st200_T62_NOP_S49,


Template_st200_T62_NOP_S49_S1,


Template_st200_T62_NOP_S49_S26,


Template_st200_T62_NOP_S49_S35,


Template_st200_T63_NOP_S3,


Template_st200_T63_NOP_S3_S18,


Template_st200_T63_NOP_S3_S32,


Template_st200_T63_NOP_S3_S47,


Template_st200_T63_NOP_S18,


Template_st200_T63_NOP_S18_S3,


Template_st200_T63_NOP_S18_S32,


Template_st200_T63_NOP_S18_S47,


Template_st200_T63_NOP_S32,


Template_st200_T63_NOP_S32_S3,


Template_st200_T63_NOP_S32_S18,


Template_st200_T63_NOP_S32_S47,


Template_st200_T63_NOP_S47,


Template_st200_T63_NOP_S47_S3,


Template_st200_T63_NOP_S47_S18,


Template_st200_T63_NOP_S47_S32,


Template_st200_T64_NOP_S3,


Template_st200_T64_NOP_S3_S21,


Template_st200_T64_NOP_S3_S35,


Template_st200_T64_NOP_S3_S48,


Template_st200_T64_NOP_S21,


Template_st200_T64_NOP_S21_S3,


Template_st200_T64_NOP_S21_S35,


Template_st200_T64_NOP_S21_S48,


Template_st200_T64_NOP_S35,


Template_st200_T64_NOP_S35_S3,


Template_st200_T64_NOP_S35_S21,


Template_st200_T64_NOP_S35_S48,


Template_st200_T64_NOP_S48,


Template_st200_T64_NOP_S48_S3,


Template_st200_T64_NOP_S48_S21,


Template_st200_T64_NOP_S48_S35,


Template_st200_T65_NOP_S3,


Template_st200_T65_NOP_S3_S19,


Template_st200_T65_NOP_S3_S35,


Template_st200_T65_NOP_S3_S49,


Template_st200_T65_NOP_S19,


Template_st200_T65_NOP_S19_S3,


Template_st200_T65_NOP_S19_S35,


Template_st200_T65_NOP_S19_S49,


Template_st200_T65_NOP_S35,


Template_st200_T65_NOP_S35_S3,


Template_st200_T65_NOP_S35_S19,


Template_st200_T65_NOP_S35_S49,


Template_st200_T65_NOP_S49,


Template_st200_T65_NOP_S49_S3,


Template_st200_T65_NOP_S49_S19,


Template_st200_T65_NOP_S49_S35,


Template_st200_T66_NOP_S3,


Template_st200_T66_NOP_S3_S24,


Template_st200_T66_NOP_S3_S38,


Template_st200_T66_NOP_S3_S45,


Template_st200_T66_NOP_S24,


Template_st200_T66_NOP_S24_S3,


Template_st200_T66_NOP_S24_S38,


Template_st200_T66_NOP_S24_S45,


Template_st200_T66_NOP_S38,


Template_st200_T66_NOP_S38_S3,


Template_st200_T66_NOP_S38_S24,


Template_st200_T66_NOP_S38_S45,


Template_st200_T66_NOP_S45,


Template_st200_T66_NOP_S45_S3,


Template_st200_T66_NOP_S45_S24,


Template_st200_T66_NOP_S45_S38,


Template_st200_T67_NOP_S11,


Template_st200_T67_NOP_S11_S22,


Template_st200_T67_NOP_S11_S38,


Template_st200_T67_NOP_S11_S49,


Template_st200_T67_NOP_S22,


Template_st200_T67_NOP_S22_S11,


Template_st200_T67_NOP_S22_S38,


Template_st200_T67_NOP_S22_S49,


Template_st200_T67_NOP_S38,


Template_st200_T67_NOP_S38_S11,


Template_st200_T67_NOP_S38_S22,


Template_st200_T67_NOP_S38_S49,


Template_st200_T67_NOP_S49,


Template_st200_T67_NOP_S49_S11,


Template_st200_T67_NOP_S49_S22,


Template_st200_T67_NOP_S49_S38,


Template_st200_T68_NOP_S11,


Template_st200_T68_NOP_S11_S26,


Template_st200_T68_NOP_S11_S38,


Template_st200_T68_NOP_S11_S48,


Template_st200_T68_NOP_S26,


Template_st200_T68_NOP_S26_S11,


Template_st200_T68_NOP_S26_S38,


Template_st200_T68_NOP_S26_S48,


Template_st200_T68_NOP_S38,


Template_st200_T68_NOP_S38_S11,


Template_st200_T68_NOP_S38_S26,


Template_st200_T68_NOP_S38_S48,


Template_st200_T68_NOP_S48,


Template_st200_T68_NOP_S48_S11,


Template_st200_T68_NOP_S48_S26,


Template_st200_T68_NOP_S48_S38,


Template_st200_T69_NOP_S11,


Template_st200_T69_NOP_S11_S26,


Template_st200_T69_NOP_S11_S37,


Template_st200_T69_NOP_S11_S49,


Template_st200_T69_NOP_S26,


Template_st200_T69_NOP_S26_S11,


Template_st200_T69_NOP_S26_S37,


Template_st200_T69_NOP_S26_S49,


Template_st200_T69_NOP_S37,


Template_st200_T69_NOP_S37_S11,


Template_st200_T69_NOP_S37_S26,


Template_st200_T69_NOP_S37_S49,


Template_st200_T69_NOP_S49,


Template_st200_T69_NOP_S49_S11,


Template_st200_T69_NOP_S49_S26,


Template_st200_T69_NOP_S49_S37,


Template_st200_T70_NOP_S1,


Template_st200_T70_NOP_S26,


Template_st200_T71_NOP_S3,


Template_st200_T71_NOP_S19,


Template_st200_T72_NOP_S3,


Template_st200_T72_NOP_S26,


Template_st200_T73_NOP_S1,


Template_st200_T74_NOP_S3,


Template_st200_T75_NOP_S1,


Template_st200_T75_NOP_S49,


Template_st200_T76_NOP_S3,


Template_st200_T76_NOP_S43,


Template_st200_T77_NOP_S3,


Template_st200_T77_NOP_S49,


Template_st200_T79_NOP_S32,


Template_st200_T80_NOP_S37,


Template_st200_T81_NOP_S32,


Template_st200_T81_NOP_S49,


Template_st200_T82_NOP_S32,


Template_st200_T82_NOP_S43,


Template_st200_T83_NOP_S37,


Template_st200_T83_NOP_S49,


Template_st200_T86_NOP_S12,


Template_st200_T86_NOP_S25,


Template_st200_T87_NOP_S12,


Template_st200_T87_NOP_S25,


Template_st200_T87_NOP_S38,


Template_st200_T88_NOP_S12,


Template_st200_T88_NOP_S12_S20,


Template_st200_T88_NOP_S12_S38,


Template_st200_T88_NOP_S12_S48,


Template_st200_T88_NOP_S20,


Template_st200_T88_NOP_S20_S12,


Template_st200_T88_NOP_S20_S38,


Template_st200_T88_NOP_S20_S48,


Template_st200_T88_NOP_S38,


Template_st200_T88_NOP_S38_S12,


Template_st200_T88_NOP_S38_S20,


Template_st200_T88_NOP_S38_S48,


Template_st200_T88_NOP_S48,


Template_st200_T88_NOP_S48_S12,


Template_st200_T88_NOP_S48_S20,


Template_st200_T88_NOP_S48_S38,


Template_st200_T89_NOP_S12,


Template_st200_T89_NOP_S12_S25,


Template_st200_T89_NOP_S12_S38,


Template_st200_T89_NOP_S12_S44,


Template_st200_T89_NOP_S25,


Template_st200_T89_NOP_S25_S12,


Template_st200_T89_NOP_S25_S38,


Template_st200_T89_NOP_S25_S44,


Template_st200_T89_NOP_S38,


Template_st200_T89_NOP_S38_S12,


Template_st200_T89_NOP_S38_S25,


Template_st200_T89_NOP_S38_S44,


Template_st200_T89_NOP_S44,


Template_st200_T89_NOP_S44_S12,


Template_st200_T89_NOP_S44_S25,


Template_st200_T89_NOP_S44_S38,


Template_st200_T90_NOP_S12,


Template_st200_T90_NOP_S20,


Template_st200_T91_NOP_S12,


Template_st200_T91_NOP_S25,


Template_st200_T92_NOP_S12,


Template_st200_T93_NOP_S12,


Template_st200_T93_NOP_S44,


Template_st200_T94_NOP_S12,


Template_st200_T94_NOP_S48,


Template_st200_T95_NOP_S3,


Template_st200_T95_NOP_S3_S26,


Template_st200_T95_NOP_S3_S37,


Template_st200_T95_NOP_S3_S47,


Template_st200_T95_NOP_S26,


Template_st200_T95_NOP_S26_S3,


Template_st200_T95_NOP_S26_S37,


Template_st200_T95_NOP_S26_S47,


Template_st200_T95_NOP_S37,


Template_st200_T95_NOP_S37_S3,


Template_st200_T95_NOP_S37_S26,


Template_st200_T95_NOP_S37_S47,


Template_st200_T95_NOP_S47,


Template_st200_T95_NOP_S47_S3,


Template_st200_T95_NOP_S47_S26,


Template_st200_T95_NOP_S47_S37,


Template_st200_T96_NOP_S13,


Template_st200_T96_NOP_S13_S26,


Template_st200_T96_NOP_S13_S32,


Template_st200_T96_NOP_S13_S47,


Template_st200_T96_NOP_S26,


Template_st200_T96_NOP_S26_S13,


Template_st200_T96_NOP_S26_S32,


Template_st200_T96_NOP_S26_S47,


Template_st200_T96_NOP_S32,


Template_st200_T96_NOP_S32_S13,


Template_st200_T96_NOP_S32_S26,


Template_st200_T96_NOP_S32_S47,


Template_st200_T96_NOP_S47,


Template_st200_T96_NOP_S47_S13,


Template_st200_T96_NOP_S47_S26,


Template_st200_T96_NOP_S47_S32,


Template_st200_T97_NOP_S3,


Template_st200_T97_NOP_S47,


Template_st200_T98_NOP_S13,


Template_st200_T98_NOP_S47,


Template_st200_T99_NOP_S32,


Template_st200_T99_NOP_S47,


Template_st200_T100_NOP_S37,


Template_st200_T100_NOP_S47,



#undef Template


#define Template_SYLLABLES_COUNT_MAX 4



#define Template_INCREMENT_MAX 16


  Template__
#undef Template
} Template;
typedef uint16_t short_Template;

/*
 * Bundle --	Enumeration.
 */
typedef enum Bundle {
#define Bundle(NAME,ALIGNMENT,CONTENTS,INVERSE,TEMPLATE) Bundle_ ##NAME,

  Bundle__UNDEF,

/*
  st200/Bundle.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Bundle_st200_EVEN_ANY_MEM_0_8,
Bundle_st200_ANY_EVEN_MEM_4_8,
Bundle_st200_FIRST_EVEN_MEM_4_8,
Bundle_st200_FIRST_MEM_EVEN_0_16,
Bundle_st200_EVEN_ANY_MEM_ANY_0_8,
Bundle_st200_ANY_EVEN_ANY_MEM_4_8,
Bundle_st200_EVEN_ODD_MEM_ANY_0_8,
Bundle_st200_ODD_EVEN_ANY_MEM_4_8,
Bundle_st200_FIRST_EVEN_ANY_MEM_4_8,
Bundle_st200_FIRST_MEM_EVEN_ANY_0_16,
Bundle_st200_FIRST_EVEN_ODD_MEM_4_8,
Bundle_st200_FIRST_MEM_EVEN_ODD_0_16,
Bundle_st200_MEMX_EVEN_0_16,
Bundle_st200_EVEN_MEMX_4_16,
Bundle_st200_EVEN_MEMX_8_16,
Bundle_st200_MEMX_EVEN_12_16,
Bundle_st200_MEMX_EVEN_ANY_0_16,
Bundle_st200_ANY_EVEN_MEMX_4_16,
Bundle_st200_EVEN_MEMX_ANY_8_16,
Bundle_st200_MEMX_ANY_EVEN_12_16,
Bundle_st200_MEMX_EVEN_ODD_0_16,
Bundle_st200_ODD_EVEN_MEMX_4_16,
Bundle_st200_EVEN_MEMX_ODD_8_16,
Bundle_st200_MEMX_ODD_EVEN_12_16,
Bundle_st200_ANYX_EVEN_MEM_0_16,
Bundle_st200_MEM_EVEN_ANYX_4_16,
Bundle_st200_EVEN_ANYX_MEM_8_16,
Bundle_st200_MEM_ANYX_EVEN_12_16,
Bundle_st200_ANY_0_4,
Bundle_st200_FIRST_0_4,
Bundle_st200_MEM_0_4,
Bundle_st200_ALONE_0_4,
Bundle_st200_ANY_ANY_0_4,
Bundle_st200_FIRST_ANY_0_4,
Bundle_st200_ANY_MEM_0_4,
Bundle_st200_FIRST_MEM_0_4,
Bundle_st200_ANY_ANY_ANY_0_4,
Bundle_st200_FIRST_ANY_ANY_0_4,
Bundle_st200_MEM_ANY_ANY_0_4,
Bundle_st200_FIRST_MEM_ANY_0_4,
Bundle_st200_ANY_ANY_ANY_ANY_0_4,
Bundle_st200_FIRST_ANY_ANY_ANY_0_4,
Bundle_st200_ANY_ANY_ANY_MEM_0_4,
Bundle_st200_FIRST_ANY_ANY_MEM_0_4,
Bundle_st200_EVEN_0_8,
Bundle_st200_EVEN_4_8,
Bundle_st200_ANY_ODD_0_8,
Bundle_st200_ODD_ANY_4_8,
Bundle_st200_FIRST_ODD_0_8,
Bundle_st200_FIRST_ODD_4_8,
Bundle_st200_EVEN_ODD_0_8,
Bundle_st200_ODD_EVEN_4_8,
Bundle_st200_MEM_ODD_0_8,
Bundle_st200_ODD_MEM_4_8,
Bundle_st200_EVEN_ANY_0_8,
Bundle_st200_ANY_EVEN_4_8,
Bundle_st200_EVEN_ANY_ANY_0_8,
Bundle_st200_ANY_EVEN_ANY_4_8,
Bundle_st200_EVEN_ODD_ANY_0_8,
Bundle_st200_ODD_EVEN_ANY_4_8,
Bundle_st200_FIRST_ANY_EVEN_0_8,
Bundle_st200_FIRST_EVEN_ANY_4_8,
Bundle_st200_FIRST_ODD_EVEN_0_8,
Bundle_st200_FIRST_EVEN_ODD_4_8,
Bundle_st200_EVEN_ANY_EVEN_0_8,
Bundle_st200_ANY_EVEN_EVEN_4_8,
Bundle_st200_EVEN_ODD_EVEN_0_8,
Bundle_st200_ODD_EVEN_EVEN_4_8,
Bundle_st200_EVEN_ODD_MEM_0_8,
Bundle_st200_ODD_EVEN_MEM_4_8,
Bundle_st200_ANY_ODD_ANY_0_8,
Bundle_st200_ODD_ANY_ANY_4_8,
Bundle_st200_FIRST_ODD_ANY_0_8,
Bundle_st200_FIRST_ANY_ODD_4_8,
Bundle_st200_ANY_ODD_MEM_0_8,
Bundle_st200_ODD_ANY_MEM_4_8,
Bundle_st200_FIRST_ODD_MEM_0_8,
Bundle_st200_FIRST_MEM_ODD_4_8,
Bundle_st200_ANY_ODD_ANY_ANY_0_8,
Bundle_st200_ODD_ANY_ANY_ANY_4_8,
Bundle_st200_EVEN_ODD_ANY_ANY_0_8,
Bundle_st200_ODD_EVEN_ANY_ANY_4_8,
Bundle_st200_ANY_ODD_ANY_ODD_0_8,
Bundle_st200_ODD_ANY_ODD_ANY_4_8,
Bundle_st200_ANY_ODD_EVEN_ODD_0_8,
Bundle_st200_ODD_EVEN_ODD_ANY_4_8,
Bundle_st200_FIRST_ODD_ANY_ANY_0_8,
Bundle_st200_FIRST_ANY_ODD_ANY_4_8,
Bundle_st200_FIRST_ODD_EVEN_ANY_0_8,
Bundle_st200_FIRST_EVEN_ODD_ANY_4_8,
Bundle_st200_FIRST_ODD_ANY_ODD_0_8,
Bundle_st200_FIRST_ODD_EVEN_ODD_0_8,
Bundle_st200_EVEN_ODD_EVEN_ANY_0_8,
Bundle_st200_ANY_EVEN_ODD_EVEN_4_8,
Bundle_st200_EVEN_ODD_EVEN_ODD_0_8,
Bundle_st200_ODD_EVEN_ODD_EVEN_4_8,
Bundle_st200_ANY_ODD_ANY_MEM_0_8,
Bundle_st200_ODD_ANY_MEM_ANY_4_8,
Bundle_st200_ANY_ODD_MEM_ODD_0_8,
Bundle_st200_ODD_MEM_ODD_ANY_4_8,
Bundle_st200_EVEN_ODD_MEM_ODD_0_8,
Bundle_st200_ODD_EVEN_ODD_MEM_4_8,
Bundle_st200_EVEN_ANY_ANY_ANY_0_8,
Bundle_st200_ANY_EVEN_ANY_ANY_4_8,
Bundle_st200_FIRST_ANY_EVEN_ANY_0_8,
Bundle_st200_FIRST_EVEN_ANY_ANY_4_8,
Bundle_st200_EVEN_ANY_EVEN_ANY_0_8,
Bundle_st200_ANY_EVEN_ANY_EVEN_4_8,
Bundle_st200_FIRST_ODD_ANY_MEM_0_8,
Bundle_st200_FIRST_MEM_ODD_ANY_4_8,
Bundle_st200_FIRST_ODD_MEM_ODD_0_8,
Bundle_st200_ANYX_ANY_ANY_0_8,
Bundle_st200_ANYX_ANY_ANY_4_8,
Bundle_st200_ANYX_ANY_ODD_0_8,
Bundle_st200_ANYX_ODD_ANY_4_8,
Bundle_st200_FIRST_ANYX_ANY_0_8,
Bundle_st200_FIRST_ANYX_ANY_4_8,
Bundle_st200_FIRST_ANYX_ODD_0_8,
Bundle_st200_ANYX_EVEN_ANY_0_8,
Bundle_st200_ANYX_ANY_EVEN_4_8,
Bundle_st200_ANYX_EVEN_ODD_0_8,
Bundle_st200_ANYX_ODD_EVEN_4_8,
Bundle_st200_ANYX_ANY_MEM_0_8,
Bundle_st200_ANYX_MEM_ANY_4_8,
Bundle_st200_ANYX_MEM_ODD_0_8,
Bundle_st200_ANYX_ODD_MEM_4_8,
Bundle_st200_MEMX_ANY_ANY_0_8,
Bundle_st200_MEMX_ANY_ANY_4_8,
Bundle_st200_MEMX_ANY_ODD_0_8,
Bundle_st200_MEMX_ODD_ANY_4_8,
Bundle_st200_FIRST_MEMX_ANY_0_8,
Bundle_st200_FIRST_MEMX_ANY_4_8,
Bundle_st200_FIRST_MEMX_ODD_0_8,
Bundle_st200_FIRST_ANYX_MEM_0_8,
Bundle_st200_FIRST_ANYX_MEM_4_8,
Bundle_st200_ANYX_ANY_0_8,
Bundle_st200_ANYX_ANY_4_8,
Bundle_st200_FIRST_ANYX_0_8,
Bundle_st200_FIRST_ANYX_4_8,
Bundle_st200_ANYX_EVEN_0_8,
Bundle_st200_ANYX_EVEN_4_8,
Bundle_st200_ANYX_MEM_0_8,
Bundle_st200_ANYX_MEM_4_8,
Bundle_st200_MEMX_ANY_0_8,
Bundle_st200_MEMX_ANY_4_8,
Bundle_st200_FIRST_MEMX_0_8,
Bundle_st200_FIRST_MEMX_4_8,
Bundle_st200_ANYX_0_8,
Bundle_st200_ANYX_4_8,
Bundle_st200_MEMX_0_8,
Bundle_st200_MEMX_4_8,
Bundle_st200_ALONEX_0_8,
Bundle_st200_ALONEX_4_8,
Bundle_st200_ANYX_ANYX_0_8,
Bundle_st200_ANYX_ANYX_4_8,
Bundle_st200_ANYX_MEMX_0_8,
Bundle_st200_ANYX_MEMX_4_8,
Bundle_st200_EVEN_MEM_0_8,
Bundle_st200_EVEN_MEM_4_8,
Bundle_st200_FIRST_EVEN_MEMX_4_16,
Bundle_st200_FIRST_MEMX_EVEN_12_16,
Bundle_st200_ODD_0_8,
Bundle_st200_ODD_4_8,
Bundle_st200_FIRST_EVEN_0_8,
Bundle_st200_FIRST_EVEN_4_8,
Bundle_st200_ANY_ODD_ODD_0_8,
Bundle_st200_ODD_ANY_ODD_4_8,
Bundle_st200_EVEN_ODD_ODD_0_8,
Bundle_st200_ODD_EVEN_ODD_4_8,
Bundle_st200_ODD_MEM_ODD_0_8,
Bundle_st200_ODD_MEM_ODD_4_8,
Bundle_st200_FIRST_EVEN_ANY_EVEN_4_8,
Bundle_st200_FIRST_EVEN_ODD_EVEN_4_8,
Bundle_st200_FIRST_ANYX_EVEN_4_8,
Bundle_st200_ANYX_ODD_0_8,
Bundle_st200_ANYX_ODD_4_8,
Bundle_st200_MEMX_ODD_0_8,
Bundle_st200_MEMX_ODD_4_8,
Bundle_st200_0_4,
Bundle_st200_EVEN_EVEN_0_8,
Bundle_st200_EVEN_EVEN_4_8,
Bundle_st200_ODD_ODD_0_8,
Bundle_st200_ODD_ODD_4_8,
Bundle_st200_FIRST_ODD_ODD_0_8,
Bundle_st200_FIRST_EVEN_EVEN_4_8,

#undef Bundle


#define Bundle_ISSUE_MAX 4



#define BundleMatch(HASH,CANONIC,BUNDLES) 
#undef BundleMatch


#define BundleMatch_HASH_MAX 3391



#define BundleMatch_COUNT_MAX 4


  Bundle__
#undef Bundle
} Bundle;
typedef uint16_t short_Bundle;

/*
 * Resource --	Enumeration.
 */
typedef enum Resource {
#define Resource(NAME,AVAILABILITY) Resource_ ##NAME,

  Resource__UNDEF,

/*
  st200/Resource.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Resource_st200_ISSUE,

Resource_st200_MEM,

Resource_st200_CTL,

Resource_st200_ODD,

Resource_st200_EVEN,

Resource_st200_LANE0,


#undef Resource

  Resource__
#undef Resource
} Resource;
typedef uint8_t short_Resource;
#define Resource__ISSUE (Resource__UNDEF + 1)

/*
 * Reservation --	Enumeration.
 */
typedef enum Reservation {
#define Reservation(NAME,TABLE) Reservation_ ##NAME,

  Reservation__UNDEF,

/*
  st200/Reservation.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Reservation_st220_ALL,
Reservation_st220_ALU,
Reservation_st220_ALUX,
Reservation_st220_CTL,
Reservation_st220_ODD,
Reservation_st220_ODDX,
Reservation_st220_MEM,
Reservation_st220_MEMX,
Reservation_st220_PSW,
Reservation_st220_EVEN,
Reservation_st231_ALL,
Reservation_st231_ALU,
Reservation_st231_ALUX,
Reservation_st231_CTL,
Reservation_st231_ODD,
Reservation_st231_ODDX,
Reservation_st231_MEM,
Reservation_st231_MEMX,
Reservation_st231_PSW,
Reservation_st231_EVEN,
Reservation_st240_ALL,
Reservation_st240_ALU,
Reservation_st240_ALUX,
Reservation_st240_CTL,
Reservation_st240_ODD,
Reservation_st240_ODDX,
Reservation_st240_MEM,
Reservation_st240_MEMX,
Reservation_st240_PSW,
Reservation_st240_EVEN,

#undef Reservation


#define ReservationColumn(COLUMNINDEX,REQUIREMENTS) 
#undef ReservationColumn


#define Reservation_COLUMNS_COUNT_MAX 1


  Reservation__
#undef Reservation
} Reservation;
typedef uint8_t short_Reservation;

/*
 * Scheduling --	Enumeration.
 */
typedef enum Scheduling {
#define Scheduling(NAME,PROCESSOR,BUNDLING,RESERVATION) Scheduling_ ##NAME,

  Scheduling__UNDEF,

/*
  st200/Scheduling.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Scheduling_st220_ALL,
Scheduling_st220_ALLX,
Scheduling_st220_ALU,
Scheduling_st220_ALUX,
Scheduling_st220_CTL,
Scheduling_st220_ODD,
Scheduling_st220_ODDX,
Scheduling_st220_MEM,
Scheduling_st220_MEMX,
Scheduling_st220_PSW,
Scheduling_st220_EVEN,
Scheduling_st231_ALL,
Scheduling_st231_ALLX,
Scheduling_st231_ALU,
Scheduling_st231_ALUX,
Scheduling_st231_CTL,
Scheduling_st231_ODD,
Scheduling_st231_ODDX,
Scheduling_st231_MEM,
Scheduling_st231_MEMX,
Scheduling_st231_PSW,
Scheduling_st231_EVEN,
Scheduling_st240_ALL,
Scheduling_st240_ALLX,
Scheduling_st240_ALU,
Scheduling_st240_ALUX,
Scheduling_st240_CTL,
Scheduling_st240_ODD,
Scheduling_st240_ODDX,
Scheduling_st240_MEM,
Scheduling_st240_MEMX,
Scheduling_st240_PSW,
Scheduling_st240_EVEN,

#undef Scheduling

  Scheduling__
#undef Scheduling
} Scheduling;
typedef uint8_t short_Scheduling;

/*
 * Processor --	Enumeration.
 */
typedef enum Processor {
#define Processor(NAME,MINTAKEN,INTERLOCKS,AVAILABILITY) Processor_ ##NAME,

  Processor__UNDEF,

/*
  st200/Processor.enum --
  Automatically generated from the Machine Description System (MDS).
*/



Processor_st220_cpu,

Processor_st231_cpu,

Processor_st240_cpu,


#undef Processor

  Processor__
#undef Processor
} Processor;
typedef uint8_t short_Processor;
#define Processor__DEFAULT (Processor__UNDEF + 1)

/*
 * Convention --	Enumeration.
 */
typedef enum Convention {
#define Convention(NAME,RESERVED,ARGUMENT,RESULT,STRUCT,CALLER,CALLEE,PROGRAM,RETURN,STACK,STATIC,FRAME,GLOBAL,LOCAL,WIRED,ZERO,ONE,ALIGNTEXT,ALIGNDATA,ALIGNHEAP,ALIGNSTACK,NATIVEINT,NATIVEUINT,NATIVEFLOAT,NATIVEPTR) Convention_ ##NAME,




  Convention__UNDEF,

/*
  st200/Convention.enum --
  Automatically generated from the Machine Description System (MDS).
*/







Convention_st200_embedded,
Convention_st200_PIC,
#undef Convention

  Convention__
#undef Convention
} Convention;
typedef uint8_t short_Convention;
#define Convention__DEFAULT (Convention__UNDEF + 1)

//






/*
 * Decode_Encoding function prototypes.
 */

#define Encoding(NAME,PROCESSOR,WORDTYPE,WORDCOUNT) extern Instance Decode_Encoding_ ##NAME(const void *buffer);



/*
  st200/Encoding.enum --
  Automatically generated from the Machine Description System (MDS).
*/



extern Instance Decode_Encoding_st220_ANY(const void *buffer);
extern Instance Decode_Encoding_st220_ANYX(const void *buffer);
extern Instance Decode_Encoding_st231_ANY(const void *buffer);
extern Instance Decode_Encoding_st231_ANYX(const void *buffer);
extern Instance Decode_Encoding_st240_ANY(const void *buffer);
extern Instance Decode_Encoding_st240_ANYX(const void *buffer);

#undef Encoding







//


#define Platform_h_INCLUDED 

/*
 * !!!!	Platform.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Platform_ --	Names for the Platform enumeration.
 */
extern const char *
Platform_(Platform THIS);

/*
 * Platform_charWidth --	This Platform charWidth.
 */
int
Platform_charWidth(Platform THIS);

/*
 * Platform_addrWidth --	This Platform addrWidth.
 */
int
Platform_addrWidth(Platform THIS);

//
typedef enum {
  PlatformEndian__UNDEF,
  PlatformEndian_Little,
  PlatformEndian_Big,
  PlatformEndian__
} PlatformEndian;
typedef uint8_t short_PlatformEndian;

/*
 * Platform_endian --	Endian of THIS Platform.
 */
PlatformEndian
Platform_endian(Platform THIS);





#define Resource_h_INCLUDED 

/*
 * !!!!	Resource.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Pack a vector of Resource__ units in a word.
 */
union ResourceVector_ {
  uint8_t UNITS[Resource__];
  uint64_t PACKED;
};
typedef union ResourceVector_ ResourceVector_, *ResourceVector;
typedef const union ResourceVector_ *const_ResourceVector;
typedef union ResourceVector_ *restrict restrict_ResourceVector;
#define ResourceVector_UNITS(THIS) ((THIS)->UNITS)
#define ResourceVector_PACKED(THIS) ((THIS)->PACKED)
#define ResourceVector__PACKED(THIS) (&(THIS)->PACKED)

/*
 * ResourceVector_clear --	Clear THIS ResourceVector.
 */




static inline void
ResourceVector_clear(ResourceVector THIS) {
  *(&(THIS)->PACKED) = 0;
}


/*
 * ResourceVector_accumulate --	Accumulate =that= ResourceVector to =THIS= ResourceVector.
 */




static inline void
ResourceVector_accumulate(ResourceVector THIS, const_ResourceVector that)
{
  *(&(THIS)->PACKED) += ((that)->PACKED);
}


/*
 * ResourceVector_mayIncrease --	True if =THIS= + =increase= <= =limit=.
 */






static inline bool
ResourceVector_mayIncrease(const_ResourceVector THIS,
                           const_ResourceVector increase,
                           const_ResourceVector limit)
{
  uint64_t mask = 0x8080808080808080ULL;
  uint64_t x = ((limit)->PACKED);
  uint64_t y = ((THIS)->PACKED) + ((increase)->PACKED);
  x |= mask; // Set high bit of each unit.
  x -= y; // Carry does not propagate across units.
  x &= mask; // Grab high bits after substract.
  return x != mask; // High bit change means THIS + increase > limit.
}


/*
 * ResourceVector_maxMerge --	Max-merge =that= ResourceVector into =THIS= ResourceVector.
 *
 * Return:	true if the merge changed =THIS= else false.
 */




static inline bool
ResourceVector_maxMerge(ResourceVector THIS, const_ResourceVector that)
{
  uint64_t mask = 0x8080808080808080ULL;
  uint64_t x = ((that)->PACKED);
  uint64_t y = ((THIS)->PACKED);
  uint64_t z = x, t = 0;
  z |= mask; // Set high bit of each unit.
  z -= y; // Carry does not propagate across units.
  z ^= mask; // z = (that - THIS).
  t = mask & z; // Grab the sign bits of (that - THIS).
  t = (t << 1) - (t >> 7); // All ones if (that < THIS) else all zeros.
  z &= ~t; // z = MAX(that - THIS, 0).
  y += z; // y = MAX(that, THIS).
  *(&(THIS)->PACKED) = y;
  return z != 0;
}


/*
 * ResourceTable --	Maintains the Resource state for Instruction scheduling.
 *
 * Each VECTORS element is the resource usage for a date (modulo ResourceTable_CLP2HORIZON).
 * The dates considered are never earlier than the ResourceTable WINDOWSTART.
 */
struct ResourceTable_ {
  //@args	Processor processor, int windowSize
  uint8_t WINDOWSIZE;
  uint16_t CLP2HORIZON;
  int16_t WINDOWSTART;
  const_ResourceVector AVAILABILITY;
  //@access VECTORS	(ResourceVector_ *)((ResourceTable)(THIS) + 1)
};
typedef struct ResourceTable_ ResourceTable_, *ResourceTable;
typedef const struct ResourceTable_ *const_ResourceTable;
typedef struct ResourceTable_ * restrict_ResourceTable;

extern ResourceTable
ResourceTable_Ctor(ResourceTable THIS, Processor processor, int windowSize);

extern ResourceTable
ResourceTable_Copy(ResourceTable THIS, const_ResourceTable that);

extern void
ResourceTable_Dtor(ResourceTable THIS);

extern size_t
ResourceTable_Size(Processor processor, int windowSize);

#define ResourceTable_WINDOWSIZE(THIS) ((THIS)->WINDOWSIZE)
#define ResourceTable__WINDOWSIZE(THIS) (&(THIS)->WINDOWSIZE)
#define ResourceTable_CLP2HORIZON(THIS) ((THIS)->CLP2HORIZON)
#define ResourceTable__CLP2HORIZON(THIS) (&(THIS)->CLP2HORIZON)
#define ResourceTable_WINDOWSTART(THIS) ((THIS)->WINDOWSTART)
#define ResourceTable__WINDOWSTART(THIS) (&(THIS)->WINDOWSTART)
#define ResourceTable_AVAILABILITY(THIS) ((THIS)->AVAILABILITY)
#define ResourceTable__AVAILABILITY(THIS) (&(THIS)->AVAILABILITY)
#define ResourceTable_VECTORS(THIS) ((ResourceVector_ *)((ResourceTable)(THIS) + 1))


//
void
ResourceTable_reset(ResourceTable THIS, int windowStart);

//
bool
ResourceTable_fitReservation(ResourceTable THIS, enum Reservation reservation);

//
int
ResourceTable_tryReservation(ResourceTable THIS, enum Reservation reservation, int issueDate);

//
void
ResourceTable_addReservation(ResourceTable THIS, enum Reservation reservation, int issueDate);

//
void
ResourceTable_advance(ResourceTable THIS, int newDate);

//
bool
ResourceTable_merge(ResourceTable THIS, const_ResourceTable that, int delay);

//
bool
ResourceTable_pretty(const_ResourceTable THIS, FILE *file);

/*
 * Resource_ --	Names for the Resource enumeration.
 */
extern const char *
Resource_(Resource THIS);

#define Resource_name(THIS) ((THIS)? Resource_(THIS) + sizeof(MDS_TARGET): "_UNDEF")




/*
 * Resource_availability --	This Resource availability units for a Processor.
 */
int
Resource_availability(Resource THIS, Processor processor);





#define Processor_h_INCLUDED 

/*
 * !!!!	Processor.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Processor_ --	Names for the Processor enumeration.
 */
extern const char *
Processor_(Processor THIS);

/*
 * Processor_minTaken --	This Processor minTaken.
 */
int
Processor_minTaken(Processor THIS);

/*
 * Processor_maxTakenCost --	This processor maximum branch taken cost.
 */
int
Processor_maxTakenCost(Processor THIS);

/*
 * Processor_interlocks --	Whether THIS Processor interlocks registers.
 */
bool
Processor_interlocks(Processor THIS);

/*
 * Processor_availability --	This Processor availability of Resource(s).
 */
const_ResourceVector
Processor_availability(Processor THIS);

//
bool
Processor_DTD(FILE *file);

//
bool
Processor_XML(FILE *file);





#define Encoding_h_INCLUDED 

/*
 * !!!!	Encoding.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Encoding_ --	Names for the Encoding enumeration.
 */
extern const char *
Encoding_(Encoding THIS);

/*
 * Encoding_processor --	This Encoding Processor.
 */
Processor
Encoding_processor(Encoding THIS);

/*
 * Encoding_wordCount --	This Encoding word count.
 */
uint8_t
Encoding_wordCount(Encoding THIS);

/*
 * Encoding_wordSize --	This Encoding word size.
 */
uint8_t
Encoding_wordSize(Encoding THIS);

/*
 * Encoding_decode --	This Encoding decode function.
 */
typedef Instance (*EncodingDecode)(const void *buffer);
EncodingDecode
Encoding_decode(Encoding THIS);





#define NativeType_h_INCLUDED 

/*
 * !!!!	NativeType.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * NativeType_ --	Names for the NativeType enumeration.
 */
extern const char *
NativeType_(NativeType THIS);

/*
 * NativeType_format --	This NativeType bit syntax.
 */
const char *
NativeType_format(NativeType THIS);

/*
 * NativeType_width --	This NativeType bit width.
 */
unsigned
NativeType_width(NativeType THIS);

/*
 * NativeType_signed --	This NativeType is signed.
 */
bool
NativeType_signed(NativeType THIS);

/*
 * NativeType_sizeOf --	This NativeType size in bytes when stored to memory.
 */
unsigned
NativeType_sizeOf(NativeType THIS);

/*
 * NativeType_align --	This NativeType Alignment Base
 */
unsigned
NativeType_align(NativeType THIS);

/*
 * NativeType_slice --	This NativeType slice width in bits.
 */
unsigned
NativeType_slice(NativeType THIS);





#define Storage_h_INCLUDED 

/*
 * !!!!	Storage.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * StorageCell_ --	Names for the StorageCell enumeration.
 */
extern const char *
StorageCell_(StorageCell THIS);
#define StorageCell_name(THIS) ((THIS)? StorageCell_(THIS) + sizeof(MDS_TARGET): "_UNDEF")





#define Register_h_INCLUDED 

/*
 * !!!!	Register.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Register_ --	Names for the Register enumeration.
 */
extern const char *
Register_(Register THIS);
#define Register_name(THIS) ((THIS)? Register_(THIS) + sizeof(MDS_TARGET): "_UNDEF")

/*
 * Register_names --	The names of THIS Register.
 */
const char **
Register_names(Register THIS);

/*
 * Register_regFile --	The RegFile of THIS Register.
 */
enum RegFile
Register_regFile(Register THIS);

/*
 * Register_isWired --	True if THIS Register is wired.
 */
bool
Register_isWired(Register THIS);

/*
 * RegisterStorageCells --	Sequence of StorageCell(s).
 */
struct RegisterStorageCells_ {
  int8_t COUNT;
  short_StorageCell ITEMS[2];
};
typedef struct RegisterStorageCells_ RegisterStorageCells_, *RegisterStorageCells;
typedef const struct RegisterStorageCells_ *const_RegisterStorageCells;
typedef struct RegisterStorageCells_ * restrict_RegisterStorageCells;

#define RegisterStorageCells_COUNT(THIS) ((THIS)->COUNT)
#define RegisterStorageCells__COUNT(THIS) (&(THIS)->COUNT)
#define RegisterStorageCells_ITEMS(THIS) ((THIS)->ITEMS)
#define RegisterStorageCells__ITEMS(THIS) (&(THIS)->ITEMS)


/*
 * RegisterStorageCells_count --	Count of StorageCell(s) in THIS RegisterStorageCells.
 */
static inline int
RegisterStorageCells_count(const_RegisterStorageCells THIS)
{
  return ((THIS)->COUNT);
}

/*
 * RegisterStorageCells_items --	StorageCell(s) in THIS RegisterStorageCells.
 */
static inline const short_StorageCell *
RegisterStorageCells_items(const_RegisterStorageCells THIS)
{
  return ((THIS)->ITEMS);
}

/*
 * RegisterStorageCells_access --	Access a StorageCell in THIS RegisterStorageCells.
 */
static inline StorageCell
RegisterStorageCells_access(const_RegisterStorageCells THIS, int index)
{
  Except_CHECK(index >=0 && index < ((THIS)->COUNT));
  return (StorageCell)((THIS)->ITEMS)[index];
}

/*
 * RegisterStorageCells_FOREACH_StorageCell --	Iterate THIS RegisterStorageCells.
 */
#define RegisterStorageCells_FOREACH_StorageCell(THIS,cell) { const short_StorageCell *RegisterStorageCells_ITEMS = RegisterStorageCells_items(THIS); int RegisterStorageCells_COUNT = RegisterStorageCells_count(THIS); int RegisterStorageCells_INDEX = 0; for (; RegisterStorageCells_INDEX < RegisterStorageCells_COUNT; RegisterStorageCells_INDEX++) { StorageCell cell = RegisterStorageCells_ITEMS[RegisterStorageCells_INDEX];






#define RegisterStorageCells_ENDEACH_StorageCell } }



/*
 * Register_storageCells --	This Register RegisterStorageCells.
 */
const_RegisterStorageCells
Register_storageCells(Register THIS);

/*
 * Register_minReadStage --	This Register minimum read stage for each Processor.
 */
int
Register_minReadStage(Register THIS, Processor processor);

/*
 * RegisterList --	Non-mutable list of Register(s).
 */
struct RegisterList_ {
  //@args
  uint8_t COUNT;
  short_Register ITEMS[104];
};
typedef struct RegisterList_ RegisterList_, *RegisterList;
typedef const struct RegisterList_ *const_RegisterList;
typedef struct RegisterList_ * restrict_RegisterList;

extern RegisterList
RegisterList_Ctor(RegisterList THIS);

extern RegisterList
RegisterList_Copy(RegisterList THIS, const_RegisterList that);

extern void
RegisterList_Dtor(RegisterList THIS);

extern size_t
RegisterList_Size(void);

#define RegisterList_COUNT(THIS) ((THIS)->COUNT)
#define RegisterList__COUNT(THIS) (&(THIS)->COUNT)
#define RegisterList_ITEMS(THIS) ((THIS)->ITEMS)
#define RegisterList__ITEMS(THIS) (&(THIS)->ITEMS)


/*
 * RegisterList_count --	Count the Register(s) in THIS RegisterList.
 */
static inline int
RegisterList_count(const_RegisterList THIS)
{
  return ((THIS)->COUNT);
}

/*
 * RegisterList_first --	First item of the RegisterList.
 * Return:       The first Register.
 */
static inline Register
RegisterList_first(const_RegisterList THIS)
{
  ;
  return (Register)((THIS)->ITEMS)[0];
}

/*
 * RegisterList_access --	Access the RegisterList by index.
 * index:        The index.
 * Return:       Corresponding Register.
 */
static inline Register
RegisterList_access(const_RegisterList THIS, int32_t index)
{
  ;
  return (Register)((THIS)->ITEMS)[index];
}

/*
 * RegisterList_items --	For use by RegisterList_FOREACH_Register.
 */
static inline const short_Register *
RegisterList_items(const_RegisterList THIS)
{
  return ((THIS)->ITEMS);
}

/*
 * RegisterList_FOREACH_Register --	Iterate over THIS RegisterList Register(s).
 */
#define RegisterList_FOREACH_Register(THIS,registre) { const short_Register *RegisterList_ITEMS = RegisterList_items(THIS); int RegisterList_COUNT = RegisterList_count(THIS), RegisterList_INDEX = 0; for (; RegisterList_INDEX < RegisterList_COUNT; RegisterList_INDEX++) { Register registre = RegisterList_ITEMS[RegisterList_INDEX];




#define RegisterList_ENDEACH_Register } }



/*
 * RegisterList_contains --	True if THIS RegisterList contains the given Register.
 */
bool
RegisterList_contains(const_RegisterList THIS, Register member);

/*
 * Register_isLifetime --	Test if THIS Register Lifetime should be minimized.
 */
bool
Register_isLifetime(Register THIS, Convention convention);

//

/*
  st200/Register.enum --
  Automatically generated from the Machine Description System (MDS).
*/

#define Register(NAME,NAMES,REGFILE,WIRED,STORAGECELLS,MINREADSTAGES) 
#undef Register
typedef uint32_t RegisterSetWord;

/*
 * RegisterSet --	Set of architectural registers.
 *
 * See the CCL/RegisterSet.xcc code to add RegisterSet methods.
 */
struct RegisterSet_ {
  //@args
  RegisterSetWord WORDS[(((Register)(104)/((sizeof(uint32_t)*8))) + 1)];
};
typedef struct RegisterSet_ RegisterSet_, *RegisterSet;
typedef const struct RegisterSet_ *const_RegisterSet;
typedef struct RegisterSet_ * restrict_RegisterSet;

extern RegisterSet
RegisterSet_Ctor(RegisterSet THIS);

extern RegisterSet
RegisterSet_Copy(RegisterSet THIS, const_RegisterSet that);

extern void
RegisterSet_Dtor(RegisterSet THIS);

extern size_t
RegisterSet_Size(void);

#define RegisterSet_WORDS(THIS) ((THIS)->WORDS)
#define RegisterSet__WORDS(THIS) (&(THIS)->WORDS)


/*
 * RegisterSet_words --	Return the RegisterSet word array.
 */
static inline const RegisterSetWord *
RegisterSet_words(const_RegisterSet THIS)
{
  return ((THIS)->WORDS);
}

/*
 * RegisterSet_isEmpty --	True iff THIS RegisterSet is empty.
 */
bool
RegisterSet_isEmpty(const_RegisterSet THIS);

/*
 * RegisterSet_count --	Count members contained in the RegisterSet.
 * Return:	The count of members in THIS RegisterSet.
 */
int
RegisterSet_count(const_RegisterSet THIS);

/*
 * RegisterSet_first --	First Register in THIS RegisterSet.
 */
Register
RegisterSet_first(const_RegisterSet THIS);

/*
 * RegisterSet_empty --	Empty THIS RegisterSet.
 */
void
RegisterSet_empty(RegisterSet THIS);

/*
 * RegisterSet_choose --	Choose and remove a member of the RegisterSet.
 *
 * Return:	Valid Register or Register__ if THIS RegisterSet is empty.
 */
Register
RegisterSet_choose(RegisterSet THIS);

/*
 * RegisterSet_chooseFromLast --	Choose and remove a member of the RegisterSet
 *                               starting from the last_reg, e.g., if rn was
 *                               last used, rn+1 will be return if it is avaiable.
 *
 * Return:	Valid Register or Register__ if THIS RegisterSet is empty.
 */
Register
RegisterSet_chooseFromLast(RegisterSet set, Register last_reg);

/*
 * RegisterSet_contains --	Test a member for containment.
 * Return:	True if THIS RegisterSet contains member.
 */
bool
RegisterSet_contains(const_RegisterSet THIS, Register member);

/*
 * RegisterSet_insert --	Insert a member in THIS RegisterSet.
 * Return:	False iff member was already contained in THIS RegisterSet.
 */
bool
RegisterSet_insert(RegisterSet THIS, Register member);

/*
 * RegisterSet_remove --	Remove a member from THIS RegisterSet.
 * Return:	False iff member was not contained in THIS RegisterSet.
 */
bool
RegisterSet_remove(RegisterSet THIS, Register member);

/*
 * RegisterSet_equals --	Test for RegisterSet equality.
 */
bool
RegisterSet_equals(const_RegisterSet THIS, const_RegisterSet that);

/*
 * RegisterSet_union --	Union of THIS RegisterSet with that RegisterSet.
 */
void
RegisterSet_union(RegisterSet THIS, const_RegisterSet that);

/*
 * RegisterSet_inter --	Intersect THIS RegisterSet with that RegisterSet.
 */
void
RegisterSet_inter(RegisterSet THIS, const_RegisterSet that);

/*
 * RegisterSet_diff --	Remove that RegisterSet members from THIS RegisterSet.
 */
void
RegisterSet_diff(RegisterSet THIS, const_RegisterSet that);

/*
 * RegisterSet_FOREACH_Register --	Iterate over THIS RegisterSet registers
 */
#define RegisterSet_FOREACH_Register(THIS,registre) { Register registre = Register__UNDEF; const_RegisterSet RegisterSet_THIS = (THIS); int RegisterSet_COUNT = RegisterSet_WORDCOUNT, RegisterSet_I, RegisterSet_J; for (RegisterSet_I = 0; RegisterSet_I < RegisterSet_COUNT; RegisterSet_I++) { RegisterSetWord RegisterSet_WORD = RegisterSet_WORDS(RegisterSet_THIS)[RegisterSet_I]; for (RegisterSet_J = 0; RegisterSet_J < RegisterSet_WORDBITS; RegisterSet_J++, RegisterSet_WORD >>= 1, registre++) { if (RegisterSet_WORD & 1) {
#define RegisterSet_ENDEACH_Register } } if (RegisterSet_J != RegisterSet_WORDBITS) break; } }






/*
 * RegisterSet_pretty --	Pretty-print THIS RegisterSet.
 */
bool
RegisterSet_pretty(const_RegisterSet THIS, FILE *file);

/*
 * RegisterAction --	Action on a Register for scoreboarding and bundling.
 */
struct RegisterAction_ {
  short_Register REGISTER; // Implicit register if rank == 0.
  short_RegClass REGCLASS; // RegClass if not implicit register.
  int8_t XXXINDEX; // Index of argument or result.
  int8_t RANK; // Operand rank in Operands.
  int8_t STAGE; // Access stage in the pipeline.
};
typedef struct RegisterAction_ RegisterAction_, *RegisterAction;
typedef const struct RegisterAction_ *const_RegisterAction;
typedef struct RegisterAction_ * restrict_RegisterAction;

#define RegisterAction_REGISTER(THIS) ((THIS)->REGISTER)
#define RegisterAction__REGISTER(THIS) (&(THIS)->REGISTER)
#define RegisterAction_REGCLASS(THIS) ((THIS)->REGCLASS)
#define RegisterAction__REGCLASS(THIS) (&(THIS)->REGCLASS)
#define RegisterAction_XXXINDEX(THIS) ((THIS)->XXXINDEX)
#define RegisterAction__XXXINDEX(THIS) (&(THIS)->XXXINDEX)
#define RegisterAction_RANK(THIS) ((THIS)->RANK)
#define RegisterAction__RANK(THIS) (&(THIS)->RANK)
#define RegisterAction_STAGE(THIS) ((THIS)->STAGE)
#define RegisterAction__STAGE(THIS) (&(THIS)->STAGE)


/*
 * RegisterAction_register --	Register of THIS RegisterAction.
 */
static inline Register
RegisterAction_register(const_RegisterAction THIS)
{
  return (Register)((THIS)->REGISTER);
}

/*
 * RegisterAction_regClass --	RegClass of THIS RegisterAction.
 */
static inline RegClass
RegisterAction_regClass(const_RegisterAction THIS)
{
  return (RegClass)((THIS)->REGCLASS);
}

/*
 * RegisterAction_xxxIndex --	Index of argument or result OperatorParameter(s).
 */
static inline int
RegisterAction_xxxIndex(const_RegisterAction THIS)
{
  return (Register)((THIS)->XXXINDEX);
}

/*
 * RegisterAction_rank --	Rank of THIS RegisterAction in the Instance Operand list.
 *
 * Return:	0 if the RegisterAction has no corresponding Operand.
 */
static inline int
RegisterAction_rank(const_RegisterAction THIS)
{
  return ((THIS)->RANK);
}

/*
 * RegisterAction_stage --	The pipeline stage of THIS RegisterAction.
 */
static inline int
RegisterAction_stage(const_RegisterAction THIS)
{
  return ((THIS)->STAGE);
}

/*
 * RegisterAction_setStage --	Set the pipeline stage of THIS RegisterAction.
 */
static inline void
RegisterAction_setStage(RegisterAction THIS, int stage)
{
  *(&(THIS)->STAGE) = stage;
}

/*
 * RegisterActionArray --	Array of RegisterAction(s).
 */
struct RegisterActionArray_ {
  uint8_t READCOUNT; // Count of Read RegisterAction(s).
  uint8_t READSTART; // Start index of variant Read RegisterAction(s).
  uint8_t WRITECOUNT; // Count of Write RegisterAction(s).
  uint8_t WRITESTART; // Start index of variant Write RegisterAction(s).
  RegisterAction_ *ITEMS; // This RegisterActionArray items.
};
typedef struct RegisterActionArray_ RegisterActionArray_, *RegisterActionArray;
typedef const struct RegisterActionArray_ *const_RegisterActionArray;
typedef struct RegisterActionArray_ * restrict_RegisterActionArray;

#define RegisterActionArray_READCOUNT(THIS) ((THIS)->READCOUNT)
#define RegisterActionArray__READCOUNT(THIS) (&(THIS)->READCOUNT)
#define RegisterActionArray_READSTART(THIS) ((THIS)->READSTART)
#define RegisterActionArray__READSTART(THIS) (&(THIS)->READSTART)
#define RegisterActionArray_WRITECOUNT(THIS) ((THIS)->WRITECOUNT)
#define RegisterActionArray__WRITECOUNT(THIS) (&(THIS)->WRITECOUNT)
#define RegisterActionArray_WRITESTART(THIS) ((THIS)->WRITESTART)
#define RegisterActionArray__WRITESTART(THIS) (&(THIS)->WRITESTART)
#define RegisterActionArray_ITEMS(THIS) ((THIS)->ITEMS)
#define RegisterActionArray__ITEMS(THIS) (&(THIS)->ITEMS)


/*
 * RegisterActionArray_readCount --	Count of Read RegisterAction(s).
 */
static inline int
RegisterActionArray_readCount(const_RegisterActionArray THIS)
{
  return ((THIS)->READCOUNT);
}

/*
 * RegisterActionArray_readStart --	Start index of variant Read RegisterAction(s).
 */
static inline int
RegisterActionArray_readStart(const_RegisterActionArray THIS)
{
  return ((THIS)->READSTART);
}

/*
 * RegisterActionArray_writeCount --	Count of Write RegisterAction(s).
 */
static inline int
RegisterActionArray_writeCount(const_RegisterActionArray THIS)
{
  return ((THIS)->WRITECOUNT);
}

/*
 * RegisterActionArray_writeStart --	Start index of variant Write RegisterAction(s).
 */
static inline int
RegisterActionArray_writeStart(const_RegisterActionArray THIS)
{
  return ((THIS)->WRITESTART);
}

/*
 * RegisterActionArray_count --	Count of Read and Write RegisterAction(s).
 */
static inline int
RegisterActionArray_count(const_RegisterActionArray THIS)
{
  return ((THIS)->READCOUNT) + ((THIS)->WRITECOUNT);
}

/*
 * RegisterActionArray_readActions --	THIS RegisterActionArray read RegisterAction(s).
 */
static inline const RegisterAction_ *
RegisterActionArray_readActions(const_RegisterActionArray THIS)
{
  return ((THIS)->ITEMS) + 0;
}

/*
 * RegisterActionArray_writeActions --	THIS RegisterActionArray write RegisterAction(s).
 */
static inline const RegisterAction_ *
RegisterActionArray_writeActions(const_RegisterActionArray THIS)
{
  return ((THIS)->ITEMS) + ((THIS)->READCOUNT);
}

/*
 * RegisterActionArray_items --	For use by RegisterActionArray_FOREACH_RegisterAction.
 */
static inline const RegisterAction_ *
RegisterActionArray_items(const_RegisterActionArray THIS)
{
  return ((THIS)->ITEMS);
}

/*
 * RegisterActionArray_FOREACH_RegisterAction --	Iterate over THIS RegisterActionArray RegisterAction(s).
 */
#define RegisterActionArray_FOREACH_RegisterAction(THIS,action) { const RegisterAction_ *RegisterActionArray_ITEMS = RegisterActionArray_items(THIS); int RegisterActionArray_COUNT = RegisterActionArray_count(THIS); int RegisterActionArray_INDEX = 0; for (; RegisterActionArray_INDEX < RegisterActionArray_COUNT; RegisterActionArray_INDEX++) { const_RegisterAction action = RegisterActionArray_ITEMS + RegisterActionArray_INDEX;







#define RegisterActionArray_ENDEACH_RegisterAction } }



/*
 * RegisterActionArray_FORREAD_RegisterAction --	Iterate over THIS RegisterActionArray Read RegisterAction(s).
 */
#define RegisterActionArray_FORREAD_RegisterAction(THIS,action) { const RegisterAction_ *RegisterActionArray_ITEMS = RegisterActionArray_items(THIS); int RegisterActionArray_READCOUNT = RegisterActionArray_readCount(THIS); int RegisterActionArray_INDEX = 0; for (; RegisterActionArray_INDEX < RegisterActionArray_READCOUNT; RegisterActionArray_INDEX++) { const_RegisterAction action = RegisterActionArray_ITEMS + RegisterActionArray_INDEX;







#define RegisterActionArray_ENDREAD_RegisterAction } }



/*
 * RegisterActionArray_FORWRITE_RegisterAction --	Iterate over THIS RegisterActionArray Write RegisterAction(s).
 */
#define RegisterActionArray_FORWRITE_RegisterAction(THIS,action) { const RegisterAction_ *RegisterActionArray_ITEMS = RegisterActionArray_items(THIS); int RegisterActionArray_READCOUNT = RegisterActionArray_readCount(THIS); int RegisterActionArray_COUNT = RegisterActionArray_count(THIS); int RegisterActionArray_INDEX = RegisterActionArray_READCOUNT; for (; RegisterActionArray_INDEX < RegisterActionArray_COUNT; RegisterActionArray_INDEX++) { const_RegisterAction action = RegisterActionArray_ITEMS + RegisterActionArray_INDEX;
#define RegisterActionArray_ENDWRITE_RegisterAction } }



//
bool
Register_DTD(FILE *file);

//
bool
Register_XML(FILE *file);





#define RegFile_h_INCLUDED 

/*
 * !!!!	RegFile.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * RegFile_ --	Names for the RegFile enumeration.
 */
extern const char *
RegFile_(RegFile THIS);

#define RegFile_name(THIS) ((THIS)? RegFile_(THIS) + sizeof(MDS_TARGET): "_UNDEF")




/*
 * RegFile_width --	This RegFile Width attribute.
 */
unsigned
RegFile_width(RegFile THIS);

/*
 * RegFile_getNativeType --	Return the default NativeType for THIS RegFile.
 * If THIS regFile has no associated storage type, return NativeType__UNDEF.
 */
NativeType
RegFile_getNativeType(RegFile THIS);

/*
 * RegFile_lowRegister --	This RegFile low Register.
 */
enum Register
RegFile_lowRegister(RegFile THIS);

/*
 * RegFile_highRegister --	This RegFile high Register.
 */
enum Register
RegFile_highRegister(RegFile THIS);

/*
 * RegFile_FOREACH_Register --	Iterate in THIS RegFile Registers
 */
#define RegFile_FOREACH_Register(THIS,reg) { Register RegFile_LOWREGISTER = RegFile_lowRegister(THIS), reg; Register RegFile_HIGHREGISTER = RegFile_highRegister(THIS); for (reg = RegFile_LOWREGISTER; reg <= RegFile_HIGHREGISTER; reg++) {



#define RegFile_ENDEACH_Register } }



/*
 * RegFile_registerSet --	A RegisterSet with the members of THIS RegFile.
 */
const_RegisterSet
RegFile_registerSet(RegFile THIS);

//
bool
RegFile_DTD(FILE *file);

//
bool
RegFile_XML(FILE *file);





#define RegClass_h_INCLUDED 

/*
 * !!!!	RegClass.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * RegClass_ --	Names for the RegClass enumeration.
 */
extern const char *
RegClass_(RegClass THIS);

/*
 * RegClass_regFile --	The RegFile THIS RegClass belongs to.
 */
RegFile
RegClass_regFile(RegClass THIS);

/*
 * RegClass_registerList --	This RegClass Register(s) as a RegisterList.
 */
const_RegisterList
RegClass_registerList(RegClass THIS);
#define RegClass_firstRegister(THIS) RegisterList_first(RegClass_registerList(THIS))
#define RegClass_lastRegister(THIS) RegisterList_last(RegClass_registerList(THIS))

/*
 * RegClass_registerSet --	This RegClass Register(s) as a RegisterSet.
 */
const_RegisterSet
RegClass_registerSet(RegClass THIS);

/*
 * RegClass_minReadStage --	This RegClass minimum read stage for each Processor.
 */
int
RegClass_minReadStage(RegClass THIS, Processor processor);





#define RegMask_h_INCLUDED 

/*
 * !!!!	RegMask.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * RegMask_ --	Names for the RegMask enumeration.
 */
extern const char *
RegMask_(RegMask THIS);

/*
 * RegMask_registerList --	This RegMask Register(s) as a RegisterList.
 */
const_RegisterList
RegMask_registerList(RegMask THIS);

/*
 * RegMask_regFile --	The RegFile THIS RegMask belongs to.
 */
RegFile
RegMask_regFile(RegMask THIS);

/*
 * RegMask_registerSet --	This RegMask Register(s) as a RegisterSet.
 */
const_RegisterSet
RegMask_registerSet(RegMask THIS);





#define Modifier_h_INCLUDED 

/*
 * !!!!	Modifier.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 * Stefan Freudenberger (Stefan.Freudenberger@st.com)
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Modifier_ --	Names for the Modifier enumeration.
 */
extern const char *
Modifier_(Modifier THIS);

/*
 * Modifier_names --	The names of THIS Modifier.
 */
const char **
Modifier_names(Modifier THIS);

/*
 * Modifier_complement --	Complement the condition of THIS Modifier.
 */
Modifier
Modifier_complement(Operator THIS);

/*
 * !!!!	Modifier.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 * Stefan Freudenberger (Stefan.Freudenberger@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */





#define Relocation_h_INCLUDED 

/*
 * !!!!	Relocation.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Relocation_ --	Names for the Relocation enumeration.
 */
extern const char *
Relocation_(Relocation THIS);

/*
 * RelocationRelative --	Enumeration for the Relocation_relative values.
 */
typedef enum {
  RelocationRelative__UNDEF,
  RelocationRelative_PC,
  RelocationRelative_GP,
} RelocationRelative;
typedef uint8_t short_RelocationRelative;
#define Relocation_isRelativePC(THIS) (Relocation_relative(THIS) == RelocationRelative_PC)
#define Relocation_isRelativeGP(THIS) (Relocation_relative(THIS) == RelocationRelative_GP)

/*
 * Relocation_relative --	This Relocation RelocationRelative.
 */
RelocationRelative
Relocation_relative(Relocation THIS);

//
bool
Relocation_DTD(FILE *file);

//
bool
Relocation_XML(FILE *file);





#define Immediate_h_INCLUDED 

/*
 * !!!!	Immediate.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * ImmediateValue --	Type for the largest Immediate value.
 */
typedef int64_t ImmediateValue;

/*
 * ImmediateConstant --	Base class for decoded Immediate constants.
 */
struct ImmediateConstant_ {
  //@args	ImmediateValue value
  ImmediateValue VALUE; // Value of THIS ImmediateConstant once resolved.
};
typedef struct ImmediateConstant_ ImmediateConstant_, *ImmediateConstant;
typedef const struct ImmediateConstant_ *const_ImmediateConstant;
typedef struct ImmediateConstant_ * restrict_ImmediateConstant;

extern ImmediateConstant
ImmediateConstant_Ctor(ImmediateConstant THIS, ImmediateValue value);

extern ImmediateConstant
ImmediateConstant_Copy(ImmediateConstant THIS, const_ImmediateConstant that);

extern void
ImmediateConstant_Dtor(ImmediateConstant THIS);

extern size_t
ImmediateConstant_Size(ImmediateValue value);

#define ImmediateConstant_VALUE(THIS) ((THIS)->VALUE)
#define ImmediateConstant__VALUE(THIS) (&(THIS)->VALUE)


/*
 * Immediate_ --	Names for the Immediate enumeration.
 */
extern const char *
Immediate_(Immediate THIS);

/*
 * Immediate_minValue --	This Immediate MinValue attribute.
 */
int64_t
Immediate_minValue(Immediate THIS);

/*
 * Immediate_maxValue --	This Immediate MaxValue attribute.
 */
int64_t
Immediate_maxValue(Immediate THIS);

/*
 * ImmediateRelocations --	Sequence of Relocation(s).
 */
struct ImmediateRelocations_ {
  int8_t COUNT;
  short_Relocation ITEMS[4];
};
typedef struct ImmediateRelocations_ ImmediateRelocations_, *ImmediateRelocations;
typedef const struct ImmediateRelocations_ *const_ImmediateRelocations;
typedef struct ImmediateRelocations_ * restrict_ImmediateRelocations;

#define ImmediateRelocations_COUNT(THIS) ((THIS)->COUNT)
#define ImmediateRelocations__COUNT(THIS) (&(THIS)->COUNT)
#define ImmediateRelocations_ITEMS(THIS) ((THIS)->ITEMS)
#define ImmediateRelocations__ITEMS(THIS) (&(THIS)->ITEMS)


/*
 * ImmediateRelocations_count --	Count of Relocation(s) in THIS ImmediateRelocations.
 */
static inline int
ImmediateRelocations_count(const_ImmediateRelocations THIS)
{
  return ((THIS)->COUNT);
}

/*
 * ImmediateRelocations_items --	Relocation(s) in THIS ImmediateRelocations.
 */
static inline const short_Relocation *
ImmediateRelocations_items(const_ImmediateRelocations THIS)
{
  return ((THIS)->ITEMS);
}

/*
 * ImmediateRelocations_access --	Access a Relocation in THIS ImmediateRelocations.
 */
static inline Relocation
ImmediateRelocations_access(const_ImmediateRelocations THIS, int index)
{
  Except_CHECK(index >=0 && index < ((THIS)->COUNT));
  return (Relocation)((THIS)->ITEMS)[index];
}

/*
 * ImmediateRelocations_FOREACH_Relocation --	Iterate THIS ImmediateRelocations.
 */
#define ImmediateRelocations_FOREACH_Relocation(THIS,relocation) { const short_Relocation *ImmediateRelocations_ITEMS = ImmediateRelocations_items(THIS); int ImmediateRelocations_COUNT = ImmediateRelocations_count(THIS); int ImmediateRelocations_INDEX = 0; for (; ImmediateRelocations_INDEX < ImmediateRelocations_COUNT; ImmediateRelocations_INDEX++) { Relocation relocation = ImmediateRelocations_ITEMS[ImmediateRelocations_INDEX];






#define ImmediateRelocations_ENDEACH_Relocation } }



/*
 * Immediate_relocations --	This Immediate Relocations.
 */
const_ImmediateRelocations
Immediate_relocations(Immediate THIS);

/*
 * Immediate_canEncode --	Check whether THIS Immediate can encode value.
 */
bool
Immediate_canEncode(Immediate THIS, int64_t value);





#define Operand_h_INCLUDED 

/*
 * !!!!	Operand.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

//
typedef PlatformUInt OperandEncoded;
typedef PlatformUInt OperandDecoded;

/*
 * Operand_ --	Names for the Operand enumeration.
 */
extern const char *
Operand_(Operand THIS);

//
typedef enum {
  OperandType__UNDEF,
  OperandType_Register,
  OperandType_RegClass,
  OperandType_Immediate,
  OperandType_Modifier,
  OperandType_RegMask,
  OperandType__
} OperandType;
typedef uint8_t short_OperandType;
extern const char *
OperandType_(OperandType THIS);

/*
 * Operand_type --	The OperandType of THIS Operand.
 */
OperandType
Operand_type(Operand THIS);

/*
 * Operand_enum --	The RegClass or Immediate or Modifier or Regmask of THIS Operand.
 */
int
Operand_enum(Operand THIS);

/*
 * Operand_modifier --	The Modifier of THIS Operand.
 */
Modifier
Operand_modifier(Operand THIS);

/*
 * Operand_immediate --	The Immediate of THIS Operand.
 */
Immediate
Operand_immediate(Operand THIS);

/*
 * Operand_regClass --	The RegClass of THIS Operand.
 */
RegClass
Operand_regClass(Operand THIS);

/*
 * Operand_regMask --	The RegMask of THIS Operand.
 */
RegMask
Operand_regMask(Operand THIS);

/*
 * Operand_encode --	This Operand encode function.
 */
typedef void (*OperandEncode)(OperandDecoded decoded, void *restrict opcodes);
OperandEncode
Operand_encode(Operand THIS);

/*
 * Operand_encodeImmediateValue --	Encode a ImmediateValue.
 */
static inline void
Operand_encodeImmediateValue(Operand THIS, ImmediateValue value, void *opcodes)
{
  (*Operand_encode(THIS))((OperandDecoded)(&value), opcodes);
}

/*
 * Operand_decode --	This Operand decode function.
 */
typedef void (*OperandDecode)(const void *restrict opcodes,
                              void *restrict result);
OperandDecode
Operand_decode(Operand THIS);

/*
  Decode_Operand function prototypes.
 */
#define Operand(NAME,METHOD,WORDTYPE,ENCODE,DECODE) void Decode_Operand_ ##NAME(const void *opcodes, void *restrict result);



/*
  st200/Operand.enum --
  Automatically generated from the Machine Description System (MDS).
*/



void Decode_Operand_st200_bcond(const void *opcodes, void *restrict result);


void Decode_Operand_st200_bdest(const void *opcodes, void *restrict result);


void Decode_Operand_st200_bdest2(const void *opcodes, void *restrict result);


void Decode_Operand_st200_btarg(const void *opcodes, void *restrict result);


void Decode_Operand_st200_dest(const void *opcodes, void *restrict result);


void Decode_Operand_st200_nldest(const void *opcodes, void *restrict result);


void Decode_Operand_st200_ibdest(const void *opcodes, void *restrict result);


void Decode_Operand_st200_idest(const void *opcodes, void *restrict result);


void Decode_Operand_st200_nlidest(const void *opcodes, void *restrict result);


void Decode_Operand_st200_isrc2(const void *opcodes, void *restrict result);


void Decode_Operand_st200_imm(const void *opcodes, void *restrict result);


void Decode_Operand_st200_scond(const void *opcodes, void *restrict result);


void Decode_Operand_st200_src1(const void *opcodes, void *restrict result);


void Decode_Operand_st200_src2(const void *opcodes, void *restrict result);


void Decode_Operand_st200_sbrknum(const void *opcodes, void *restrict result);


void Decode_Operand_st200_xsrc2(const void *opcodes, void *restrict result);


void Decode_Operand_st200_bsrc1(const void *opcodes, void *restrict result);


void Decode_Operand_st200_bsrc2(const void *opcodes, void *restrict result);


void Decode_Operand_st200_idestp(const void *opcodes, void *restrict result);


void Decode_Operand_st200_pcond(const void *opcodes, void *restrict result);


void Decode_Operand_st200_src2p(const void *opcodes, void *restrict result);


void Decode_Operand_st200_brknum(const void *opcodes, void *restrict result);



#undef Operand


#define Operands(NAME,OPERANDS,RELOCATABLE,ENCODE,DECODE) 
#undef Operands
/*
 * Operand_decodeImmediateValue --	Macro to decode an ImmediateConstant.
 */
#define Operand_decodeImmediateValue(operand,opcodes,value_ptr) (*Operand_decode(operand))(opcodes, (void *restrict)(value_ptr))


/*
 * OperandList --	Sequence of Operand(s).
 */
struct OperandList_ {
  uint8_t COUNT;
  short_Operand ITEMS[5];
};
typedef struct OperandList_ OperandList_, *OperandList;
typedef const struct OperandList_ *const_OperandList;
typedef struct OperandList_ * restrict_OperandList;

#define OperandList_COUNT(THIS) ((THIS)->COUNT)
#define OperandList__COUNT(THIS) (&(THIS)->COUNT)
#define OperandList_ITEMS(THIS) ((THIS)->ITEMS)
#define OperandList__ITEMS(THIS) (&(THIS)->ITEMS)


/*
 * OperandList_count --	Count the Operand(s) in THIS OperandList.
 */
static inline int
OperandList_count(const_OperandList THIS)
{
  return ((THIS)->COUNT);
}

/*
 * OperandList_access --	Access the Operand at the given index.
 */
static inline Operand
OperandList_access(const_OperandList THIS, int index)
{
  ;
  return (Operand)((THIS)->ITEMS)[index];
}

/*
 * OperandList_items --	For use by OperandList_FOREACH_Operand.
 */
static inline const short_Operand *
OperandList_items(const_OperandList THIS)
{
  return ((THIS)->ITEMS);
}

/*
 * OperandList_FOREACH_Operand --	Iterate over THIS OperandList Operand(s).
 */
#define OperandList_FOREACH_Operand(THIS,operand) { const short_Operand *OperandList_ITEMS = OperandList_items(THIS); int OperandList_COUNT = OperandList_count(THIS), OperandList_INDEX = 0; for (; OperandList_INDEX < OperandList_COUNT; OperandList_INDEX++) { Operand operand = OperandList_ITEMS[OperandList_INDEX];




#define OperandList_ENDEACH_Operand } }



/*
 * Operands_ --	Names for the Operands enumeration.
 */
extern const char *
Operands_(Operands THIS);

/*
 * Operands_operandList --	This Operands OperandList.
 */
const_OperandList
Operands_operandList(Operands THIS);

/*
 * Operands_FOREACH_Operand --	Iterate over THIS Operands Operand(s).
 */
#define Operands_FOREACH_Operand(THIS,operand) OperandList_FOREACH_Operand(Operands_operandList(THIS), operand) { int Operands_INDEX = OperandList_INDEX;


#define Operands_ENDEACH_Operand } OperandList_ENDEACH_Operand;


/*
 * Operands_count --	This Operands count of Operand(s).
 */
int
Operands_count(Operands THIS);

/*
 * Operands_access --	Access the Operand at the given index.
 */
Operand
Operands_access(Operands THIS, int index);

/*
 * OperandsBuffer --	Buffer used to encode or decode Operands.
 */
struct OperandsBuffer_ {
  //@args
  OperandDecoded DECODED[5];

  ImmediateConstant_ CONSTANTS[1];




};
typedef struct OperandsBuffer_ OperandsBuffer_, *OperandsBuffer;
typedef const struct OperandsBuffer_ *const_OperandsBuffer;
typedef struct OperandsBuffer_ * restrict_OperandsBuffer;

extern OperandsBuffer
OperandsBuffer_Ctor(OperandsBuffer THIS);

extern OperandsBuffer
OperandsBuffer_Copy(OperandsBuffer THIS, const_OperandsBuffer that);

extern void
OperandsBuffer_Dtor(OperandsBuffer THIS);

extern size_t
OperandsBuffer_Size(void);

#define OperandsBuffer_DECODED(THIS) ((THIS)->DECODED)
#define OperandsBuffer__DECODED(THIS) (&(THIS)->DECODED)
#define OperandsBuffer_CONSTANTS(THIS) ((THIS)->CONSTANTS)
#define OperandsBuffer__CONSTANTS(THIS) (&(THIS)->CONSTANTS)
#define OperandsBuffer_REGISTERSETS(THIS) ((THIS)->REGISTERSETS)
#define OperandsBuffer__REGISTERSETS(THIS) (&(THIS)->REGISTERSETS)


/*
 * Operands_encode --	This Operands encode function.
 */
typedef void (*OperandsEncode)(const_OperandsBuffer buffer, void *restrict opcodes);
OperandsEncode
Operands_encode(Operands THIS);

/*
 * OperandsEncode function prototypes.
 */
#define Operands(NAME,OPERANDS,RELOCATABLE,ENCODE,DECODE) void OperandsEncode_ ##NAME(const_OperandsBuffer buffer, void *restrict opcodes);



/*
  st200/Operand.enum --
  Automatically generated from the Machine Description System (MDS).
*/

#define Operand(NAME,METHOD,WORDTYPE,ENCODE,DECODE) 
#undef Operand




void OperandsEncode_st200_dest_src1_src2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idest_src1_isrc2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idest_src1_xsrc2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_dest_bdest_src1_src2_scond(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_bdest_src1_src2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_ibdest_src1_isrc2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_ibdest_src1_xsrc2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_bcond_btarg(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idest_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_btarg(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_imm(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_nlidest_isrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_nlidest_xsrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idest_isrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idest_xsrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_nldest_src1_src2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_nlidest_src1_isrc2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_nlidest_src1_xsrc2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_isrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_xsrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_sbrknum(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_dest_scond_src1_src2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idest_scond_src1_isrc2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idest_scond_src1_xsrc2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_isrc2_src1_src2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_xsrc2_src1_src2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_dest_src2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idest_scond(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_bdest_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_dest_src2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idest_isrc2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idest_xsrc2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_src2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_bdest2_src1_src2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_dest_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_nldest_scond_src1_src2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_bdest2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_dest_scond(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_bdest2_bsrc1_bsrc2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_nldest_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_brknum(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_nlidest_pcond_isrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_nlidest_pcond_xsrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idestp_isrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idestp_xsrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idestp_pcond_isrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idestp_pcond_xsrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idest_pcond_isrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_idest_pcond_xsrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_bdest2_bsrc1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_pcond_isrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_pcond_xsrc2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_isrc2_src1_pcond_src2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_xsrc2_src1_pcond_src2(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_isrc2_src1_src2p(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_xsrc2_src1_src2p(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_isrc2_src1_pcond_src2p(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_xsrc2_src1_pcond_src2p(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_bdest2_src2_src1(const_OperandsBuffer buffer, void *restrict opcodes);


void OperandsEncode_st200_dest_scond_src2_src1(const_OperandsBuffer buffer, void *restrict opcodes);



#undef Operands
void
OperandsEncode__UNDEF(const_OperandsBuffer buffer, void *restrict opcodes);

/*
 * Operands_relocatableRank --	Rank of relocatable Immediate in THIS Operands.
 */
int
Operands_relocatableRank(Operands THIS);

/*
 * Operands_relocatableOperand --	Relocatable Operand in THIS Operands.
 */
Operand
Operands_relocatableOperand(Operands THIS);

/*
 * Operands_relocatableImmediate --	Relocatable Immediate in THIS Operands.
 */
Immediate
Operands_relocatableImmediate(Operands THIS);

//






/*
  Operands_decode -- This Operands decode function.
 */
typedef void (*OperandsDecode)(const void *opcodes, OperandsBuffer buffer);
OperandsDecode
Operands_decode(Operands THIS);

/*
 * Decode_Operands function prototypes.
 */

#define Operands(NAME,OPERANDS,RELOCATABLE,ENCODE,DECODE) void Decode_Operands_ ##NAME(const void *opcodes, OperandsBuffer buffer);



/*
  st200/Operand.enum --
  Automatically generated from the Machine Description System (MDS).
*/

#define Operand(NAME,METHOD,WORDTYPE,ENCODE,DECODE) 
#undef Operand




void Decode_Operands_st200_dest_src1_src2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idest_src1_isrc2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idest_src1_xsrc2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_dest_bdest_src1_src2_scond(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_bdest_src1_src2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_ibdest_src1_isrc2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_ibdest_src1_xsrc2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_bcond_btarg(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idest_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_btarg(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_imm(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_nlidest_isrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_nlidest_xsrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idest_isrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idest_xsrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_nldest_src1_src2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_nlidest_src1_isrc2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_nlidest_src1_xsrc2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_isrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_xsrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_sbrknum(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_dest_scond_src1_src2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idest_scond_src1_isrc2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idest_scond_src1_xsrc2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_isrc2_src1_src2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_xsrc2_src1_src2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_dest_src2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idest_scond(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_bdest_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_dest_src2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idest_isrc2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idest_xsrc2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_src2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_bdest2_src1_src2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_dest_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_nldest_scond_src1_src2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_bdest2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_dest_scond(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_bdest2_bsrc1_bsrc2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_nldest_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_brknum(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_nlidest_pcond_isrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_nlidest_pcond_xsrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idestp_isrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idestp_xsrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idestp_pcond_isrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idestp_pcond_xsrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idest_pcond_isrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_idest_pcond_xsrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_bdest2_bsrc1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_pcond_isrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_pcond_xsrc2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_isrc2_src1_pcond_src2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_xsrc2_src1_pcond_src2(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_isrc2_src1_src2p(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_xsrc2_src1_src2p(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_isrc2_src1_pcond_src2p(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_xsrc2_src1_pcond_src2p(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_bdest2_src2_src1(const void *opcodes, OperandsBuffer buffer);


void Decode_Operands_st200_dest_scond_src2_src1(const void *opcodes, OperandsBuffer buffer);



#undef Operands
//

void
Decode_Operands__UNDEF(const void *opcodes, OperandsBuffer buffer);






#define Format_h_INCLUDED 

/*
 * !!!!	Format.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Format_ --	Names for the Format enumeration.
 */
extern const char *
Format_(Format THIS);





#define Syntax_h_INCLUDED 

/*
 * !!!!	Syntax.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Syntax_ --	Names for the Syntax enumeration.
 */
extern const char *
Syntax_(Syntax THIS);





#define Instance_h_INCLUDED 

/*
 * !!!!	Instance.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Instance_ --	Names for the Instance enumeration.
 */
extern const char *
Instance_(Instance THIS);

/*
 * Instance_scheduling --	This Instance Scheduling class.
 */
Scheduling
Instance_scheduling(Instance THIS);

/*
 * Instance_encoding --	This Instance Encoding.
 */
Encoding
Instance_encoding(Instance THIS);

//
struct InstanceOpcodes_ {
  //@args	
  uint32_t _[2];
};
typedef struct InstanceOpcodes_ InstanceOpcodes_, *InstanceOpcodes;
typedef const struct InstanceOpcodes_ *const_InstanceOpcodes;
typedef struct InstanceOpcodes_ * restrict_InstanceOpcodes;

extern InstanceOpcodes
InstanceOpcodes_Ctor(InstanceOpcodes THIS);

extern InstanceOpcodes
InstanceOpcodes_Copy(InstanceOpcodes THIS, const_InstanceOpcodes that);

extern void
InstanceOpcodes_Dtor(InstanceOpcodes THIS);

extern size_t
InstanceOpcodes_Size(void);

#define InstanceOpcodes__(THIS) ((THIS)->_)
#define InstanceOpcodes___(THIS) (&(THIS)->_)


/*
 * Instance_opcodes --	This Instance opcodes.
 */
const_InstanceOpcodes
Instance_opcodes(Instance THIS);

/*
 * Instance_operands --	This Instance Operands.
 */
Operands
Instance_operands(Instance THIS);

/*
 * Instance_increment --	This Instance PC Increment.
 */
int
Instance_increment(Instance THIS);

/*
 * Instance_mnemonic --	This Instance mnemonic string.
 */
const char *
Instance_mnemonic(Instance THIS);

/*
 * Instance_syntax --	This Instance syntax string.
 */
const char *
Instance_syntax(Instance THIS);

/*
 * Instance_unitCost --	This Instance unit cost estimate.
 */
int
Instance_unitCost(Instance THIS);

/*
 * Instance_actionArray --	This Instance RegisterActionArray.
 */
const_RegisterActionArray
Instance_actionArray(Instance THIS);

/*
 * Instance_operator --	This Instance Operator class.
 */
Operator
Instance_operator(Instance THIS);

/*
 * Instance_makeRegisterActionItems --	Make THIS Instance RegisterActionArray_ITEMS.
 *
 * Only used to replace the MDS-initialized ITEMS with a writeable copy for patching.
 */
RegisterAction_ *
Instance_makeRegisterActionItems(Instance THIS, Memory memory);

//
typedef enum {
  InstanceAttribute_Control,
  InstanceAttribute_MemoryRead,
  InstanceAttribute_MemoryWrite,
  InstanceAttribute_FixRegisterRAW,
} InstanceAttribute;
typedef uint8_t InstanceAttributes;

//
#define Instance_isControl(THIS) (Instance_attributes(THIS)>>InstanceAttribute_Control & 1)

#define Instance_isMemoryRead(THIS) (Instance_attributes(THIS)>>InstanceAttribute_MemoryRead & 1)

#define Instance_isMemoryWrite(THIS) (Instance_attributes(THIS)>>InstanceAttribute_MemoryWrite & 1)

#define Instance_isFixRegisterRAW(THIS) (Instance_attributes(THIS)>>InstanceAttribute_FixRegisterRAW & 1)


/*
 * Instance_attributes --	Access THIS Instance attributes.
 */
InstanceAttributes
Instance_attributes(Instance THIS);

//
unsigned
Instance_fixupRAW(Instance THIS, Instance that);

//
int
Instance_latencyRAW(Instance THIS, Instance that, StorageCell cell);





#define Operator_h_INCLUDED 

/*
 * !!!!	Operator.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

//
typedef enum {
  OperatorParameterKind_Read,
  OperatorParameterKind_ReadCond,
  OperatorParameterKind_ReadPred,
  OperatorParameterKind_ReadBase,
  OperatorParameterKind_ReadOffset,
  OperatorParameterKind_ReadStored,
  OperatorParameterKind_ReadTarget,
  OperatorParameterKind_ReadLeft,
  OperatorParameterKind_ReadRight,
  OperatorParameterKind_ReadList,
  OperatorParameterKind_ReadMultiStored,
  OperatorParameterKind_Write,
  OperatorParameterKind_WriteList,
  OperatorParameterKind_WriteMulti,
  OperatorParameterKind__
} OperatorParameterKind;
typedef uint8_t short_OperatorParameterKind;
extern const char *
OperatorParameterKind_(OperatorParameterKind THIS);

//
struct OperatorParameter_ {
  short_OperatorParameterKind KIND;
  //@access isRead	(OperatorParameter_kind(THIS) < OperatorParameterKind_Write)
  //@access isWrite	(OperatorParameter_kind(THIS) >= OperatorParameterKind_Write)
  int8_t RANK; // The rank of THIS OperatorParameter in the Operand list.
  short_OperandType TYPE; // The OperandType of THIS OperatorParameter.
  int8_t ENUM; // Modifier|Immediate|RegMask|RegClass|Register enum.
  int8_t SAME;
  int8_t COUNT;
  int8_t CONFLICTS[0];
};
typedef struct OperatorParameter_ OperatorParameter_, *OperatorParameter;
typedef const struct OperatorParameter_ *const_OperatorParameter;
typedef struct OperatorParameter_ * restrict_OperatorParameter;

#define OperatorParameter_KIND(THIS) ((THIS)->KIND)
#define OperatorParameter__KIND(THIS) (&(THIS)->KIND)
#define OperatorParameter_RANK(THIS) ((THIS)->RANK)
#define OperatorParameter__RANK(THIS) (&(THIS)->RANK)
#define OperatorParameter_TYPE(THIS) ((THIS)->TYPE)
#define OperatorParameter__TYPE(THIS) (&(THIS)->TYPE)
#define OperatorParameter_ENUM(THIS) ((THIS)->ENUM)
#define OperatorParameter__ENUM(THIS) (&(THIS)->ENUM)
#define OperatorParameter_SAME(THIS) ((THIS)->SAME)
#define OperatorParameter__SAME(THIS) (&(THIS)->SAME)
#define OperatorParameter_COUNT(THIS) ((THIS)->COUNT)
#define OperatorParameter__COUNT(THIS) (&(THIS)->COUNT)
#define OperatorParameter_CONFLICTS(THIS) ((THIS)->CONFLICTS)
#define OperatorParameter__CONFLICTS(THIS) (&(THIS)->CONFLICTS)
#define OperatorParameter_isRead(THIS) ((OperatorParameter_kind(THIS) < OperatorParameterKind_Write))
#define OperatorParameter_isWrite(THIS) ((OperatorParameter_kind(THIS) >= OperatorParameterKind_Write))


/*
 * OperatorParameter_kind --	OperatorParameterKind of THIS OperatorParameter.
 */
static inline OperatorParameterKind
OperatorParameter_kind(const_OperatorParameter THIS)
{
  return (OperatorParameterKind)((THIS)->KIND);
}

/*
 * OperatorParameter_rank --	Rank of THIS OperatorParameter in the Instance Operand list.
 * Return:	0 if the OperatorParameter has no corresponding Operand.
 */
static inline int
OperatorParameter_rank(const_OperatorParameter THIS)
{
  return ((THIS)->RANK);
}

/*
 * OperatorParameter_type --	The OperandType of THIS OperatorParameter.
 */
static inline OperandType
OperatorParameter_type(const_OperatorParameter THIS)
{
  return (OperandType)((THIS)->TYPE);
}

/*
 * OperatorParameter_enum --	The Modifier/Immediate/RegClass/Regmask of THIS OperatorParameter.
 */
static inline int
OperatorParameter_enum(const_OperatorParameter THIS)
{
  return ((THIS)->ENUM);
}

/*
 * OperatorParameter_same --	The Index of the OperatorParameter that must get
 * the same encoding as THIS OperatorParameter;  -1 if none.  Used to identify
 * Instance Operands that are both read and written.
 */
static inline int
OperatorParameter_same(const_OperatorParameter THIS)
{
  return ((THIS)->SAME);
}

/*
 * OperatorParameter_FOREACH_ConflictIndex --	Iterate over THIS OperatorParameter
 * conflicting OperatorParameter indices .  These Parameters must get different
 * encodings (e.g., different Registers).  The indices are listed in increasing
 * order.
 * Continuing with =continue=, and exiting with =break= or =return= are allowed.
 */
#define OperatorParameter_FOREACH_ConflictIndex(THIS,index) { const int8_t* OperatorParameter_ITER = OperatorParameter_CONFLICTS(THIS); const int8_t* OperatorParameter_FENCE = OperatorParameter_ITER + OperatorParameter_COUNT(THIS); for (; OperatorParameter_ITER < OperatorParameter_FENCE; ++OperatorParameter_ITER) { const int index = *OperatorParameter_ITER;






#define OperatorParameter_ENDEACH_ConflictIndex } }



/*
 * OperatorParameterArray --	Array of OperatorParameter(s).
 */
struct OperatorParameterArray_ {
  int16_t WRITECOUNT;
  int16_t READCOUNT;
  const OperatorParameter_ *ITEMS;
};
typedef struct OperatorParameterArray_ OperatorParameterArray_, *OperatorParameterArray;
typedef const struct OperatorParameterArray_ *const_OperatorParameterArray;
typedef struct OperatorParameterArray_ * restrict_OperatorParameterArray;

#define OperatorParameterArray_WRITECOUNT(THIS) ((THIS)->WRITECOUNT)
#define OperatorParameterArray__WRITECOUNT(THIS) (&(THIS)->WRITECOUNT)
#define OperatorParameterArray_READCOUNT(THIS) ((THIS)->READCOUNT)
#define OperatorParameterArray__READCOUNT(THIS) (&(THIS)->READCOUNT)
#define OperatorParameterArray_ITEMS(THIS) ((THIS)->ITEMS)
#define OperatorParameterArray__ITEMS(THIS) (&(THIS)->ITEMS)


/*
 * OperatorParameterArray_readCount --	Argument count in THIS OperatorParameterArray.
 */
static inline int
OperatorParameterArray_readCount(const_OperatorParameterArray THIS)
{
  return ((THIS)->READCOUNT);
}

/*
 * OperatorParameterArray_writeCount --	Result count in THIS OperatorParameterArray.
 */
static inline int
OperatorParameterArray_writeCount(const_OperatorParameterArray THIS)
{
  return ((THIS)->WRITECOUNT);
}

/*
 * OperatorParameterArray_count --	OperatorParameter count in THIS OperatorParameterArray.
 */
static inline int
OperatorParameterArray_count(const_OperatorParameterArray THIS)
{
  return ((THIS)->READCOUNT) + ((THIS)->WRITECOUNT);
}

/*
 * OperatorParameterArray_items --	For use by OperatorParameterArray_FOREACH_OperatorParameter.
 */
static inline const OperatorParameter_ *
OperatorParameterArray_items(const_OperatorParameterArray THIS)
{
  return ((THIS)->ITEMS);
}

/*
 * OperatorParameterArray_readParameters --	Pointer to the argument OperatorParameter(s).
 */
static inline const OperatorParameter_ *
OperatorParameterArray_readParameters(const_OperatorParameterArray THIS)
{
  return ((THIS)->ITEMS) + ((THIS)->WRITECOUNT);
}

/*
 * OperatorParameterArray_writeParameters --	Pointer to the result OperatorParameter(s).
 */
static inline const OperatorParameter_ *
OperatorParameterArray_writeParameters(const_OperatorParameterArray THIS)
{
  return ((THIS)->ITEMS) + 0;
}

/*
 * OperatorParameterArray_FOREACH_OperatorParameter --	Iterate over THIS OperatorParameterArray OperatorParameter(s).
 */
#define OperatorParameterArray_FOREACH_OperatorParameter(THIS,parameter) { const OperatorParameter_ *OperatorParameterArray_ITEMS = OperatorParameterArray_items(THIS); int OperatorParameterArray_COUNT = OperatorParameterArray_count(THIS); int OperatorParameterArray_INDEX = 0; for (; OperatorParameterArray_INDEX < OperatorParameterArray_COUNT; OperatorParameterArray_INDEX++) { const_OperatorParameter parameter = OperatorParameterArray_ITEMS + OperatorParameterArray_INDEX;
#define OperatorParameterArray_ENDEACH_OperatorParameter } }



/*
 * Operator_ --	Names for the Operator enumeration.
 */
extern const char *
Operator_(Operator THIS);

//
typedef enum {
  OperatorAttribute_Pseudo,
  OperatorAttribute_ReadList,
  OperatorAttribute_WriteList,
  OperatorAttribute_Control,
  OperatorAttribute_MemoryRead,
  OperatorAttribute_MemoryWrite,
  OperatorAttribute_MemoryProbe,
  OperatorAttribute_Conditional,
  OperatorAttribute_Multi,
} OperatorAttribute;
typedef uint16_t OperatorAttributes;

/*
 * Operator_attributes --	Access THIS Operator attributes.
 */
OperatorAttributes
Operator_attributes(Operator THIS);

/*
 * Operator_instance --	This Operator Instance for a Processor.
 */
Instance
Operator_instance(Operator THIS, Processor processor);

/*
 * Operator_mnemonic --	This Operator Mnemonic attribute.
 */
const char *
Operator_mnemonic(Operator THIS);

/*
 * Operator_parameterArray --	This Operator OperatorParameterArray.
 */
const_OperatorParameterArray
Operator_parameterArray(Operator THIS);

/*
 * Operator_readCount --	This Operator count of argument OperatorParameter(s).
 */
static inline int
Operator_readCount(Operator THIS) {
  const_OperatorParameterArray parameterArray = Operator_parameterArray(THIS);
  return OperatorParameterArray_readCount(parameterArray);
}

/*
 * Operator_writeCount --	This Operator count of result OperatorParameter(s).
 */
static inline int
Operator_writeCount(Operator THIS) {
  const_OperatorParameterArray parameterArray = Operator_parameterArray(THIS);
  return OperatorParameterArray_writeCount(parameterArray);
}

/*
 * Operator_readParameter --	Access the read OperatorParameter at readIndex.
 */
static inline const_OperatorParameter
Operator_readParameter(Operator THIS, int readIndex)
{
  const_OperatorParameterArray parameterArray = Operator_parameterArray(THIS);
  ;

  return OperatorParameterArray_readParameters(parameterArray) + readIndex;
}

/*
 * Operator_writeParameter --	Access the write OperatorParameter at writeIndex.
 */
static inline const_OperatorParameter
Operator_writeParameter(Operator THIS, int writeIndex)
{
  const_OperatorParameterArray parameterArray = Operator_parameterArray(THIS);
  ;

  return OperatorParameterArray_writeParameters(parameterArray) + writeIndex;
}

/*
 * Operator_getReadOperandType --	The Operator read index where the OperandType is.
 */
int8_t
Operator_getReadOperandType(Operator THIS, OperandType type);

//
#define Operator_immediateIndex(THIS) Operator_getReadOperandType(THIS, OperandType_Immediate)


/*
 * Operator_getReadParameterKind --	The Operator read index where the OperatorParameterKind is.
 */
int8_t
Operator_getReadParameterKind(Operator THIS, OperatorParameterKind kind);

//
#define Operator_baseIndex(THIS) Operator_getReadParameterKind(THIS, OperatorParameterKind_ReadBase)


//
#define Operator_offsetIndex(THIS) Operator_getReadParameterKind(THIS, OperatorParameterKind_ReadOffset)


//
#define Operator_storedIndex(THIS) Operator_getReadParameterKind(THIS, OperatorParameterKind_ReadStored)


//
#define Operator_leftIndex(THIS) Operator_getReadParameterKind(THIS, OperatorParameterKind_ReadLeft)

#define Operator_rightIndex(THIS) Operator_getReadParameterKind(THIS, OperatorParameterKind_ReadRight)


/*
 * Operator_isFixRegisterRAW --	True if Register RAW latency needs a fix.
 */
bool
Operator_isFixRegisterRAW(Operator THIS);

/*
 * Operator_selectInstance --	Select a suitable instance for the processor.
 */
Instance
Operator_selectInstance(Operator THIS, Processor processor);

/*
 * Operator_require --	The register lifetime flow requirements.
 */
int
Operator_require(Operator THIS, RegFile regFile);

/*
 * Operator_baseAddressIndex --	The index of THIS Operator base address OperatorParameter(s).
 * Return:	The index starting at 0 of base address OperatorParameter among writes.
 */
int
Operator_baseAddressIndex(Operator THIS);

/*
 * Operator_memoryAccessSize --	Get the access size in bytes of a memory access.
 */
int
Operator_memoryAccessSize(Operator THIS);

/*
 * Operator_isXXX --	Test if THIS Operator is a XXX.
 */
#define Operator_isEntry(THIS) ((THIS) == Operator_ENTRY)
#define Operator_isLabel(THIS) ((THIS) == Operator_LABEL)
#define Operator_isFall(THIS) ((THIS) == Operator_FALL)
#define Operator_isLoop(THIS) ((THIS) == Operator_LOOP)
#define Operator_isPhi(THIS) ((THIS) == Operator_PHI)
#define Operator_isPsi(THIS) ((THIS) == Operator_PSI)
#define Operator_isSigma(THIS) ((THIS) == Operator_SIGMA)
#define Operator_isSsa(THIS) ((THIS) >= Operator_PHI && (THIS) <= Operator_SIGMA)
#define Operator_isKill(THIS) ((THIS) == Operator_KILL)
#define Operator_isPCopy(THIS) ((THIS) == Operator_PCOPY)
#define Operator_isPseudo(THIS) (Operator_attributes(THIS)>>OperatorAttribute_Pseudo & 1)

#define Operator_isReadList(THIS) (Operator_attributes(THIS)>>OperatorAttribute_ReadList & 1)

#define Operator_isWriteList(THIS) (Operator_attributes(THIS)>>OperatorAttribute_WriteList & 1)

#define Operator_isMulti(THIS) (Operator_attributes(THIS)>>OperatorAttribute_Multi & 1)

#define Operator_isControl(THIS) (Operator_attributes(THIS)>>OperatorAttribute_Control & 1)

#define Operator_isMemoryRead(THIS) (Operator_attributes(THIS)>>OperatorAttribute_MemoryRead & 1)

#define Operator_isMemoryWrite(THIS) (Operator_attributes(THIS)>>OperatorAttribute_MemoryWrite & 1)

#define Operator_isMemoryEffect(THIS) ( (Operator_attributes(THIS) & ((1<<OperatorAttribute_MemoryWrite))) || Operator_isMemoryBarrier(THIS) || Operator_isPrefetch(THIS) )




#define Operator_isMemory(THIS) ( ( Operator_attributes(THIS) & ((1<<OperatorAttribute_MemoryRead)|(1<<OperatorAttribute_MemoryWrite))) || Operator_isMemoryBarrier(THIS) || Operator_isPrefetch(THIS) )





#define Operator_isConditional(THIS) (Operator_attributes(THIS)>>OperatorAttribute_Conditional & 1)


/*
 * Operator_isCopy --	Test if THIS Operator is a COPY.
 *
 * In THIS case result 0 is the destination and argument 0 is the source.
 */
bool
Operator_isCopy(Operator THIS);

/*
 * Operator_isAdd --	Test if THIS Operator is an ADD.
 */
bool
Operator_isAdd(Operator THIS);

/*
 * Operator_isAdditive --	Test if THIS Operator is additive.
 *
 * An operator OP is additive if OP(a, b) = OP(a+c, b-c).
 */
bool
Operator_isAdditive(Operator THIS, int aIndex, int bIndex);

/*
 * Operator_isSubtractive --	Test if THIS Operator is subtractive.
 *
 * An operator OP is subtractive if OP(a, b) = OP(a+c, b+c).
 */
bool
Operator_isSubtractive(Operator THIS, int aIndex, int bIndex);

/*
 * Operator_isTranslative --	Test if THIS Operator is translative.
 *
 * An operator OP is translative if OP(a+c, b+c) = OP(a, b) + c.
 */
bool
Operator_isTranslative(Operator THIS, int aIndex, int bIndex);

/*
 * Operator_isAssociative --	Test if THIS Operator is associative.
 *
 * An operator OP is associative if OP(OP(a, b), c) = OP(a, OP(b, c)).
 */
bool
Operator_isAssociative(Operator THIS, int aIndex, int bIndex);

/*
 * Operator_isCommutative --	Test if THIS Operator is commutative.
 *
 * An operator OP is commutative if OP(a, b) = OP(b, a).
 */
bool
Operator_isCommutative(Operator THIS, int aIndex, int bIndex);

/*
 * Operator_isGoTo --	Test if THIS Operator is a GOTO operator.
 *
 * A GOTO operator branches to a PC-relative or an absolute address, and has one
 * or two targets.
 */
bool
Operator_isGoTo(Operator THIS);

/*
 * Operator_isJump --	Test if THIS Operator is a JUMP operator.
 *
 * A JUMP operator branches to an address contained in a register.
 */
bool
Operator_isJump(Operator THIS);

/*
 * Operator_isBranch --	Test if THIS Operator is a branch operator.
 *
 * A branch is a control-flow change that remains inside the function.
 */
bool
Operator_isBranch(Operator THIS);

/*
 * Operator_isCall --	Test if THIS Operator is a CALL operator.
 *
 * A CALL operator branches to a PC-relative or an absolute address.
 */
bool
Operator_isCall(Operator THIS);

/*
 * Operator_isLink --	Test if THIS Operator is a LINK operator.
 */
bool
Operator_isLink(Operator THIS);

/*
 * Operator_isRoutine --	Test if THIS Operator is a function call operator.
 */
bool
Operator_isRoutine(Operator THIS);

/*
 * Operator_isReturn --	Test if THIS Operator is a function return operator.
 */
bool
Operator_isReturn(Operator THIS);

/*
 * Operator_isGNUASM --	Test if THIS Operator is a GNU ASM.
 */
bool
Operator_isGNUASM(Operator THIS);

/*
 * Operator_isMemoryBarrier --	Test if THIS Operator is a memory barrier.
 */
bool
Operator_isMemoryBarrier(Operator THIS);

/*
 * Operator_isStalling --	Test if THIS Operator is stalling the processor.
 *
 * Should be true for Operators that almost always stall the processor, and not true for
 * Operators that occasionally stall like memory accesses with cache misses.
 */
bool
Operator_isStalling(Operator THIS);

/*
 * Operator_isPrefetch --	Test if THIS Operator prefetches memory.
 */
bool
Operator_isPrefetch(Operator THIS);

/*
 * Operator_isSafeLoad --	Test if THIS Operator is a safe memory load.
 */
bool
Operator_isSafeLoad(Operator THIS);

/*
 * Operator_speculate --	Speculate THIS Operator.
 */
Operator
Operator_speculate(Operator THIS, Processor processor);

/*
 * Operator_predicatePositive --	The predicated on true variant of THIS Operator.
 */
Operator
Operator_predicatePositive(Operator THIS, Processor processor);

/*
 * Operator_predicateNegative --	The predicated on false variant of THIS Operator.
 */
Operator
Operator_predicateNegative(Operator THIS, Processor processor);

/*
 * Operator_predicateIndex --	This Operator predicate argument index.
 */
int
Operator_predicateIndex(Operator THIS);

/*
 * Operator_predicatePolarity --	This Operator predicate polarity.
 */
int
Operator_predicatePolarity(Operator THIS);

/*
 * Operator_unpredicate --	The predicated on false variant of THIS Operator.
 */
Operator
Operator_unpredicate(Operator THIS, Processor processor);

/*
 * Operator_complementWrite --	Complement THIS operator on the designated write parameter.
 */
Operator
Operator_complementWrite(Operator THIS, Processor processor, int32_t writeIndex);

/*
 * Operator_complementRead --	Complement THIS operator on the designated read parameter.
 */
Operator
Operator_complementRead(Operator THIS, Processor processor, int32_t readIndex);

/*
 * Operator_isHWLSkip --	Test if THIS Operator is a Hardware Loop Skip.
 */
static inline bool
Operator_isHWLSkip(Operator THIS)
{
  return false;
}

/*
 * Operator_isHWLBreak --	Test if THIS Operator is a Hardware Loop Break.
 */
static inline bool
Operator_isHWLBreak(Operator THIS)
{
  return false;
}

/*
 * Operator_isHWLIter --	Test if THIS Operator is a Hardware Loop Iter.
 */
static inline bool
Operator_isHWLIter(Operator THIS)
{
  return false;
}

/*
 * Operator_isHWLBranch --	Test if THIS Operator is a Hardware Loop Branch.
 */
static inline bool
Operator_isHWLBranch(Operator THIS)
{
  return false;
}

/*
 * Operator_isHWLPseudo --	Test if THIS Operator is a Hardware Loop Pseudo.
 */
static inline bool
Operator_isHWLPseudo(Operator THIS)
{
  return false;
}

//
bool
Operator_DTD(FILE *file);

//
bool
Operator_XML(FILE *file);

/*
 * !!!!	st200-Operator.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */





#define Bundling_h_INCLUDED 

/*
 * !!!!	Bundling.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Bundling_ --	Names for the Bundling enumeration.
 */
extern const char *
Bundling_(Bundling THIS);

/*
 * BundlingBuffer --	Buffer used to reorder Bundling(s).
 */

struct BundlingBuffer_ {
  short_Bundling BUNDLINGS[4];
  uint8_t PERMUTE[4];
};

typedef struct BundlingBuffer_ BundlingBuffer_, *BundlingBuffer;
typedef const struct BundlingBuffer_ *const_BundlingBuffer;
typedef struct BundlingBuffer_ * restrict_BundlingBuffer;

#define BundlingBuffer_BUNDLINGS(THIS) ((THIS)->BUNDLINGS)
#define BundlingBuffer__BUNDLINGS(THIS) (&(THIS)->BUNDLINGS)
#define BundlingBuffer_PERMUTE(THIS) ((THIS)->PERMUTE)
#define BundlingBuffer__PERMUTE(THIS) (&(THIS)->PERMUTE)


/*
 * BundlingBuffer_sort --	Sort the BUNDLINGS array and fill the PERMUTE array.
 *
 * Return:	hash value suitable for use by =BundleMatch_FindBundle=.
 *
 * The hash value is computed as follows:
 *
 *	hash = -1;
 *	for (i = 0; i < count; i++) {
 *	  hash++; hash *= (Bundling__ - Bundling__BIAS);
 *	  hash += (bundlings[i] - Bundling__BIAS);
 *	}
 *	hash++;
 */
int32_t
BundlingBuffer_sort(BundlingBuffer THIS, int count);

//
bool
Bundling_DTD(FILE *file);

//
bool
Bundling_XML(FILE *file);





#define Template_h_INCLUDED 

/*
 * !!!!	Template.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Template_ --	Names for the Template enumeration.
 */
extern const char *
Template_(Template THIS);

/*
 * Template_increment --	This Template increment of the PC.
 */
int
Template_increment(Template THIS);

/*
 * Template_count --	This Template count of Syllables.
 */
int
Template_count(Template THIS);

/*
 * Template_distances --	This Template Syllable PC distances from Bundle PC.
 */
const uint8_t *
Template_distances(Template THIS);

/*
 * Template_encode --	This Template encode function.
 */
typedef void
(*TemplateEncode)(const_InstanceOpcodes *restrict opcodes, void *restrict buffer);
TemplateEncode
Template_encode(Template THIS);





#define Bundle_h_INCLUDED 

/*
 * !!!!	Bundle.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Bundle_ --	Names for the Bundle enumeration.
 */
extern const char *
Bundle_(Bundle THIS);

/*
 * Bundle_alignBias --	This Bundle align bias.
 */
int
Bundle_alignBias(Bundle THIS);

/*
 * Bundle_alignBase --	This Bundle align bias.
 */
int
Bundle_alignBase(Bundle THIS);

/*
 * Bundle_count --	This Bundle count of Bundling classes.
 */
int
Bundle_count(Bundle THIS);

/*
 * Bundle_contents --	This Bundle contents.
 */
const short_Bundling *
Bundle_contents(Bundle THIS);

/*
 * Bundle_inverse --	This Bundle inverse permutation.
 */
const uint8_t *
Bundle_inverse(Bundle THIS);

/*
 * Bundle_template --	This Bundle Template.
 */
Template
Bundle_template(Bundle THIS);

/*
 * BundleMatch --	Match between a sorted sequence of Bundling classes and Bundle(s).
 *
 * The HASH value is computed from a sorted sequence of Bundling classes as follows:
 *
 *	HASH = -1;
 *	for (i = 0; i < length; i++) {
 *	  HASH++; HASH *= (Bundling__ - Bundling__BIAS);
 *	  HASH += (bundlings[i] -- Bundling__BIAS);
 *	}
 *	HASH++;
 */

struct BundleMatch_ {
  uint16_t HASH; // HASH value for THIS BundleMatch.
  uint16_t COUNT; // Count of Bundle(s) in BUNDLES.
  short_Bundle BUNDLES[4];
};

typedef struct BundleMatch_ BundleMatch_, *BundleMatch;
typedef const struct BundleMatch_ *const_BundleMatch;
typedef struct BundleMatch_ * restrict_BundleMatch;

#define BundleMatch_HASH(THIS) ((THIS)->HASH)
#define BundleMatch__HASH(THIS) (&(THIS)->HASH)
#define BundleMatch_COUNT(THIS) ((THIS)->COUNT)
#define BundleMatch__COUNT(THIS) (&(THIS)->COUNT)
#define BundleMatch_BUNDLES(THIS) ((THIS)->BUNDLES)
#define BundleMatch__BUNDLES(THIS) (&(THIS)->BUNDLES)


/*
 * BundleMatch_FindBundle --	Given a HASH and nativePC, find a matching Bundle.
 */
Bundle
BundleMatch_FindBundle(uint32_t hash, PlatformUInt nativePC);





#define Reservation_h_INCLUDED 

/*
 * !!!!	Reservation.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * ReservationTable --	Reservation table.
 */
struct ReservationTable_ {
  int COLUMNCOUNT;
  ResourceVector_ *COLUMNS;
};
typedef struct ReservationTable_ ReservationTable_, *ReservationTable;
typedef const struct ReservationTable_ *const_ReservationTable;
typedef struct ReservationTable_ * restrict_ReservationTable;

#define ReservationTable_COLUMNCOUNT(THIS) ((THIS)->COLUMNCOUNT)
#define ReservationTable__COLUMNCOUNT(THIS) (&(THIS)->COLUMNCOUNT)
#define ReservationTable_COLUMNS(THIS) ((THIS)->COLUMNS)
#define ReservationTable__COLUMNS(THIS) (&(THIS)->COLUMNS)


/*
 * ReservationTable_columnCount --	Count of columns of THIS ReservationTable.
 */
static inline int
ReservationTable_columnCount(const_ReservationTable THIS)
{
  return ((THIS)->COLUMNCOUNT);
}

/*
 * ReservationTable_columns --	Array of columns of THIS ReservationTable.
 */
static inline const ResourceVector_ *
ReservationTable_columns(const_ReservationTable THIS)
{
  return ((THIS)->COLUMNS);
}

/*
 * Reservation_ --	Names for the Reservation enumeration.
 */
extern const char *
Reservation_(Reservation THIS);

#define Reservation_name(THIS) ((THIS)? Reservation_(THIS) + sizeof(MDS_TARGET): "_UNDEF")




/*
 * Reservation_table --	Access to THIS Reservation class ReservationTable
 */
const_ReservationTable
Reservation_table(Reservation THIS);

/*
 * Reservation_requirements --	The Resource requirements of THIS Reservation.
 */
static inline const_ResourceVector
Reservation_requirements(Reservation THIS)
{
  const_ReservationTable table = Reservation_table(THIS);
  return ((table)->COLUMNS);
}

/*
 * Reservation_odot --	The minimum number of cycles between two Reservation classes.
 */
int
Reservation_odot(Reservation THIS, Reservation that, Processor processor);

//
bool
Reservation_DTD(FILE *file);

//
bool
Reservation_XML(FILE *file);





#define Scheduling_h_INCLUDED 

/*
 * !!!!	Scheduling.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * Scheduling_ --	Names for the Scheduling enumeration.
 */
extern const char *
Scheduling_(Scheduling THIS);
#define Scheduling_name(THIS) ((THIS)? Scheduling_(THIS) + sizeof(MDS_TARGET): "_UNDEF")

/*
 * Scheduling_processor --	This Scheduling class processor.
 */
Processor
Scheduling_processor(Scheduling THIS);

/*
 * Scheduling_bundling --	This Scheduling class Bundling class.
 */
Bundling
Scheduling_bundling(Scheduling THIS);

/*
 * Scheduling_reservation --	This Scheduling class Reservation.
 */
Reservation
Scheduling_reservation(Scheduling THIS);

//
bool
Scheduling_DTD(FILE *file);

//
bool
Scheduling_XML(FILE *file);





#define Convention_h_INCLUDED 

/*
 * !!!!	Convention.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

/*
 * ConventionRole --	Enumerate the Convention Register roles.
 */
typedef enum {
  ConventionRole_Reserved, // Reserved (non allocatable) Register(s).
  ConventionRole_Argument, // Function call argument Register(s).
  ConventionRole_Result, // Function call result Register(s).
  ConventionRole_Struct, // Pointer to result structure Register(s).
  ConventionRole_Caller, // Caller saved (scratch) Register(s).
  ConventionRole_Callee, // Callee saved (preserved) Register(s).
  ConventionRole_Program, // Program counter Register(s).
  ConventionRole_Return, // Return address (link) Register(s).
  ConventionRole_Stack, // Stack pointer Register(s)
  ConventionRole_Frame, // Frame pointer Register(s).
  ConventionRole_Static, // Static link pointer Register(s).
  ConventionRole_Global, // Global data or GOT pointer Register(s).
  ConventionRole_Local, // Local data or TLS pointer Register(s).
  ConventionRole_Wired, // Wired (constant or bucket) Register(s).
  ConventionRole_Zero, // Constant zero value Register(s).
  ConventionRole_One, // Constant one value Register(s).
  ConventionRole__
} ConventionRole;
typedef uint8_t short_ConventionRole;
extern const char *
ConventionRole_(ConventionRole THIS);

/*
 * Convention_ --	Names for the Convention enumeration.
 */
extern const char *
Convention_(Convention THIS);

//
// DEPRECATED! This array entries are oudated when register sets are dynamically adjusted.
extern const RegisterList_
Convention_RoleRegisterLists[Convention__][ConventionRole__];
#define Convention_argumentRegisterList(THIS) (&Convention_RoleRegisterLists[THIS][ConventionRole_Argument])

#define Convention_resultRegisterList(THIS) (&Convention_RoleRegisterLists[THIS][ConventionRole_Result])


/*
 * Convention_roleRegisterSet --	RegisterSet(s) indexed by ConventionRole(s).
 */
const_RegisterSet
Convention_roleRegisterSet(Convention THIS, ConventionRole role);

//
#define Convention_reservedRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Reserved)

#define Convention_argumentRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Argument)

#define Convention_resultRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Result)

#define Convention_structRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Struct)

#define Convention_callerRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Caller)

#define Convention_calleeRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Callee)

#define Convention_programRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Program)

#define Convention_returnRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Return)

#define Convention_stackRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Stack)

#define Convention_frameRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Frame)

#define Convention_staticRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Static)

#define Convention_globalRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Global)

#define Convention_localRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Local)

#define Convention_wiredRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Wired)

#define Convention_zeroRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_Zero)

#define Convention_oneRegisterSet(THIS) Convention_roleRegisterSet(THIS, ConventionRole_One)


//
#define Convention_isReservedRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Reserved], registre)

#define Convention_isArgumentRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Argument], registre)

#define Convention_isResultRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Result], registre)

#define Convention_isStructRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Struct], registre)

#define Convention_isCallerRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Caller], registre)

#define Convention_isCalleeRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Callee], registre)

#define Convention_isProgramRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Program], registre)

#define Convention_isReturnRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Return], registre)

#define Convention_isStackRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Stack], registre)

#define Convention_isFrameRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Frame], registre)

#define Convention_isStaticRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Static], registre)

#define Convention_isGlobalRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Global], registre)

#define Convention_isLocalRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Local], registre)

#define Convention_isWiredRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Wired], registre)

#define Convention_isZeroRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_Zero], registre)

#define Convention_isOneRegister(THIS,registre) RegisterSet_contains(&Convention_RoleRegisterSets[THIS][ConventionRole_One], registre)


/*
 * Convention_structRegister --	This Convention Struct pointer Register.
 */
Register
Convention_structRegister(Convention THIS);

/*
 * Convention_programRegister --	This Convention Program pointer Register.
 */
Register
Convention_programRegister(Convention THIS);

/*
 * Convention_returnRegister --	This Convention Return pointer Register.
 */
Register
Convention_returnRegister(Convention THIS);

/*
 * Convention_stackRegister --	This Convention Stack pointer Register.
 */
Register
Convention_stackRegister(Convention THIS);

/*
 * Convention_frameRegister --	This Convention Frame pointer Register.
 */
Register
Convention_frameRegister(Convention THIS);

/*
 * Convention_staticRegister --	This Convention Static pointer Register.
 */
Register
Convention_staticRegister(Convention THIS);

/*
 * Convention_globalRegister --	This Convention Global pointer Register.
 */
Register
Convention_globalRegister(Convention THIS);

/*
 * Convention_localRegister --	This Convention Local pointer Register.
 */
Register
Convention_localRegister(Convention THIS);

/*
 * Convention_alignText --	This Convention Text Alignment Base.
 */
unsigned
Convention_alignText(Convention THIS);

/*
 * Convention_alignData --	This Convention Data Alignment Base.
 */
unsigned
Convention_alignData(Convention THIS);

/*
 * Convention_alignHeap --	This Convention Heap Alignment Base.
 */
unsigned
Convention_alignHeap(Convention THIS);

/*
 * Convention_alignStack --	This Convention Stack Alignment Base.
 */
unsigned
Convention_alignStack(Convention THIS);

/*
 * Convention_nativeInt --	This Convention Native Int.
 */
NativeType
Convention_nativeInt(Convention THIS);

/*
 * Convention_nativeUInt --	This Convention Native UInt.
 */
NativeType
Convention_nativeUInt(Convention THIS);

/*
 * Convention_nativeFloat --	This Convention Native Float.
 */
NativeType
Convention_nativeFloat(Convention THIS);

/*
 * Convention_nativePtr --	This Convention Native Ptr.
 */
NativeType
Convention_nativePtr(Convention THIS);

//
extern RegisterSet_
Convention_allocatableSet(Convention THIS, RegFile regFile);

//
bool
Convention_DTD(FILE *file);

//
bool
Convention_XML(FILE *file);





#define Decode_h_INCLUDED 

/*
 * !!!!	Decode.xcc
 *
 * Benoit Dupont de Dinechin (Benoit.Dupont-de-Dinechin@st.com).
 *
 * Copyright 2002 - 2007 STMicroelectronics.
 * Copyright 1995 - 1998 Commissariat a l'Energie Atomique.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of either (at your option): the GNU
 * General Public License (GPL) version 2; the GNU Lesser General
 * Public License (LGPL) version 2.1; any later version of these
 * licences as published by the Free Software Foundation.
 */

//






//

extern Instance
Decode_Encoding_st220_ANY(const void *buffer);


//

extern Instance
Decode_Encoding_st220_ANYX(const void *buffer);


//

extern Instance
Decode_Encoding_st231_ANY(const void *buffer);


//

extern Instance
Decode_Encoding_st231_ANYX(const void *buffer);


//

extern Instance
Decode_Encoding_st240_ANY(const void *buffer);


//

extern Instance
Decode_Encoding_st240_ANYX(const void *buffer);





/*
 * MDS_TRACE --	File handle used to trace the MDS.
 */
extern FILE *MDS_TRACE;




/*
 * Variables used to control MDS in non-release mode.
 */
extern int FORCE_MAXISSUE;
extern int FORCE_MINTAKEN;

//
void
MDS_setMaxIssue(Processor processor, int maxIssue);

//
void
MDS_setMinTaken(Processor processor, int minTaken);

//
void
MDS_setReserved(Convention convention, Register registre);

/*
 * MDS_INIT --	MDS init function.
 */
void
MDS_INIT(void);

/*
 * MDS_FINI --	MDS fini function.
 */
void
MDS_FINI(void);

//
#define MDS_TARGET "st200"
#define MDS_TARGET_st200 
#define MDS_CORE_st220 
#define MDS_CORE_st231 
#define MDS_CORE_st240 
