/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2021 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_MTNR1_V13_0_H
#define IS_SFR_MTNR1_V13_0_H

#define MTNR1_TRY_COUNT (20000)

#include "pablo-mmio.h"

enum mtnr1_interrupt_map1 {
	INTR0_MTNR1_FRAME_START_INT = 0,
	INTR0_MTNR1_FRAME_END_INT = 1,
	INTR0_MTNR1_CMDQ_HOLD_INT = 2,
	INTR0_MTNR1_SETTING_DONE_INT = 3,
	INTR0_MTNR1_C_LOADER_END_INT = 4,
	INTR0_MTNR1_COREX_END_INT_0 = 5,
	INTR0_MTNR1_COREX_END_INT_1 = 6,
	INTR0_MTNR1_ROW_COL_INT = 7,
	INTR0_MTNR1_FREEZE_ON_ROW_COL_INT = 8,
	INTR0_MTNR1_TRANS_STOP_DONE_INT = 9,
	INTR0_MTNR1_CMDQ_ERROR_INT = 10,
	INTR0_MTNR1_C_LOADER_ERROR_INT = 11,
	INTR0_MTNR1_COREX_ERROR_INT = 12,
	INTR0_MTNR1_CINFIFO_0_ERROR_INT = 13,
	INTR0_MTNR1_CINFIFO_1_ERROR_INT = 14,
	INTR0_MTNR1_CINFIFO_2_ERROR_INT = 15,
	INTR0_MTNR1_CINFIFO_3_ERROR_INT = 16,
	INTR0_MTNR1_CINFIFO_4_ERROR_INT = 17,
	INTR0_MTNR1_CINFIFO_5_ERROR_INT = 18,
	INTR0_MTNR1_CINFIFO_6_ERROR_INT = 19,
	INTR0_MTNR1_CINFIFO_7_ERROR_INT = 20,
	INTR0_MTNR1_COUTFIFO_0_ERROR_INT = 21,
	INTR0_MTNR1_COUTFIFO_1_ERROR_INT = 22,
	INTR0_MTNR1_COUTFIFO_2_ERROR_INT = 23,
	INTR0_MTNR1_COUTFIFO_3_ERROR_INT = 24,
	INTR0_MTNR1_COUTFIFO_4_ERROR_INT = 25,
	INTR0_MTNR1_COUTFIFO_5_ERROR_INT = 26,
	INTR0_MTNR1_COUTFIFO_6_ERROR_INT = 27,
	INTR0_MTNR1_COUTFIFO_7_ERROR_INT = 28,
	INTR0_MTNR1_VOTF_GLOBAL_ERROR_INT = 29,
	INTR0_MTNR1_VOTF_LOST_CONNECTION_INT = 30,
	INTR0_MTNR1_OTF_SEQ_ID_ERROR_INT = 31,
	INTR0_MTNR1_MAX = 32,
};

#define MTNR1_INT0_EN_MASK                                                                         \
	((0) | (1 << INTR0_MTNR1_FRAME_START_INT) | (1 << INTR0_MTNR1_FRAME_END_INT) |             \
		(1 << INTR0_MTNR1_CMDQ_HOLD_INT) | (1 << INTR0_MTNR1_SETTING_DONE_INT) |           \
		(1 << INTR0_MTNR1_C_LOADER_END_INT) | (1 << INTR0_MTNR1_COREX_END_INT_0) |         \
		(1 << INTR0_MTNR1_COREX_END_INT_1) | (1 << INTR0_MTNR1_ROW_COL_INT) |              \
		(1 << INTR0_MTNR1_FREEZE_ON_ROW_COL_INT) |                                         \
		(1 << INTR0_MTNR1_TRANS_STOP_DONE_INT) | (1 << INTR0_MTNR1_CMDQ_ERROR_INT) |       \
		(1 << INTR0_MTNR1_C_LOADER_ERROR_INT) | (1 << INTR0_MTNR1_COREX_ERROR_INT) |       \
		(1 << INTR0_MTNR1_CINFIFO_0_ERROR_INT) | (1 << INTR0_MTNR1_CINFIFO_1_ERROR_INT) |  \
		(1 << INTR0_MTNR1_CINFIFO_2_ERROR_INT) | (1 << INTR0_MTNR1_CINFIFO_3_ERROR_INT) |  \
		(1 << INTR0_MTNR1_CINFIFO_4_ERROR_INT) | (1 << INTR0_MTNR1_CINFIFO_5_ERROR_INT) |  \
		(1 << INTR0_MTNR1_CINFIFO_6_ERROR_INT) | (1 << INTR0_MTNR1_CINFIFO_7_ERROR_INT) |  \
		(1 << INTR0_MTNR1_COUTFIFO_0_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_1_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_2_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_3_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_4_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_5_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_6_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_7_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_VOTF_GLOBAL_ERROR_INT) |                                         \
		(1 << INTR0_MTNR1_VOTF_LOST_CONNECTION_INT) |                                      \
		(1 << INTR0_MTNR1_OTF_SEQ_ID_ERROR_INT))

#define MTNR1_INT0_ERR_MASK                                                                        \
	((0) | (1 << INTR0_MTNR1_CMDQ_ERROR_INT) |       \
		(1 << INTR0_MTNR1_C_LOADER_ERROR_INT) | (1 << INTR0_MTNR1_COREX_ERROR_INT) |       \
		(1 << INTR0_MTNR1_CINFIFO_0_ERROR_INT) | (1 << INTR0_MTNR1_CINFIFO_1_ERROR_INT) |  \
		(1 << INTR0_MTNR1_CINFIFO_2_ERROR_INT) | (1 << INTR0_MTNR1_CINFIFO_3_ERROR_INT) |  \
		(1 << INTR0_MTNR1_CINFIFO_4_ERROR_INT) | (1 << INTR0_MTNR1_CINFIFO_5_ERROR_INT) |  \
		(1 << INTR0_MTNR1_CINFIFO_6_ERROR_INT) | (1 << INTR0_MTNR1_CINFIFO_7_ERROR_INT) |  \
		(1 << INTR0_MTNR1_COUTFIFO_0_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_1_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_2_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_3_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_4_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_5_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_6_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_COUTFIFO_7_ERROR_INT) |                                          \
		(1 << INTR0_MTNR1_VOTF_GLOBAL_ERROR_INT) |                                         \
		(1 << INTR0_MTNR1_VOTF_LOST_CONNECTION_INT)                                        \
		/* | (1 << INTR0_MTNR1_OTF_SEQ_ID_ERROR_INT) */                                    \
	 )

enum mtnr1_interrupt_map2 {
	INTR1_MTNR1_VOTF_LOST_FLUSH_INT = 0,
	INTR1_MTNR1_RDMACURRL1YSBWCDECERRORINT = 1,
	INTR1_MTNR1_RDMACURRL1USBWCDECERRORINT = 2,
	INTR1_MTNR1_RDMACURRL1VSBWCDECERRORINT = 3,
	INTR1_MTNR1_RDMASEGMAPL1SBWCDECERRORINT = 4,
	INTR1_MTNR1_RDMACURRL2YSBWCDECERRORINT = 5,
	INTR1_MTNR1_RDMACURRL2USBWCDECERRORINT = 6,
	INTR1_MTNR1_RDMACURRL2VSBWCDECERRORINT = 7,
	INTR1_MTNR1_RDMASEGMAPL2SBWCDECERRORINT = 8,
	INTR1_MTNR1_RDMACURRL3YSBWCDECERRORINT = 9,
	INTR1_MTNR1_RDMACURRL3USBWCDECERRORINT = 10,
	INTR1_MTNR1_RDMACURRL3VSBWCDECERRORINT = 11,
	INTR1_MTNR1_RDMASEGMAPL3SBWCDECERRORINT = 12,
	INTR1_MTNR1_RDMACURRL4YSBWCDECERRORINT = 13,
	INTR1_MTNR1_RDMACURRL4USBWCDECERRORINT = 14,
	INTR1_MTNR1_RDMACURRL4VSBWCDECERRORINT = 15,
	INTR1_MTNR1_RDMASEGMAPL4SBWCDECERRORINT = 16,
	INTR1_MTNR1_RDMAMVSBWCDECERRORINT = 17,
	INTR1_MTNR1_RDMAPREVL1YSBWCDECERRORINT = 18,
	INTR1_MTNR1_RDMAPREVL1USBWCDECERRORINT = 19,
	INTR1_MTNR1_RDMAPREVL1VSBWCDECERRORINT = 20,
	INTR1_MTNR1_RDMAPREVL1WGTSBWCDECERRORINT = 21,
	INTR1_MTNR1_RDMAPREVL2YSBWCDECERRORINT = 22,
	INTR1_MTNR1_RDMAPREVL2USBWCDECERRORINT = 23,
	INTR1_MTNR1_RDMAPREVL2VSBWCDECERRORINT = 24,
	INTR1_MTNR1_RDMAPREVL3YSBWCDECERRORINT = 25,
	INTR1_MTNR1_RDMAPREVL3USBWCDECERRORINT = 26,
	INTR1_MTNR1_RDMAPREVL3VSBWCDECERRORINT = 27,
	INTR1_MTNR1_RDMAPREVL4YSBWCDECERRORINT = 28,
	INTR1_MTNR1_RDMAPREVL4USBWCDECERRORINT = 29,
	INTR1_MTNR1_RDMAPREVL4VSBWCDECERRORINT = 30,
	INTR1_MTNR1_COREPIXELCOUNTERRORINT = 31,
	INTR1_MTNR1_MAX = 32,
};

#define MTNR1_INT1_EN_MASK                                                                         \
	((0) | (1 << INTR1_MTNR1_VOTF_LOST_FLUSH_INT) |                                            \
		(1 << INTR1_MTNR1_RDMACURRL1YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL1USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL1VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMASEGMAPL1SBWCDECERRORINT) |                                   \
		(1 << INTR1_MTNR1_RDMACURRL2YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL2USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL2VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMASEGMAPL2SBWCDECERRORINT) |                                   \
		(1 << INTR1_MTNR1_RDMACURRL3YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL3USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL3VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMASEGMAPL3SBWCDECERRORINT) |                                   \
		(1 << INTR1_MTNR1_RDMACURRL4YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL4USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL4VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMASEGMAPL4SBWCDECERRORINT) |                                   \
		(1 << INTR1_MTNR1_RDMAMVSBWCDECERRORINT) |                                         \
		(1 << INTR1_MTNR1_RDMAPREVL1YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL1USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL1VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL1WGTSBWCDECERRORINT) |                                  \
		(1 << INTR1_MTNR1_RDMAPREVL2YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL2USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL2VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL3YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL3USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL3VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL4YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL4USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL4VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_COREPIXELCOUNTERRORINT))

#define MTNR1_INT1_ERR_MASK                                                                        \
	((0) | (1 << INTR1_MTNR1_VOTF_LOST_FLUSH_INT) |                                            \
		(1 << INTR1_MTNR1_RDMACURRL1YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL1USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL1VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMASEGMAPL1SBWCDECERRORINT) |                                   \
		(1 << INTR1_MTNR1_RDMACURRL2YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL2USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL2VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMASEGMAPL2SBWCDECERRORINT) |                                   \
		(1 << INTR1_MTNR1_RDMACURRL3YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL3USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL3VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMASEGMAPL3SBWCDECERRORINT) |                                   \
		(1 << INTR1_MTNR1_RDMACURRL4YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL4USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMACURRL4VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMASEGMAPL4SBWCDECERRORINT) |                                   \
		(1 << INTR1_MTNR1_RDMAMVSBWCDECERRORINT) |                                         \
		(1 << INTR1_MTNR1_RDMAPREVL1YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL1USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL1VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL1WGTSBWCDECERRORINT) |                                  \
		(1 << INTR1_MTNR1_RDMAPREVL2YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL2USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL2VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL3YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL3USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL3VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL4YSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL4USBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_RDMAPREVL4VSBWCDECERRORINT) |                                    \
		(1 << INTR1_MTNR1_COREPIXELCOUNTERRORINT))

#define MTNR1_REG_CNT 2774

static const struct is_reg mtnr1_regs[MTNR1_REG_CNT] = {
	{ 0x0000, "CMDQ_ENABLE" },
	{ 0x0008, "CMDQ_STOP_CRPT_ENABLE" },
	{ 0x0010, "SW_RESET" },
	{ 0x0014, "SW_CORE_RESET" },
	{ 0x0018, "SW_APB_RESET" },
	{ 0x001c, "TRANS_STOP_REQ" },
	{ 0x0020, "TRANS_STOP_REQ_RDY" },
	{ 0x0028, "IP_APG_MODE" },
	{ 0x002c, "IP_CLOCK_DOWN_MODE" },
	{ 0x0030, "IP_PROCESSING" },
	{ 0x0034, "FORCE_INTERNAL_CLOCK" },
	{ 0x0038, "DEBUG_CLOCK_ENABLE" },
	{ 0x003c, "IP_POST_FRAME_GAP" },
	{ 0x0040, "IP_DRCG_ENABLE" },
	{ 0x0050, "AUTO_IGNORE_INTERRUPT_ENABLE" },
	{ 0x0058, "IP_USE_SW_FINISH_COND" },
	{ 0x005c, "SW_FINISH_COND_ENABLE" },
	{ 0x006c, "IP_CORRUPTED_COND_ENABLE" },
	{ 0x0074, "IP_USE_OTF_PATH_67" },
	{ 0x0078, "IP_USE_OTF_PATH_45" },
	{ 0x007c, "IP_USE_OTF_PATH_23" },
	{ 0x0080, "IP_USE_OTF_PATH_01" },
	{ 0x0084, "IP_USE_CINFIFO_NEW_FRAME_IN" },
	{ 0x00c8, "SECU_CTRL_TZINFO_ICTRL" },
	{ 0x00d0, "ICTRL_CSUB_BASE_ADDR" },
	{ 0x00d4, "ICTRL_CSUB_RECV_TURN_OFF_MSG" },
	{ 0x00d8, "ICTRL_CSUB_RECV_IP_INFO_MSG" },
	{ 0x00dc, "ICTRL_CSUB_CONNECTION_TEST_MSG" },
	{ 0x00e0, "ICTRL_CSUB_MSG_SEND_ENABLE" },
	{ 0x00e4, "ICTRL_CSUB_INT0_EV_ENABLE" },
	{ 0x00e8, "ICTRL_CSUB_INT1_EV_ENABLE" },
	{ 0x00ec, "ICTRL_CSUB_IP_S_EV_ENABLE" },
	{ 0x0200, "YUV_MAIN_CTRL_VERSION" },
	{ 0x0204, "YUV_MAIN_CTRL_OTF_SEG_EN" },
	{ 0x0208, "YUV_MAIN_CTRL_STILL_LAST_FRAME_EN" },
	{ 0x0210, "YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L1" },
	{ 0x0214, "YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L2" },
	{ 0x0218, "YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L3" },
	{ 0x021c, "YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L4" },
	{ 0x0220, "YUV_MAIN_CTRL_CRC_EN" },
	{ 0x0230, "YUV_MAIN_CTRL_LAYER_TEST_EN" },
	{ 0x0240, "YUV_MAIN_CTRL_DATASHIFTERRDMAL1_CTRL" },
	{ 0x0244, "YUV_MAIN_CTRL_DATASHIFTERRDMAL2_CTRL" },
	{ 0x0248, "YUV_MAIN_CTRL_DATASHIFTERRDMAL3_CTRL" },
	{ 0x024c, "YUV_MAIN_CTRL_DATASHIFTERRDMAL4_CTRL" },
	{ 0x0250, "YUV_MAIN_CTRL_DATASHIFTERWDMAL1_CTRL" },
	{ 0x0254, "YUV_MAIN_CTRL_DATASHIFTERWDMAL2_CTRL" },
	{ 0x0258, "YUV_MAIN_CTRL_DATASHIFTERWDMAL3_CTRL" },
	{ 0x025c, "YUV_MAIN_CTRL_DATASHIFTERWDMAL4_CTRL" },
	{ 0x0260, "YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL2_CTRL" },
	{ 0x0264, "YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL3_CTRL" },
	{ 0x0268, "YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL4_CTRL" },
	{ 0x0280, "YUV_DTPL1_CTRL" },
	{ 0x0284, "YUV_DTPL1_TEST_DATA_Y" },
	{ 0x0288, "YUV_DTPL1_TEST_DATA_U" },
	{ 0x028c, "YUV_DTPL1_TEST_DATA_V" },
	{ 0x0290, "YUV_DTPL1_STREAM_CRC" },
	{ 0x02a0, "YUV_DTPL2_CTRL" },
	{ 0x02a4, "YUV_DTPL2_TEST_DATA_Y" },
	{ 0x02a8, "YUV_DTPL2_TEST_DATA_U" },
	{ 0x02ac, "YUV_DTPL2_TEST_DATA_V" },
	{ 0x02b0, "YUV_DTPL2_STREAM_CRC" },
	{ 0x02c0, "YUV_DTPL3_CTRL" },
	{ 0x02c4, "YUV_DTPL3_TEST_DATA_Y" },
	{ 0x02c8, "YUV_DTPL3_TEST_DATA_U" },
	{ 0x02cc, "YUV_DTPL3_TEST_DATA_V" },
	{ 0x02d0, "YUV_DTPL3_STREAM_CRC" },
	{ 0x02e0, "YUV_DTPL4_CTRL" },
	{ 0x02e4, "YUV_DTPL4_TEST_DATA_Y" },
	{ 0x02e8, "YUV_DTPL4_TEST_DATA_U" },
	{ 0x02ec, "YUV_DTPL4_TEST_DATA_V" },
	{ 0x02f0, "YUV_DTPL4_STREAM_CRC" },
	{ 0x0400, "CMDQ_QUE_CMD_H" },
	{ 0x0404, "CMDQ_QUE_CMD_M" },
	{ 0x0408, "CMDQ_QUE_CMD_L" },
	{ 0x040c, "CMDQ_ADD_TO_QUEUE_0" },
	{ 0x0418, "CMDQ_AUTO_CONV_ENABLE" },
	{ 0x0440, "CMDQ_LOCK" },
	{ 0x0450, "CMDQ_CTRL_SETSEL_EN" },
	{ 0x0454, "CMDQ_SETSEL" },
	{ 0x0460, "CMDQ_FLUSH_QUEUE_0" },
	{ 0x046c, "CMDQ_SWAP_QUEUE_0" },
	{ 0x0478, "CMDQ_ROTATE_QUEUE_0" },
	{ 0x0484, "CMDQ_HOLD_MARK_QUEUE_0" },
	{ 0x0494, "CMDQ_DEBUG_STATUS_PRE_LOAD" },
	{ 0x049c, "CMDQ_VHD_CONTROL" },
	{ 0x04a0, "CMDQ_FRAME_COUNTER_INC_TYPE" },
	{ 0x04a4, "CMDQ_FRAME_COUNTER_RESET" },
	{ 0x04a8, "CMDQ_FRAME_COUNTER" },
	{ 0x04ac, "CMDQ_FRAME_ID" },
	{ 0x04b0, "CMDQ_QUEUE_0_INFO" },
	{ 0x04b4, "CMDQ_QUEUE_0_RPTR_FOR_DEBUG" },
	{ 0x04b8, "CMDQ_DEBUG_QUE_0_CMD_H" },
	{ 0x04bc, "CMDQ_DEBUG_QUE_0_CMD_M" },
	{ 0x04c0, "CMDQ_DEBUG_QUE_0_CMD_L" },
	{ 0x04ec, "CMDQ_DEBUG_STATUS" },
	{ 0x04f0, "CMDQ_INT" },
	{ 0x04f4, "CMDQ_INT_ENABLE" },
	{ 0x04f8, "CMDQ_INT_STATUS" },
	{ 0x04fc, "CMDQ_INT_CLEAR" },
	{ 0x0500, "C_LOADER_ENABLE" },
	{ 0x0504, "C_LOADER_RESET" },
	{ 0x0508, "C_LOADER_FAST_MODE" },
	{ 0x050c, "C_LOADER_REMAP_EN" },
	{ 0x0510, "C_LOADER_ACCESS_INTERVAL" },
	{ 0x0540, "C_LOADER_REMAP_00_ADDR" },
	{ 0x0544, "C_LOADER_REMAP_01_ADDR" },
	{ 0x0548, "C_LOADER_REMAP_02_ADDR" },
	{ 0x054c, "C_LOADER_REMAP_03_ADDR" },
	{ 0x0550, "C_LOADER_REMAP_04_ADDR" },
	{ 0x0554, "C_LOADER_REMAP_05_ADDR" },
	{ 0x0558, "C_LOADER_REMAP_06_ADDR" },
	{ 0x055c, "C_LOADER_REMAP_07_ADDR" },
	{ 0x0580, "C_LOADER_LOGICAL_OFFSET_EN" },
	{ 0x0584, "C_LOADER_LOGICAL_OFFSET" },
	{ 0x05c0, "C_LOADER_DEBUG_STATUS" },
	{ 0x05c4, "C_LOADER_DEBUG_HEADER_REQ_COUNTER" },
	{ 0x05c8, "C_LOADER_DEBUG_HEADER_APB_COUNTER" },
	{ 0x05e0, "C_LOADER_HEADER_CRC_SEED" },
	{ 0x05e4, "C_LOADER_PAYLOAD_CRC_SEED" },
	{ 0x05f0, "C_LOADER_HEADER_CRC_RESULT" },
	{ 0x05f4, "C_LOADER_PAYLOAD_CRC_RESULT" },
	{ 0x0600, "COREX_ENABLE" },
	{ 0x0604, "COREX_RESET" },
	{ 0x0608, "COREX_FAST_MODE" },
	{ 0x060c, "COREX_UPDATE_TYPE_0" },
	{ 0x0610, "COREX_UPDATE_TYPE_1" },
	{ 0x0614, "COREX_UPDATE_MODE_0" },
	{ 0x0618, "COREX_UPDATE_MODE_1" },
	{ 0x061c, "COREX_START_0" },
	{ 0x0620, "COREX_START_1" },
	{ 0x0624, "COREX_COPY_FROM_IP_0" },
	{ 0x0628, "COREX_COPY_FROM_IP_1" },
	{ 0x062c, "COREX_STATUS_0" },
	{ 0x0630, "COREX_STATUS_1" },
	{ 0x0634, "COREX_PRE_ADDR_CONFIG" },
	{ 0x0638, "COREX_PRE_DATA_CONFIG" },
	{ 0x063c, "COREX_POST_ADDR_CONFIG" },
	{ 0x0640, "COREX_POST_DATA_CONFIG" },
	{ 0x0644, "COREX_PRE_POST_CONFIG_EN" },
	{ 0x0648, "COREX_TYPE_WRITE" },
	{ 0x064c, "COREX_TYPE_WRITE_TRIGGER" },
	{ 0x0650, "COREX_TYPE_READ" },
	{ 0x0654, "COREX_TYPE_READ_OFFSET" },
	{ 0x0658, "COREX_INT" },
	{ 0x065c, "COREX_INT_STATUS" },
	{ 0x0660, "COREX_INT_CLEAR" },
	{ 0x0664, "COREX_INT_ENABLE" },
	{ 0x0800, "INT_REQ_INT0" },
	{ 0x0804, "INT_REQ_INT0_ENABLE" },
	{ 0x0808, "INT_REQ_INT0_STATUS" },
	{ 0x080c, "INT_REQ_INT0_CLEAR" },
	{ 0x0810, "INT_REQ_INT1" },
	{ 0x0814, "INT_REQ_INT1_ENABLE" },
	{ 0x0818, "INT_REQ_INT1_STATUS" },
	{ 0x081c, "INT_REQ_INT1_CLEAR" },
	{ 0x0900, "INT_HIST_CURINT0" },
	{ 0x0904, "INT_HIST_CURINT0_ENABLE" },
	{ 0x0908, "INT_HIST_CURINT0_STATUS" },
	{ 0x090c, "INT_HIST_CURINT1" },
	{ 0x0910, "INT_HIST_CURINT1_ENABLE" },
	{ 0x0914, "INT_HIST_CURINT1_STATUS" },
	{ 0x0918, "INT_HIST_00_FRAME_ID" },
	{ 0x091c, "INT_HIST_00_INT0" },
	{ 0x0920, "INT_HIST_00_INT1" },
	{ 0x0924, "INT_HIST_01_FRAME_ID" },
	{ 0x0928, "INT_HIST_01_INT0" },
	{ 0x092c, "INT_HIST_01_INT1" },
	{ 0x0930, "INT_HIST_02_FRAME_ID" },
	{ 0x0934, "INT_HIST_02_INT0" },
	{ 0x0938, "INT_HIST_02_INT1" },
	{ 0x093c, "INT_HIST_03_FRAME_ID" },
	{ 0x0940, "INT_HIST_03_INT0" },
	{ 0x0944, "INT_HIST_03_INT1" },
	{ 0x0948, "INT_HIST_04_FRAME_ID" },
	{ 0x094c, "INT_HIST_04_INT0" },
	{ 0x0950, "INT_HIST_04_INT1" },
	{ 0x0954, "INT_HIST_05_FRAME_ID" },
	{ 0x0958, "INT_HIST_05_INT0" },
	{ 0x095c, "INT_HIST_05_INT1" },
	{ 0x0960, "INT_HIST_06_FRAME_ID" },
	{ 0x0964, "INT_HIST_06_INT0" },
	{ 0x0968, "INT_HIST_06_INT1" },
	{ 0x096c, "INT_HIST_07_FRAME_ID" },
	{ 0x0970, "INT_HIST_07_INT0" },
	{ 0x0974, "INT_HIST_07_INT1" },
	{ 0x0b00, "SECU_CTRL_SEQID" },
	{ 0x0b10, "SECU_CTRL_TZINFO_SEQID_0" },
	{ 0x0b14, "SECU_CTRL_TZINFO_SEQID_1" },
	{ 0x0b18, "SECU_CTRL_TZINFO_SEQID_2" },
	{ 0x0b1c, "SECU_CTRL_TZINFO_SEQID_3" },
	{ 0x0b20, "SECU_CTRL_TZINFO_SEQID_4" },
	{ 0x0b24, "SECU_CTRL_TZINFO_SEQID_5" },
	{ 0x0b28, "SECU_CTRL_TZINFO_SEQID_6" },
	{ 0x0b2c, "SECU_CTRL_TZINFO_SEQID_7" },
	{ 0x0b58, "SECU_OTF_SEQ_ID_PROT_ENABLE" },
	{ 0x0c00, "PERF_MONITOR_ENABLE" },
	{ 0x0c04, "PERF_MONITOR_CLEAR" },
	{ 0x0c08, "PERF_MONITOR_INT_USER_SEL" },
	{ 0x0c40, "PERF_MONITOR_INT_START" },
	{ 0x0c44, "PERF_MONITOR_INT_END" },
	{ 0x0c48, "PERF_MONITOR_INT_USER" },
	{ 0x0c4c, "PERF_MONITOR_PROCESS_PRE_CONFIG" },
	{ 0x0c50, "PERF_MONITOR_PROCESS_FRAME" },
	{ 0x0d00, "IP_VERSION" },
	{ 0x0d04, "COMMON_CTRL_VERSION" },
	{ 0x0d08, "QCH_STATUS" },
	{ 0x0d0c, "IDLENESS_STATUS" },
	{ 0x0d2c, "DEBUG_COUNTER_SIG_SEL" },
	{ 0x0d30, "DEBUG_COUNTER_0" },
	{ 0x0d34, "DEBUG_COUNTER_1" },
	{ 0x0d38, "DEBUG_COUNTER_2" },
	{ 0x0d3c, "DEBUG_COUNTER_3" },
	{ 0x0d40, "IP_BUSY_MONITOR_0" },
	{ 0x0d44, "IP_BUSY_MONITOR_1" },
	{ 0x0d48, "IP_BUSY_MONITOR_2" },
	{ 0x0d4c, "IP_BUSY_MONITOR_3" },
	{ 0x0d60, "IP_STALL_OUT_STATUS_0" },
	{ 0x0d64, "IP_STALL_OUT_STATUS_1" },
	{ 0x0d68, "IP_STALL_OUT_STATUS_2" },
	{ 0x0d6c, "IP_STALL_OUT_STATUS_3" },
	{ 0x0d80, "STOPEN_CRC_STOP_VALID_COUNT" },
	{ 0x0d88, "SFR_ACCESS_LOG_ENABLE" },
	{ 0x0d8c, "SFR_ACCESS_LOG_CLEAR" },
	{ 0x0d90, "SFR_ACCESS_LOG_0" },
	{ 0x0d94, "SFR_ACCESS_LOG_0_ADDRESS" },
	{ 0x0d98, "SFR_ACCESS_LOG_1" },
	{ 0x0d9c, "SFR_ACCESS_LOG_1_ADDRESS" },
	{ 0x0da0, "SFR_ACCESS_LOG_2" },
	{ 0x0da4, "SFR_ACCESS_LOG_2_ADDRESS" },
	{ 0x0da8, "SFR_ACCESS_LOG_3" },
	{ 0x0dac, "SFR_ACCESS_LOG_3_ADDRESS" },
	{ 0x0dd0, "IP_ROL_RESET" },
	{ 0x0dd4, "IP_ROL_MODE" },
	{ 0x0dd8, "IP_ROL_SELECT" },
	{ 0x0de0, "IP_INT_ON_COL_ROW" },
	{ 0x0de4, "IP_INT_ON_COL_ROW_POS" },
	{ 0x0de8, "FREEZE_FOR_DEBUG" },
	{ 0x0dec, "FREEZE_EXTENSION_ENABLE" },
	{ 0x0df0, "FREEZE_EN" },
	{ 0x0df4, "FREEZE_COL_ROW_POS" },
	{ 0x0df8, "FREEZE_CORRUPTED_ENABLE" },
	{ 0x0e00, "STAT_CINFIFODLFEWGT_ENABLE" },
	{ 0x0e04, "STAT_CINFIFODLFEWGT_CONFIG" },
	{ 0x0e08, "STAT_CINFIFODLFEWGT_STALL_CTRL" },
	{ 0x0e0c, "STAT_CINFIFODLFEWGT_INTERVAL_VBLANK" },
	{ 0x0e10, "STAT_CINFIFODLFEWGT_INTERVALS" },
	{ 0x0e14, "STAT_CINFIFODLFEWGT_STATUS" },
	{ 0x0e18, "STAT_CINFIFODLFEWGT_INPUT_CNT" },
	{ 0x0e1c, "STAT_CINFIFODLFEWGT_STALL_CNT" },
	{ 0x0e20, "STAT_CINFIFODLFEWGT_FIFO_FULLNESS" },
	{ 0x0e40, "STAT_CINFIFODLFEWGT_INT" },
	{ 0x0e44, "STAT_CINFIFODLFEWGT_INT_ENABLE" },
	{ 0x0e48, "STAT_CINFIFODLFEWGT_INT_STATUS" },
	{ 0x0e4c, "STAT_CINFIFODLFEWGT_INT_CLEAR" },
	{ 0x0e50, "STAT_CINFIFODLFEWGT_CORRUPTED_COND_ENABLE" },
	{ 0x0e54, "STAT_CINFIFODLFEWGT_ROL_SELECT" },
	{ 0x0e70, "STAT_CINFIFODLFEWGT_INTERVAL_VBLANK_AR" },
	{ 0x0e74, "STAT_CINFIFODLFEWGT_INTERVAL_HBLANK_AR" },
	{ 0x0e7c, "STAT_CINFIFODLFEWGT_STREAM_CRC" },
	{ 0x0f00, "STAT_COUTFIFOMTNR0WGT_ENABLE" },
	{ 0x0f04, "STAT_COUTFIFOMTNR0WGT_CONFIG" },
	{ 0x0f08, "STAT_COUTFIFOMTNR0WGT_STALL_CTRL" },
	{ 0x0f0c, "STAT_COUTFIFOMTNR0WGT_INTERVAL_VBLANK" },
	{ 0x0f10, "STAT_COUTFIFOMTNR0WGT_INTERVALS" },
	{ 0x0f14, "STAT_COUTFIFOMTNR0WGT_STATUS" },
	{ 0x0f18, "STAT_COUTFIFOMTNR0WGT_INPUT_CNT" },
	{ 0x0f1c, "STAT_COUTFIFOMTNR0WGT_STALL_CNT" },
	{ 0x0f20, "STAT_COUTFIFOMTNR0WGT_FIFO_FULLNESS" },
	{ 0x0f24, "STAT_COUTFIFOMTNR0WGT_VVALID_RISE_MODE" },
	{ 0x0f40, "STAT_COUTFIFOMTNR0WGT_INT" },
	{ 0x0f44, "STAT_COUTFIFOMTNR0WGT_INT_ENABLE" },
	{ 0x0f48, "STAT_COUTFIFOMTNR0WGT_INT_STATUS" },
	{ 0x0f4c, "STAT_COUTFIFOMTNR0WGT_INT_CLEAR" },
	{ 0x0f50, "STAT_COUTFIFOMTNR0WGT_CORRUPTED_COND_ENABLE" },
	{ 0x0f54, "STAT_COUTFIFOMTNR0WGT_ROL_SELECT" },
	{ 0x0f7c, "STAT_COUTFIFOMTNR0WGT_STREAM_CRC" },
	{ 0x0f80, "YUV_COUTFIFOMSNRL1_ENABLE" },
	{ 0x0f84, "YUV_COUTFIFOMSNRL1_CONFIG" },
	{ 0x0f88, "YUV_COUTFIFOMSNRL1_STALL_CTRL" },
	{ 0x0f8c, "YUV_COUTFIFOMSNRL1_INTERVAL_VBLANK" },
	{ 0x0f90, "YUV_COUTFIFOMSNRL1_INTERVALS" },
	{ 0x0f94, "YUV_COUTFIFOMSNRL1_STATUS" },
	{ 0x0f98, "YUV_COUTFIFOMSNRL1_INPUT_CNT" },
	{ 0x0f9c, "YUV_COUTFIFOMSNRL1_STALL_CNT" },
	{ 0x0fa0, "YUV_COUTFIFOMSNRL1_FIFO_FULLNESS" },
	{ 0x0fa4, "YUV_COUTFIFOMSNRL1_VVALID_RISE_MODE" },
	{ 0x0fc0, "YUV_COUTFIFOMSNRL1_INT" },
	{ 0x0fc4, "YUV_COUTFIFOMSNRL1_INT_ENABLE" },
	{ 0x0fc8, "YUV_COUTFIFOMSNRL1_INT_STATUS" },
	{ 0x0fcc, "YUV_COUTFIFOMSNRL1_INT_CLEAR" },
	{ 0x0fd0, "YUV_COUTFIFOMSNRL1_CORRUPTED_COND_ENABLE" },
	{ 0x0fd4, "YUV_COUTFIFOMSNRL1_ROL_SELECT" },
	{ 0x0ffc, "YUV_COUTFIFOMSNRL1_STREAM_CRC" },
	{ 0x1100, "YUV_COUTFIFOMSNRL2_ENABLE" },
	{ 0x1104, "YUV_COUTFIFOMSNRL2_CONFIG" },
	{ 0x1108, "YUV_COUTFIFOMSNRL2_STALL_CTRL" },
	{ 0x110c, "YUV_COUTFIFOMSNRL2_INTERVAL_VBLANK" },
	{ 0x1110, "YUV_COUTFIFOMSNRL2_INTERVALS" },
	{ 0x1114, "YUV_COUTFIFOMSNRL2_STATUS" },
	{ 0x1118, "YUV_COUTFIFOMSNRL2_INPUT_CNT" },
	{ 0x111c, "YUV_COUTFIFOMSNRL2_STALL_CNT" },
	{ 0x1120, "YUV_COUTFIFOMSNRL2_FIFO_FULLNESS" },
	{ 0x1124, "YUV_COUTFIFOMSNRL2_VVALID_RISE_MODE" },
	{ 0x1140, "YUV_COUTFIFOMSNRL2_INT" },
	{ 0x1144, "YUV_COUTFIFOMSNRL2_INT_ENABLE" },
	{ 0x1148, "YUV_COUTFIFOMSNRL2_INT_STATUS" },
	{ 0x114c, "YUV_COUTFIFOMSNRL2_INT_CLEAR" },
	{ 0x1150, "YUV_COUTFIFOMSNRL2_CORRUPTED_COND_ENABLE" },
	{ 0x1154, "YUV_COUTFIFOMSNRL2_ROL_SELECT" },
	{ 0x117c, "YUV_COUTFIFOMSNRL2_STREAM_CRC" },
	{ 0x1180, "YUV_COUTFIFOMSNRL3_ENABLE" },
	{ 0x1184, "YUV_COUTFIFOMSNRL3_CONFIG" },
	{ 0x1188, "YUV_COUTFIFOMSNRL3_STALL_CTRL" },
	{ 0x118c, "YUV_COUTFIFOMSNRL3_INTERVAL_VBLANK" },
	{ 0x1190, "YUV_COUTFIFOMSNRL3_INTERVALS" },
	{ 0x1194, "YUV_COUTFIFOMSNRL3_STATUS" },
	{ 0x1198, "YUV_COUTFIFOMSNRL3_INPUT_CNT" },
	{ 0x119c, "YUV_COUTFIFOMSNRL3_STALL_CNT" },
	{ 0x11a0, "YUV_COUTFIFOMSNRL3_FIFO_FULLNESS" },
	{ 0x11a4, "YUV_COUTFIFOMSNRL3_VVALID_RISE_MODE" },
	{ 0x11c0, "YUV_COUTFIFOMSNRL3_INT" },
	{ 0x11c4, "YUV_COUTFIFOMSNRL3_INT_ENABLE" },
	{ 0x11c8, "YUV_COUTFIFOMSNRL3_INT_STATUS" },
	{ 0x11cc, "YUV_COUTFIFOMSNRL3_INT_CLEAR" },
	{ 0x11d0, "YUV_COUTFIFOMSNRL3_CORRUPTED_COND_ENABLE" },
	{ 0x11d4, "YUV_COUTFIFOMSNRL3_ROL_SELECT" },
	{ 0x11fc, "YUV_COUTFIFOMSNRL3_STREAM_CRC" },
	{ 0x1300, "YUV_COUTFIFOMSNRL4_ENABLE" },
	{ 0x1304, "YUV_COUTFIFOMSNRL4_CONFIG" },
	{ 0x1308, "YUV_COUTFIFOMSNRL4_STALL_CTRL" },
	{ 0x130c, "YUV_COUTFIFOMSNRL4_INTERVAL_VBLANK" },
	{ 0x1310, "YUV_COUTFIFOMSNRL4_INTERVALS" },
	{ 0x1314, "YUV_COUTFIFOMSNRL4_STATUS" },
	{ 0x1318, "YUV_COUTFIFOMSNRL4_INPUT_CNT" },
	{ 0x131c, "YUV_COUTFIFOMSNRL4_STALL_CNT" },
	{ 0x1320, "YUV_COUTFIFOMSNRL4_FIFO_FULLNESS" },
	{ 0x1324, "YUV_COUTFIFOMSNRL4_VVALID_RISE_MODE" },
	{ 0x1340, "YUV_COUTFIFOMSNRL4_INT" },
	{ 0x1344, "YUV_COUTFIFOMSNRL4_INT_ENABLE" },
	{ 0x1348, "YUV_COUTFIFOMSNRL4_INT_STATUS" },
	{ 0x134c, "YUV_COUTFIFOMSNRL4_INT_CLEAR" },
	{ 0x1350, "YUV_COUTFIFOMSNRL4_CORRUPTED_COND_ENABLE" },
	{ 0x1354, "YUV_COUTFIFOMSNRL4_ROL_SELECT" },
	{ 0x137c, "YUV_COUTFIFOMSNRL4_STREAM_CRC" },
	{ 0x1380, "YUV_COUTFIFODLFECURR_ENABLE" },
	{ 0x1384, "YUV_COUTFIFODLFECURR_CONFIG" },
	{ 0x1388, "YUV_COUTFIFODLFECURR_STALL_CTRL" },
	{ 0x138c, "YUV_COUTFIFODLFECURR_INTERVAL_VBLANK" },
	{ 0x1390, "YUV_COUTFIFODLFECURR_INTERVALS" },
	{ 0x1394, "YUV_COUTFIFODLFECURR_STATUS" },
	{ 0x1398, "YUV_COUTFIFODLFECURR_INPUT_CNT" },
	{ 0x139c, "YUV_COUTFIFODLFECURR_STALL_CNT" },
	{ 0x13a0, "YUV_COUTFIFODLFECURR_FIFO_FULLNESS" },
	{ 0x13a4, "YUV_COUTFIFODLFECURR_VVALID_RISE_MODE" },
	{ 0x13c0, "YUV_COUTFIFODLFECURR_INT" },
	{ 0x13c4, "YUV_COUTFIFODLFECURR_INT_ENABLE" },
	{ 0x13c8, "YUV_COUTFIFODLFECURR_INT_STATUS" },
	{ 0x13cc, "YUV_COUTFIFODLFECURR_INT_CLEAR" },
	{ 0x13d0, "YUV_COUTFIFODLFECURR_CORRUPTED_COND_ENABLE" },
	{ 0x13d4, "YUV_COUTFIFODLFECURR_ROL_SELECT" },
	{ 0x13fc, "YUV_COUTFIFODLFECURR_STREAM_CRC" },
	{ 0x1500, "YUV_COUTFIFODLFEPREV_ENABLE" },
	{ 0x1504, "YUV_COUTFIFODLFEPREV_CONFIG" },
	{ 0x1508, "YUV_COUTFIFODLFEPREV_STALL_CTRL" },
	{ 0x150c, "YUV_COUTFIFODLFEPREV_INTERVAL_VBLANK" },
	{ 0x1510, "YUV_COUTFIFODLFEPREV_INTERVALS" },
	{ 0x1514, "YUV_COUTFIFODLFEPREV_STATUS" },
	{ 0x1518, "YUV_COUTFIFODLFEPREV_INPUT_CNT" },
	{ 0x151c, "YUV_COUTFIFODLFEPREV_STALL_CNT" },
	{ 0x1520, "YUV_COUTFIFODLFEPREV_FIFO_FULLNESS" },
	{ 0x1524, "YUV_COUTFIFODLFEPREV_VVALID_RISE_MODE" },
	{ 0x1540, "YUV_COUTFIFODLFEPREV_INT" },
	{ 0x1544, "YUV_COUTFIFODLFEPREV_INT_ENABLE" },
	{ 0x1548, "YUV_COUTFIFODLFEPREV_INT_STATUS" },
	{ 0x154c, "YUV_COUTFIFODLFEPREV_INT_CLEAR" },
	{ 0x1550, "YUV_COUTFIFODLFEPREV_CORRUPTED_COND_ENABLE" },
	{ 0x1554, "YUV_COUTFIFODLFEPREV_ROL_SELECT" },
	{ 0x157c, "YUV_COUTFIFODLFEPREV_STREAM_CRC" },
	{ 0x1600, "YUV_RDMACL_EN" },
	{ 0x1604, "YUV_RDMACL_COMP_CONTROL" },
	{ 0x1610, "YUV_RDMACL_DATA_FORMAT" },
	{ 0x1614, "YUV_RDMACL_MONO_MODE" },
	{ 0x1620, "YUV_RDMACL_WIDTH" },
	{ 0x1624, "YUV_RDMACL_HEIGHT" },
	{ 0x1628, "YUV_RDMACL_IMG_STRIDE_1P" },
	{ 0x1640, "YUV_RDMACL_MAX_MO" },
	{ 0x1644, "YUV_RDMACL_LINEGAP" },
	{ 0x164c, "YUV_RDMACL_BUSINFO" },
	{ 0x1650, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x1654, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x1658, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x165c, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x1660, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x1664, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x1668, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x166c, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x1670, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1674, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1678, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x167c, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1680, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1684, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1688, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x168c, "YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x1790, "YUV_RDMACL_IMG_CRC_1P" },
	{ 0x17b0, "YUV_RDMACL_MON_STATUS0" },
	{ 0x17b4, "YUV_RDMACL_MON_STATUS1" },
	{ 0x17b8, "YUV_RDMACL_MON_STATUS2" },
	{ 0x17bc, "YUV_RDMACL_MON_STATUS3" },
	{ 0x17e0, "YUV_RDMACL_CACHE_CONTROL" },
	{ 0x17e4, "YUV_RDMACL_AXI_DEBUG_CONTROL" },
	{ 0x1800, "STAT_RDMASEGL1_EN" },
	{ 0x1810, "STAT_RDMASEGL1_DATA_FORMAT" },
	{ 0x1820, "STAT_RDMASEGL1_WIDTH" },
	{ 0x1824, "STAT_RDMASEGL1_HEIGHT" },
	{ 0x1828, "STAT_RDMASEGL1_IMG_STRIDE_1P" },
	{ 0x1840, "STAT_RDMASEGL1_MAX_MO" },
	{ 0x1844, "STAT_RDMASEGL1_LINEGAP" },
	{ 0x184c, "STAT_RDMASEGL1_BUSINFO" },
	{ 0x1850, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x1854, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x1858, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x185c, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x1860, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x1864, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x1868, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x186c, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x1870, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1874, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1878, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x187c, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1880, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1884, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1888, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x188c, "STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x19b0, "STAT_RDMASEGL1_MON_STATUS0" },
	{ 0x19b4, "STAT_RDMASEGL1_MON_STATUS1" },
	{ 0x19b8, "STAT_RDMASEGL1_MON_STATUS2" },
	{ 0x19bc, "STAT_RDMASEGL1_MON_STATUS3" },
	{ 0x19e4, "STAT_RDMASEGL1_AXI_DEBUG_CONTROL" },
	{ 0x1a00, "STAT_RDMASEGL2_EN" },
	{ 0x1a10, "STAT_RDMASEGL2_DATA_FORMAT" },
	{ 0x1a20, "STAT_RDMASEGL2_WIDTH" },
	{ 0x1a24, "STAT_RDMASEGL2_HEIGHT" },
	{ 0x1a28, "STAT_RDMASEGL2_IMG_STRIDE_1P" },
	{ 0x1a40, "STAT_RDMASEGL2_MAX_MO" },
	{ 0x1a44, "STAT_RDMASEGL2_LINEGAP" },
	{ 0x1a4c, "STAT_RDMASEGL2_BUSINFO" },
	{ 0x1a50, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x1a54, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x1a58, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x1a5c, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x1a60, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x1a64, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x1a68, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x1a6c, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x1a70, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1a74, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1a78, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x1a7c, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1a80, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1a84, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1a88, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x1a8c, "STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x1bb0, "STAT_RDMASEGL2_MON_STATUS0" },
	{ 0x1bb4, "STAT_RDMASEGL2_MON_STATUS1" },
	{ 0x1bb8, "STAT_RDMASEGL2_MON_STATUS2" },
	{ 0x1bbc, "STAT_RDMASEGL2_MON_STATUS3" },
	{ 0x1be4, "STAT_RDMASEGL2_AXI_DEBUG_CONTROL" },
	{ 0x1c00, "STAT_RDMASEGL3_EN" },
	{ 0x1c10, "STAT_RDMASEGL3_DATA_FORMAT" },
	{ 0x1c20, "STAT_RDMASEGL3_WIDTH" },
	{ 0x1c24, "STAT_RDMASEGL3_HEIGHT" },
	{ 0x1c28, "STAT_RDMASEGL3_IMG_STRIDE_1P" },
	{ 0x1c40, "STAT_RDMASEGL3_MAX_MO" },
	{ 0x1c44, "STAT_RDMASEGL3_LINEGAP" },
	{ 0x1c4c, "STAT_RDMASEGL3_BUSINFO" },
	{ 0x1c50, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x1c54, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x1c58, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x1c5c, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x1c60, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x1c64, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x1c68, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x1c6c, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x1c70, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1c74, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1c78, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x1c7c, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1c80, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1c84, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1c88, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x1c8c, "STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x1db0, "STAT_RDMASEGL3_MON_STATUS0" },
	{ 0x1db4, "STAT_RDMASEGL3_MON_STATUS1" },
	{ 0x1db8, "STAT_RDMASEGL3_MON_STATUS2" },
	{ 0x1dbc, "STAT_RDMASEGL3_MON_STATUS3" },
	{ 0x1de4, "STAT_RDMASEGL3_AXI_DEBUG_CONTROL" },
	{ 0x1e00, "STAT_RDMASEGL4_EN" },
	{ 0x1e10, "STAT_RDMASEGL4_DATA_FORMAT" },
	{ 0x1e20, "STAT_RDMASEGL4_WIDTH" },
	{ 0x1e24, "STAT_RDMASEGL4_HEIGHT" },
	{ 0x1e28, "STAT_RDMASEGL4_IMG_STRIDE_1P" },
	{ 0x1e40, "STAT_RDMASEGL4_MAX_MO" },
	{ 0x1e44, "STAT_RDMASEGL4_LINEGAP" },
	{ 0x1e4c, "STAT_RDMASEGL4_BUSINFO" },
	{ 0x1e50, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x1e54, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x1e58, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x1e5c, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x1e60, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x1e64, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x1e68, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x1e6c, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x1e70, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x1e74, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x1e78, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x1e7c, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x1e80, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x1e84, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x1e88, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x1e8c, "STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x1fb0, "STAT_RDMASEGL4_MON_STATUS0" },
	{ 0x1fb4, "STAT_RDMASEGL4_MON_STATUS1" },
	{ 0x1fb8, "STAT_RDMASEGL4_MON_STATUS2" },
	{ 0x1fbc, "STAT_RDMASEGL4_MON_STATUS3" },
	{ 0x1fe4, "STAT_RDMASEGL4_AXI_DEBUG_CONTROL" },
	{ 0x2000, "STAT_RDMAMVGEOMATCH_EN" },
	{ 0x2004, "STAT_RDMAMVGEOMATCH_COMP_CONTROL" },
	{ 0x2010, "STAT_RDMAMVGEOMATCH_DATA_FORMAT" },
	{ 0x2014, "STAT_RDMAMVGEOMATCH_MONO_MODE" },
	{ 0x2020, "STAT_RDMAMVGEOMATCH_WIDTH" },
	{ 0x2024, "STAT_RDMAMVGEOMATCH_HEIGHT" },
	{ 0x2028, "STAT_RDMAMVGEOMATCH_IMG_STRIDE_1P" },
	{ 0x2040, "STAT_RDMAMVGEOMATCH_MAX_MO" },
	{ 0x2044, "STAT_RDMAMVGEOMATCH_LINEGAP" },
	{ 0x204c, "STAT_RDMAMVGEOMATCH_BUSINFO" },
	{ 0x2050, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2054, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2058, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x205c, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2060, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2064, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2068, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x206c, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2070, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2074, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2078, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x207c, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2080, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2084, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2088, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x208c, "STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x21b0, "STAT_RDMAMVGEOMATCH_MON_STATUS0" },
	{ 0x21b4, "STAT_RDMAMVGEOMATCH_MON_STATUS1" },
	{ 0x21b8, "STAT_RDMAMVGEOMATCH_MON_STATUS2" },
	{ 0x21bc, "STAT_RDMAMVGEOMATCH_MON_STATUS3" },
	{ 0x21e0, "STAT_RDMAMVGEOMATCH_CACHE_CONTROL" },
	{ 0x21e4, "STAT_RDMAMVGEOMATCH_AXI_DEBUG_CONTROL" },
	{ 0x2200, "STAT_RDMAPREVWGTINL1_EN" },
	{ 0x2204, "STAT_RDMAPREVWGTINL1_COMP_CONTROL" },
	{ 0x2210, "STAT_RDMAPREVWGTINL1_DATA_FORMAT" },
	{ 0x2214, "STAT_RDMAPREVWGTINL1_MONO_MODE" },
	{ 0x2220, "STAT_RDMAPREVWGTINL1_WIDTH" },
	{ 0x2224, "STAT_RDMAPREVWGTINL1_HEIGHT" },
	{ 0x2228, "STAT_RDMAPREVWGTINL1_IMG_STRIDE_1P" },
	{ 0x2240, "STAT_RDMAPREVWGTINL1_MAX_MO" },
	{ 0x2244, "STAT_RDMAPREVWGTINL1_LINEGAP" },
	{ 0x224c, "STAT_RDMAPREVWGTINL1_BUSINFO" },
	{ 0x2250, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2254, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2258, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x225c, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2260, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2264, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2268, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x226c, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2270, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2274, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2278, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x227c, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2280, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2284, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2288, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x228c, "STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2390, "STAT_RDMAPREVWGTINL1_IMG_CRC_1P" },
	{ 0x23b0, "STAT_RDMAPREVWGTINL1_MON_STATUS0" },
	{ 0x23b4, "STAT_RDMAPREVWGTINL1_MON_STATUS1" },
	{ 0x23b8, "STAT_RDMAPREVWGTINL1_MON_STATUS2" },
	{ 0x23bc, "STAT_RDMAPREVWGTINL1_MON_STATUS3" },
	{ 0x23e0, "STAT_RDMAPREVWGTINL1_CACHE_CONTROL" },
	{ 0x23e4, "STAT_RDMAPREVWGTINL1_AXI_DEBUG_CONTROL" },
	{ 0x2400, "YUV_RDMAPREVINL1Y_EN" },
	{ 0x2404, "YUV_RDMAPREVINL1Y_COMP_CONTROL" },
	{ 0x2408, "YUV_RDMAPREVINL1Y_COMP_ERROR_MODE" },
	{ 0x240c, "YUV_RDMAPREVINL1Y_COMP_ERROR_VALUE" },
	{ 0x2410, "YUV_RDMAPREVINL1Y_DATA_FORMAT" },
	{ 0x2414, "YUV_RDMAPREVINL1Y_MONO_MODE" },
	{ 0x2418, "YUV_RDMAPREVINL1Y_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2420, "YUV_RDMAPREVINL1Y_WIDTH" },
	{ 0x2424, "YUV_RDMAPREVINL1Y_HEIGHT" },
	{ 0x2428, "YUV_RDMAPREVINL1Y_IMG_STRIDE_1P" },
	{ 0x2434, "YUV_RDMAPREVINL1Y_HEADER_STRIDE_1P" },
	{ 0x2440, "YUV_RDMAPREVINL1Y_MAX_MO" },
	{ 0x2444, "YUV_RDMAPREVINL1Y_LINEGAP" },
	{ 0x244c, "YUV_RDMAPREVINL1Y_BUSINFO" },
	{ 0x2450, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2454, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2458, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x245c, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2460, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2464, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2468, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x246c, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2470, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2474, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2478, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x247c, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2480, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2484, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2488, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x248c, "YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2510, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2514, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2518, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x251c, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2520, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2524, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2528, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x252c, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2530, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2534, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2538, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x253c, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2540, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2544, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2548, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x254c, "YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2590, "YUV_RDMAPREVINL1Y_IMG_CRC_1P" },
	{ 0x259c, "YUV_RDMAPREVINL1Y_HEADER_CRC_1P" },
	{ 0x25b0, "YUV_RDMAPREVINL1Y_MON_STATUS0" },
	{ 0x25b4, "YUV_RDMAPREVINL1Y_MON_STATUS1" },
	{ 0x25b8, "YUV_RDMAPREVINL1Y_MON_STATUS2" },
	{ 0x25bc, "YUV_RDMAPREVINL1Y_MON_STATUS3" },
	{ 0x25e0, "YUV_RDMAPREVINL1Y_CACHE_CONTROL" },
	{ 0x25e4, "YUV_RDMAPREVINL1Y_AXI_DEBUG_CONTROL" },
	{ 0x2600, "YUV_RDMAPREVINL1U_EN" },
	{ 0x2604, "YUV_RDMAPREVINL1U_COMP_CONTROL" },
	{ 0x2608, "YUV_RDMAPREVINL1U_COMP_ERROR_MODE" },
	{ 0x260c, "YUV_RDMAPREVINL1U_COMP_ERROR_VALUE" },
	{ 0x2610, "YUV_RDMAPREVINL1U_DATA_FORMAT" },
	{ 0x2614, "YUV_RDMAPREVINL1U_MONO_MODE" },
	{ 0x2618, "YUV_RDMAPREVINL1U_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2620, "YUV_RDMAPREVINL1U_WIDTH" },
	{ 0x2624, "YUV_RDMAPREVINL1U_HEIGHT" },
	{ 0x2628, "YUV_RDMAPREVINL1U_IMG_STRIDE_1P" },
	{ 0x2634, "YUV_RDMAPREVINL1U_HEADER_STRIDE_1P" },
	{ 0x2640, "YUV_RDMAPREVINL1U_MAX_MO" },
	{ 0x2644, "YUV_RDMAPREVINL1U_LINEGAP" },
	{ 0x264c, "YUV_RDMAPREVINL1U_BUSINFO" },
	{ 0x2650, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2654, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2658, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x265c, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2660, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2664, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2668, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x266c, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2670, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2674, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2678, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x267c, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2680, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2684, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2688, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x268c, "YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2710, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2714, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2718, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x271c, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2720, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2724, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2728, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x272c, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2730, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2734, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2738, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x273c, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2740, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2744, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2748, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x274c, "YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2790, "YUV_RDMAPREVINL1U_IMG_CRC_1P" },
	{ 0x279c, "YUV_RDMAPREVINL1U_HEADER_CRC_1P" },
	{ 0x27b0, "YUV_RDMAPREVINL1U_MON_STATUS0" },
	{ 0x27b4, "YUV_RDMAPREVINL1U_MON_STATUS1" },
	{ 0x27b8, "YUV_RDMAPREVINL1U_MON_STATUS2" },
	{ 0x27bc, "YUV_RDMAPREVINL1U_MON_STATUS3" },
	{ 0x27e0, "YUV_RDMAPREVINL1U_CACHE_CONTROL" },
	{ 0x27e4, "YUV_RDMAPREVINL1U_AXI_DEBUG_CONTROL" },
	{ 0x2800, "YUV_RDMAPREVINL1V_EN" },
	{ 0x2804, "YUV_RDMAPREVINL1V_COMP_CONTROL" },
	{ 0x2808, "YUV_RDMAPREVINL1V_COMP_ERROR_MODE" },
	{ 0x280c, "YUV_RDMAPREVINL1V_COMP_ERROR_VALUE" },
	{ 0x2810, "YUV_RDMAPREVINL1V_DATA_FORMAT" },
	{ 0x2814, "YUV_RDMAPREVINL1V_MONO_MODE" },
	{ 0x2818, "YUV_RDMAPREVINL1V_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2820, "YUV_RDMAPREVINL1V_WIDTH" },
	{ 0x2824, "YUV_RDMAPREVINL1V_HEIGHT" },
	{ 0x2828, "YUV_RDMAPREVINL1V_IMG_STRIDE_1P" },
	{ 0x2834, "YUV_RDMAPREVINL1V_HEADER_STRIDE_1P" },
	{ 0x2840, "YUV_RDMAPREVINL1V_MAX_MO" },
	{ 0x2844, "YUV_RDMAPREVINL1V_LINEGAP" },
	{ 0x284c, "YUV_RDMAPREVINL1V_BUSINFO" },
	{ 0x2850, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2854, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2858, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x285c, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2860, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2864, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2868, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x286c, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2870, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2874, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2878, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x287c, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2880, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2884, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2888, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x288c, "YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2910, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2914, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2918, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x291c, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2920, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2924, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2928, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x292c, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2930, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2934, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2938, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x293c, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2940, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2944, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2948, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x294c, "YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2990, "YUV_RDMAPREVINL1V_IMG_CRC_1P" },
	{ 0x299c, "YUV_RDMAPREVINL1V_HEADER_CRC_1P" },
	{ 0x29b0, "YUV_RDMAPREVINL1V_MON_STATUS0" },
	{ 0x29b4, "YUV_RDMAPREVINL1V_MON_STATUS1" },
	{ 0x29b8, "YUV_RDMAPREVINL1V_MON_STATUS2" },
	{ 0x29bc, "YUV_RDMAPREVINL1V_MON_STATUS3" },
	{ 0x29e0, "YUV_RDMAPREVINL1V_CACHE_CONTROL" },
	{ 0x29e4, "YUV_RDMAPREVINL1V_AXI_DEBUG_CONTROL" },
	{ 0x2a00, "YUV_RDMAPREVINL2Y_EN" },
	{ 0x2a04, "YUV_RDMAPREVINL2Y_COMP_CONTROL" },
	{ 0x2a08, "YUV_RDMAPREVINL2Y_COMP_ERROR_MODE" },
	{ 0x2a0c, "YUV_RDMAPREVINL2Y_COMP_ERROR_VALUE" },
	{ 0x2a10, "YUV_RDMAPREVINL2Y_DATA_FORMAT" },
	{ 0x2a14, "YUV_RDMAPREVINL2Y_MONO_MODE" },
	{ 0x2a18, "YUV_RDMAPREVINL2Y_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2a20, "YUV_RDMAPREVINL2Y_WIDTH" },
	{ 0x2a24, "YUV_RDMAPREVINL2Y_HEIGHT" },
	{ 0x2a28, "YUV_RDMAPREVINL2Y_IMG_STRIDE_1P" },
	{ 0x2a34, "YUV_RDMAPREVINL2Y_HEADER_STRIDE_1P" },
	{ 0x2a40, "YUV_RDMAPREVINL2Y_MAX_MO" },
	{ 0x2a44, "YUV_RDMAPREVINL2Y_LINEGAP" },
	{ 0x2a4c, "YUV_RDMAPREVINL2Y_BUSINFO" },
	{ 0x2a50, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2a54, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2a58, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x2a5c, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2a60, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2a64, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2a68, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x2a6c, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2a70, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2a74, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2a78, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x2a7c, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2a80, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2a84, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2a88, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x2a8c, "YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2b10, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2b14, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2b18, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x2b1c, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2b20, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2b24, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2b28, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x2b2c, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2b30, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2b34, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2b38, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x2b3c, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2b40, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2b44, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2b48, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x2b4c, "YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2b90, "YUV_RDMAPREVINL2Y_IMG_CRC_1P" },
	{ 0x2b9c, "YUV_RDMAPREVINL2Y_HEADER_CRC_1P" },
	{ 0x2bb0, "YUV_RDMAPREVINL2Y_MON_STATUS0" },
	{ 0x2bb4, "YUV_RDMAPREVINL2Y_MON_STATUS1" },
	{ 0x2bb8, "YUV_RDMAPREVINL2Y_MON_STATUS2" },
	{ 0x2bbc, "YUV_RDMAPREVINL2Y_MON_STATUS3" },
	{ 0x2be0, "YUV_RDMAPREVINL2Y_CACHE_CONTROL" },
	{ 0x2be4, "YUV_RDMAPREVINL2Y_AXI_DEBUG_CONTROL" },
	{ 0x2c00, "YUV_RDMAPREVINL2U_EN" },
	{ 0x2c04, "YUV_RDMAPREVINL2U_COMP_CONTROL" },
	{ 0x2c08, "YUV_RDMAPREVINL2U_COMP_ERROR_MODE" },
	{ 0x2c0c, "YUV_RDMAPREVINL2U_COMP_ERROR_VALUE" },
	{ 0x2c10, "YUV_RDMAPREVINL2U_DATA_FORMAT" },
	{ 0x2c14, "YUV_RDMAPREVINL2U_MONO_MODE" },
	{ 0x2c18, "YUV_RDMAPREVINL2U_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2c20, "YUV_RDMAPREVINL2U_WIDTH" },
	{ 0x2c24, "YUV_RDMAPREVINL2U_HEIGHT" },
	{ 0x2c28, "YUV_RDMAPREVINL2U_IMG_STRIDE_1P" },
	{ 0x2c34, "YUV_RDMAPREVINL2U_HEADER_STRIDE_1P" },
	{ 0x2c40, "YUV_RDMAPREVINL2U_MAX_MO" },
	{ 0x2c44, "YUV_RDMAPREVINL2U_LINEGAP" },
	{ 0x2c4c, "YUV_RDMAPREVINL2U_BUSINFO" },
	{ 0x2c50, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2c54, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2c58, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x2c5c, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2c60, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2c64, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2c68, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x2c6c, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2c70, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2c74, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2c78, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x2c7c, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2c80, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2c84, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2c88, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x2c8c, "YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2d10, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2d14, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2d18, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x2d1c, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2d20, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2d24, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2d28, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x2d2c, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2d30, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2d34, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2d38, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x2d3c, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2d40, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2d44, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2d48, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x2d4c, "YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2d90, "YUV_RDMAPREVINL2U_IMG_CRC_1P" },
	{ 0x2d9c, "YUV_RDMAPREVINL2U_HEADER_CRC_1P" },
	{ 0x2db0, "YUV_RDMAPREVINL2U_MON_STATUS0" },
	{ 0x2db4, "YUV_RDMAPREVINL2U_MON_STATUS1" },
	{ 0x2db8, "YUV_RDMAPREVINL2U_MON_STATUS2" },
	{ 0x2dbc, "YUV_RDMAPREVINL2U_MON_STATUS3" },
	{ 0x2de0, "YUV_RDMAPREVINL2U_CACHE_CONTROL" },
	{ 0x2de4, "YUV_RDMAPREVINL2U_AXI_DEBUG_CONTROL" },
	{ 0x2e00, "YUV_RDMAPREVINL2V_EN" },
	{ 0x2e04, "YUV_RDMAPREVINL2V_COMP_CONTROL" },
	{ 0x2e08, "YUV_RDMAPREVINL2V_COMP_ERROR_MODE" },
	{ 0x2e0c, "YUV_RDMAPREVINL2V_COMP_ERROR_VALUE" },
	{ 0x2e10, "YUV_RDMAPREVINL2V_DATA_FORMAT" },
	{ 0x2e14, "YUV_RDMAPREVINL2V_MONO_MODE" },
	{ 0x2e18, "YUV_RDMAPREVINL2V_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x2e20, "YUV_RDMAPREVINL2V_WIDTH" },
	{ 0x2e24, "YUV_RDMAPREVINL2V_HEIGHT" },
	{ 0x2e28, "YUV_RDMAPREVINL2V_IMG_STRIDE_1P" },
	{ 0x2e34, "YUV_RDMAPREVINL2V_HEADER_STRIDE_1P" },
	{ 0x2e40, "YUV_RDMAPREVINL2V_MAX_MO" },
	{ 0x2e44, "YUV_RDMAPREVINL2V_LINEGAP" },
	{ 0x2e4c, "YUV_RDMAPREVINL2V_BUSINFO" },
	{ 0x2e50, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x2e54, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x2e58, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x2e5c, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x2e60, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x2e64, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x2e68, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x2e6c, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x2e70, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2e74, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2e78, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x2e7c, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2e80, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2e84, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2e88, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x2e8c, "YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2f10, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x2f14, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x2f18, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x2f1c, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x2f20, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x2f24, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x2f28, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x2f2c, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x2f30, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x2f34, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x2f38, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x2f3c, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x2f40, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x2f44, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x2f48, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x2f4c, "YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x2f90, "YUV_RDMAPREVINL2V_IMG_CRC_1P" },
	{ 0x2f9c, "YUV_RDMAPREVINL2V_HEADER_CRC_1P" },
	{ 0x2fb0, "YUV_RDMAPREVINL2V_MON_STATUS0" },
	{ 0x2fb4, "YUV_RDMAPREVINL2V_MON_STATUS1" },
	{ 0x2fb8, "YUV_RDMAPREVINL2V_MON_STATUS2" },
	{ 0x2fbc, "YUV_RDMAPREVINL2V_MON_STATUS3" },
	{ 0x2fe0, "YUV_RDMAPREVINL2V_CACHE_CONTROL" },
	{ 0x2fe4, "YUV_RDMAPREVINL2V_AXI_DEBUG_CONTROL" },
	{ 0x3000, "YUV_RDMAPREVINL3Y_EN" },
	{ 0x3004, "YUV_RDMAPREVINL3Y_COMP_CONTROL" },
	{ 0x3008, "YUV_RDMAPREVINL3Y_COMP_ERROR_MODE" },
	{ 0x300c, "YUV_RDMAPREVINL3Y_COMP_ERROR_VALUE" },
	{ 0x3010, "YUV_RDMAPREVINL3Y_DATA_FORMAT" },
	{ 0x3014, "YUV_RDMAPREVINL3Y_MONO_MODE" },
	{ 0x3018, "YUV_RDMAPREVINL3Y_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x3020, "YUV_RDMAPREVINL3Y_WIDTH" },
	{ 0x3024, "YUV_RDMAPREVINL3Y_HEIGHT" },
	{ 0x3028, "YUV_RDMAPREVINL3Y_IMG_STRIDE_1P" },
	{ 0x3034, "YUV_RDMAPREVINL3Y_HEADER_STRIDE_1P" },
	{ 0x3040, "YUV_RDMAPREVINL3Y_MAX_MO" },
	{ 0x3044, "YUV_RDMAPREVINL3Y_LINEGAP" },
	{ 0x304c, "YUV_RDMAPREVINL3Y_BUSINFO" },
	{ 0x3050, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3054, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3058, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x305c, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3060, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3064, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3068, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x306c, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3070, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3074, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3078, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x307c, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3080, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3084, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3088, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x308c, "YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3110, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x3114, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x3118, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x311c, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x3120, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x3124, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x3128, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x312c, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x3130, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3134, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3138, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x313c, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3140, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3144, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3148, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x314c, "YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3190, "YUV_RDMAPREVINL3Y_IMG_CRC_1P" },
	{ 0x319c, "YUV_RDMAPREVINL3Y_HEADER_CRC_1P" },
	{ 0x31b0, "YUV_RDMAPREVINL3Y_MON_STATUS0" },
	{ 0x31b4, "YUV_RDMAPREVINL3Y_MON_STATUS1" },
	{ 0x31b8, "YUV_RDMAPREVINL3Y_MON_STATUS2" },
	{ 0x31bc, "YUV_RDMAPREVINL3Y_MON_STATUS3" },
	{ 0x31e0, "YUV_RDMAPREVINL3Y_CACHE_CONTROL" },
	{ 0x31e4, "YUV_RDMAPREVINL3Y_AXI_DEBUG_CONTROL" },
	{ 0x3200, "YUV_RDMAPREVINL3U_EN" },
	{ 0x3204, "YUV_RDMAPREVINL3U_COMP_CONTROL" },
	{ 0x3208, "YUV_RDMAPREVINL3U_COMP_ERROR_MODE" },
	{ 0x320c, "YUV_RDMAPREVINL3U_COMP_ERROR_VALUE" },
	{ 0x3210, "YUV_RDMAPREVINL3U_DATA_FORMAT" },
	{ 0x3214, "YUV_RDMAPREVINL3U_MONO_MODE" },
	{ 0x3218, "YUV_RDMAPREVINL3U_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x3220, "YUV_RDMAPREVINL3U_WIDTH" },
	{ 0x3224, "YUV_RDMAPREVINL3U_HEIGHT" },
	{ 0x3228, "YUV_RDMAPREVINL3U_IMG_STRIDE_1P" },
	{ 0x3234, "YUV_RDMAPREVINL3U_HEADER_STRIDE_1P" },
	{ 0x3240, "YUV_RDMAPREVINL3U_MAX_MO" },
	{ 0x3244, "YUV_RDMAPREVINL3U_LINEGAP" },
	{ 0x324c, "YUV_RDMAPREVINL3U_BUSINFO" },
	{ 0x3250, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3254, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3258, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x325c, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3260, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3264, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3268, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x326c, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3270, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3274, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3278, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x327c, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3280, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3284, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3288, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x328c, "YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3310, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x3314, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x3318, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x331c, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x3320, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x3324, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x3328, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x332c, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x3330, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3334, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3338, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x333c, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3340, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3344, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3348, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x334c, "YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3390, "YUV_RDMAPREVINL3U_IMG_CRC_1P" },
	{ 0x339c, "YUV_RDMAPREVINL3U_HEADER_CRC_1P" },
	{ 0x33b0, "YUV_RDMAPREVINL3U_MON_STATUS0" },
	{ 0x33b4, "YUV_RDMAPREVINL3U_MON_STATUS1" },
	{ 0x33b8, "YUV_RDMAPREVINL3U_MON_STATUS2" },
	{ 0x33bc, "YUV_RDMAPREVINL3U_MON_STATUS3" },
	{ 0x33e0, "YUV_RDMAPREVINL3U_CACHE_CONTROL" },
	{ 0x33e4, "YUV_RDMAPREVINL3U_AXI_DEBUG_CONTROL" },
	{ 0x3400, "YUV_RDMAPREVINL3V_EN" },
	{ 0x3404, "YUV_RDMAPREVINL3V_COMP_CONTROL" },
	{ 0x3408, "YUV_RDMAPREVINL3V_COMP_ERROR_MODE" },
	{ 0x340c, "YUV_RDMAPREVINL3V_COMP_ERROR_VALUE" },
	{ 0x3410, "YUV_RDMAPREVINL3V_DATA_FORMAT" },
	{ 0x3414, "YUV_RDMAPREVINL3V_MONO_MODE" },
	{ 0x3418, "YUV_RDMAPREVINL3V_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x3420, "YUV_RDMAPREVINL3V_WIDTH" },
	{ 0x3424, "YUV_RDMAPREVINL3V_HEIGHT" },
	{ 0x3428, "YUV_RDMAPREVINL3V_IMG_STRIDE_1P" },
	{ 0x3434, "YUV_RDMAPREVINL3V_HEADER_STRIDE_1P" },
	{ 0x3440, "YUV_RDMAPREVINL3V_MAX_MO" },
	{ 0x3444, "YUV_RDMAPREVINL3V_LINEGAP" },
	{ 0x344c, "YUV_RDMAPREVINL3V_BUSINFO" },
	{ 0x3450, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3454, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3458, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x345c, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3460, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3464, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3468, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x346c, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3470, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3474, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3478, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x347c, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3480, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3484, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3488, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x348c, "YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3510, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x3514, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x3518, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x351c, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x3520, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x3524, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x3528, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x352c, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x3530, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3534, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3538, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x353c, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3540, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3544, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3548, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x354c, "YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3590, "YUV_RDMAPREVINL3V_IMG_CRC_1P" },
	{ 0x359c, "YUV_RDMAPREVINL3V_HEADER_CRC_1P" },
	{ 0x35b0, "YUV_RDMAPREVINL3V_MON_STATUS0" },
	{ 0x35b4, "YUV_RDMAPREVINL3V_MON_STATUS1" },
	{ 0x35b8, "YUV_RDMAPREVINL3V_MON_STATUS2" },
	{ 0x35bc, "YUV_RDMAPREVINL3V_MON_STATUS3" },
	{ 0x35e0, "YUV_RDMAPREVINL3V_CACHE_CONTROL" },
	{ 0x35e4, "YUV_RDMAPREVINL3V_AXI_DEBUG_CONTROL" },
	{ 0x3600, "YUV_RDMAPREVINL4Y_EN" },
	{ 0x3604, "YUV_RDMAPREVINL4Y_COMP_CONTROL" },
	{ 0x3608, "YUV_RDMAPREVINL4Y_COMP_ERROR_MODE" },
	{ 0x360c, "YUV_RDMAPREVINL4Y_COMP_ERROR_VALUE" },
	{ 0x3610, "YUV_RDMAPREVINL4Y_DATA_FORMAT" },
	{ 0x3614, "YUV_RDMAPREVINL4Y_MONO_MODE" },
	{ 0x3618, "YUV_RDMAPREVINL4Y_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x3620, "YUV_RDMAPREVINL4Y_WIDTH" },
	{ 0x3624, "YUV_RDMAPREVINL4Y_HEIGHT" },
	{ 0x3628, "YUV_RDMAPREVINL4Y_IMG_STRIDE_1P" },
	{ 0x3634, "YUV_RDMAPREVINL4Y_HEADER_STRIDE_1P" },
	{ 0x3640, "YUV_RDMAPREVINL4Y_MAX_MO" },
	{ 0x3644, "YUV_RDMAPREVINL4Y_LINEGAP" },
	{ 0x364c, "YUV_RDMAPREVINL4Y_BUSINFO" },
	{ 0x3650, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3654, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3658, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x365c, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3660, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3664, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3668, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x366c, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3670, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3674, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3678, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x367c, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3680, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3684, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3688, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x368c, "YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3710, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x3714, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x3718, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x371c, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x3720, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x3724, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x3728, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x372c, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x3730, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3734, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3738, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x373c, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3740, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3744, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3748, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x374c, "YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3790, "YUV_RDMAPREVINL4Y_IMG_CRC_1P" },
	{ 0x379c, "YUV_RDMAPREVINL4Y_HEADER_CRC_1P" },
	{ 0x37b0, "YUV_RDMAPREVINL4Y_MON_STATUS0" },
	{ 0x37b4, "YUV_RDMAPREVINL4Y_MON_STATUS1" },
	{ 0x37b8, "YUV_RDMAPREVINL4Y_MON_STATUS2" },
	{ 0x37bc, "YUV_RDMAPREVINL4Y_MON_STATUS3" },
	{ 0x37e0, "YUV_RDMAPREVINL4Y_CACHE_CONTROL" },
	{ 0x37e4, "YUV_RDMAPREVINL4Y_AXI_DEBUG_CONTROL" },
	{ 0x3800, "YUV_RDMAPREVINL4U_EN" },
	{ 0x3804, "YUV_RDMAPREVINL4U_COMP_CONTROL" },
	{ 0x3808, "YUV_RDMAPREVINL4U_COMP_ERROR_MODE" },
	{ 0x380c, "YUV_RDMAPREVINL4U_COMP_ERROR_VALUE" },
	{ 0x3810, "YUV_RDMAPREVINL4U_DATA_FORMAT" },
	{ 0x3814, "YUV_RDMAPREVINL4U_MONO_MODE" },
	{ 0x3818, "YUV_RDMAPREVINL4U_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x3820, "YUV_RDMAPREVINL4U_WIDTH" },
	{ 0x3824, "YUV_RDMAPREVINL4U_HEIGHT" },
	{ 0x3828, "YUV_RDMAPREVINL4U_IMG_STRIDE_1P" },
	{ 0x3834, "YUV_RDMAPREVINL4U_HEADER_STRIDE_1P" },
	{ 0x3840, "YUV_RDMAPREVINL4U_MAX_MO" },
	{ 0x3844, "YUV_RDMAPREVINL4U_LINEGAP" },
	{ 0x384c, "YUV_RDMAPREVINL4U_BUSINFO" },
	{ 0x3850, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3854, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3858, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x385c, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3860, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3864, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3868, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x386c, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3870, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3874, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3878, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x387c, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3880, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3884, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3888, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x388c, "YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3910, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x3914, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x3918, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x391c, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x3920, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x3924, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x3928, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x392c, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x3930, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3934, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3938, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x393c, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3940, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3944, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3948, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x394c, "YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3990, "YUV_RDMAPREVINL4U_IMG_CRC_1P" },
	{ 0x399c, "YUV_RDMAPREVINL4U_HEADER_CRC_1P" },
	{ 0x39b0, "YUV_RDMAPREVINL4U_MON_STATUS0" },
	{ 0x39b4, "YUV_RDMAPREVINL4U_MON_STATUS1" },
	{ 0x39b8, "YUV_RDMAPREVINL4U_MON_STATUS2" },
	{ 0x39bc, "YUV_RDMAPREVINL4U_MON_STATUS3" },
	{ 0x39e0, "YUV_RDMAPREVINL4U_CACHE_CONTROL" },
	{ 0x39e4, "YUV_RDMAPREVINL4U_AXI_DEBUG_CONTROL" },
	{ 0x3a00, "YUV_RDMAPREVINL4V_EN" },
	{ 0x3a04, "YUV_RDMAPREVINL4V_COMP_CONTROL" },
	{ 0x3a08, "YUV_RDMAPREVINL4V_COMP_ERROR_MODE" },
	{ 0x3a0c, "YUV_RDMAPREVINL4V_COMP_ERROR_VALUE" },
	{ 0x3a10, "YUV_RDMAPREVINL4V_DATA_FORMAT" },
	{ 0x3a14, "YUV_RDMAPREVINL4V_MONO_MODE" },
	{ 0x3a18, "YUV_RDMAPREVINL4V_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x3a20, "YUV_RDMAPREVINL4V_WIDTH" },
	{ 0x3a24, "YUV_RDMAPREVINL4V_HEIGHT" },
	{ 0x3a28, "YUV_RDMAPREVINL4V_IMG_STRIDE_1P" },
	{ 0x3a34, "YUV_RDMAPREVINL4V_HEADER_STRIDE_1P" },
	{ 0x3a40, "YUV_RDMAPREVINL4V_MAX_MO" },
	{ 0x3a44, "YUV_RDMAPREVINL4V_LINEGAP" },
	{ 0x3a4c, "YUV_RDMAPREVINL4V_BUSINFO" },
	{ 0x3a50, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3a54, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3a58, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x3a5c, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3a60, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3a64, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3a68, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x3a6c, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3a70, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3a74, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3a78, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x3a7c, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3a80, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3a84, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3a88, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x3a8c, "YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3b10, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x3b14, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x3b18, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x3b1c, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x3b20, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x3b24, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x3b28, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x3b2c, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x3b30, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3b34, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3b38, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x3b3c, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3b40, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3b44, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3b48, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x3b4c, "YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3b90, "YUV_RDMAPREVINL4V_IMG_CRC_1P" },
	{ 0x3b9c, "YUV_RDMAPREVINL4V_HEADER_CRC_1P" },
	{ 0x3bb0, "YUV_RDMAPREVINL4V_MON_STATUS0" },
	{ 0x3bb4, "YUV_RDMAPREVINL4V_MON_STATUS1" },
	{ 0x3bb8, "YUV_RDMAPREVINL4V_MON_STATUS2" },
	{ 0x3bbc, "YUV_RDMAPREVINL4V_MON_STATUS3" },
	{ 0x3be0, "YUV_RDMAPREVINL4V_CACHE_CONTROL" },
	{ 0x3be4, "YUV_RDMAPREVINL4V_AXI_DEBUG_CONTROL" },
	{ 0x3c00, "YUV_RDMACURRINL1Y_EN" },
	{ 0x3c04, "YUV_RDMACURRINL1Y_COMP_CONTROL" },
	{ 0x3c08, "YUV_RDMACURRINL1Y_COMP_ERROR_MODE" },
	{ 0x3c0c, "YUV_RDMACURRINL1Y_COMP_ERROR_VALUE" },
	{ 0x3c10, "YUV_RDMACURRINL1Y_DATA_FORMAT" },
	{ 0x3c14, "YUV_RDMACURRINL1Y_MONO_MODE" },
	{ 0x3c18, "YUV_RDMACURRINL1Y_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x3c20, "YUV_RDMACURRINL1Y_WIDTH" },
	{ 0x3c24, "YUV_RDMACURRINL1Y_HEIGHT" },
	{ 0x3c28, "YUV_RDMACURRINL1Y_IMG_STRIDE_1P" },
	{ 0x3c34, "YUV_RDMACURRINL1Y_HEADER_STRIDE_1P" },
	{ 0x3c40, "YUV_RDMACURRINL1Y_MAX_MO" },
	{ 0x3c44, "YUV_RDMACURRINL1Y_LINEGAP" },
	{ 0x3c4c, "YUV_RDMACURRINL1Y_BUSINFO" },
	{ 0x3c50, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3c54, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3c58, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x3c5c, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3c60, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3c64, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3c68, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x3c6c, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3c70, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3c74, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3c78, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x3c7c, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3c80, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3c84, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3c88, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x3c8c, "YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3d10, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x3d14, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x3d18, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x3d1c, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x3d20, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x3d24, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x3d28, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x3d2c, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x3d30, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3d34, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3d38, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x3d3c, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3d40, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3d44, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3d48, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x3d4c, "YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3db0, "YUV_RDMACURRINL1Y_MON_STATUS0" },
	{ 0x3db4, "YUV_RDMACURRINL1Y_MON_STATUS1" },
	{ 0x3db8, "YUV_RDMACURRINL1Y_MON_STATUS2" },
	{ 0x3dbc, "YUV_RDMACURRINL1Y_MON_STATUS3" },
	{ 0x3de0, "YUV_RDMACURRINL1Y_CACHE_CONTROL" },
	{ 0x3de4, "YUV_RDMACURRINL1Y_AXI_DEBUG_CONTROL" },
	{ 0x3e00, "YUV_RDMACURRINL1U_EN" },
	{ 0x3e04, "YUV_RDMACURRINL1U_COMP_CONTROL" },
	{ 0x3e08, "YUV_RDMACURRINL1U_COMP_ERROR_MODE" },
	{ 0x3e0c, "YUV_RDMACURRINL1U_COMP_ERROR_VALUE" },
	{ 0x3e10, "YUV_RDMACURRINL1U_DATA_FORMAT" },
	{ 0x3e14, "YUV_RDMACURRINL1U_MONO_MODE" },
	{ 0x3e18, "YUV_RDMACURRINL1U_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x3e20, "YUV_RDMACURRINL1U_WIDTH" },
	{ 0x3e24, "YUV_RDMACURRINL1U_HEIGHT" },
	{ 0x3e28, "YUV_RDMACURRINL1U_IMG_STRIDE_1P" },
	{ 0x3e34, "YUV_RDMACURRINL1U_HEADER_STRIDE_1P" },
	{ 0x3e40, "YUV_RDMACURRINL1U_MAX_MO" },
	{ 0x3e44, "YUV_RDMACURRINL1U_LINEGAP" },
	{ 0x3e4c, "YUV_RDMACURRINL1U_BUSINFO" },
	{ 0x3e50, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x3e54, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x3e58, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x3e5c, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x3e60, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x3e64, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x3e68, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x3e6c, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x3e70, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3e74, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3e78, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x3e7c, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3e80, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3e84, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3e88, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x3e8c, "YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3f10, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x3f14, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x3f18, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x3f1c, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x3f20, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x3f24, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x3f28, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x3f2c, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x3f30, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x3f34, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x3f38, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x3f3c, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x3f40, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x3f44, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x3f48, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x3f4c, "YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x3fb0, "YUV_RDMACURRINL1U_MON_STATUS0" },
	{ 0x3fb4, "YUV_RDMACURRINL1U_MON_STATUS1" },
	{ 0x3fb8, "YUV_RDMACURRINL1U_MON_STATUS2" },
	{ 0x3fbc, "YUV_RDMACURRINL1U_MON_STATUS3" },
	{ 0x3fe0, "YUV_RDMACURRINL1U_CACHE_CONTROL" },
	{ 0x3fe4, "YUV_RDMACURRINL1U_AXI_DEBUG_CONTROL" },
	{ 0x4000, "YUV_RDMACURRINL1V_EN" },
	{ 0x4004, "YUV_RDMACURRINL1V_COMP_CONTROL" },
	{ 0x4008, "YUV_RDMACURRINL1V_COMP_ERROR_MODE" },
	{ 0x400c, "YUV_RDMACURRINL1V_COMP_ERROR_VALUE" },
	{ 0x4010, "YUV_RDMACURRINL1V_DATA_FORMAT" },
	{ 0x4014, "YUV_RDMACURRINL1V_MONO_MODE" },
	{ 0x4018, "YUV_RDMACURRINL1V_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x4020, "YUV_RDMACURRINL1V_WIDTH" },
	{ 0x4024, "YUV_RDMACURRINL1V_HEIGHT" },
	{ 0x4028, "YUV_RDMACURRINL1V_IMG_STRIDE_1P" },
	{ 0x4034, "YUV_RDMACURRINL1V_HEADER_STRIDE_1P" },
	{ 0x4040, "YUV_RDMACURRINL1V_MAX_MO" },
	{ 0x4044, "YUV_RDMACURRINL1V_LINEGAP" },
	{ 0x404c, "YUV_RDMACURRINL1V_BUSINFO" },
	{ 0x4050, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x4054, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x4058, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x405c, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x4060, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x4064, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x4068, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x406c, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x4070, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4074, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4078, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x407c, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4080, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4084, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4088, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x408c, "YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x4110, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x4114, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x4118, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x411c, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x4120, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x4124, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x4128, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x412c, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x4130, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4134, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4138, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x413c, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4140, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4144, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4148, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x414c, "YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x41b0, "YUV_RDMACURRINL1V_MON_STATUS0" },
	{ 0x41b4, "YUV_RDMACURRINL1V_MON_STATUS1" },
	{ 0x41b8, "YUV_RDMACURRINL1V_MON_STATUS2" },
	{ 0x41bc, "YUV_RDMACURRINL1V_MON_STATUS3" },
	{ 0x41e0, "YUV_RDMACURRINL1V_CACHE_CONTROL" },
	{ 0x41e4, "YUV_RDMACURRINL1V_AXI_DEBUG_CONTROL" },
	{ 0x4200, "YUV_RDMACURRINL2Y_EN" },
	{ 0x4204, "YUV_RDMACURRINL2Y_COMP_CONTROL" },
	{ 0x4208, "YUV_RDMACURRINL2Y_COMP_ERROR_MODE" },
	{ 0x420c, "YUV_RDMACURRINL2Y_COMP_ERROR_VALUE" },
	{ 0x4210, "YUV_RDMACURRINL2Y_DATA_FORMAT" },
	{ 0x4214, "YUV_RDMACURRINL2Y_MONO_MODE" },
	{ 0x4218, "YUV_RDMACURRINL2Y_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x4220, "YUV_RDMACURRINL2Y_WIDTH" },
	{ 0x4224, "YUV_RDMACURRINL2Y_HEIGHT" },
	{ 0x4228, "YUV_RDMACURRINL2Y_IMG_STRIDE_1P" },
	{ 0x4234, "YUV_RDMACURRINL2Y_HEADER_STRIDE_1P" },
	{ 0x4240, "YUV_RDMACURRINL2Y_MAX_MO" },
	{ 0x4244, "YUV_RDMACURRINL2Y_LINEGAP" },
	{ 0x424c, "YUV_RDMACURRINL2Y_BUSINFO" },
	{ 0x4250, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x4254, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x4258, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x425c, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x4260, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x4264, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x4268, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x426c, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x4270, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4274, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4278, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x427c, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4280, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4284, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4288, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x428c, "YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x4310, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x4314, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x4318, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x431c, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x4320, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x4324, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x4328, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x432c, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x4330, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4334, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4338, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x433c, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4340, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4344, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4348, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x434c, "YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x43b0, "YUV_RDMACURRINL2Y_MON_STATUS0" },
	{ 0x43b4, "YUV_RDMACURRINL2Y_MON_STATUS1" },
	{ 0x43b8, "YUV_RDMACURRINL2Y_MON_STATUS2" },
	{ 0x43bc, "YUV_RDMACURRINL2Y_MON_STATUS3" },
	{ 0x43e0, "YUV_RDMACURRINL2Y_CACHE_CONTROL" },
	{ 0x43e4, "YUV_RDMACURRINL2Y_AXI_DEBUG_CONTROL" },
	{ 0x4400, "YUV_RDMACURRINL2U_EN" },
	{ 0x4404, "YUV_RDMACURRINL2U_COMP_CONTROL" },
	{ 0x4408, "YUV_RDMACURRINL2U_COMP_ERROR_MODE" },
	{ 0x440c, "YUV_RDMACURRINL2U_COMP_ERROR_VALUE" },
	{ 0x4410, "YUV_RDMACURRINL2U_DATA_FORMAT" },
	{ 0x4414, "YUV_RDMACURRINL2U_MONO_MODE" },
	{ 0x4418, "YUV_RDMACURRINL2U_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x4420, "YUV_RDMACURRINL2U_WIDTH" },
	{ 0x4424, "YUV_RDMACURRINL2U_HEIGHT" },
	{ 0x4428, "YUV_RDMACURRINL2U_IMG_STRIDE_1P" },
	{ 0x4434, "YUV_RDMACURRINL2U_HEADER_STRIDE_1P" },
	{ 0x4440, "YUV_RDMACURRINL2U_MAX_MO" },
	{ 0x4444, "YUV_RDMACURRINL2U_LINEGAP" },
	{ 0x444c, "YUV_RDMACURRINL2U_BUSINFO" },
	{ 0x4450, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x4454, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x4458, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x445c, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x4460, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x4464, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x4468, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x446c, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x4470, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4474, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4478, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x447c, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4480, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4484, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4488, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x448c, "YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x4510, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x4514, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x4518, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x451c, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x4520, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x4524, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x4528, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x452c, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x4530, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4534, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4538, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x453c, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4540, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4544, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4548, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x454c, "YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x45b0, "YUV_RDMACURRINL2U_MON_STATUS0" },
	{ 0x45b4, "YUV_RDMACURRINL2U_MON_STATUS1" },
	{ 0x45b8, "YUV_RDMACURRINL2U_MON_STATUS2" },
	{ 0x45bc, "YUV_RDMACURRINL2U_MON_STATUS3" },
	{ 0x45e0, "YUV_RDMACURRINL2U_CACHE_CONTROL" },
	{ 0x45e4, "YUV_RDMACURRINL2U_AXI_DEBUG_CONTROL" },
	{ 0x4600, "YUV_RDMACURRINL2V_EN" },
	{ 0x4604, "YUV_RDMACURRINL2V_COMP_CONTROL" },
	{ 0x4608, "YUV_RDMACURRINL2V_COMP_ERROR_MODE" },
	{ 0x460c, "YUV_RDMACURRINL2V_COMP_ERROR_VALUE" },
	{ 0x4610, "YUV_RDMACURRINL2V_DATA_FORMAT" },
	{ 0x4614, "YUV_RDMACURRINL2V_MONO_MODE" },
	{ 0x4618, "YUV_RDMACURRINL2V_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x4620, "YUV_RDMACURRINL2V_WIDTH" },
	{ 0x4624, "YUV_RDMACURRINL2V_HEIGHT" },
	{ 0x4628, "YUV_RDMACURRINL2V_IMG_STRIDE_1P" },
	{ 0x4634, "YUV_RDMACURRINL2V_HEADER_STRIDE_1P" },
	{ 0x4640, "YUV_RDMACURRINL2V_MAX_MO" },
	{ 0x4644, "YUV_RDMACURRINL2V_LINEGAP" },
	{ 0x464c, "YUV_RDMACURRINL2V_BUSINFO" },
	{ 0x4650, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x4654, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x4658, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x465c, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x4660, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x4664, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x4668, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x466c, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x4670, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4674, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4678, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x467c, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4680, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4684, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4688, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x468c, "YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x4710, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x4714, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x4718, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x471c, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x4720, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x4724, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x4728, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x472c, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x4730, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4734, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4738, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x473c, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4740, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4744, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4748, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x474c, "YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x47b0, "YUV_RDMACURRINL2V_MON_STATUS0" },
	{ 0x47b4, "YUV_RDMACURRINL2V_MON_STATUS1" },
	{ 0x47b8, "YUV_RDMACURRINL2V_MON_STATUS2" },
	{ 0x47bc, "YUV_RDMACURRINL2V_MON_STATUS3" },
	{ 0x47e0, "YUV_RDMACURRINL2V_CACHE_CONTROL" },
	{ 0x47e4, "YUV_RDMACURRINL2V_AXI_DEBUG_CONTROL" },
	{ 0x4800, "YUV_RDMACURRINL3Y_EN" },
	{ 0x4804, "YUV_RDMACURRINL3Y_COMP_CONTROL" },
	{ 0x4810, "YUV_RDMACURRINL3Y_DATA_FORMAT" },
	{ 0x4814, "YUV_RDMACURRINL3Y_MONO_MODE" },
	{ 0x4820, "YUV_RDMACURRINL3Y_WIDTH" },
	{ 0x4824, "YUV_RDMACURRINL3Y_HEIGHT" },
	{ 0x4828, "YUV_RDMACURRINL3Y_IMG_STRIDE_1P" },
	{ 0x4840, "YUV_RDMACURRINL3Y_MAX_MO" },
	{ 0x4844, "YUV_RDMACURRINL3Y_LINEGAP" },
	{ 0x484c, "YUV_RDMACURRINL3Y_BUSINFO" },
	{ 0x4850, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x4854, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x4858, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x485c, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x4860, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x4864, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x4868, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x486c, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x4870, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4874, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4878, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x487c, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4880, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4884, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4888, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x488c, "YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x49b0, "YUV_RDMACURRINL3Y_MON_STATUS0" },
	{ 0x49b4, "YUV_RDMACURRINL3Y_MON_STATUS1" },
	{ 0x49b8, "YUV_RDMACURRINL3Y_MON_STATUS2" },
	{ 0x49bc, "YUV_RDMACURRINL3Y_MON_STATUS3" },
	{ 0x49e0, "YUV_RDMACURRINL3Y_CACHE_CONTROL" },
	{ 0x49e4, "YUV_RDMACURRINL3Y_AXI_DEBUG_CONTROL" },
	{ 0x4a00, "YUV_RDMACURRINL3U_EN" },
	{ 0x4a04, "YUV_RDMACURRINL3U_COMP_CONTROL" },
	{ 0x4a10, "YUV_RDMACURRINL3U_DATA_FORMAT" },
	{ 0x4a14, "YUV_RDMACURRINL3U_MONO_MODE" },
	{ 0x4a20, "YUV_RDMACURRINL3U_WIDTH" },
	{ 0x4a24, "YUV_RDMACURRINL3U_HEIGHT" },
	{ 0x4a28, "YUV_RDMACURRINL3U_IMG_STRIDE_1P" },
	{ 0x4a40, "YUV_RDMACURRINL3U_MAX_MO" },
	{ 0x4a44, "YUV_RDMACURRINL3U_LINEGAP" },
	{ 0x4a4c, "YUV_RDMACURRINL3U_BUSINFO" },
	{ 0x4a50, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x4a54, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x4a58, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x4a5c, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x4a60, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x4a64, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x4a68, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x4a6c, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x4a70, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4a74, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4a78, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x4a7c, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4a80, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4a84, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4a88, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x4a8c, "YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x4bb0, "YUV_RDMACURRINL3U_MON_STATUS0" },
	{ 0x4bb4, "YUV_RDMACURRINL3U_MON_STATUS1" },
	{ 0x4bb8, "YUV_RDMACURRINL3U_MON_STATUS2" },
	{ 0x4bbc, "YUV_RDMACURRINL3U_MON_STATUS3" },
	{ 0x4be0, "YUV_RDMACURRINL3U_CACHE_CONTROL" },
	{ 0x4be4, "YUV_RDMACURRINL3U_AXI_DEBUG_CONTROL" },
	{ 0x4c00, "YUV_RDMACURRINL3V_EN" },
	{ 0x4c04, "YUV_RDMACURRINL3V_COMP_CONTROL" },
	{ 0x4c10, "YUV_RDMACURRINL3V_DATA_FORMAT" },
	{ 0x4c14, "YUV_RDMACURRINL3V_MONO_MODE" },
	{ 0x4c20, "YUV_RDMACURRINL3V_WIDTH" },
	{ 0x4c24, "YUV_RDMACURRINL3V_HEIGHT" },
	{ 0x4c28, "YUV_RDMACURRINL3V_IMG_STRIDE_1P" },
	{ 0x4c40, "YUV_RDMACURRINL3V_MAX_MO" },
	{ 0x4c44, "YUV_RDMACURRINL3V_LINEGAP" },
	{ 0x4c4c, "YUV_RDMACURRINL3V_BUSINFO" },
	{ 0x4c50, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x4c54, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x4c58, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x4c5c, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x4c60, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x4c64, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x4c68, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x4c6c, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x4c70, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4c74, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4c78, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x4c7c, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4c80, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4c84, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4c88, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x4c8c, "YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x4db0, "YUV_RDMACURRINL3V_MON_STATUS0" },
	{ 0x4db4, "YUV_RDMACURRINL3V_MON_STATUS1" },
	{ 0x4db8, "YUV_RDMACURRINL3V_MON_STATUS2" },
	{ 0x4dbc, "YUV_RDMACURRINL3V_MON_STATUS3" },
	{ 0x4de0, "YUV_RDMACURRINL3V_CACHE_CONTROL" },
	{ 0x4de4, "YUV_RDMACURRINL3V_AXI_DEBUG_CONTROL" },
	{ 0x4e00, "YUV_RDMACURRINL4Y_EN" },
	{ 0x4e04, "YUV_RDMACURRINL4Y_COMP_CONTROL" },
	{ 0x4e10, "YUV_RDMACURRINL4Y_DATA_FORMAT" },
	{ 0x4e14, "YUV_RDMACURRINL4Y_MONO_MODE" },
	{ 0x4e20, "YUV_RDMACURRINL4Y_WIDTH" },
	{ 0x4e24, "YUV_RDMACURRINL4Y_HEIGHT" },
	{ 0x4e28, "YUV_RDMACURRINL4Y_IMG_STRIDE_1P" },
	{ 0x4e40, "YUV_RDMACURRINL4Y_MAX_MO" },
	{ 0x4e44, "YUV_RDMACURRINL4Y_LINEGAP" },
	{ 0x4e4c, "YUV_RDMACURRINL4Y_BUSINFO" },
	{ 0x4e50, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x4e54, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x4e58, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x4e5c, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x4e60, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x4e64, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x4e68, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x4e6c, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x4e70, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x4e74, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x4e78, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x4e7c, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x4e80, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x4e84, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x4e88, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x4e8c, "YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x4fb0, "YUV_RDMACURRINL4Y_MON_STATUS0" },
	{ 0x4fb4, "YUV_RDMACURRINL4Y_MON_STATUS1" },
	{ 0x4fb8, "YUV_RDMACURRINL4Y_MON_STATUS2" },
	{ 0x4fbc, "YUV_RDMACURRINL4Y_MON_STATUS3" },
	{ 0x4fe0, "YUV_RDMACURRINL4Y_CACHE_CONTROL" },
	{ 0x4fe4, "YUV_RDMACURRINL4Y_AXI_DEBUG_CONTROL" },
	{ 0x5000, "YUV_RDMACURRINL4U_EN" },
	{ 0x5004, "YUV_RDMACURRINL4U_COMP_CONTROL" },
	{ 0x5010, "YUV_RDMACURRINL4U_DATA_FORMAT" },
	{ 0x5014, "YUV_RDMACURRINL4U_MONO_MODE" },
	{ 0x5020, "YUV_RDMACURRINL4U_WIDTH" },
	{ 0x5024, "YUV_RDMACURRINL4U_HEIGHT" },
	{ 0x5028, "YUV_RDMACURRINL4U_IMG_STRIDE_1P" },
	{ 0x5040, "YUV_RDMACURRINL4U_MAX_MO" },
	{ 0x5044, "YUV_RDMACURRINL4U_LINEGAP" },
	{ 0x504c, "YUV_RDMACURRINL4U_BUSINFO" },
	{ 0x5050, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x5054, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x5058, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x505c, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x5060, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x5064, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x5068, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x506c, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x5070, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x5074, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x5078, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x507c, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x5080, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x5084, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x5088, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x508c, "YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x51b0, "YUV_RDMACURRINL4U_MON_STATUS0" },
	{ 0x51b4, "YUV_RDMACURRINL4U_MON_STATUS1" },
	{ 0x51b8, "YUV_RDMACURRINL4U_MON_STATUS2" },
	{ 0x51bc, "YUV_RDMACURRINL4U_MON_STATUS3" },
	{ 0x51e0, "YUV_RDMACURRINL4U_CACHE_CONTROL" },
	{ 0x51e4, "YUV_RDMACURRINL4U_AXI_DEBUG_CONTROL" },
	{ 0x5200, "YUV_RDMACURRINL4V_EN" },
	{ 0x5204, "YUV_RDMACURRINL4V_COMP_CONTROL" },
	{ 0x5210, "YUV_RDMACURRINL4V_DATA_FORMAT" },
	{ 0x5214, "YUV_RDMACURRINL4V_MONO_MODE" },
	{ 0x5220, "YUV_RDMACURRINL4V_WIDTH" },
	{ 0x5224, "YUV_RDMACURRINL4V_HEIGHT" },
	{ 0x5228, "YUV_RDMACURRINL4V_IMG_STRIDE_1P" },
	{ 0x5240, "YUV_RDMACURRINL4V_MAX_MO" },
	{ 0x5244, "YUV_RDMACURRINL4V_LINEGAP" },
	{ 0x524c, "YUV_RDMACURRINL4V_BUSINFO" },
	{ 0x5250, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x5254, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x5258, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x525c, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x5260, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x5264, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x5268, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x526c, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x5270, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x5274, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x5278, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x527c, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x5280, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x5284, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x5288, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x528c, "YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x53b0, "YUV_RDMACURRINL4V_MON_STATUS0" },
	{ 0x53b4, "YUV_RDMACURRINL4V_MON_STATUS1" },
	{ 0x53b8, "YUV_RDMACURRINL4V_MON_STATUS2" },
	{ 0x53bc, "YUV_RDMACURRINL4V_MON_STATUS3" },
	{ 0x53e0, "YUV_RDMACURRINL4V_CACHE_CONTROL" },
	{ 0x53e4, "YUV_RDMACURRINL4V_AXI_DEBUG_CONTROL" },
	{ 0x5400, "YUV_WDMAPREVOUTL1Y_EN" },
	{ 0x5404, "YUV_WDMAPREVOUTL1Y_COMP_CONTROL" },
	{ 0x5410, "YUV_WDMAPREVOUTL1Y_DATA_FORMAT" },
	{ 0x5414, "YUV_WDMAPREVOUTL1Y_MONO_MODE" },
	{ 0x5418, "YUV_WDMAPREVOUTL1Y_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x5420, "YUV_WDMAPREVOUTL1Y_WIDTH" },
	{ 0x5424, "YUV_WDMAPREVOUTL1Y_HEIGHT" },
	{ 0x5428, "YUV_WDMAPREVOUTL1Y_IMG_STRIDE_1P" },
	{ 0x5434, "YUV_WDMAPREVOUTL1Y_HEADER_STRIDE_1P" },
	{ 0x5440, "YUV_WDMAPREVOUTL1Y_MAX_MO" },
	{ 0x5444, "YUV_WDMAPREVOUTL1Y_LINEGAP" },
	{ 0x544c, "YUV_WDMAPREVOUTL1Y_BUSINFO" },
	{ 0x5450, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x5454, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x5458, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x545c, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x5460, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x5464, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x5468, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x546c, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x5470, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x5474, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x5478, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x547c, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x5480, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x5484, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x5488, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x548c, "YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x5510, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x5514, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x5518, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x551c, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x5520, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x5524, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x5528, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x552c, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x5530, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x5534, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x5538, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x553c, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x5540, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x5544, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x5548, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x554c, "YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x55b0, "YUV_WDMAPREVOUTL1Y_MON_STATUS0" },
	{ 0x55b4, "YUV_WDMAPREVOUTL1Y_MON_STATUS1" },
	{ 0x55b8, "YUV_WDMAPREVOUTL1Y_MON_STATUS2" },
	{ 0x55bc, "YUV_WDMAPREVOUTL1Y_MON_STATUS3" },
	{ 0x55e0, "YUV_WDMAPREVOUTL1Y_CACHE_CONTROL" },
	{ 0x55e4, "YUV_WDMAPREVOUTL1Y_AXI_DEBUG_CONTROL" },
	{ 0x55e8, "YUV_WDMAPREVOUTL1Y_AXI_DEBUG_0" },
	{ 0x55ec, "YUV_WDMAPREVOUTL1Y_AXI_DEBUG_1" },
	{ 0x55f0, "YUV_WDMAPREVOUTL1Y_AXI_DEBUG_2" },
	{ 0x5600, "YUV_WDMAPREVOUTL1U_EN" },
	{ 0x5604, "YUV_WDMAPREVOUTL1U_COMP_CONTROL" },
	{ 0x5610, "YUV_WDMAPREVOUTL1U_DATA_FORMAT" },
	{ 0x5614, "YUV_WDMAPREVOUTL1U_MONO_MODE" },
	{ 0x5618, "YUV_WDMAPREVOUTL1U_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x5620, "YUV_WDMAPREVOUTL1U_WIDTH" },
	{ 0x5624, "YUV_WDMAPREVOUTL1U_HEIGHT" },
	{ 0x5628, "YUV_WDMAPREVOUTL1U_IMG_STRIDE_1P" },
	{ 0x5634, "YUV_WDMAPREVOUTL1U_HEADER_STRIDE_1P" },
	{ 0x5640, "YUV_WDMAPREVOUTL1U_MAX_MO" },
	{ 0x5644, "YUV_WDMAPREVOUTL1U_LINEGAP" },
	{ 0x564c, "YUV_WDMAPREVOUTL1U_BUSINFO" },
	{ 0x5650, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x5654, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x5658, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x565c, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x5660, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x5664, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x5668, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x566c, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x5670, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x5674, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x5678, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x567c, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x5680, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x5684, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x5688, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x568c, "YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x5710, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x5714, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x5718, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x571c, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x5720, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x5724, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x5728, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x572c, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x5730, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x5734, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x5738, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x573c, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x5740, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x5744, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x5748, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x574c, "YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x57b0, "YUV_WDMAPREVOUTL1U_MON_STATUS0" },
	{ 0x57b4, "YUV_WDMAPREVOUTL1U_MON_STATUS1" },
	{ 0x57b8, "YUV_WDMAPREVOUTL1U_MON_STATUS2" },
	{ 0x57bc, "YUV_WDMAPREVOUTL1U_MON_STATUS3" },
	{ 0x57e0, "YUV_WDMAPREVOUTL1U_CACHE_CONTROL" },
	{ 0x57e4, "YUV_WDMAPREVOUTL1U_AXI_DEBUG_CONTROL" },
	{ 0x57e8, "YUV_WDMAPREVOUTL1U_AXI_DEBUG_0" },
	{ 0x57ec, "YUV_WDMAPREVOUTL1U_AXI_DEBUG_1" },
	{ 0x57f0, "YUV_WDMAPREVOUTL1U_AXI_DEBUG_2" },
	{ 0x5800, "YUV_WDMAPREVOUTL1V_EN" },
	{ 0x5804, "YUV_WDMAPREVOUTL1V_COMP_CONTROL" },
	{ 0x5810, "YUV_WDMAPREVOUTL1V_DATA_FORMAT" },
	{ 0x5814, "YUV_WDMAPREVOUTL1V_MONO_MODE" },
	{ 0x5818, "YUV_WDMAPREVOUTL1V_COMP_LOSSY_QUALITY_CONTROL" },
	{ 0x5820, "YUV_WDMAPREVOUTL1V_WIDTH" },
	{ 0x5824, "YUV_WDMAPREVOUTL1V_HEIGHT" },
	{ 0x5828, "YUV_WDMAPREVOUTL1V_IMG_STRIDE_1P" },
	{ 0x5834, "YUV_WDMAPREVOUTL1V_HEADER_STRIDE_1P" },
	{ 0x5840, "YUV_WDMAPREVOUTL1V_MAX_MO" },
	{ 0x5844, "YUV_WDMAPREVOUTL1V_LINEGAP" },
	{ 0x584c, "YUV_WDMAPREVOUTL1V_BUSINFO" },
	{ 0x5850, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x5854, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x5858, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x585c, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x5860, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x5864, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x5868, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x586c, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x5870, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x5874, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x5878, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x587c, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x5880, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x5884, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x5888, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x588c, "YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x5910, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO0" },
	{ 0x5914, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO1" },
	{ 0x5918, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO2" },
	{ 0x591c, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO3" },
	{ 0x5920, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO4" },
	{ 0x5924, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO5" },
	{ 0x5928, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO6" },
	{ 0x592c, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO7" },
	{ 0x5930, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x5934, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x5938, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x593c, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x5940, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x5944, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x5948, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x594c, "YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x59b0, "YUV_WDMAPREVOUTL1V_MON_STATUS0" },
	{ 0x59b4, "YUV_WDMAPREVOUTL1V_MON_STATUS1" },
	{ 0x59b8, "YUV_WDMAPREVOUTL1V_MON_STATUS2" },
	{ 0x59bc, "YUV_WDMAPREVOUTL1V_MON_STATUS3" },
	{ 0x59e0, "YUV_WDMAPREVOUTL1V_CACHE_CONTROL" },
	{ 0x59e4, "YUV_WDMAPREVOUTL1V_AXI_DEBUG_CONTROL" },
	{ 0x59e8, "YUV_WDMAPREVOUTL1V_AXI_DEBUG_0" },
	{ 0x59ec, "YUV_WDMAPREVOUTL1V_AXI_DEBUG_1" },
	{ 0x59f0, "YUV_WDMAPREVOUTL1V_AXI_DEBUG_2" },
	{ 0x5a00, "YUV_WDMAPREVOUTL2Y_EN" },
	{ 0x5a04, "YUV_WDMAPREVOUTL2Y_COMP_CONTROL" },
	{ 0x5a10, "YUV_WDMAPREVOUTL2Y_DATA_FORMAT" },
	{ 0x5a14, "YUV_WDMAPREVOUTL2Y_MONO_MODE" },
	{ 0x5a20, "YUV_WDMAPREVOUTL2Y_WIDTH" },
	{ 0x5a24, "YUV_WDMAPREVOUTL2Y_HEIGHT" },
	{ 0x5a28, "YUV_WDMAPREVOUTL2Y_IMG_STRIDE_1P" },
	{ 0x5a40, "YUV_WDMAPREVOUTL2Y_MAX_MO" },
	{ 0x5a44, "YUV_WDMAPREVOUTL2Y_LINEGAP" },
	{ 0x5a4c, "YUV_WDMAPREVOUTL2Y_BUSINFO" },
	{ 0x5a50, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x5a54, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x5a58, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x5a5c, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x5a60, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x5a64, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x5a68, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x5a6c, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x5a70, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x5a74, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x5a78, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x5a7c, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x5a80, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x5a84, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x5a88, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x5a8c, "YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x5bb0, "YUV_WDMAPREVOUTL2Y_MON_STATUS0" },
	{ 0x5bb4, "YUV_WDMAPREVOUTL2Y_MON_STATUS1" },
	{ 0x5bb8, "YUV_WDMAPREVOUTL2Y_MON_STATUS2" },
	{ 0x5bbc, "YUV_WDMAPREVOUTL2Y_MON_STATUS3" },
	{ 0x5be0, "YUV_WDMAPREVOUTL2Y_CACHE_CONTROL" },
	{ 0x5be4, "YUV_WDMAPREVOUTL2Y_AXI_DEBUG_CONTROL" },
	{ 0x5be8, "YUV_WDMAPREVOUTL2Y_AXI_DEBUG_0" },
	{ 0x5bec, "YUV_WDMAPREVOUTL2Y_AXI_DEBUG_1" },
	{ 0x5bf0, "YUV_WDMAPREVOUTL2Y_AXI_DEBUG_2" },
	{ 0x5c00, "YUV_WDMAPREVOUTL2U_EN" },
	{ 0x5c04, "YUV_WDMAPREVOUTL2U_COMP_CONTROL" },
	{ 0x5c10, "YUV_WDMAPREVOUTL2U_DATA_FORMAT" },
	{ 0x5c14, "YUV_WDMAPREVOUTL2U_MONO_MODE" },
	{ 0x5c20, "YUV_WDMAPREVOUTL2U_WIDTH" },
	{ 0x5c24, "YUV_WDMAPREVOUTL2U_HEIGHT" },
	{ 0x5c28, "YUV_WDMAPREVOUTL2U_IMG_STRIDE_1P" },
	{ 0x5c40, "YUV_WDMAPREVOUTL2U_MAX_MO" },
	{ 0x5c44, "YUV_WDMAPREVOUTL2U_LINEGAP" },
	{ 0x5c4c, "YUV_WDMAPREVOUTL2U_BUSINFO" },
	{ 0x5c50, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x5c54, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x5c58, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x5c5c, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x5c60, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x5c64, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x5c68, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x5c6c, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x5c70, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x5c74, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x5c78, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x5c7c, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x5c80, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x5c84, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x5c88, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x5c8c, "YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x5db0, "YUV_WDMAPREVOUTL2U_MON_STATUS0" },
	{ 0x5db4, "YUV_WDMAPREVOUTL2U_MON_STATUS1" },
	{ 0x5db8, "YUV_WDMAPREVOUTL2U_MON_STATUS2" },
	{ 0x5dbc, "YUV_WDMAPREVOUTL2U_MON_STATUS3" },
	{ 0x5de0, "YUV_WDMAPREVOUTL2U_CACHE_CONTROL" },
	{ 0x5de4, "YUV_WDMAPREVOUTL2U_AXI_DEBUG_CONTROL" },
	{ 0x5de8, "YUV_WDMAPREVOUTL2U_AXI_DEBUG_0" },
	{ 0x5dec, "YUV_WDMAPREVOUTL2U_AXI_DEBUG_1" },
	{ 0x5df0, "YUV_WDMAPREVOUTL2U_AXI_DEBUG_2" },
	{ 0x5e00, "YUV_WDMAPREVOUTL2V_EN" },
	{ 0x5e04, "YUV_WDMAPREVOUTL2V_COMP_CONTROL" },
	{ 0x5e10, "YUV_WDMAPREVOUTL2V_DATA_FORMAT" },
	{ 0x5e14, "YUV_WDMAPREVOUTL2V_MONO_MODE" },
	{ 0x5e20, "YUV_WDMAPREVOUTL2V_WIDTH" },
	{ 0x5e24, "YUV_WDMAPREVOUTL2V_HEIGHT" },
	{ 0x5e28, "YUV_WDMAPREVOUTL2V_IMG_STRIDE_1P" },
	{ 0x5e40, "YUV_WDMAPREVOUTL2V_MAX_MO" },
	{ 0x5e44, "YUV_WDMAPREVOUTL2V_LINEGAP" },
	{ 0x5e4c, "YUV_WDMAPREVOUTL2V_BUSINFO" },
	{ 0x5e50, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x5e54, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x5e58, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x5e5c, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x5e60, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x5e64, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x5e68, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x5e6c, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x5e70, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x5e74, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x5e78, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x5e7c, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x5e80, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x5e84, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x5e88, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x5e8c, "YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x5fb0, "YUV_WDMAPREVOUTL2V_MON_STATUS0" },
	{ 0x5fb4, "YUV_WDMAPREVOUTL2V_MON_STATUS1" },
	{ 0x5fb8, "YUV_WDMAPREVOUTL2V_MON_STATUS2" },
	{ 0x5fbc, "YUV_WDMAPREVOUTL2V_MON_STATUS3" },
	{ 0x5fe0, "YUV_WDMAPREVOUTL2V_CACHE_CONTROL" },
	{ 0x5fe4, "YUV_WDMAPREVOUTL2V_AXI_DEBUG_CONTROL" },
	{ 0x5fe8, "YUV_WDMAPREVOUTL2V_AXI_DEBUG_0" },
	{ 0x5fec, "YUV_WDMAPREVOUTL2V_AXI_DEBUG_1" },
	{ 0x5ff0, "YUV_WDMAPREVOUTL2V_AXI_DEBUG_2" },
	{ 0x6000, "YUV_WDMAPREVOUTL3Y_EN" },
	{ 0x6004, "YUV_WDMAPREVOUTL3Y_COMP_CONTROL" },
	{ 0x6010, "YUV_WDMAPREVOUTL3Y_DATA_FORMAT" },
	{ 0x6014, "YUV_WDMAPREVOUTL3Y_MONO_MODE" },
	{ 0x6020, "YUV_WDMAPREVOUTL3Y_WIDTH" },
	{ 0x6024, "YUV_WDMAPREVOUTL3Y_HEIGHT" },
	{ 0x6028, "YUV_WDMAPREVOUTL3Y_IMG_STRIDE_1P" },
	{ 0x6040, "YUV_WDMAPREVOUTL3Y_MAX_MO" },
	{ 0x6044, "YUV_WDMAPREVOUTL3Y_LINEGAP" },
	{ 0x604c, "YUV_WDMAPREVOUTL3Y_BUSINFO" },
	{ 0x6050, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x6054, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x6058, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x605c, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x6060, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x6064, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x6068, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x606c, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x6070, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x6074, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x6078, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x607c, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x6080, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x6084, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x6088, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x608c, "YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x61b0, "YUV_WDMAPREVOUTL3Y_MON_STATUS0" },
	{ 0x61b4, "YUV_WDMAPREVOUTL3Y_MON_STATUS1" },
	{ 0x61b8, "YUV_WDMAPREVOUTL3Y_MON_STATUS2" },
	{ 0x61bc, "YUV_WDMAPREVOUTL3Y_MON_STATUS3" },
	{ 0x61e0, "YUV_WDMAPREVOUTL3Y_CACHE_CONTROL" },
	{ 0x6200, "YUV_WDMAPREVOUTL3U_EN" },
	{ 0x6204, "YUV_WDMAPREVOUTL3U_COMP_CONTROL" },
	{ 0x6210, "YUV_WDMAPREVOUTL3U_DATA_FORMAT" },
	{ 0x6214, "YUV_WDMAPREVOUTL3U_MONO_MODE" },
	{ 0x6220, "YUV_WDMAPREVOUTL3U_WIDTH" },
	{ 0x6224, "YUV_WDMAPREVOUTL3U_HEIGHT" },
	{ 0x6228, "YUV_WDMAPREVOUTL3U_IMG_STRIDE_1P" },
	{ 0x6240, "YUV_WDMAPREVOUTL3U_MAX_MO" },
	{ 0x6244, "YUV_WDMAPREVOUTL3U_LINEGAP" },
	{ 0x624c, "YUV_WDMAPREVOUTL3U_BUSINFO" },
	{ 0x6250, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x6254, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x6258, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x625c, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x6260, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x6264, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x6268, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x626c, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x6270, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x6274, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x6278, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x627c, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x6280, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x6284, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x6288, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x628c, "YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x63b0, "YUV_WDMAPREVOUTL3U_MON_STATUS0" },
	{ 0x63b4, "YUV_WDMAPREVOUTL3U_MON_STATUS1" },
	{ 0x63b8, "YUV_WDMAPREVOUTL3U_MON_STATUS2" },
	{ 0x63bc, "YUV_WDMAPREVOUTL3U_MON_STATUS3" },
	{ 0x63e0, "YUV_WDMAPREVOUTL3U_CACHE_CONTROL" },
	{ 0x6400, "YUV_WDMAPREVOUTL3V_EN" },
	{ 0x6404, "YUV_WDMAPREVOUTL3V_COMP_CONTROL" },
	{ 0x6410, "YUV_WDMAPREVOUTL3V_DATA_FORMAT" },
	{ 0x6414, "YUV_WDMAPREVOUTL3V_MONO_MODE" },
	{ 0x6420, "YUV_WDMAPREVOUTL3V_WIDTH" },
	{ 0x6424, "YUV_WDMAPREVOUTL3V_HEIGHT" },
	{ 0x6428, "YUV_WDMAPREVOUTL3V_IMG_STRIDE_1P" },
	{ 0x6440, "YUV_WDMAPREVOUTL3V_MAX_MO" },
	{ 0x6444, "YUV_WDMAPREVOUTL3V_LINEGAP" },
	{ 0x644c, "YUV_WDMAPREVOUTL3V_BUSINFO" },
	{ 0x6450, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x6454, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x6458, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x645c, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x6460, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x6464, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x6468, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x646c, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x6470, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x6474, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x6478, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x647c, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x6480, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x6484, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x6488, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x648c, "YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x65b0, "YUV_WDMAPREVOUTL3V_MON_STATUS0" },
	{ 0x65b4, "YUV_WDMAPREVOUTL3V_MON_STATUS1" },
	{ 0x65b8, "YUV_WDMAPREVOUTL3V_MON_STATUS2" },
	{ 0x65bc, "YUV_WDMAPREVOUTL3V_MON_STATUS3" },
	{ 0x65e0, "YUV_WDMAPREVOUTL3V_CACHE_CONTROL" },
	{ 0x6600, "YUV_WDMAPREVOUTL4Y_EN" },
	{ 0x6604, "YUV_WDMAPREVOUTL4Y_COMP_CONTROL" },
	{ 0x6610, "YUV_WDMAPREVOUTL4Y_DATA_FORMAT" },
	{ 0x6614, "YUV_WDMAPREVOUTL4Y_MONO_MODE" },
	{ 0x6620, "YUV_WDMAPREVOUTL4Y_WIDTH" },
	{ 0x6624, "YUV_WDMAPREVOUTL4Y_HEIGHT" },
	{ 0x6628, "YUV_WDMAPREVOUTL4Y_IMG_STRIDE_1P" },
	{ 0x6640, "YUV_WDMAPREVOUTL4Y_MAX_MO" },
	{ 0x6644, "YUV_WDMAPREVOUTL4Y_LINEGAP" },
	{ 0x664c, "YUV_WDMAPREVOUTL4Y_BUSINFO" },
	{ 0x6650, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x6654, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x6658, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x665c, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x6660, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x6664, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x6668, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x666c, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x6670, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x6674, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x6678, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x667c, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x6680, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x6684, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x6688, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x668c, "YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x67b0, "YUV_WDMAPREVOUTL4Y_MON_STATUS0" },
	{ 0x67b4, "YUV_WDMAPREVOUTL4Y_MON_STATUS1" },
	{ 0x67b8, "YUV_WDMAPREVOUTL4Y_MON_STATUS2" },
	{ 0x67bc, "YUV_WDMAPREVOUTL4Y_MON_STATUS3" },
	{ 0x67e0, "YUV_WDMAPREVOUTL4Y_CACHE_CONTROL" },
	{ 0x6800, "YUV_WDMAPREVOUTL4U_EN" },
	{ 0x6804, "YUV_WDMAPREVOUTL4U_COMP_CONTROL" },
	{ 0x6810, "YUV_WDMAPREVOUTL4U_DATA_FORMAT" },
	{ 0x6814, "YUV_WDMAPREVOUTL4U_MONO_MODE" },
	{ 0x6820, "YUV_WDMAPREVOUTL4U_WIDTH" },
	{ 0x6824, "YUV_WDMAPREVOUTL4U_HEIGHT" },
	{ 0x6828, "YUV_WDMAPREVOUTL4U_IMG_STRIDE_1P" },
	{ 0x6840, "YUV_WDMAPREVOUTL4U_MAX_MO" },
	{ 0x6844, "YUV_WDMAPREVOUTL4U_LINEGAP" },
	{ 0x684c, "YUV_WDMAPREVOUTL4U_BUSINFO" },
	{ 0x6850, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x6854, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x6858, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x685c, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x6860, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x6864, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x6868, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x686c, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x6870, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x6874, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x6878, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x687c, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x6880, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x6884, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x6888, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x688c, "YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x69b0, "YUV_WDMAPREVOUTL4U_MON_STATUS0" },
	{ 0x69b4, "YUV_WDMAPREVOUTL4U_MON_STATUS1" },
	{ 0x69b8, "YUV_WDMAPREVOUTL4U_MON_STATUS2" },
	{ 0x69bc, "YUV_WDMAPREVOUTL4U_MON_STATUS3" },
	{ 0x69e0, "YUV_WDMAPREVOUTL4U_CACHE_CONTROL" },
	{ 0x6a00, "YUV_WDMAPREVOUTL4V_EN" },
	{ 0x6a04, "YUV_WDMAPREVOUTL4V_COMP_CONTROL" },
	{ 0x6a10, "YUV_WDMAPREVOUTL4V_DATA_FORMAT" },
	{ 0x6a14, "YUV_WDMAPREVOUTL4V_MONO_MODE" },
	{ 0x6a20, "YUV_WDMAPREVOUTL4V_WIDTH" },
	{ 0x6a24, "YUV_WDMAPREVOUTL4V_HEIGHT" },
	{ 0x6a28, "YUV_WDMAPREVOUTL4V_IMG_STRIDE_1P" },
	{ 0x6a40, "YUV_WDMAPREVOUTL4V_MAX_MO" },
	{ 0x6a44, "YUV_WDMAPREVOUTL4V_LINEGAP" },
	{ 0x6a4c, "YUV_WDMAPREVOUTL4V_BUSINFO" },
	{ 0x6a50, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x6a54, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x6a58, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x6a5c, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x6a60, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x6a64, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x6a68, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x6a6c, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x6a70, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x6a74, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x6a78, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x6a7c, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x6a80, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x6a84, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x6a88, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x6a8c, "YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x6bb0, "YUV_WDMAPREVOUTL4V_MON_STATUS0" },
	{ 0x6bb4, "YUV_WDMAPREVOUTL4V_MON_STATUS1" },
	{ 0x6bb8, "YUV_WDMAPREVOUTL4V_MON_STATUS2" },
	{ 0x6bbc, "YUV_WDMAPREVOUTL4V_MON_STATUS3" },
	{ 0x6be0, "YUV_WDMAPREVOUTL4V_CACHE_CONTROL" },
	{ 0x6c00, "STAT_WDMAPREVWGTOUTL1_EN" },
	{ 0x6c04, "STAT_WDMAPREVWGTOUTL1_COMP_CONTROL" },
	{ 0x6c10, "STAT_WDMAPREVWGTOUTL1_DATA_FORMAT" },
	{ 0x6c14, "STAT_WDMAPREVWGTOUTL1_MONO_MODE" },
	{ 0x6c20, "STAT_WDMAPREVWGTOUTL1_WIDTH" },
	{ 0x6c24, "STAT_WDMAPREVWGTOUTL1_HEIGHT" },
	{ 0x6c28, "STAT_WDMAPREVWGTOUTL1_IMG_STRIDE_1P" },
	{ 0x6c40, "STAT_WDMAPREVWGTOUTL1_MAX_MO" },
	{ 0x6c44, "STAT_WDMAPREVWGTOUTL1_LINEGAP" },
	{ 0x6c4c, "STAT_WDMAPREVWGTOUTL1_BUSINFO" },
	{ 0x6c50, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO0" },
	{ 0x6c54, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO1" },
	{ 0x6c58, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO2" },
	{ 0x6c5c, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO3" },
	{ 0x6c60, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO4" },
	{ 0x6c64, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO5" },
	{ 0x6c68, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO6" },
	{ 0x6c6c, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO7" },
	{ 0x6c70, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B" },
	{ 0x6c74, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B" },
	{ 0x6c78, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B" },
	{ 0x6c7c, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B" },
	{ 0x6c80, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B" },
	{ 0x6c84, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B" },
	{ 0x6c88, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B" },
	{ 0x6c8c, "STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B" },
	{ 0x6d90, "STAT_WDMAPREVWGTOUTL1_IMG_CRC_1P" },
	{ 0x6db0, "STAT_WDMAPREVWGTOUTL1_MON_STATUS0" },
	{ 0x6db4, "STAT_WDMAPREVWGTOUTL1_MON_STATUS1" },
	{ 0x6db8, "STAT_WDMAPREVWGTOUTL1_MON_STATUS2" },
	{ 0x6dbc, "STAT_WDMAPREVWGTOUTL1_MON_STATUS3" },
	{ 0x6de0, "STAT_WDMAPREVWGTOUTL1_CACHE_CONTROL" },
	{ 0x6de4, "STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_CONTROL" },
	{ 0x6de8, "STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_0" },
	{ 0x6dec, "STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_1" },
	{ 0x6df0, "STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_2" },
	{ 0x6e00, "YUV_GEOMATCHL1_EN" },
	{ 0x6e04, "YUV_GEOMATCHL1_BYPASS" },
	{ 0x6e08, "YUV_GEOMATCHL1_MATCH_ENABLE" },
	{ 0x6e0c, "YUV_GEOMATCHL1_MC_LMC_TNR_MODE" },
	{ 0x6e10, "YUV_GEOMATCHL1_TNR_WGT_EN" },
	{ 0x6e14, "YUV_GEOMATCHL1_TNR_WGT_BYPASS" },
	{ 0x6e18, "YUV_GEOMATCHL1_TNR_SFR_EN" },
	{ 0x6e1c, "YUV_GEOMATCHL1_TNR_SFR" },
	{ 0x6e20, "YUV_GEOMATCHL1_REF_IMG_SIZE" },
	{ 0x6e24, "YUV_GEOMATCHL1_REF_ROI_START" },
	{ 0x6e28, "YUV_GEOMATCHL1_ROI_SIZE" },
	{ 0x6e2c, "YUV_GEOMATCHL1_SCH_IMG_SIZE" },
	{ 0x6e30, "YUV_GEOMATCHL1_SCH_ACTIVE_START" },
	{ 0x6e34, "YUV_GEOMATCHL1_SCH_ACTIVE_SIZE" },
	{ 0x6e38, "YUV_GEOMATCHL1_SCH_ROI_START" },
	{ 0x6e3c, "YUV_GEOMATCHL1_MV_SIZE" },
	{ 0x6e40, "YUV_GEOMATCHL1_MV_BLOCK_SIZE" },
	{ 0x6e48, "YUV_GEOMATCHL1_MONO_EN" },
	{ 0x6e4c, "YUV_GEOMATCHL1_LMC_BILINEAR" },
	{ 0x6e50, "YUV_GEOMATCHL1_OOBSET_EN" },
	{ 0x6e54, "YUV_GEOMATCHL1_OOBSET_VALUE" },
	{ 0x6e80, "YUV_GEOMATCHL2_EN" },
	{ 0x6e84, "YUV_GEOMATCHL2_BYPASS" },
	{ 0x6e88, "YUV_GEOMATCHL2_MATCH_ENABLE" },
	{ 0x6e8c, "YUV_GEOMATCHL2_MC_LMC_TNR_MODE" },
	{ 0x6e90, "YUV_GEOMATCHL2_TNR_WGT_EN" },
	{ 0x6e94, "YUV_GEOMATCHL2_TNR_WGT_BYPASS" },
	{ 0x6e98, "YUV_GEOMATCHL2_TNR_SFR_EN" },
	{ 0x6e9c, "YUV_GEOMATCHL2_TNR_SFR" },
	{ 0x6ea0, "YUV_GEOMATCHL2_REF_IMG_SIZE" },
	{ 0x6ea4, "YUV_GEOMATCHL2_REF_ROI_START" },
	{ 0x6ea8, "YUV_GEOMATCHL2_ROI_SIZE" },
	{ 0x6eac, "YUV_GEOMATCHL2_SCH_IMG_SIZE" },
	{ 0x6eb0, "YUV_GEOMATCHL2_SCH_ACTIVE_START" },
	{ 0x6eb4, "YUV_GEOMATCHL2_SCH_ACTIVE_SIZE" },
	{ 0x6eb8, "YUV_GEOMATCHL2_SCH_ROI_START" },
	{ 0x6ebc, "YUV_GEOMATCHL2_MV_SIZE" },
	{ 0x6ec0, "YUV_GEOMATCHL2_MV_BLOCK_SIZE" },
	{ 0x6ec8, "YUV_GEOMATCHL2_MONO_EN" },
	{ 0x6ecc, "YUV_GEOMATCHL2_LMC_BILINEAR" },
	{ 0x6ed0, "YUV_GEOMATCHL2_OOBSET_EN" },
	{ 0x6ed4, "YUV_GEOMATCHL2_OOBSET_VALUE" },
	{ 0x6f00, "YUV_GEOMATCHL3_EN" },
	{ 0x6f04, "YUV_GEOMATCHL3_BYPASS" },
	{ 0x6f08, "YUV_GEOMATCHL3_MATCH_ENABLE" },
	{ 0x6f0c, "YUV_GEOMATCHL3_MC_LMC_TNR_MODE" },
	{ 0x6f10, "YUV_GEOMATCHL3_TNR_WGT_EN" },
	{ 0x6f14, "YUV_GEOMATCHL3_TNR_WGT_BYPASS" },
	{ 0x6f18, "YUV_GEOMATCHL3_TNR_SFR_EN" },
	{ 0x6f1c, "YUV_GEOMATCHL3_TNR_SFR" },
	{ 0x6f20, "YUV_GEOMATCHL3_REF_IMG_SIZE" },
	{ 0x6f24, "YUV_GEOMATCHL3_REF_ROI_START" },
	{ 0x6f28, "YUV_GEOMATCHL3_ROI_SIZE" },
	{ 0x6f2c, "YUV_GEOMATCHL3_SCH_IMG_SIZE" },
	{ 0x6f30, "YUV_GEOMATCHL3_SCH_ACTIVE_START" },
	{ 0x6f34, "YUV_GEOMATCHL3_SCH_ACTIVE_SIZE" },
	{ 0x6f38, "YUV_GEOMATCHL3_SCH_ROI_START" },
	{ 0x6f3c, "YUV_GEOMATCHL3_MV_SIZE" },
	{ 0x6f40, "YUV_GEOMATCHL3_MV_BLOCK_SIZE" },
	{ 0x6f48, "YUV_GEOMATCHL3_MONO_EN" },
	{ 0x6f4c, "YUV_GEOMATCHL3_LMC_BILINEAR" },
	{ 0x6f50, "YUV_GEOMATCHL3_OOBSET_EN" },
	{ 0x6f54, "YUV_GEOMATCHL3_OOBSET_VALUE" },
	{ 0x6f80, "YUV_GEOMATCHL4_EN" },
	{ 0x6f84, "YUV_GEOMATCHL4_BYPASS" },
	{ 0x6f88, "YUV_GEOMATCHL4_MATCH_ENABLE" },
	{ 0x6f8c, "YUV_GEOMATCHL4_MC_LMC_TNR_MODE" },
	{ 0x6f90, "YUV_GEOMATCHL4_TNR_WGT_EN" },
	{ 0x6f94, "YUV_GEOMATCHL4_TNR_WGT_BYPASS" },
	{ 0x6f98, "YUV_GEOMATCHL4_TNR_SFR_EN" },
	{ 0x6f9c, "YUV_GEOMATCHL4_TNR_SFR" },
	{ 0x6fa0, "YUV_GEOMATCHL4_REF_IMG_SIZE" },
	{ 0x6fa4, "YUV_GEOMATCHL4_REF_ROI_START" },
	{ 0x6fa8, "YUV_GEOMATCHL4_ROI_SIZE" },
	{ 0x6fac, "YUV_GEOMATCHL4_SCH_IMG_SIZE" },
	{ 0x6fb0, "YUV_GEOMATCHL4_SCH_ACTIVE_START" },
	{ 0x6fb4, "YUV_GEOMATCHL4_SCH_ACTIVE_SIZE" },
	{ 0x6fb8, "YUV_GEOMATCHL4_SCH_ROI_START" },
	{ 0x6fbc, "YUV_GEOMATCHL4_MV_SIZE" },
	{ 0x6fc0, "YUV_GEOMATCHL4_MV_BLOCK_SIZE" },
	{ 0x6fc8, "YUV_GEOMATCHL4_MONO_EN" },
	{ 0x6fcc, "YUV_GEOMATCHL4_LMC_BILINEAR" },
	{ 0x6fd0, "YUV_GEOMATCHL4_OOBSET_EN" },
	{ 0x6fd4, "YUV_GEOMATCHL4_OOBSET_VALUE" },
	{ 0x7000, "STAT_MVCONTROLLER_ENABLE" },
	{ 0x7004, "STAT_MVCONTROLLER_MV_IN_SIZE" },
	{ 0x7008, "STAT_MVCONTROLLER_MV_OUT_SIZE" },
	{ 0x700c, "STAT_MVCONTROLLER_MVF_RESIZE_EN" },
	{ 0x7010, "STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR" },
	{ 0x7014, "STAT_MVCONTROLLER_MVF_RESIZE_OFFSET" },
	{ 0x7018, "STAT_MVCONTROLLER_MV_SCALE_FACTOR" },
	{ 0x701c, "STAT_MVCONTROLLER_MV_SCALE_ME_MC_FRAC_DIFF" },
	{ 0x7024, "STAT_MVCONTROLLER_CRC" },
	{ 0x7100, "YUV_CROPCLEANOTFL1_BYPASS" },
	{ 0x7104, "YUV_CROPCLEANOTFL1_START" },
	{ 0x7108, "YUV_CROPCLEANOTFL1_SIZE" },
	{ 0x7110, "YUV_CROPCLEANOTFL2_BYPASS" },
	{ 0x7114, "YUV_CROPCLEANOTFL2_START" },
	{ 0x7118, "YUV_CROPCLEANOTFL2_SIZE" },
	{ 0x7120, "YUV_CROPCLEANOTFL3_BYPASS" },
	{ 0x7124, "YUV_CROPCLEANOTFL3_START" },
	{ 0x7128, "YUV_CROPCLEANOTFL3_SIZE" },
	{ 0x7130, "YUV_CROPCLEANOTFL4_BYPASS" },
	{ 0x7134, "YUV_CROPCLEANOTFL4_START" },
	{ 0x7138, "YUV_CROPCLEANOTFL4_SIZE" },
	{ 0x7180, "YUV_CROPCLEANDMAL1_BYPASS" },
	{ 0x7184, "YUV_CROPCLEANDMAL1_START" },
	{ 0x7188, "YUV_CROPCLEANDMAL1_SIZE" },
	{ 0x7190, "YUV_CROPCLEANDMAL2_BYPASS" },
	{ 0x7194, "YUV_CROPCLEANDMAL2_START" },
	{ 0x7198, "YUV_CROPCLEANDMAL2_SIZE" },
	{ 0x71a0, "YUV_CROPCLEANDMAL3_BYPASS" },
	{ 0x71a4, "YUV_CROPCLEANDMAL3_START" },
	{ 0x71a8, "YUV_CROPCLEANDMAL3_SIZE" },
	{ 0x71b0, "YUV_CROPCLEANDMAL4_BYPASS" },
	{ 0x71b4, "YUV_CROPCLEANDMAL4_START" },
	{ 0x71b8, "YUV_CROPCLEANDMAL4_SIZE" },
	{ 0x71c0, "YUV_CROPWEIGHTDMAL1_BYPASS" },
	{ 0x71c4, "YUV_CROPWEIGHTDMAL1_START" },
	{ 0x71c8, "YUV_CROPWEIGHTDMAL1_SIZE" },
	{ 0x7200, "STAT_SEGMAPPING_BYPASS" },
	{ 0x7204, "STAT_SEGMAPPING_MIXER_0" },
	{ 0x7208, "STAT_SEGMAPPING_MIXER_1" },
	{ 0x7600, "YUV_MIXERL1_ENABLE" },
	{ 0x7604, "YUV_MIXERL1_STILL_EN" },
	{ 0x7608, "YUV_MIXERL1_WGT_UPDATE_EN" },
	{ 0x760c, "YUV_MIXERL1_MODE" },
	{ 0x7610, "YUV_MIXERL1_MINIMUM_FLIT_EN" },
	{ 0x7614, "YUV_MIXERL1_SAD_SHIFT" },
	{ 0x7618, "YUV_MIXERL1_SAD_Y_GAIN" },
	{ 0x7620, "YUV_MIXERL1_THRESH_SLOPE_0_0" },
	{ 0x7624, "YUV_MIXERL1_THRESH_SLOPE_0_2" },
	{ 0x7628, "YUV_MIXERL1_THRESH_SLOPE_0_4" },
	{ 0x762c, "YUV_MIXERL1_THRESH_SLOPE_0_6" },
	{ 0x7630, "YUV_MIXERL1_THRESH_0_0" },
	{ 0x7634, "YUV_MIXERL1_THRESH_0_2" },
	{ 0x7638, "YUV_MIXERL1_THRESH_0_4" },
	{ 0x763c, "YUV_MIXERL1_THRESH_0_6" },
	{ 0x7640, "YUV_MIXERL1_SUB_WEIGHT_0_0" },
	{ 0x7644, "YUV_MIXERL1_SUB_WEIGHT_0_4" },
	{ 0x7648, "YUV_MIXERL1_SUB_THRESH_0_0" },
	{ 0x7650, "YUV_MIXERL1_SUB_THRESH_0_2" },
	{ 0x7654, "YUV_MIXERL1_SUB_THRESH_0_4" },
	{ 0x7658, "YUV_MIXERL1_SUB_THRESH_0_6" },
	{ 0x7660, "YUV_MIXERL1_SUB_THRESH_WIDTH_0_0" },
	{ 0x7664, "YUV_MIXERL1_SUB_THRESH_WIDTH_0_2" },
	{ 0x7668, "YUV_MIXERL1_SUB_THRESH_WIDTH_0_4" },
	{ 0x766c, "YUV_MIXERL1_SUB_THRESH_WIDTH_0_6" },
	{ 0x7670, "YUV_MIXERL1_SUB_THRESH_SLOPE_0_0" },
	{ 0x7674, "YUV_MIXERL1_SUB_THRESH_SLOPE_0_2" },
	{ 0x7678, "YUV_MIXERL1_SUB_THRESH_SLOPE_0_4" },
	{ 0x767c, "YUV_MIXERL1_SUB_THRESH_SLOPE_0_6" },
	{ 0x7680, "YUV_MIXERL1_WGT_SAD" },
	{ 0x7684, "YUV_MIXERL1_WGT_PD" },
	{ 0x7688, "YUV_MIXERL1_WGT_ZSAD" },
	{ 0x768c, "YUV_MIXERL1_WGT_MOTION_UNCERT" },
	{ 0x7690, "YUV_MIXERL1_COST_SHIFT" },
	{ 0x7694, "YUV_MIXERL1_YUV_MERGING_SEP" },
	{ 0x7698, "YUV_MIXERL1_YUV_MERGING_SEP_WEIGHTUV" },
	{ 0x769c, "YUV_MIXERL1_INHERITANCE_WEIGHT_FRACS" },
	{ 0x76a0, "YUV_MIXERL1_MAX_INHERITANCE_WEIGHT" },
	{ 0x76a4, "YUV_MIXERL1_UPDATE_WGTTOMEM_EN" },
	{ 0x76a8, "YUV_MIXERL1_WEIGHT_UPDATE_OOB_EN" },
	{ 0x76ac, "YUV_MIXERL1_TNR_MONO_EN" },
	{ 0x76b0, "YUV_MIXERL1_LUMA_ANCHOR_0_0" },
	{ 0x76b4, "YUV_MIXERL1_LUMA_ANCHOR_0_2" },
	{ 0x76b8, "YUV_MIXERL1_LUMA_ANCHOR_0_4" },
	{ 0x76bc, "YUV_MIXERL1_LUMA_ANCHOR_0_6" },
	{ 0x76c0, "YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_0" },
	{ 0x76c4, "YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_2" },
	{ 0x76c8, "YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_4" },
	{ 0x76cc, "YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_6" },
	{ 0x76d0, "YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_0" },
	{ 0x76d4, "YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_2" },
	{ 0x76d8, "YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_4" },
	{ 0x76dc, "YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_6" },
	{ 0x76e0, "YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_0" },
	{ 0x76e4, "YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_2" },
	{ 0x76e8, "YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_4" },
	{ 0x76ec, "YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_6" },
	{ 0x76f0, "YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_0" },
	{ 0x76f4, "YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_2" },
	{ 0x76f8, "YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_4" },
	{ 0x76fc, "YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_6" },
	{ 0x7700, "YUV_MIXERL1_LF_HF_DECOMP_EN" },
	{ 0x7704, "YUV_MIXERL1_OUTPUT_WGT_MODE" },
	{ 0x7708, "YUV_MIXERL1_BINNING_X" },
	{ 0x770c, "YUV_MIXERL1_BINNING_Y" },
	{ 0x7710, "YUV_MIXERL1_BIQUAD_SCALE_SHIFT_ADDER" },
	{ 0x7714, "YUV_MIXERL1_BIQUAD_FACTOR_A_Y" },
	{ 0x7718, "YUV_MIXERL1_RADIAL_CENTER_X" },
	{ 0x771c, "YUV_MIXERL1_RADIAL_THRESH_LIMIT" },
	{ 0x7720, "YUV_MIXERL1_RADIAL_TUNE_SHIFT" },
	{ 0x7724, "YUV_MIXERL1_ELLIPTIC_FACTOR" },
	{ 0x7728, "YUV_MIXERL1_MC_REFINE_EN" },
	{ 0x772c, "YUV_MIXERL1_MC_REFINE_FALLBACK_TH_MIN" },
	{ 0x7730, "YUV_MIXERL1_DLFE_WGT_EN" },
	{ 0x7734, "YUV_MIXERL1_COST_EN" },
	{ 0x7738, "YUV_MIXERL1_FLAT_COST_MIN_MAX" },
	{ 0x773c, "YUV_MIXERL1_FLAT_COST" },
	{ 0x7740, "YUV_MIXERL1_LUMA_SCALE_RATIO" },
	{ 0x7744, "YUV_MIXERL1_PD" },
	{ 0x7748, "YUV_MIXERL1_PEDESTAL" },
	{ 0x7750, "YUV_MIXERL1_SEGVEC_THRESHOLD_EN" },
	{ 0x7754, "YUV_MIXERL1_SEGVEC_SEGMENT_EN" },
	{ 0x7758, "YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_0" },
	{ 0x775c, "YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_4" },
	{ 0x7760, "YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_0" },
	{ 0x7764, "YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_4" },
	{ 0x7768, "YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_0" },
	{ 0x776c, "YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_4" },
	{ 0x7770, "YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_0" },
	{ 0x7774, "YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_2" },
	{ 0x7778, "YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_4" },
	{ 0x777c, "YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_6" },
	{ 0x7780, "YUV_MIXERL1_SEGVEC_THRESH_0_0" },
	{ 0x7784, "YUV_MIXERL1_SEGVEC_THRESH_0_2" },
	{ 0x7788, "YUV_MIXERL1_SEGVEC_THRESH_0_4" },
	{ 0x778c, "YUV_MIXERL1_SEGVEC_THRESH_0_6" },
	{ 0x7790, "YUV_MIXERL1_MOTION_UNCERT_RADIAL_OFF_EN" },
	{ 0x7794, "YUV_MIXERL1_MOTION_UNCERT_RADIAL_SCALE" },
	{ 0x7800, "YUV_MIXERL2_ENABLE" },
	{ 0x7804, "YUV_MIXERL2_STILL_EN" },
	{ 0x7808, "YUV_MIXERL2_WGT_UPDATE_EN" },
	{ 0x780c, "YUV_MIXERL2_MODE" },
	{ 0x7810, "YUV_MIXERL2_MINIMUM_FLIT_EN" },
	{ 0x7814, "YUV_MIXERL2_SAD_SHIFT" },
	{ 0x7818, "YUV_MIXERL2_SAD_Y_GAIN" },
	{ 0x7820, "YUV_MIXERL2_THRESH_SLOPE_0_0" },
	{ 0x7824, "YUV_MIXERL2_THRESH_SLOPE_0_2" },
	{ 0x7828, "YUV_MIXERL2_THRESH_SLOPE_0_4" },
	{ 0x782c, "YUV_MIXERL2_THRESH_SLOPE_0_6" },
	{ 0x7830, "YUV_MIXERL2_THRESH_0_0" },
	{ 0x7834, "YUV_MIXERL2_THRESH_0_2" },
	{ 0x7838, "YUV_MIXERL2_THRESH_0_4" },
	{ 0x783c, "YUV_MIXERL2_THRESH_0_6" },
	{ 0x7840, "YUV_MIXERL2_SUB_WEIGHT_0_0" },
	{ 0x7844, "YUV_MIXERL2_SUB_WEIGHT_0_4" },
	{ 0x7848, "YUV_MIXERL2_SUB_THRESH_0_0" },
	{ 0x7850, "YUV_MIXERL2_SUB_THRESH_0_2" },
	{ 0x7854, "YUV_MIXERL2_SUB_THRESH_0_4" },
	{ 0x7858, "YUV_MIXERL2_SUB_THRESH_0_6" },
	{ 0x7860, "YUV_MIXERL2_SUB_THRESH_WIDTH_0_0" },
	{ 0x7864, "YUV_MIXERL2_SUB_THRESH_WIDTH_0_2" },
	{ 0x7868, "YUV_MIXERL2_SUB_THRESH_WIDTH_0_4" },
	{ 0x786c, "YUV_MIXERL2_SUB_THRESH_WIDTH_0_6" },
	{ 0x7870, "YUV_MIXERL2_SUB_THRESH_SLOPE_0_0" },
	{ 0x7874, "YUV_MIXERL2_SUB_THRESH_SLOPE_0_2" },
	{ 0x7878, "YUV_MIXERL2_SUB_THRESH_SLOPE_0_4" },
	{ 0x787c, "YUV_MIXERL2_SUB_THRESH_SLOPE_0_6" },
	{ 0x7880, "YUV_MIXERL2_WGT_SAD" },
	{ 0x7884, "YUV_MIXERL2_WGT_PD" },
	{ 0x7888, "YUV_MIXERL2_WGT_ZSAD" },
	{ 0x788c, "YUV_MIXERL2_WGT_MOTION_UNCERT" },
	{ 0x7890, "YUV_MIXERL2_COST_SHIFT" },
	{ 0x7894, "YUV_MIXERL2_YUV_MERGING_SEP" },
	{ 0x7898, "YUV_MIXERL2_YUV_MERGING_SEP_WEIGHTUV" },
	{ 0x789c, "YUV_MIXERL2_INHERITANCE_WEIGHT_FRACS" },
	{ 0x78a0, "YUV_MIXERL2_MAX_INHERITANCE_WEIGHT" },
	{ 0x78a4, "YUV_MIXERL2_UPDATE_WGTTOMEM_EN" },
	{ 0x78a8, "YUV_MIXERL2_WEIGHT_UPDATE_OOB_EN" },
	{ 0x78ac, "YUV_MIXERL2_TNR_MONO_EN" },
	{ 0x78b0, "YUV_MIXERL2_LUMA_ANCHOR_0_0" },
	{ 0x78b4, "YUV_MIXERL2_LUMA_ANCHOR_0_2" },
	{ 0x78b8, "YUV_MIXERL2_LUMA_ANCHOR_0_4" },
	{ 0x78bc, "YUV_MIXERL2_LUMA_ANCHOR_0_6" },
	{ 0x78c0, "YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_0" },
	{ 0x78c4, "YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_2" },
	{ 0x78c8, "YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_4" },
	{ 0x78cc, "YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_6" },
	{ 0x78d0, "YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_0" },
	{ 0x78d4, "YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_2" },
	{ 0x78d8, "YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_4" },
	{ 0x78dc, "YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_6" },
	{ 0x78e0, "YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_0" },
	{ 0x78e4, "YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_2" },
	{ 0x78e8, "YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_4" },
	{ 0x78ec, "YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_6" },
	{ 0x78f0, "YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_0" },
	{ 0x78f4, "YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_2" },
	{ 0x78f8, "YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_4" },
	{ 0x78fc, "YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_6" },
	{ 0x7900, "YUV_MIXERL2_LF_HF_DECOMP_EN" },
	{ 0x7904, "YUV_MIXERL2_OUTPUT_WGT_MODE" },
	{ 0x7908, "YUV_MIXERL2_BINNING_X" },
	{ 0x790c, "YUV_MIXERL2_BINNING_Y" },
	{ 0x7910, "YUV_MIXERL2_BIQUAD_SCALE_SHIFT_ADDER" },
	{ 0x7914, "YUV_MIXERL2_BIQUAD_FACTOR_A_Y" },
	{ 0x7918, "YUV_MIXERL2_RADIAL_CENTER_X" },
	{ 0x791c, "YUV_MIXERL2_RADIAL_THRESH_LIMIT" },
	{ 0x7920, "YUV_MIXERL2_RADIAL_TUNE_SHIFT" },
	{ 0x7924, "YUV_MIXERL2_ELLIPTIC_FACTOR" },
	{ 0x7928, "YUV_MIXERL2_MC_REFINE_EN" },
	{ 0x792c, "YUV_MIXERL2_MC_REFINE_FALLBACK_TH_MIN" },
	{ 0x7930, "YUV_MIXERL2_DLFE_WGT_EN" },
	{ 0x7934, "YUV_MIXERL2_COST_EN" },
	{ 0x7938, "YUV_MIXERL2_FLAT_COST_MIN_MAX" },
	{ 0x793c, "YUV_MIXERL2_FLAT_COST" },
	{ 0x7940, "YUV_MIXERL2_LUMA_SCALE_RATIO" },
	{ 0x7944, "YUV_MIXERL2_PD" },
	{ 0x7948, "YUV_MIXERL2_PEDESTAL" },
	{ 0x7950, "YUV_MIXERL2_SEGVEC_THRESHOLD_EN" },
	{ 0x7954, "YUV_MIXERL2_SEGVEC_SEGMENT_EN" },
	{ 0x7958, "YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_0" },
	{ 0x795c, "YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_4" },
	{ 0x7960, "YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_0" },
	{ 0x7964, "YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_4" },
	{ 0x7968, "YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_0" },
	{ 0x796c, "YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_4" },
	{ 0x7970, "YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_0" },
	{ 0x7974, "YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_2" },
	{ 0x7978, "YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_4" },
	{ 0x797c, "YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_6" },
	{ 0x7980, "YUV_MIXERL2_SEGVEC_THRESH_0_0" },
	{ 0x7984, "YUV_MIXERL2_SEGVEC_THRESH_0_2" },
	{ 0x7988, "YUV_MIXERL2_SEGVEC_THRESH_0_4" },
	{ 0x798c, "YUV_MIXERL2_SEGVEC_THRESH_0_6" },
	{ 0x7990, "YUV_MIXERL2_MOTION_UNCERT_RADIAL_OFF_EN" },
	{ 0x7994, "YUV_MIXERL2_MOTION_UNCERT_RADIAL_SCALE" },
	{ 0x7a00, "YUV_MIXERL3_ENABLE" },
	{ 0x7a04, "YUV_MIXERL3_STILL_EN" },
	{ 0x7a08, "YUV_MIXERL3_WGT_UPDATE_EN" },
	{ 0x7a0c, "YUV_MIXERL3_MODE" },
	{ 0x7a10, "YUV_MIXERL3_MINIMUM_FLIT_EN" },
	{ 0x7a14, "YUV_MIXERL3_SAD_SHIFT" },
	{ 0x7a18, "YUV_MIXERL3_SAD_Y_GAIN" },
	{ 0x7a20, "YUV_MIXERL3_THRESH_SLOPE_0_0" },
	{ 0x7a24, "YUV_MIXERL3_THRESH_SLOPE_0_2" },
	{ 0x7a28, "YUV_MIXERL3_THRESH_SLOPE_0_4" },
	{ 0x7a2c, "YUV_MIXERL3_THRESH_SLOPE_0_6" },
	{ 0x7a30, "YUV_MIXERL3_THRESH_0_0" },
	{ 0x7a34, "YUV_MIXERL3_THRESH_0_2" },
	{ 0x7a38, "YUV_MIXERL3_THRESH_0_4" },
	{ 0x7a3c, "YUV_MIXERL3_THRESH_0_6" },
	{ 0x7a40, "YUV_MIXERL3_SUB_WEIGHT_0_0" },
	{ 0x7a44, "YUV_MIXERL3_SUB_WEIGHT_0_4" },
	{ 0x7a48, "YUV_MIXERL3_SUB_THRESH_0_0" },
	{ 0x7a50, "YUV_MIXERL3_SUB_THRESH_0_2" },
	{ 0x7a54, "YUV_MIXERL3_SUB_THRESH_0_4" },
	{ 0x7a58, "YUV_MIXERL3_SUB_THRESH_0_6" },
	{ 0x7a60, "YUV_MIXERL3_SUB_THRESH_WIDTH_0_0" },
	{ 0x7a64, "YUV_MIXERL3_SUB_THRESH_WIDTH_0_2" },
	{ 0x7a68, "YUV_MIXERL3_SUB_THRESH_WIDTH_0_4" },
	{ 0x7a6c, "YUV_MIXERL3_SUB_THRESH_WIDTH_0_6" },
	{ 0x7a70, "YUV_MIXERL3_SUB_THRESH_SLOPE_0_0" },
	{ 0x7a74, "YUV_MIXERL3_SUB_THRESH_SLOPE_0_2" },
	{ 0x7a78, "YUV_MIXERL3_SUB_THRESH_SLOPE_0_4" },
	{ 0x7a7c, "YUV_MIXERL3_SUB_THRESH_SLOPE_0_6" },
	{ 0x7a80, "YUV_MIXERL3_WGT_SAD" },
	{ 0x7a84, "YUV_MIXERL3_WGT_PD" },
	{ 0x7a88, "YUV_MIXERL3_WGT_ZSAD" },
	{ 0x7a8c, "YUV_MIXERL3_WGT_MOTION_UNCERT" },
	{ 0x7a90, "YUV_MIXERL3_COST_SHIFT" },
	{ 0x7a94, "YUV_MIXERL3_YUV_MERGING_SEP" },
	{ 0x7a98, "YUV_MIXERL3_YUV_MERGING_SEP_WEIGHTUV" },
	{ 0x7a9c, "YUV_MIXERL3_INHERITANCE_WEIGHT_FRACS" },
	{ 0x7aa0, "YUV_MIXERL3_MAX_INHERITANCE_WEIGHT" },
	{ 0x7aa4, "YUV_MIXERL3_UPDATE_WGTTOMEM_EN" },
	{ 0x7aa8, "YUV_MIXERL3_WEIGHT_UPDATE_OOB_EN" },
	{ 0x7aac, "YUV_MIXERL3_TNR_MONO_EN" },
	{ 0x7ab0, "YUV_MIXERL3_LUMA_ANCHOR_0_0" },
	{ 0x7ab4, "YUV_MIXERL3_LUMA_ANCHOR_0_2" },
	{ 0x7ab8, "YUV_MIXERL3_LUMA_ANCHOR_0_4" },
	{ 0x7abc, "YUV_MIXERL3_LUMA_ANCHOR_0_6" },
	{ 0x7ac0, "YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_0" },
	{ 0x7ac4, "YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_2" },
	{ 0x7ac8, "YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_4" },
	{ 0x7acc, "YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_6" },
	{ 0x7ad0, "YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_0" },
	{ 0x7ad4, "YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_2" },
	{ 0x7ad8, "YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_4" },
	{ 0x7adc, "YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_6" },
	{ 0x7ae0, "YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_0" },
	{ 0x7ae4, "YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_2" },
	{ 0x7ae8, "YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_4" },
	{ 0x7aec, "YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_6" },
	{ 0x7af0, "YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_0" },
	{ 0x7af4, "YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_2" },
	{ 0x7af8, "YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_4" },
	{ 0x7afc, "YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_6" },
	{ 0x7b00, "YUV_MIXERL3_LF_HF_DECOMP_EN" },
	{ 0x7b04, "YUV_MIXERL3_OUTPUT_WGT_MODE" },
	{ 0x7b08, "YUV_MIXERL3_BINNING_X" },
	{ 0x7b0c, "YUV_MIXERL3_BINNING_Y" },
	{ 0x7b10, "YUV_MIXERL3_BIQUAD_SCALE_SHIFT_ADDER" },
	{ 0x7b14, "YUV_MIXERL3_BIQUAD_FACTOR_A_Y" },
	{ 0x7b18, "YUV_MIXERL3_RADIAL_CENTER_X" },
	{ 0x7b1c, "YUV_MIXERL3_RADIAL_THRESH_LIMIT" },
	{ 0x7b20, "YUV_MIXERL3_RADIAL_TUNE_SHIFT" },
	{ 0x7b24, "YUV_MIXERL3_ELLIPTIC_FACTOR" },
	{ 0x7b28, "YUV_MIXERL3_MC_REFINE_EN" },
	{ 0x7b2c, "YUV_MIXERL3_MC_REFINE_FALLBACK_TH_MIN" },
	{ 0x7b30, "YUV_MIXERL3_DLFE_WGT_EN" },
	{ 0x7b34, "YUV_MIXERL3_COST_EN" },
	{ 0x7b38, "YUV_MIXERL3_FLAT_COST_MIN_MAX" },
	{ 0x7b3c, "YUV_MIXERL3_FLAT_COST" },
	{ 0x7b40, "YUV_MIXERL3_LUMA_SCALE_RATIO" },
	{ 0x7b44, "YUV_MIXERL3_PD" },
	{ 0x7b48, "YUV_MIXERL3_PEDESTAL" },
	{ 0x7b50, "YUV_MIXERL3_SEGVEC_THRESHOLD_EN" },
	{ 0x7b54, "YUV_MIXERL3_SEGVEC_SEGMENT_EN" },
	{ 0x7b58, "YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_0" },
	{ 0x7b5c, "YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_4" },
	{ 0x7b60, "YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_0" },
	{ 0x7b64, "YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_4" },
	{ 0x7b68, "YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_0" },
	{ 0x7b6c, "YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_4" },
	{ 0x7b70, "YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_0" },
	{ 0x7b74, "YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_2" },
	{ 0x7b78, "YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_4" },
	{ 0x7b7c, "YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_6" },
	{ 0x7b80, "YUV_MIXERL3_SEGVEC_THRESH_0_0" },
	{ 0x7b84, "YUV_MIXERL3_SEGVEC_THRESH_0_2" },
	{ 0x7b88, "YUV_MIXERL3_SEGVEC_THRESH_0_4" },
	{ 0x7b8c, "YUV_MIXERL3_SEGVEC_THRESH_0_6" },
	{ 0x7b90, "YUV_MIXERL3_MOTION_UNCERT_RADIAL_OFF_EN" },
	{ 0x7b94, "YUV_MIXERL3_MOTION_UNCERT_RADIAL_SCALE" },
	{ 0x7c00, "YUV_MIXERL4_ENABLE" },
	{ 0x7c04, "YUV_MIXERL4_STILL_EN" },
	{ 0x7c08, "YUV_MIXERL4_WGT_UPDATE_EN" },
	{ 0x7c0c, "YUV_MIXERL4_MODE" },
	{ 0x7c10, "YUV_MIXERL4_MINIMUM_FLIT_EN" },
	{ 0x7c14, "YUV_MIXERL4_SAD_SHIFT" },
	{ 0x7c18, "YUV_MIXERL4_SAD_Y_GAIN" },
	{ 0x7c20, "YUV_MIXERL4_THRESH_SLOPE_0_0" },
	{ 0x7c24, "YUV_MIXERL4_THRESH_SLOPE_0_2" },
	{ 0x7c28, "YUV_MIXERL4_THRESH_SLOPE_0_4" },
	{ 0x7c2c, "YUV_MIXERL4_THRESH_SLOPE_0_6" },
	{ 0x7c30, "YUV_MIXERL4_THRESH_0_0" },
	{ 0x7c34, "YUV_MIXERL4_THRESH_0_2" },
	{ 0x7c38, "YUV_MIXERL4_THRESH_0_4" },
	{ 0x7c3c, "YUV_MIXERL4_THRESH_0_6" },
	{ 0x7c40, "YUV_MIXERL4_SUB_WEIGHT_0_0" },
	{ 0x7c44, "YUV_MIXERL4_SUB_WEIGHT_0_4" },
	{ 0x7c48, "YUV_MIXERL4_SUB_THRESH_0_0" },
	{ 0x7c50, "YUV_MIXERL4_SUB_THRESH_0_2" },
	{ 0x7c54, "YUV_MIXERL4_SUB_THRESH_0_4" },
	{ 0x7c58, "YUV_MIXERL4_SUB_THRESH_0_6" },
	{ 0x7c60, "YUV_MIXERL4_SUB_THRESH_WIDTH_0_0" },
	{ 0x7c64, "YUV_MIXERL4_SUB_THRESH_WIDTH_0_2" },
	{ 0x7c68, "YUV_MIXERL4_SUB_THRESH_WIDTH_0_4" },
	{ 0x7c6c, "YUV_MIXERL4_SUB_THRESH_WIDTH_0_6" },
	{ 0x7c70, "YUV_MIXERL4_SUB_THRESH_SLOPE_0_0" },
	{ 0x7c74, "YUV_MIXERL4_SUB_THRESH_SLOPE_0_2" },
	{ 0x7c78, "YUV_MIXERL4_SUB_THRESH_SLOPE_0_4" },
	{ 0x7c7c, "YUV_MIXERL4_SUB_THRESH_SLOPE_0_6" },
	{ 0x7c80, "YUV_MIXERL4_WGT_SAD" },
	{ 0x7c84, "YUV_MIXERL4_WGT_PD" },
	{ 0x7c88, "YUV_MIXERL4_WGT_ZSAD" },
	{ 0x7c8c, "YUV_MIXERL4_WGT_MOTION_UNCERT" },
	{ 0x7c90, "YUV_MIXERL4_COST_SHIFT" },
	{ 0x7c94, "YUV_MIXERL4_YUV_MERGING_SEP" },
	{ 0x7c98, "YUV_MIXERL4_YUV_MERGING_SEP_WEIGHTUV" },
	{ 0x7c9c, "YUV_MIXERL4_INHERITANCE_WEIGHT_FRACS" },
	{ 0x7ca0, "YUV_MIXERL4_MAX_INHERITANCE_WEIGHT" },
	{ 0x7ca4, "YUV_MIXERL4_UPDATE_WGTTOMEM_EN" },
	{ 0x7ca8, "YUV_MIXERL4_WEIGHT_UPDATE_OOB_EN" },
	{ 0x7cac, "YUV_MIXERL4_TNR_MONO_EN" },
	{ 0x7cb0, "YUV_MIXERL4_LUMA_ANCHOR_0_0" },
	{ 0x7cb4, "YUV_MIXERL4_LUMA_ANCHOR_0_2" },
	{ 0x7cb8, "YUV_MIXERL4_LUMA_ANCHOR_0_4" },
	{ 0x7cbc, "YUV_MIXERL4_LUMA_ANCHOR_0_6" },
	{ 0x7cc0, "YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_0" },
	{ 0x7cc4, "YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_2" },
	{ 0x7cc8, "YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_4" },
	{ 0x7ccc, "YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_6" },
	{ 0x7cd0, "YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_0" },
	{ 0x7cd4, "YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_2" },
	{ 0x7cd8, "YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_4" },
	{ 0x7cdc, "YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_6" },
	{ 0x7ce0, "YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_0" },
	{ 0x7ce4, "YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_2" },
	{ 0x7ce8, "YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_4" },
	{ 0x7cec, "YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_6" },
	{ 0x7cf0, "YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_0" },
	{ 0x7cf4, "YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_2" },
	{ 0x7cf8, "YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_4" },
	{ 0x7cfc, "YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_6" },
	{ 0x7d00, "YUV_MIXERL4_LF_HF_DECOMP_EN" },
	{ 0x7d04, "YUV_MIXERL4_OUTPUT_WGT_MODE" },
	{ 0x7d08, "YUV_MIXERL4_BINNING_X" },
	{ 0x7d0c, "YUV_MIXERL4_BINNING_Y" },
	{ 0x7d10, "YUV_MIXERL4_BIQUAD_SCALE_SHIFT_ADDER" },
	{ 0x7d14, "YUV_MIXERL4_BIQUAD_FACTOR_A_Y" },
	{ 0x7d18, "YUV_MIXERL4_RADIAL_CENTER_X" },
	{ 0x7d1c, "YUV_MIXERL4_RADIAL_THRESH_LIMIT" },
	{ 0x7d20, "YUV_MIXERL4_RADIAL_TUNE_SHIFT" },
	{ 0x7d24, "YUV_MIXERL4_ELLIPTIC_FACTOR" },
	{ 0x7d28, "YUV_MIXERL4_MC_REFINE_EN" },
	{ 0x7d2c, "YUV_MIXERL4_MC_REFINE_FALLBACK_TH_MIN" },
	{ 0x7d30, "YUV_MIXERL4_DLFE_WGT_EN" },
	{ 0x7d34, "YUV_MIXERL4_COST_EN" },
	{ 0x7d38, "YUV_MIXERL4_FLAT_COST_MIN_MAX" },
	{ 0x7d3c, "YUV_MIXERL4_FLAT_COST" },
	{ 0x7d40, "YUV_MIXERL4_LUMA_SCALE_RATIO" },
	{ 0x7d44, "YUV_MIXERL4_PD" },
	{ 0x7d48, "YUV_MIXERL4_PEDESTAL" },
	{ 0x7d50, "YUV_MIXERL4_SEGVEC_THRESHOLD_EN" },
	{ 0x7d54, "YUV_MIXERL4_SEGVEC_SEGMENT_EN" },
	{ 0x7d58, "YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_0" },
	{ 0x7d5c, "YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_4" },
	{ 0x7d60, "YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_0" },
	{ 0x7d64, "YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_4" },
	{ 0x7d68, "YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_0" },
	{ 0x7d6c, "YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_4" },
	{ 0x7d70, "YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_0" },
	{ 0x7d74, "YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_2" },
	{ 0x7d78, "YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_4" },
	{ 0x7d7c, "YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_6" },
	{ 0x7d80, "YUV_MIXERL4_SEGVEC_THRESH_0_0" },
	{ 0x7d84, "YUV_MIXERL4_SEGVEC_THRESH_0_2" },
	{ 0x7d88, "YUV_MIXERL4_SEGVEC_THRESH_0_4" },
	{ 0x7d8c, "YUV_MIXERL4_SEGVEC_THRESH_0_6" },
	{ 0x7d90, "YUV_MIXERL4_MOTION_UNCERT_RADIAL_OFF_EN" },
	{ 0x7d94, "YUV_MIXERL4_MOTION_UNCERT_RADIAL_SCALE" },
	{ 0x7e00, "YUV_CRC_L1_LBCTRL_IN_CURR_IMG" },
	{ 0x7e04, "YUV_CRC_L2_LBCTRL_IN_CURR_IMG" },
	{ 0x7e08, "YUV_CRC_L3_LBCTRL_IN_CURR_IMG" },
	{ 0x7e0c, "YUV_CRC_L4_LBCTRL_IN_CURR_IMG" },
	{ 0x7e10, "YUV_CRC_L1_LBCTRL_IN_PREV_IMG" },
	{ 0x7e14, "YUV_CRC_L1_LBCTRL_IN_PREV_WGT" },
	{ 0x7e18, "YUV_CRC_L2_LBCTRL_IN_PREV_IMG" },
	{ 0x7e1c, "YUV_CRC_L2_LBCTRL_IN_PREV_WGT" },
	{ 0x7e20, "YUV_CRC_L3_LBCTRL_IN_PREV_IMG" },
	{ 0x7e24, "YUV_CRC_L3_LBCTRL_IN_PREV_WGT" },
	{ 0x7e28, "YUV_CRC_L4_LBCTRL_IN_PREV_IMG" },
	{ 0x7e2c, "YUV_CRC_L4_LBCTRL_IN_PREV_WGT" },
	{ 0x7e30, "YUV_CRC_L1_MIXER_OUT_OTF_0" },
	{ 0x7e34, "YUV_CRC_L1_MIXER_OUT_OTF_1" },
	{ 0x7e38, "YUV_CRC_L2_MIXER_OUT_OTF_0" },
	{ 0x7e3c, "YUV_CRC_L2_MIXER_OUT_OTF_1" },
	{ 0x7e40, "YUV_CRC_L3_MIXER_OUT_OTF_0" },
	{ 0x7e44, "YUV_CRC_L3_MIXER_OUT_OTF_1" },
	{ 0x7e48, "YUV_CRC_L4_MIXER_OUT_OTF_0" },
	{ 0x7e4c, "YUV_CRC_L4_MIXER_OUT_OTF_1" },
	{ 0x7e50, "YUV_CRC_L1_MIXER_OUT_DMA" },
	{ 0x7e54, "YUV_CRC_L2_MIXER_OUT_DMA" },
	{ 0x7e58, "YUV_CRC_L3_MIXER_OUT_DMA" },
	{ 0x7e5c, "YUV_CRC_L4_MIXER_OUT_DMA" },
	{ 0x7e60, "YUV_CRC_L1_WDMA_IN" },
	{ 0x7e64, "YUV_CRC_L2_WDMA_IN" },
	{ 0x7e68, "YUV_CRC_L3_WDMA_IN" },
	{ 0x7e6c, "YUV_CRC_L4_WDMA_IN" },
};

#define MTNR1_R_CMDQ_ENABLE 0x0000
#define MTNR1_R_CMDQ_STOP_CRPT_ENABLE 0x0008
#define MTNR1_R_SW_RESET 0x0010
#define MTNR1_R_SW_CORE_RESET 0x0014
#define MTNR1_R_SW_APB_RESET 0x0018
#define MTNR1_R_TRANS_STOP_REQ 0x001c
#define MTNR1_R_TRANS_STOP_REQ_RDY 0x0020
#define MTNR1_R_IP_APG_MODE 0x0028
#define MTNR1_R_IP_CLOCK_DOWN_MODE 0x002c
#define MTNR1_R_IP_PROCESSING 0x0030
#define MTNR1_R_FORCE_INTERNAL_CLOCK 0x0034
#define MTNR1_R_DEBUG_CLOCK_ENABLE 0x0038
#define MTNR1_R_IP_POST_FRAME_GAP 0x003c
#define MTNR1_R_IP_DRCG_ENABLE 0x0040
#define MTNR1_R_AUTO_IGNORE_INTERRUPT_ENABLE 0x0050
#define MTNR1_R_IP_USE_SW_FINISH_COND 0x0058
#define MTNR1_R_SW_FINISH_COND_ENABLE 0x005c
#define MTNR1_R_IP_CORRUPTED_COND_ENABLE 0x006c
#define MTNR1_R_IP_USE_OTF_PATH_67 0x0074
#define MTNR1_R_IP_USE_OTF_PATH_45 0x0078
#define MTNR1_R_IP_USE_OTF_PATH_23 0x007c
#define MTNR1_R_IP_USE_OTF_PATH_01 0x0080
#define MTNR1_R_IP_USE_CINFIFO_NEW_FRAME_IN 0x0084
#define MTNR1_R_SECU_CTRL_TZINFO_ICTRL 0x00c8
#define MTNR1_R_ICTRL_CSUB_BASE_ADDR 0x00d0
#define MTNR1_R_ICTRL_CSUB_RECV_TURN_OFF_MSG 0x00d4
#define MTNR1_R_ICTRL_CSUB_RECV_IP_INFO_MSG 0x00d8
#define MTNR1_R_ICTRL_CSUB_CONNECTION_TEST_MSG 0x00dc
#define MTNR1_R_ICTRL_CSUB_MSG_SEND_ENABLE 0x00e0
#define MTNR1_R_ICTRL_CSUB_INT0_EV_ENABLE 0x00e4
#define MTNR1_R_ICTRL_CSUB_INT1_EV_ENABLE 0x00e8
#define MTNR1_R_ICTRL_CSUB_IP_S_EV_ENABLE 0x00ec
#define MTNR1_R_YUV_MAIN_CTRL_VERSION 0x0200
#define MTNR1_R_YUV_MAIN_CTRL_OTF_SEG_EN 0x0204
#define MTNR1_R_YUV_MAIN_CTRL_STILL_LAST_FRAME_EN 0x0208
#define MTNR1_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L1 0x0210
#define MTNR1_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L2 0x0214
#define MTNR1_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L3 0x0218
#define MTNR1_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L4 0x021c
#define MTNR1_R_YUV_MAIN_CTRL_CRC_EN 0x0220
#define MTNR1_R_YUV_MAIN_CTRL_LAYER_TEST_EN 0x0230
#define MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL1_CTRL 0x0240
#define MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL2_CTRL 0x0244
#define MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL3_CTRL 0x0248
#define MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL4_CTRL 0x024c
#define MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL1_CTRL 0x0250
#define MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL2_CTRL 0x0254
#define MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL3_CTRL 0x0258
#define MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL4_CTRL 0x025c
#define MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL2_CTRL 0x0260
#define MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL3_CTRL 0x0264
#define MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL4_CTRL 0x0268
#define MTNR1_R_YUV_DTPL1_CTRL 0x0280
#define MTNR1_R_YUV_DTPL1_TEST_DATA_Y 0x0284
#define MTNR1_R_YUV_DTPL1_TEST_DATA_U 0x0288
#define MTNR1_R_YUV_DTPL1_TEST_DATA_V 0x028c
#define MTNR1_R_YUV_DTPL1_STREAM_CRC 0x0290
#define MTNR1_R_YUV_DTPL2_CTRL 0x02a0
#define MTNR1_R_YUV_DTPL2_TEST_DATA_Y 0x02a4
#define MTNR1_R_YUV_DTPL2_TEST_DATA_U 0x02a8
#define MTNR1_R_YUV_DTPL2_TEST_DATA_V 0x02ac
#define MTNR1_R_YUV_DTPL2_STREAM_CRC 0x02b0
#define MTNR1_R_YUV_DTPL3_CTRL 0x02c0
#define MTNR1_R_YUV_DTPL3_TEST_DATA_Y 0x02c4
#define MTNR1_R_YUV_DTPL3_TEST_DATA_U 0x02c8
#define MTNR1_R_YUV_DTPL3_TEST_DATA_V 0x02cc
#define MTNR1_R_YUV_DTPL3_STREAM_CRC 0x02d0
#define MTNR1_R_YUV_DTPL4_CTRL 0x02e0
#define MTNR1_R_YUV_DTPL4_TEST_DATA_Y 0x02e4
#define MTNR1_R_YUV_DTPL4_TEST_DATA_U 0x02e8
#define MTNR1_R_YUV_DTPL4_TEST_DATA_V 0x02ec
#define MTNR1_R_YUV_DTPL4_STREAM_CRC 0x02f0
#define MTNR1_R_CMDQ_QUE_CMD_H 0x0400
#define MTNR1_R_CMDQ_QUE_CMD_M 0x0404
#define MTNR1_R_CMDQ_QUE_CMD_L 0x0408
#define MTNR1_R_CMDQ_ADD_TO_QUEUE_0 0x040c
#define MTNR1_R_CMDQ_AUTO_CONV_ENABLE 0x0418
#define MTNR1_R_CMDQ_LOCK 0x0440
#define MTNR1_R_CMDQ_CTRL_SETSEL_EN 0x0450
#define MTNR1_R_CMDQ_SETSEL 0x0454
#define MTNR1_R_CMDQ_FLUSH_QUEUE_0 0x0460
#define MTNR1_R_CMDQ_SWAP_QUEUE_0 0x046c
#define MTNR1_R_CMDQ_ROTATE_QUEUE_0 0x0478
#define MTNR1_R_CMDQ_HOLD_MARK_QUEUE_0 0x0484
#define MTNR1_R_CMDQ_DEBUG_STATUS_PRE_LOAD 0x0494
#define MTNR1_R_CMDQ_VHD_CONTROL 0x049c
#define MTNR1_R_CMDQ_FRAME_COUNTER_INC_TYPE 0x04a0
#define MTNR1_R_CMDQ_FRAME_COUNTER_RESET 0x04a4
#define MTNR1_R_CMDQ_FRAME_COUNTER 0x04a8
#define MTNR1_R_CMDQ_FRAME_ID 0x04ac
#define MTNR1_R_CMDQ_QUEUE_0_INFO 0x04b0
#define MTNR1_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG 0x04b4
#define MTNR1_R_CMDQ_DEBUG_QUE_0_CMD_H 0x04b8
#define MTNR1_R_CMDQ_DEBUG_QUE_0_CMD_M 0x04bc
#define MTNR1_R_CMDQ_DEBUG_QUE_0_CMD_L 0x04c0
#define MTNR1_R_CMDQ_DEBUG_STATUS 0x04ec
#define MTNR1_R_CMDQ_INT 0x04f0
#define MTNR1_R_CMDQ_INT_ENABLE 0x04f4
#define MTNR1_R_CMDQ_INT_STATUS 0x04f8
#define MTNR1_R_CMDQ_INT_CLEAR 0x04fc
#define MTNR1_R_C_LOADER_ENABLE 0x0500
#define MTNR1_R_C_LOADER_RESET 0x0504
#define MTNR1_R_C_LOADER_FAST_MODE 0x0508
#define MTNR1_R_C_LOADER_REMAP_EN 0x050c
#define MTNR1_R_C_LOADER_ACCESS_INTERVAL 0x0510
#define MTNR1_R_C_LOADER_REMAP_00_ADDR 0x0540
#define MTNR1_R_C_LOADER_REMAP_01_ADDR 0x0544
#define MTNR1_R_C_LOADER_REMAP_02_ADDR 0x0548
#define MTNR1_R_C_LOADER_REMAP_03_ADDR 0x054c
#define MTNR1_R_C_LOADER_REMAP_04_ADDR 0x0550
#define MTNR1_R_C_LOADER_REMAP_05_ADDR 0x0554
#define MTNR1_R_C_LOADER_REMAP_06_ADDR 0x0558
#define MTNR1_R_C_LOADER_REMAP_07_ADDR 0x055c
#define MTNR1_R_C_LOADER_LOGICAL_OFFSET_EN 0x0580
#define MTNR1_R_C_LOADER_LOGICAL_OFFSET 0x0584
#define MTNR1_R_C_LOADER_DEBUG_STATUS 0x05c0
#define MTNR1_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER 0x05c4
#define MTNR1_R_C_LOADER_DEBUG_HEADER_APB_COUNTER 0x05c8
#define MTNR1_R_C_LOADER_HEADER_CRC_SEED 0x05e0
#define MTNR1_R_C_LOADER_PAYLOAD_CRC_SEED 0x05e4
#define MTNR1_R_C_LOADER_HEADER_CRC_RESULT 0x05f0
#define MTNR1_R_C_LOADER_PAYLOAD_CRC_RESULT 0x05f4
#define MTNR1_R_COREX_ENABLE 0x0600
#define MTNR1_R_COREX_RESET 0x0604
#define MTNR1_R_COREX_FAST_MODE 0x0608
#define MTNR1_R_COREX_UPDATE_TYPE_0 0x060c
#define MTNR1_R_COREX_UPDATE_TYPE_1 0x0610
#define MTNR1_R_COREX_UPDATE_MODE_0 0x0614
#define MTNR1_R_COREX_UPDATE_MODE_1 0x0618
#define MTNR1_R_COREX_START_0 0x061c
#define MTNR1_R_COREX_START_1 0x0620
#define MTNR1_R_COREX_COPY_FROM_IP_0 0x0624
#define MTNR1_R_COREX_COPY_FROM_IP_1 0x0628
#define MTNR1_R_COREX_STATUS_0 0x062c
#define MTNR1_R_COREX_STATUS_1 0x0630
#define MTNR1_R_COREX_PRE_ADDR_CONFIG 0x0634
#define MTNR1_R_COREX_PRE_DATA_CONFIG 0x0638
#define MTNR1_R_COREX_POST_ADDR_CONFIG 0x063c
#define MTNR1_R_COREX_POST_DATA_CONFIG 0x0640
#define MTNR1_R_COREX_PRE_POST_CONFIG_EN 0x0644
#define MTNR1_R_COREX_TYPE_WRITE 0x0648
#define MTNR1_R_COREX_TYPE_WRITE_TRIGGER 0x064c
#define MTNR1_R_COREX_TYPE_READ 0x0650
#define MTNR1_R_COREX_TYPE_READ_OFFSET 0x0654
#define MTNR1_R_COREX_INT 0x0658
#define MTNR1_R_COREX_INT_STATUS 0x065c
#define MTNR1_R_COREX_INT_CLEAR 0x0660
#define MTNR1_R_COREX_INT_ENABLE 0x0664
#define MTNR1_R_INT_REQ_INT0 0x0800
#define MTNR1_R_INT_REQ_INT0_ENABLE 0x0804
#define MTNR1_R_INT_REQ_INT0_STATUS 0x0808
#define MTNR1_R_INT_REQ_INT0_CLEAR 0x080c
#define MTNR1_R_INT_REQ_INT1 0x0810
#define MTNR1_R_INT_REQ_INT1_ENABLE 0x0814
#define MTNR1_R_INT_REQ_INT1_STATUS 0x0818
#define MTNR1_R_INT_REQ_INT1_CLEAR 0x081c
#define MTNR1_R_INT_HIST_CURINT0 0x0900
#define MTNR1_R_INT_HIST_CURINT0_ENABLE 0x0904
#define MTNR1_R_INT_HIST_CURINT0_STATUS 0x0908
#define MTNR1_R_INT_HIST_CURINT1 0x090c
#define MTNR1_R_INT_HIST_CURINT1_ENABLE 0x0910
#define MTNR1_R_INT_HIST_CURINT1_STATUS 0x0914
#define MTNR1_R_INT_HIST_00_FRAME_ID 0x0918
#define MTNR1_R_INT_HIST_00_INT0 0x091c
#define MTNR1_R_INT_HIST_00_INT1 0x0920
#define MTNR1_R_INT_HIST_01_FRAME_ID 0x0924
#define MTNR1_R_INT_HIST_01_INT0 0x0928
#define MTNR1_R_INT_HIST_01_INT1 0x092c
#define MTNR1_R_INT_HIST_02_FRAME_ID 0x0930
#define MTNR1_R_INT_HIST_02_INT0 0x0934
#define MTNR1_R_INT_HIST_02_INT1 0x0938
#define MTNR1_R_INT_HIST_03_FRAME_ID 0x093c
#define MTNR1_R_INT_HIST_03_INT0 0x0940
#define MTNR1_R_INT_HIST_03_INT1 0x0944
#define MTNR1_R_INT_HIST_04_FRAME_ID 0x0948
#define MTNR1_R_INT_HIST_04_INT0 0x094c
#define MTNR1_R_INT_HIST_04_INT1 0x0950
#define MTNR1_R_INT_HIST_05_FRAME_ID 0x0954
#define MTNR1_R_INT_HIST_05_INT0 0x0958
#define MTNR1_R_INT_HIST_05_INT1 0x095c
#define MTNR1_R_INT_HIST_06_FRAME_ID 0x0960
#define MTNR1_R_INT_HIST_06_INT0 0x0964
#define MTNR1_R_INT_HIST_06_INT1 0x0968
#define MTNR1_R_INT_HIST_07_FRAME_ID 0x096c
#define MTNR1_R_INT_HIST_07_INT0 0x0970
#define MTNR1_R_INT_HIST_07_INT1 0x0974
#define MTNR1_R_SECU_CTRL_SEQID 0x0b00
#define MTNR1_R_SECU_CTRL_TZINFO_SEQID_0 0x0b10
#define MTNR1_R_SECU_CTRL_TZINFO_SEQID_1 0x0b14
#define MTNR1_R_SECU_CTRL_TZINFO_SEQID_2 0x0b18
#define MTNR1_R_SECU_CTRL_TZINFO_SEQID_3 0x0b1c
#define MTNR1_R_SECU_CTRL_TZINFO_SEQID_4 0x0b20
#define MTNR1_R_SECU_CTRL_TZINFO_SEQID_5 0x0b24
#define MTNR1_R_SECU_CTRL_TZINFO_SEQID_6 0x0b28
#define MTNR1_R_SECU_CTRL_TZINFO_SEQID_7 0x0b2c
#define MTNR1_R_SECU_OTF_SEQ_ID_PROT_ENABLE 0x0b58
#define MTNR1_R_PERF_MONITOR_ENABLE 0x0c00
#define MTNR1_R_PERF_MONITOR_CLEAR 0x0c04
#define MTNR1_R_PERF_MONITOR_INT_USER_SEL 0x0c08
#define MTNR1_R_PERF_MONITOR_INT_START 0x0c40
#define MTNR1_R_PERF_MONITOR_INT_END 0x0c44
#define MTNR1_R_PERF_MONITOR_INT_USER 0x0c48
#define MTNR1_R_PERF_MONITOR_PROCESS_PRE_CONFIG 0x0c4c
#define MTNR1_R_PERF_MONITOR_PROCESS_FRAME 0x0c50
#define MTNR1_R_IP_VERSION 0x0d00
#define MTNR1_R_COMMON_CTRL_VERSION 0x0d04
#define MTNR1_R_QCH_STATUS 0x0d08
#define MTNR1_R_IDLENESS_STATUS 0x0d0c
#define MTNR1_R_DEBUG_COUNTER_SIG_SEL 0x0d2c
#define MTNR1_R_DEBUG_COUNTER_0 0x0d30
#define MTNR1_R_DEBUG_COUNTER_1 0x0d34
#define MTNR1_R_DEBUG_COUNTER_2 0x0d38
#define MTNR1_R_DEBUG_COUNTER_3 0x0d3c
#define MTNR1_R_IP_BUSY_MONITOR_0 0x0d40
#define MTNR1_R_IP_BUSY_MONITOR_1 0x0d44
#define MTNR1_R_IP_BUSY_MONITOR_2 0x0d48
#define MTNR1_R_IP_BUSY_MONITOR_3 0x0d4c
#define MTNR1_R_IP_STALL_OUT_STATUS_0 0x0d60
#define MTNR1_R_IP_STALL_OUT_STATUS_1 0x0d64
#define MTNR1_R_IP_STALL_OUT_STATUS_2 0x0d68
#define MTNR1_R_IP_STALL_OUT_STATUS_3 0x0d6c
#define MTNR1_R_STOPEN_CRC_STOP_VALID_COUNT 0x0d80
#define MTNR1_R_SFR_ACCESS_LOG_ENABLE 0x0d88
#define MTNR1_R_SFR_ACCESS_LOG_CLEAR 0x0d8c
#define MTNR1_R_SFR_ACCESS_LOG_0 0x0d90
#define MTNR1_R_SFR_ACCESS_LOG_0_ADDRESS 0x0d94
#define MTNR1_R_SFR_ACCESS_LOG_1 0x0d98
#define MTNR1_R_SFR_ACCESS_LOG_1_ADDRESS 0x0d9c
#define MTNR1_R_SFR_ACCESS_LOG_2 0x0da0
#define MTNR1_R_SFR_ACCESS_LOG_2_ADDRESS 0x0da4
#define MTNR1_R_SFR_ACCESS_LOG_3 0x0da8
#define MTNR1_R_SFR_ACCESS_LOG_3_ADDRESS 0x0dac
#define MTNR1_R_IP_ROL_RESET 0x0dd0
#define MTNR1_R_IP_ROL_MODE 0x0dd4
#define MTNR1_R_IP_ROL_SELECT 0x0dd8
#define MTNR1_R_IP_INT_ON_COL_ROW 0x0de0
#define MTNR1_R_IP_INT_ON_COL_ROW_POS 0x0de4
#define MTNR1_R_FREEZE_FOR_DEBUG 0x0de8
#define MTNR1_R_FREEZE_EXTENSION_ENABLE 0x0dec
#define MTNR1_R_FREEZE_EN 0x0df0
#define MTNR1_R_FREEZE_COL_ROW_POS 0x0df4
#define MTNR1_R_FREEZE_CORRUPTED_ENABLE 0x0df8
#define MTNR1_R_STAT_CINFIFODLFEWGT_ENABLE 0x0e00
#define MTNR1_R_STAT_CINFIFODLFEWGT_CONFIG 0x0e04
#define MTNR1_R_STAT_CINFIFODLFEWGT_STALL_CTRL 0x0e08
#define MTNR1_R_STAT_CINFIFODLFEWGT_INTERVAL_VBLANK 0x0e0c
#define MTNR1_R_STAT_CINFIFODLFEWGT_INTERVALS 0x0e10
#define MTNR1_R_STAT_CINFIFODLFEWGT_STATUS 0x0e14
#define MTNR1_R_STAT_CINFIFODLFEWGT_INPUT_CNT 0x0e18
#define MTNR1_R_STAT_CINFIFODLFEWGT_STALL_CNT 0x0e1c
#define MTNR1_R_STAT_CINFIFODLFEWGT_FIFO_FULLNESS 0x0e20
#define MTNR1_R_STAT_CINFIFODLFEWGT_INT 0x0e40
#define MTNR1_R_STAT_CINFIFODLFEWGT_INT_ENABLE 0x0e44
#define MTNR1_R_STAT_CINFIFODLFEWGT_INT_STATUS 0x0e48
#define MTNR1_R_STAT_CINFIFODLFEWGT_INT_CLEAR 0x0e4c
#define MTNR1_R_STAT_CINFIFODLFEWGT_CORRUPTED_COND_ENABLE 0x0e50
#define MTNR1_R_STAT_CINFIFODLFEWGT_ROL_SELECT 0x0e54
#define MTNR1_R_STAT_CINFIFODLFEWGT_INTERVAL_VBLANK_AR 0x0e70
#define MTNR1_R_STAT_CINFIFODLFEWGT_INTERVAL_HBLANK_AR 0x0e74
#define MTNR1_R_STAT_CINFIFODLFEWGT_STREAM_CRC 0x0e7c
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_ENABLE 0x0f00
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_CONFIG 0x0f04
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_STALL_CTRL 0x0f08
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_INTERVAL_VBLANK 0x0f0c
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_INTERVALS 0x0f10
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_STATUS 0x0f14
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_INPUT_CNT 0x0f18
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_STALL_CNT 0x0f1c
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_FIFO_FULLNESS 0x0f20
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_VVALID_RISE_MODE 0x0f24
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_INT 0x0f40
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_INT_ENABLE 0x0f44
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_INT_STATUS 0x0f48
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_INT_CLEAR 0x0f4c
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_CORRUPTED_COND_ENABLE 0x0f50
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_ROL_SELECT 0x0f54
#define MTNR1_R_STAT_COUTFIFOMTNR0WGT_STREAM_CRC 0x0f7c
#define MTNR1_R_YUV_COUTFIFOMSNRL1_ENABLE 0x0f80
#define MTNR1_R_YUV_COUTFIFOMSNRL1_CONFIG 0x0f84
#define MTNR1_R_YUV_COUTFIFOMSNRL1_STALL_CTRL 0x0f88
#define MTNR1_R_YUV_COUTFIFOMSNRL1_INTERVAL_VBLANK 0x0f8c
#define MTNR1_R_YUV_COUTFIFOMSNRL1_INTERVALS 0x0f90
#define MTNR1_R_YUV_COUTFIFOMSNRL1_STATUS 0x0f94
#define MTNR1_R_YUV_COUTFIFOMSNRL1_INPUT_CNT 0x0f98
#define MTNR1_R_YUV_COUTFIFOMSNRL1_STALL_CNT 0x0f9c
#define MTNR1_R_YUV_COUTFIFOMSNRL1_FIFO_FULLNESS 0x0fa0
#define MTNR1_R_YUV_COUTFIFOMSNRL1_VVALID_RISE_MODE 0x0fa4
#define MTNR1_R_YUV_COUTFIFOMSNRL1_INT 0x0fc0
#define MTNR1_R_YUV_COUTFIFOMSNRL1_INT_ENABLE 0x0fc4
#define MTNR1_R_YUV_COUTFIFOMSNRL1_INT_STATUS 0x0fc8
#define MTNR1_R_YUV_COUTFIFOMSNRL1_INT_CLEAR 0x0fcc
#define MTNR1_R_YUV_COUTFIFOMSNRL1_CORRUPTED_COND_ENABLE 0x0fd0
#define MTNR1_R_YUV_COUTFIFOMSNRL1_ROL_SELECT 0x0fd4
#define MTNR1_R_YUV_COUTFIFOMSNRL1_STREAM_CRC 0x0ffc
#define MTNR1_R_YUV_COUTFIFOMSNRL2_ENABLE 0x1100
#define MTNR1_R_YUV_COUTFIFOMSNRL2_CONFIG 0x1104
#define MTNR1_R_YUV_COUTFIFOMSNRL2_STALL_CTRL 0x1108
#define MTNR1_R_YUV_COUTFIFOMSNRL2_INTERVAL_VBLANK 0x110c
#define MTNR1_R_YUV_COUTFIFOMSNRL2_INTERVALS 0x1110
#define MTNR1_R_YUV_COUTFIFOMSNRL2_STATUS 0x1114
#define MTNR1_R_YUV_COUTFIFOMSNRL2_INPUT_CNT 0x1118
#define MTNR1_R_YUV_COUTFIFOMSNRL2_STALL_CNT 0x111c
#define MTNR1_R_YUV_COUTFIFOMSNRL2_FIFO_FULLNESS 0x1120
#define MTNR1_R_YUV_COUTFIFOMSNRL2_VVALID_RISE_MODE 0x1124
#define MTNR1_R_YUV_COUTFIFOMSNRL2_INT 0x1140
#define MTNR1_R_YUV_COUTFIFOMSNRL2_INT_ENABLE 0x1144
#define MTNR1_R_YUV_COUTFIFOMSNRL2_INT_STATUS 0x1148
#define MTNR1_R_YUV_COUTFIFOMSNRL2_INT_CLEAR 0x114c
#define MTNR1_R_YUV_COUTFIFOMSNRL2_CORRUPTED_COND_ENABLE 0x1150
#define MTNR1_R_YUV_COUTFIFOMSNRL2_ROL_SELECT 0x1154
#define MTNR1_R_YUV_COUTFIFOMSNRL2_STREAM_CRC 0x117c
#define MTNR1_R_YUV_COUTFIFOMSNRL3_ENABLE 0x1180
#define MTNR1_R_YUV_COUTFIFOMSNRL3_CONFIG 0x1184
#define MTNR1_R_YUV_COUTFIFOMSNRL3_STALL_CTRL 0x1188
#define MTNR1_R_YUV_COUTFIFOMSNRL3_INTERVAL_VBLANK 0x118c
#define MTNR1_R_YUV_COUTFIFOMSNRL3_INTERVALS 0x1190
#define MTNR1_R_YUV_COUTFIFOMSNRL3_STATUS 0x1194
#define MTNR1_R_YUV_COUTFIFOMSNRL3_INPUT_CNT 0x1198
#define MTNR1_R_YUV_COUTFIFOMSNRL3_STALL_CNT 0x119c
#define MTNR1_R_YUV_COUTFIFOMSNRL3_FIFO_FULLNESS 0x11a0
#define MTNR1_R_YUV_COUTFIFOMSNRL3_VVALID_RISE_MODE 0x11a4
#define MTNR1_R_YUV_COUTFIFOMSNRL3_INT 0x11c0
#define MTNR1_R_YUV_COUTFIFOMSNRL3_INT_ENABLE 0x11c4
#define MTNR1_R_YUV_COUTFIFOMSNRL3_INT_STATUS 0x11c8
#define MTNR1_R_YUV_COUTFIFOMSNRL3_INT_CLEAR 0x11cc
#define MTNR1_R_YUV_COUTFIFOMSNRL3_CORRUPTED_COND_ENABLE 0x11d0
#define MTNR1_R_YUV_COUTFIFOMSNRL3_ROL_SELECT 0x11d4
#define MTNR1_R_YUV_COUTFIFOMSNRL3_STREAM_CRC 0x11fc
#define MTNR1_R_YUV_COUTFIFOMSNRL4_ENABLE 0x1300
#define MTNR1_R_YUV_COUTFIFOMSNRL4_CONFIG 0x1304
#define MTNR1_R_YUV_COUTFIFOMSNRL4_STALL_CTRL 0x1308
#define MTNR1_R_YUV_COUTFIFOMSNRL4_INTERVAL_VBLANK 0x130c
#define MTNR1_R_YUV_COUTFIFOMSNRL4_INTERVALS 0x1310
#define MTNR1_R_YUV_COUTFIFOMSNRL4_STATUS 0x1314
#define MTNR1_R_YUV_COUTFIFOMSNRL4_INPUT_CNT 0x1318
#define MTNR1_R_YUV_COUTFIFOMSNRL4_STALL_CNT 0x131c
#define MTNR1_R_YUV_COUTFIFOMSNRL4_FIFO_FULLNESS 0x1320
#define MTNR1_R_YUV_COUTFIFOMSNRL4_VVALID_RISE_MODE 0x1324
#define MTNR1_R_YUV_COUTFIFOMSNRL4_INT 0x1340
#define MTNR1_R_YUV_COUTFIFOMSNRL4_INT_ENABLE 0x1344
#define MTNR1_R_YUV_COUTFIFOMSNRL4_INT_STATUS 0x1348
#define MTNR1_R_YUV_COUTFIFOMSNRL4_INT_CLEAR 0x134c
#define MTNR1_R_YUV_COUTFIFOMSNRL4_CORRUPTED_COND_ENABLE 0x1350
#define MTNR1_R_YUV_COUTFIFOMSNRL4_ROL_SELECT 0x1354
#define MTNR1_R_YUV_COUTFIFOMSNRL4_STREAM_CRC 0x137c
#define MTNR1_R_YUV_COUTFIFODLFECURR_ENABLE 0x1380
#define MTNR1_R_YUV_COUTFIFODLFECURR_CONFIG 0x1384
#define MTNR1_R_YUV_COUTFIFODLFECURR_STALL_CTRL 0x1388
#define MTNR1_R_YUV_COUTFIFODLFECURR_INTERVAL_VBLANK 0x138c
#define MTNR1_R_YUV_COUTFIFODLFECURR_INTERVALS 0x1390
#define MTNR1_R_YUV_COUTFIFODLFECURR_STATUS 0x1394
#define MTNR1_R_YUV_COUTFIFODLFECURR_INPUT_CNT 0x1398
#define MTNR1_R_YUV_COUTFIFODLFECURR_STALL_CNT 0x139c
#define MTNR1_R_YUV_COUTFIFODLFECURR_FIFO_FULLNESS 0x13a0
#define MTNR1_R_YUV_COUTFIFODLFECURR_VVALID_RISE_MODE 0x13a4
#define MTNR1_R_YUV_COUTFIFODLFECURR_INT 0x13c0
#define MTNR1_R_YUV_COUTFIFODLFECURR_INT_ENABLE 0x13c4
#define MTNR1_R_YUV_COUTFIFODLFECURR_INT_STATUS 0x13c8
#define MTNR1_R_YUV_COUTFIFODLFECURR_INT_CLEAR 0x13cc
#define MTNR1_R_YUV_COUTFIFODLFECURR_CORRUPTED_COND_ENABLE 0x13d0
#define MTNR1_R_YUV_COUTFIFODLFECURR_ROL_SELECT 0x13d4
#define MTNR1_R_YUV_COUTFIFODLFECURR_STREAM_CRC 0x13fc
#define MTNR1_R_YUV_COUTFIFODLFEPREV_ENABLE 0x1500
#define MTNR1_R_YUV_COUTFIFODLFEPREV_CONFIG 0x1504
#define MTNR1_R_YUV_COUTFIFODLFEPREV_STALL_CTRL 0x1508
#define MTNR1_R_YUV_COUTFIFODLFEPREV_INTERVAL_VBLANK 0x150c
#define MTNR1_R_YUV_COUTFIFODLFEPREV_INTERVALS 0x1510
#define MTNR1_R_YUV_COUTFIFODLFEPREV_STATUS 0x1514
#define MTNR1_R_YUV_COUTFIFODLFEPREV_INPUT_CNT 0x1518
#define MTNR1_R_YUV_COUTFIFODLFEPREV_STALL_CNT 0x151c
#define MTNR1_R_YUV_COUTFIFODLFEPREV_FIFO_FULLNESS 0x1520
#define MTNR1_R_YUV_COUTFIFODLFEPREV_VVALID_RISE_MODE 0x1524
#define MTNR1_R_YUV_COUTFIFODLFEPREV_INT 0x1540
#define MTNR1_R_YUV_COUTFIFODLFEPREV_INT_ENABLE 0x1544
#define MTNR1_R_YUV_COUTFIFODLFEPREV_INT_STATUS 0x1548
#define MTNR1_R_YUV_COUTFIFODLFEPREV_INT_CLEAR 0x154c
#define MTNR1_R_YUV_COUTFIFODLFEPREV_CORRUPTED_COND_ENABLE 0x1550
#define MTNR1_R_YUV_COUTFIFODLFEPREV_ROL_SELECT 0x1554
#define MTNR1_R_YUV_COUTFIFODLFEPREV_STREAM_CRC 0x157c
#define MTNR1_R_YUV_RDMACL_EN 0x1600
#define MTNR1_R_YUV_RDMACL_COMP_CONTROL 0x1604
#define MTNR1_R_YUV_RDMACL_DATA_FORMAT 0x1610
#define MTNR1_R_YUV_RDMACL_MONO_MODE 0x1614
#define MTNR1_R_YUV_RDMACL_WIDTH 0x1620
#define MTNR1_R_YUV_RDMACL_HEIGHT 0x1624
#define MTNR1_R_YUV_RDMACL_IMG_STRIDE_1P 0x1628
#define MTNR1_R_YUV_RDMACL_MAX_MO 0x1640
#define MTNR1_R_YUV_RDMACL_LINEGAP 0x1644
#define MTNR1_R_YUV_RDMACL_BUSINFO 0x164c
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0 0x1650
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1 0x1654
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2 0x1658
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3 0x165c
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4 0x1660
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5 0x1664
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6 0x1668
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7 0x166c
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x1670
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x1674
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x1678
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x167c
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x1680
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x1684
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x1688
#define MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x168c
#define MTNR1_R_YUV_RDMACL_IMG_CRC_1P 0x1790
#define MTNR1_R_YUV_RDMACL_MON_STATUS0 0x17b0
#define MTNR1_R_YUV_RDMACL_MON_STATUS1 0x17b4
#define MTNR1_R_YUV_RDMACL_MON_STATUS2 0x17b8
#define MTNR1_R_YUV_RDMACL_MON_STATUS3 0x17bc
#define MTNR1_R_YUV_RDMACL_CACHE_CONTROL 0x17e0
#define MTNR1_R_YUV_RDMACL_AXI_DEBUG_CONTROL 0x17e4
#define MTNR1_R_STAT_RDMASEGL1_EN 0x1800
#define MTNR1_R_STAT_RDMASEGL1_DATA_FORMAT 0x1810
#define MTNR1_R_STAT_RDMASEGL1_WIDTH 0x1820
#define MTNR1_R_STAT_RDMASEGL1_HEIGHT 0x1824
#define MTNR1_R_STAT_RDMASEGL1_IMG_STRIDE_1P 0x1828
#define MTNR1_R_STAT_RDMASEGL1_MAX_MO 0x1840
#define MTNR1_R_STAT_RDMASEGL1_LINEGAP 0x1844
#define MTNR1_R_STAT_RDMASEGL1_BUSINFO 0x184c
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO0 0x1850
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO1 0x1854
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO2 0x1858
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO3 0x185c
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO4 0x1860
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO5 0x1864
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO6 0x1868
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO7 0x186c
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x1870
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x1874
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x1878
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x187c
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x1880
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x1884
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x1888
#define MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x188c
#define MTNR1_R_STAT_RDMASEGL1_MON_STATUS0 0x19b0
#define MTNR1_R_STAT_RDMASEGL1_MON_STATUS1 0x19b4
#define MTNR1_R_STAT_RDMASEGL1_MON_STATUS2 0x19b8
#define MTNR1_R_STAT_RDMASEGL1_MON_STATUS3 0x19bc
#define MTNR1_R_STAT_RDMASEGL1_AXI_DEBUG_CONTROL 0x19e4
#define MTNR1_R_STAT_RDMASEGL2_EN 0x1a00
#define MTNR1_R_STAT_RDMASEGL2_DATA_FORMAT 0x1a10
#define MTNR1_R_STAT_RDMASEGL2_WIDTH 0x1a20
#define MTNR1_R_STAT_RDMASEGL2_HEIGHT 0x1a24
#define MTNR1_R_STAT_RDMASEGL2_IMG_STRIDE_1P 0x1a28
#define MTNR1_R_STAT_RDMASEGL2_MAX_MO 0x1a40
#define MTNR1_R_STAT_RDMASEGL2_LINEGAP 0x1a44
#define MTNR1_R_STAT_RDMASEGL2_BUSINFO 0x1a4c
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO0 0x1a50
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO1 0x1a54
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO2 0x1a58
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO3 0x1a5c
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO4 0x1a60
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO5 0x1a64
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO6 0x1a68
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO7 0x1a6c
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x1a70
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x1a74
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x1a78
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x1a7c
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x1a80
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x1a84
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x1a88
#define MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x1a8c
#define MTNR1_R_STAT_RDMASEGL2_MON_STATUS0 0x1bb0
#define MTNR1_R_STAT_RDMASEGL2_MON_STATUS1 0x1bb4
#define MTNR1_R_STAT_RDMASEGL2_MON_STATUS2 0x1bb8
#define MTNR1_R_STAT_RDMASEGL2_MON_STATUS3 0x1bbc
#define MTNR1_R_STAT_RDMASEGL2_AXI_DEBUG_CONTROL 0x1be4
#define MTNR1_R_STAT_RDMASEGL3_EN 0x1c00
#define MTNR1_R_STAT_RDMASEGL3_DATA_FORMAT 0x1c10
#define MTNR1_R_STAT_RDMASEGL3_WIDTH 0x1c20
#define MTNR1_R_STAT_RDMASEGL3_HEIGHT 0x1c24
#define MTNR1_R_STAT_RDMASEGL3_IMG_STRIDE_1P 0x1c28
#define MTNR1_R_STAT_RDMASEGL3_MAX_MO 0x1c40
#define MTNR1_R_STAT_RDMASEGL3_LINEGAP 0x1c44
#define MTNR1_R_STAT_RDMASEGL3_BUSINFO 0x1c4c
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO0 0x1c50
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO1 0x1c54
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO2 0x1c58
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO3 0x1c5c
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO4 0x1c60
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO5 0x1c64
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO6 0x1c68
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO7 0x1c6c
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x1c70
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x1c74
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x1c78
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x1c7c
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x1c80
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x1c84
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x1c88
#define MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x1c8c
#define MTNR1_R_STAT_RDMASEGL3_MON_STATUS0 0x1db0
#define MTNR1_R_STAT_RDMASEGL3_MON_STATUS1 0x1db4
#define MTNR1_R_STAT_RDMASEGL3_MON_STATUS2 0x1db8
#define MTNR1_R_STAT_RDMASEGL3_MON_STATUS3 0x1dbc
#define MTNR1_R_STAT_RDMASEGL3_AXI_DEBUG_CONTROL 0x1de4
#define MTNR1_R_STAT_RDMASEGL4_EN 0x1e00
#define MTNR1_R_STAT_RDMASEGL4_DATA_FORMAT 0x1e10
#define MTNR1_R_STAT_RDMASEGL4_WIDTH 0x1e20
#define MTNR1_R_STAT_RDMASEGL4_HEIGHT 0x1e24
#define MTNR1_R_STAT_RDMASEGL4_IMG_STRIDE_1P 0x1e28
#define MTNR1_R_STAT_RDMASEGL4_MAX_MO 0x1e40
#define MTNR1_R_STAT_RDMASEGL4_LINEGAP 0x1e44
#define MTNR1_R_STAT_RDMASEGL4_BUSINFO 0x1e4c
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO0 0x1e50
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO1 0x1e54
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO2 0x1e58
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO3 0x1e5c
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO4 0x1e60
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO5 0x1e64
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO6 0x1e68
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO7 0x1e6c
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x1e70
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x1e74
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x1e78
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x1e7c
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x1e80
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x1e84
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x1e88
#define MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x1e8c
#define MTNR1_R_STAT_RDMASEGL4_MON_STATUS0 0x1fb0
#define MTNR1_R_STAT_RDMASEGL4_MON_STATUS1 0x1fb4
#define MTNR1_R_STAT_RDMASEGL4_MON_STATUS2 0x1fb8
#define MTNR1_R_STAT_RDMASEGL4_MON_STATUS3 0x1fbc
#define MTNR1_R_STAT_RDMASEGL4_AXI_DEBUG_CONTROL 0x1fe4
#define MTNR1_R_STAT_RDMAMVGEOMATCH_EN 0x2000
#define MTNR1_R_STAT_RDMAMVGEOMATCH_COMP_CONTROL 0x2004
#define MTNR1_R_STAT_RDMAMVGEOMATCH_DATA_FORMAT 0x2010
#define MTNR1_R_STAT_RDMAMVGEOMATCH_MONO_MODE 0x2014
#define MTNR1_R_STAT_RDMAMVGEOMATCH_WIDTH 0x2020
#define MTNR1_R_STAT_RDMAMVGEOMATCH_HEIGHT 0x2024
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_STRIDE_1P 0x2028
#define MTNR1_R_STAT_RDMAMVGEOMATCH_MAX_MO 0x2040
#define MTNR1_R_STAT_RDMAMVGEOMATCH_LINEGAP 0x2044
#define MTNR1_R_STAT_RDMAMVGEOMATCH_BUSINFO 0x204c
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0 0x2050
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1 0x2054
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2 0x2058
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3 0x205c
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4 0x2060
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5 0x2064
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6 0x2068
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7 0x206c
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2070
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2074
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2078
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x207c
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2080
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2084
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2088
#define MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x208c
#define MTNR1_R_STAT_RDMAMVGEOMATCH_MON_STATUS0 0x21b0
#define MTNR1_R_STAT_RDMAMVGEOMATCH_MON_STATUS1 0x21b4
#define MTNR1_R_STAT_RDMAMVGEOMATCH_MON_STATUS2 0x21b8
#define MTNR1_R_STAT_RDMAMVGEOMATCH_MON_STATUS3 0x21bc
#define MTNR1_R_STAT_RDMAMVGEOMATCH_CACHE_CONTROL 0x21e0
#define MTNR1_R_STAT_RDMAMVGEOMATCH_AXI_DEBUG_CONTROL 0x21e4
#define MTNR1_R_STAT_RDMAPREVWGTINL1_EN 0x2200
#define MTNR1_R_STAT_RDMAPREVWGTINL1_COMP_CONTROL 0x2204
#define MTNR1_R_STAT_RDMAPREVWGTINL1_DATA_FORMAT 0x2210
#define MTNR1_R_STAT_RDMAPREVWGTINL1_MONO_MODE 0x2214
#define MTNR1_R_STAT_RDMAPREVWGTINL1_WIDTH 0x2220
#define MTNR1_R_STAT_RDMAPREVWGTINL1_HEIGHT 0x2224
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_STRIDE_1P 0x2228
#define MTNR1_R_STAT_RDMAPREVWGTINL1_MAX_MO 0x2240
#define MTNR1_R_STAT_RDMAPREVWGTINL1_LINEGAP 0x2244
#define MTNR1_R_STAT_RDMAPREVWGTINL1_BUSINFO 0x224c
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO0 0x2250
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO1 0x2254
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO2 0x2258
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO3 0x225c
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO4 0x2260
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO5 0x2264
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO6 0x2268
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO7 0x226c
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2270
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2274
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2278
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x227c
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2280
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2284
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2288
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x228c
#define MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_CRC_1P 0x2390
#define MTNR1_R_STAT_RDMAPREVWGTINL1_MON_STATUS0 0x23b0
#define MTNR1_R_STAT_RDMAPREVWGTINL1_MON_STATUS1 0x23b4
#define MTNR1_R_STAT_RDMAPREVWGTINL1_MON_STATUS2 0x23b8
#define MTNR1_R_STAT_RDMAPREVWGTINL1_MON_STATUS3 0x23bc
#define MTNR1_R_STAT_RDMAPREVWGTINL1_CACHE_CONTROL 0x23e0
#define MTNR1_R_STAT_RDMAPREVWGTINL1_AXI_DEBUG_CONTROL 0x23e4
#define MTNR1_R_YUV_RDMAPREVINL1Y_EN 0x2400
#define MTNR1_R_YUV_RDMAPREVINL1Y_COMP_CONTROL 0x2404
#define MTNR1_R_YUV_RDMAPREVINL1Y_COMP_ERROR_MODE 0x2408
#define MTNR1_R_YUV_RDMAPREVINL1Y_COMP_ERROR_VALUE 0x240c
#define MTNR1_R_YUV_RDMAPREVINL1Y_DATA_FORMAT 0x2410
#define MTNR1_R_YUV_RDMAPREVINL1Y_MONO_MODE 0x2414
#define MTNR1_R_YUV_RDMAPREVINL1Y_COMP_LOSSY_QUALITY_CONTROL 0x2418
#define MTNR1_R_YUV_RDMAPREVINL1Y_WIDTH 0x2420
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEIGHT 0x2424
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_STRIDE_1P 0x2428
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_STRIDE_1P 0x2434
#define MTNR1_R_YUV_RDMAPREVINL1Y_MAX_MO 0x2440
#define MTNR1_R_YUV_RDMAPREVINL1Y_LINEGAP 0x2444
#define MTNR1_R_YUV_RDMAPREVINL1Y_BUSINFO 0x244c
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO0 0x2450
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO1 0x2454
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO2 0x2458
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO3 0x245c
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO4 0x2460
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO5 0x2464
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO6 0x2468
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO7 0x246c
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2470
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2474
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2478
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x247c
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2480
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2484
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2488
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x248c
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO0 0x2510
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO1 0x2514
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO2 0x2518
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO3 0x251c
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO4 0x2520
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO5 0x2524
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO6 0x2528
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO7 0x252c
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2530
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2534
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2538
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x253c
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2540
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2544
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2548
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x254c
#define MTNR1_R_YUV_RDMAPREVINL1Y_IMG_CRC_1P 0x2590
#define MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_CRC_1P 0x259c
#define MTNR1_R_YUV_RDMAPREVINL1Y_MON_STATUS0 0x25b0
#define MTNR1_R_YUV_RDMAPREVINL1Y_MON_STATUS1 0x25b4
#define MTNR1_R_YUV_RDMAPREVINL1Y_MON_STATUS2 0x25b8
#define MTNR1_R_YUV_RDMAPREVINL1Y_MON_STATUS3 0x25bc
#define MTNR1_R_YUV_RDMAPREVINL1Y_CACHE_CONTROL 0x25e0
#define MTNR1_R_YUV_RDMAPREVINL1Y_AXI_DEBUG_CONTROL 0x25e4
#define MTNR1_R_YUV_RDMAPREVINL1U_EN 0x2600
#define MTNR1_R_YUV_RDMAPREVINL1U_COMP_CONTROL 0x2604
#define MTNR1_R_YUV_RDMAPREVINL1U_COMP_ERROR_MODE 0x2608
#define MTNR1_R_YUV_RDMAPREVINL1U_COMP_ERROR_VALUE 0x260c
#define MTNR1_R_YUV_RDMAPREVINL1U_DATA_FORMAT 0x2610
#define MTNR1_R_YUV_RDMAPREVINL1U_MONO_MODE 0x2614
#define MTNR1_R_YUV_RDMAPREVINL1U_COMP_LOSSY_QUALITY_CONTROL 0x2618
#define MTNR1_R_YUV_RDMAPREVINL1U_WIDTH 0x2620
#define MTNR1_R_YUV_RDMAPREVINL1U_HEIGHT 0x2624
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_STRIDE_1P 0x2628
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_STRIDE_1P 0x2634
#define MTNR1_R_YUV_RDMAPREVINL1U_MAX_MO 0x2640
#define MTNR1_R_YUV_RDMAPREVINL1U_LINEGAP 0x2644
#define MTNR1_R_YUV_RDMAPREVINL1U_BUSINFO 0x264c
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO0 0x2650
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO1 0x2654
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO2 0x2658
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO3 0x265c
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO4 0x2660
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO5 0x2664
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO6 0x2668
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO7 0x266c
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2670
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2674
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2678
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x267c
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2680
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2684
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2688
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x268c
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO0 0x2710
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO1 0x2714
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO2 0x2718
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO3 0x271c
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO4 0x2720
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO5 0x2724
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO6 0x2728
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO7 0x272c
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2730
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2734
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2738
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x273c
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2740
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2744
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2748
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x274c
#define MTNR1_R_YUV_RDMAPREVINL1U_IMG_CRC_1P 0x2790
#define MTNR1_R_YUV_RDMAPREVINL1U_HEADER_CRC_1P 0x279c
#define MTNR1_R_YUV_RDMAPREVINL1U_MON_STATUS0 0x27b0
#define MTNR1_R_YUV_RDMAPREVINL1U_MON_STATUS1 0x27b4
#define MTNR1_R_YUV_RDMAPREVINL1U_MON_STATUS2 0x27b8
#define MTNR1_R_YUV_RDMAPREVINL1U_MON_STATUS3 0x27bc
#define MTNR1_R_YUV_RDMAPREVINL1U_CACHE_CONTROL 0x27e0
#define MTNR1_R_YUV_RDMAPREVINL1U_AXI_DEBUG_CONTROL 0x27e4
#define MTNR1_R_YUV_RDMAPREVINL1V_EN 0x2800
#define MTNR1_R_YUV_RDMAPREVINL1V_COMP_CONTROL 0x2804
#define MTNR1_R_YUV_RDMAPREVINL1V_COMP_ERROR_MODE 0x2808
#define MTNR1_R_YUV_RDMAPREVINL1V_COMP_ERROR_VALUE 0x280c
#define MTNR1_R_YUV_RDMAPREVINL1V_DATA_FORMAT 0x2810
#define MTNR1_R_YUV_RDMAPREVINL1V_MONO_MODE 0x2814
#define MTNR1_R_YUV_RDMAPREVINL1V_COMP_LOSSY_QUALITY_CONTROL 0x2818
#define MTNR1_R_YUV_RDMAPREVINL1V_WIDTH 0x2820
#define MTNR1_R_YUV_RDMAPREVINL1V_HEIGHT 0x2824
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_STRIDE_1P 0x2828
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_STRIDE_1P 0x2834
#define MTNR1_R_YUV_RDMAPREVINL1V_MAX_MO 0x2840
#define MTNR1_R_YUV_RDMAPREVINL1V_LINEGAP 0x2844
#define MTNR1_R_YUV_RDMAPREVINL1V_BUSINFO 0x284c
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO0 0x2850
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO1 0x2854
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO2 0x2858
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO3 0x285c
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO4 0x2860
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO5 0x2864
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO6 0x2868
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO7 0x286c
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2870
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2874
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2878
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x287c
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2880
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2884
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2888
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x288c
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO0 0x2910
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO1 0x2914
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO2 0x2918
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO3 0x291c
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO4 0x2920
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO5 0x2924
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO6 0x2928
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO7 0x292c
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2930
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2934
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2938
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x293c
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2940
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2944
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2948
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x294c
#define MTNR1_R_YUV_RDMAPREVINL1V_IMG_CRC_1P 0x2990
#define MTNR1_R_YUV_RDMAPREVINL1V_HEADER_CRC_1P 0x299c
#define MTNR1_R_YUV_RDMAPREVINL1V_MON_STATUS0 0x29b0
#define MTNR1_R_YUV_RDMAPREVINL1V_MON_STATUS1 0x29b4
#define MTNR1_R_YUV_RDMAPREVINL1V_MON_STATUS2 0x29b8
#define MTNR1_R_YUV_RDMAPREVINL1V_MON_STATUS3 0x29bc
#define MTNR1_R_YUV_RDMAPREVINL1V_CACHE_CONTROL 0x29e0
#define MTNR1_R_YUV_RDMAPREVINL1V_AXI_DEBUG_CONTROL 0x29e4
#define MTNR1_R_YUV_RDMAPREVINL2Y_EN 0x2a00
#define MTNR1_R_YUV_RDMAPREVINL2Y_COMP_CONTROL 0x2a04
#define MTNR1_R_YUV_RDMAPREVINL2Y_COMP_ERROR_MODE 0x2a08
#define MTNR1_R_YUV_RDMAPREVINL2Y_COMP_ERROR_VALUE 0x2a0c
#define MTNR1_R_YUV_RDMAPREVINL2Y_DATA_FORMAT 0x2a10
#define MTNR1_R_YUV_RDMAPREVINL2Y_MONO_MODE 0x2a14
#define MTNR1_R_YUV_RDMAPREVINL2Y_COMP_LOSSY_QUALITY_CONTROL 0x2a18
#define MTNR1_R_YUV_RDMAPREVINL2Y_WIDTH 0x2a20
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEIGHT 0x2a24
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_STRIDE_1P 0x2a28
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_STRIDE_1P 0x2a34
#define MTNR1_R_YUV_RDMAPREVINL2Y_MAX_MO 0x2a40
#define MTNR1_R_YUV_RDMAPREVINL2Y_LINEGAP 0x2a44
#define MTNR1_R_YUV_RDMAPREVINL2Y_BUSINFO 0x2a4c
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO0 0x2a50
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO1 0x2a54
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO2 0x2a58
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO3 0x2a5c
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO4 0x2a60
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO5 0x2a64
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO6 0x2a68
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO7 0x2a6c
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2a70
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2a74
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2a78
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x2a7c
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2a80
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2a84
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2a88
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x2a8c
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO0 0x2b10
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO1 0x2b14
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO2 0x2b18
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO3 0x2b1c
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO4 0x2b20
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO5 0x2b24
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO6 0x2b28
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO7 0x2b2c
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2b30
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2b34
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2b38
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x2b3c
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2b40
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2b44
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2b48
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x2b4c
#define MTNR1_R_YUV_RDMAPREVINL2Y_IMG_CRC_1P 0x2b90
#define MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_CRC_1P 0x2b9c
#define MTNR1_R_YUV_RDMAPREVINL2Y_MON_STATUS0 0x2bb0
#define MTNR1_R_YUV_RDMAPREVINL2Y_MON_STATUS1 0x2bb4
#define MTNR1_R_YUV_RDMAPREVINL2Y_MON_STATUS2 0x2bb8
#define MTNR1_R_YUV_RDMAPREVINL2Y_MON_STATUS3 0x2bbc
#define MTNR1_R_YUV_RDMAPREVINL2Y_CACHE_CONTROL 0x2be0
#define MTNR1_R_YUV_RDMAPREVINL2Y_AXI_DEBUG_CONTROL 0x2be4
#define MTNR1_R_YUV_RDMAPREVINL2U_EN 0x2c00
#define MTNR1_R_YUV_RDMAPREVINL2U_COMP_CONTROL 0x2c04
#define MTNR1_R_YUV_RDMAPREVINL2U_COMP_ERROR_MODE 0x2c08
#define MTNR1_R_YUV_RDMAPREVINL2U_COMP_ERROR_VALUE 0x2c0c
#define MTNR1_R_YUV_RDMAPREVINL2U_DATA_FORMAT 0x2c10
#define MTNR1_R_YUV_RDMAPREVINL2U_MONO_MODE 0x2c14
#define MTNR1_R_YUV_RDMAPREVINL2U_COMP_LOSSY_QUALITY_CONTROL 0x2c18
#define MTNR1_R_YUV_RDMAPREVINL2U_WIDTH 0x2c20
#define MTNR1_R_YUV_RDMAPREVINL2U_HEIGHT 0x2c24
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_STRIDE_1P 0x2c28
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_STRIDE_1P 0x2c34
#define MTNR1_R_YUV_RDMAPREVINL2U_MAX_MO 0x2c40
#define MTNR1_R_YUV_RDMAPREVINL2U_LINEGAP 0x2c44
#define MTNR1_R_YUV_RDMAPREVINL2U_BUSINFO 0x2c4c
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO0 0x2c50
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO1 0x2c54
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO2 0x2c58
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO3 0x2c5c
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO4 0x2c60
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO5 0x2c64
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO6 0x2c68
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO7 0x2c6c
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2c70
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2c74
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2c78
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x2c7c
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2c80
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2c84
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2c88
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x2c8c
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO0 0x2d10
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO1 0x2d14
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO2 0x2d18
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO3 0x2d1c
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO4 0x2d20
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO5 0x2d24
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO6 0x2d28
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO7 0x2d2c
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2d30
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2d34
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2d38
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x2d3c
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2d40
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2d44
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2d48
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x2d4c
#define MTNR1_R_YUV_RDMAPREVINL2U_IMG_CRC_1P 0x2d90
#define MTNR1_R_YUV_RDMAPREVINL2U_HEADER_CRC_1P 0x2d9c
#define MTNR1_R_YUV_RDMAPREVINL2U_MON_STATUS0 0x2db0
#define MTNR1_R_YUV_RDMAPREVINL2U_MON_STATUS1 0x2db4
#define MTNR1_R_YUV_RDMAPREVINL2U_MON_STATUS2 0x2db8
#define MTNR1_R_YUV_RDMAPREVINL2U_MON_STATUS3 0x2dbc
#define MTNR1_R_YUV_RDMAPREVINL2U_CACHE_CONTROL 0x2de0
#define MTNR1_R_YUV_RDMAPREVINL2U_AXI_DEBUG_CONTROL 0x2de4
#define MTNR1_R_YUV_RDMAPREVINL2V_EN 0x2e00
#define MTNR1_R_YUV_RDMAPREVINL2V_COMP_CONTROL 0x2e04
#define MTNR1_R_YUV_RDMAPREVINL2V_COMP_ERROR_MODE 0x2e08
#define MTNR1_R_YUV_RDMAPREVINL2V_COMP_ERROR_VALUE 0x2e0c
#define MTNR1_R_YUV_RDMAPREVINL2V_DATA_FORMAT 0x2e10
#define MTNR1_R_YUV_RDMAPREVINL2V_MONO_MODE 0x2e14
#define MTNR1_R_YUV_RDMAPREVINL2V_COMP_LOSSY_QUALITY_CONTROL 0x2e18
#define MTNR1_R_YUV_RDMAPREVINL2V_WIDTH 0x2e20
#define MTNR1_R_YUV_RDMAPREVINL2V_HEIGHT 0x2e24
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_STRIDE_1P 0x2e28
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_STRIDE_1P 0x2e34
#define MTNR1_R_YUV_RDMAPREVINL2V_MAX_MO 0x2e40
#define MTNR1_R_YUV_RDMAPREVINL2V_LINEGAP 0x2e44
#define MTNR1_R_YUV_RDMAPREVINL2V_BUSINFO 0x2e4c
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO0 0x2e50
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO1 0x2e54
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO2 0x2e58
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO3 0x2e5c
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO4 0x2e60
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO5 0x2e64
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO6 0x2e68
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO7 0x2e6c
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x2e70
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x2e74
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x2e78
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x2e7c
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x2e80
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x2e84
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x2e88
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x2e8c
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO0 0x2f10
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO1 0x2f14
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO2 0x2f18
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO3 0x2f1c
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO4 0x2f20
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO5 0x2f24
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO6 0x2f28
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO7 0x2f2c
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x2f30
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x2f34
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x2f38
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x2f3c
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x2f40
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x2f44
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x2f48
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x2f4c
#define MTNR1_R_YUV_RDMAPREVINL2V_IMG_CRC_1P 0x2f90
#define MTNR1_R_YUV_RDMAPREVINL2V_HEADER_CRC_1P 0x2f9c
#define MTNR1_R_YUV_RDMAPREVINL2V_MON_STATUS0 0x2fb0
#define MTNR1_R_YUV_RDMAPREVINL2V_MON_STATUS1 0x2fb4
#define MTNR1_R_YUV_RDMAPREVINL2V_MON_STATUS2 0x2fb8
#define MTNR1_R_YUV_RDMAPREVINL2V_MON_STATUS3 0x2fbc
#define MTNR1_R_YUV_RDMAPREVINL2V_CACHE_CONTROL 0x2fe0
#define MTNR1_R_YUV_RDMAPREVINL2V_AXI_DEBUG_CONTROL 0x2fe4
#define MTNR1_R_YUV_RDMAPREVINL3Y_EN 0x3000
#define MTNR1_R_YUV_RDMAPREVINL3Y_COMP_CONTROL 0x3004
#define MTNR1_R_YUV_RDMAPREVINL3Y_COMP_ERROR_MODE 0x3008
#define MTNR1_R_YUV_RDMAPREVINL3Y_COMP_ERROR_VALUE 0x300c
#define MTNR1_R_YUV_RDMAPREVINL3Y_DATA_FORMAT 0x3010
#define MTNR1_R_YUV_RDMAPREVINL3Y_MONO_MODE 0x3014
#define MTNR1_R_YUV_RDMAPREVINL3Y_COMP_LOSSY_QUALITY_CONTROL 0x3018
#define MTNR1_R_YUV_RDMAPREVINL3Y_WIDTH 0x3020
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEIGHT 0x3024
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_STRIDE_1P 0x3028
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_STRIDE_1P 0x3034
#define MTNR1_R_YUV_RDMAPREVINL3Y_MAX_MO 0x3040
#define MTNR1_R_YUV_RDMAPREVINL3Y_LINEGAP 0x3044
#define MTNR1_R_YUV_RDMAPREVINL3Y_BUSINFO 0x304c
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO0 0x3050
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO1 0x3054
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO2 0x3058
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO3 0x305c
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO4 0x3060
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO5 0x3064
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO6 0x3068
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO7 0x306c
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3070
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3074
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3078
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x307c
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3080
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3084
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3088
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x308c
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO0 0x3110
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO1 0x3114
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO2 0x3118
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO3 0x311c
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO4 0x3120
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO5 0x3124
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO6 0x3128
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO7 0x312c
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x3130
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x3134
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x3138
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x313c
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x3140
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x3144
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x3148
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x314c
#define MTNR1_R_YUV_RDMAPREVINL3Y_IMG_CRC_1P 0x3190
#define MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_CRC_1P 0x319c
#define MTNR1_R_YUV_RDMAPREVINL3Y_MON_STATUS0 0x31b0
#define MTNR1_R_YUV_RDMAPREVINL3Y_MON_STATUS1 0x31b4
#define MTNR1_R_YUV_RDMAPREVINL3Y_MON_STATUS2 0x31b8
#define MTNR1_R_YUV_RDMAPREVINL3Y_MON_STATUS3 0x31bc
#define MTNR1_R_YUV_RDMAPREVINL3Y_CACHE_CONTROL 0x31e0
#define MTNR1_R_YUV_RDMAPREVINL3Y_AXI_DEBUG_CONTROL 0x31e4
#define MTNR1_R_YUV_RDMAPREVINL3U_EN 0x3200
#define MTNR1_R_YUV_RDMAPREVINL3U_COMP_CONTROL 0x3204
#define MTNR1_R_YUV_RDMAPREVINL3U_COMP_ERROR_MODE 0x3208
#define MTNR1_R_YUV_RDMAPREVINL3U_COMP_ERROR_VALUE 0x320c
#define MTNR1_R_YUV_RDMAPREVINL3U_DATA_FORMAT 0x3210
#define MTNR1_R_YUV_RDMAPREVINL3U_MONO_MODE 0x3214
#define MTNR1_R_YUV_RDMAPREVINL3U_COMP_LOSSY_QUALITY_CONTROL 0x3218
#define MTNR1_R_YUV_RDMAPREVINL3U_WIDTH 0x3220
#define MTNR1_R_YUV_RDMAPREVINL3U_HEIGHT 0x3224
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_STRIDE_1P 0x3228
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_STRIDE_1P 0x3234
#define MTNR1_R_YUV_RDMAPREVINL3U_MAX_MO 0x3240
#define MTNR1_R_YUV_RDMAPREVINL3U_LINEGAP 0x3244
#define MTNR1_R_YUV_RDMAPREVINL3U_BUSINFO 0x324c
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO0 0x3250
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO1 0x3254
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO2 0x3258
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO3 0x325c
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO4 0x3260
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO5 0x3264
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO6 0x3268
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO7 0x326c
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3270
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3274
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3278
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x327c
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3280
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3284
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3288
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x328c
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO0 0x3310
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO1 0x3314
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO2 0x3318
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO3 0x331c
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO4 0x3320
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO5 0x3324
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO6 0x3328
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO7 0x332c
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x3330
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x3334
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x3338
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x333c
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x3340
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x3344
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x3348
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x334c
#define MTNR1_R_YUV_RDMAPREVINL3U_IMG_CRC_1P 0x3390
#define MTNR1_R_YUV_RDMAPREVINL3U_HEADER_CRC_1P 0x339c
#define MTNR1_R_YUV_RDMAPREVINL3U_MON_STATUS0 0x33b0
#define MTNR1_R_YUV_RDMAPREVINL3U_MON_STATUS1 0x33b4
#define MTNR1_R_YUV_RDMAPREVINL3U_MON_STATUS2 0x33b8
#define MTNR1_R_YUV_RDMAPREVINL3U_MON_STATUS3 0x33bc
#define MTNR1_R_YUV_RDMAPREVINL3U_CACHE_CONTROL 0x33e0
#define MTNR1_R_YUV_RDMAPREVINL3U_AXI_DEBUG_CONTROL 0x33e4
#define MTNR1_R_YUV_RDMAPREVINL3V_EN 0x3400
#define MTNR1_R_YUV_RDMAPREVINL3V_COMP_CONTROL 0x3404
#define MTNR1_R_YUV_RDMAPREVINL3V_COMP_ERROR_MODE 0x3408
#define MTNR1_R_YUV_RDMAPREVINL3V_COMP_ERROR_VALUE 0x340c
#define MTNR1_R_YUV_RDMAPREVINL3V_DATA_FORMAT 0x3410
#define MTNR1_R_YUV_RDMAPREVINL3V_MONO_MODE 0x3414
#define MTNR1_R_YUV_RDMAPREVINL3V_COMP_LOSSY_QUALITY_CONTROL 0x3418
#define MTNR1_R_YUV_RDMAPREVINL3V_WIDTH 0x3420
#define MTNR1_R_YUV_RDMAPREVINL3V_HEIGHT 0x3424
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_STRIDE_1P 0x3428
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_STRIDE_1P 0x3434
#define MTNR1_R_YUV_RDMAPREVINL3V_MAX_MO 0x3440
#define MTNR1_R_YUV_RDMAPREVINL3V_LINEGAP 0x3444
#define MTNR1_R_YUV_RDMAPREVINL3V_BUSINFO 0x344c
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO0 0x3450
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO1 0x3454
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO2 0x3458
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO3 0x345c
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO4 0x3460
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO5 0x3464
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO6 0x3468
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO7 0x346c
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3470
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3474
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3478
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x347c
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3480
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3484
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3488
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x348c
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO0 0x3510
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO1 0x3514
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO2 0x3518
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO3 0x351c
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO4 0x3520
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO5 0x3524
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO6 0x3528
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO7 0x352c
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x3530
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x3534
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x3538
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x353c
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x3540
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x3544
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x3548
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x354c
#define MTNR1_R_YUV_RDMAPREVINL3V_IMG_CRC_1P 0x3590
#define MTNR1_R_YUV_RDMAPREVINL3V_HEADER_CRC_1P 0x359c
#define MTNR1_R_YUV_RDMAPREVINL3V_MON_STATUS0 0x35b0
#define MTNR1_R_YUV_RDMAPREVINL3V_MON_STATUS1 0x35b4
#define MTNR1_R_YUV_RDMAPREVINL3V_MON_STATUS2 0x35b8
#define MTNR1_R_YUV_RDMAPREVINL3V_MON_STATUS3 0x35bc
#define MTNR1_R_YUV_RDMAPREVINL3V_CACHE_CONTROL 0x35e0
#define MTNR1_R_YUV_RDMAPREVINL3V_AXI_DEBUG_CONTROL 0x35e4
#define MTNR1_R_YUV_RDMAPREVINL4Y_EN 0x3600
#define MTNR1_R_YUV_RDMAPREVINL4Y_COMP_CONTROL 0x3604
#define MTNR1_R_YUV_RDMAPREVINL4Y_COMP_ERROR_MODE 0x3608
#define MTNR1_R_YUV_RDMAPREVINL4Y_COMP_ERROR_VALUE 0x360c
#define MTNR1_R_YUV_RDMAPREVINL4Y_DATA_FORMAT 0x3610
#define MTNR1_R_YUV_RDMAPREVINL4Y_MONO_MODE 0x3614
#define MTNR1_R_YUV_RDMAPREVINL4Y_COMP_LOSSY_QUALITY_CONTROL 0x3618
#define MTNR1_R_YUV_RDMAPREVINL4Y_WIDTH 0x3620
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEIGHT 0x3624
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_STRIDE_1P 0x3628
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_STRIDE_1P 0x3634
#define MTNR1_R_YUV_RDMAPREVINL4Y_MAX_MO 0x3640
#define MTNR1_R_YUV_RDMAPREVINL4Y_LINEGAP 0x3644
#define MTNR1_R_YUV_RDMAPREVINL4Y_BUSINFO 0x364c
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO0 0x3650
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO1 0x3654
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO2 0x3658
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO3 0x365c
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO4 0x3660
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO5 0x3664
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO6 0x3668
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO7 0x366c
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3670
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3674
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3678
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x367c
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3680
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3684
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3688
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x368c
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO0 0x3710
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO1 0x3714
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO2 0x3718
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO3 0x371c
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO4 0x3720
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO5 0x3724
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO6 0x3728
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO7 0x372c
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x3730
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x3734
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x3738
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x373c
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x3740
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x3744
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x3748
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x374c
#define MTNR1_R_YUV_RDMAPREVINL4Y_IMG_CRC_1P 0x3790
#define MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_CRC_1P 0x379c
#define MTNR1_R_YUV_RDMAPREVINL4Y_MON_STATUS0 0x37b0
#define MTNR1_R_YUV_RDMAPREVINL4Y_MON_STATUS1 0x37b4
#define MTNR1_R_YUV_RDMAPREVINL4Y_MON_STATUS2 0x37b8
#define MTNR1_R_YUV_RDMAPREVINL4Y_MON_STATUS3 0x37bc
#define MTNR1_R_YUV_RDMAPREVINL4Y_CACHE_CONTROL 0x37e0
#define MTNR1_R_YUV_RDMAPREVINL4Y_AXI_DEBUG_CONTROL 0x37e4
#define MTNR1_R_YUV_RDMAPREVINL4U_EN 0x3800
#define MTNR1_R_YUV_RDMAPREVINL4U_COMP_CONTROL 0x3804
#define MTNR1_R_YUV_RDMAPREVINL4U_COMP_ERROR_MODE 0x3808
#define MTNR1_R_YUV_RDMAPREVINL4U_COMP_ERROR_VALUE 0x380c
#define MTNR1_R_YUV_RDMAPREVINL4U_DATA_FORMAT 0x3810
#define MTNR1_R_YUV_RDMAPREVINL4U_MONO_MODE 0x3814
#define MTNR1_R_YUV_RDMAPREVINL4U_COMP_LOSSY_QUALITY_CONTROL 0x3818
#define MTNR1_R_YUV_RDMAPREVINL4U_WIDTH 0x3820
#define MTNR1_R_YUV_RDMAPREVINL4U_HEIGHT 0x3824
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_STRIDE_1P 0x3828
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_STRIDE_1P 0x3834
#define MTNR1_R_YUV_RDMAPREVINL4U_MAX_MO 0x3840
#define MTNR1_R_YUV_RDMAPREVINL4U_LINEGAP 0x3844
#define MTNR1_R_YUV_RDMAPREVINL4U_BUSINFO 0x384c
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO0 0x3850
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO1 0x3854
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO2 0x3858
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO3 0x385c
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO4 0x3860
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO5 0x3864
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO6 0x3868
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO7 0x386c
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3870
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3874
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3878
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x387c
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3880
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3884
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3888
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x388c
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO0 0x3910
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO1 0x3914
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO2 0x3918
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO3 0x391c
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO4 0x3920
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO5 0x3924
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO6 0x3928
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO7 0x392c
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x3930
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x3934
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x3938
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x393c
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x3940
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x3944
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x3948
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x394c
#define MTNR1_R_YUV_RDMAPREVINL4U_IMG_CRC_1P 0x3990
#define MTNR1_R_YUV_RDMAPREVINL4U_HEADER_CRC_1P 0x399c
#define MTNR1_R_YUV_RDMAPREVINL4U_MON_STATUS0 0x39b0
#define MTNR1_R_YUV_RDMAPREVINL4U_MON_STATUS1 0x39b4
#define MTNR1_R_YUV_RDMAPREVINL4U_MON_STATUS2 0x39b8
#define MTNR1_R_YUV_RDMAPREVINL4U_MON_STATUS3 0x39bc
#define MTNR1_R_YUV_RDMAPREVINL4U_CACHE_CONTROL 0x39e0
#define MTNR1_R_YUV_RDMAPREVINL4U_AXI_DEBUG_CONTROL 0x39e4
#define MTNR1_R_YUV_RDMAPREVINL4V_EN 0x3a00
#define MTNR1_R_YUV_RDMAPREVINL4V_COMP_CONTROL 0x3a04
#define MTNR1_R_YUV_RDMAPREVINL4V_COMP_ERROR_MODE 0x3a08
#define MTNR1_R_YUV_RDMAPREVINL4V_COMP_ERROR_VALUE 0x3a0c
#define MTNR1_R_YUV_RDMAPREVINL4V_DATA_FORMAT 0x3a10
#define MTNR1_R_YUV_RDMAPREVINL4V_MONO_MODE 0x3a14
#define MTNR1_R_YUV_RDMAPREVINL4V_COMP_LOSSY_QUALITY_CONTROL 0x3a18
#define MTNR1_R_YUV_RDMAPREVINL4V_WIDTH 0x3a20
#define MTNR1_R_YUV_RDMAPREVINL4V_HEIGHT 0x3a24
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_STRIDE_1P 0x3a28
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_STRIDE_1P 0x3a34
#define MTNR1_R_YUV_RDMAPREVINL4V_MAX_MO 0x3a40
#define MTNR1_R_YUV_RDMAPREVINL4V_LINEGAP 0x3a44
#define MTNR1_R_YUV_RDMAPREVINL4V_BUSINFO 0x3a4c
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO0 0x3a50
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO1 0x3a54
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO2 0x3a58
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO3 0x3a5c
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO4 0x3a60
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO5 0x3a64
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO6 0x3a68
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO7 0x3a6c
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3a70
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3a74
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3a78
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x3a7c
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3a80
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3a84
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3a88
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x3a8c
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO0 0x3b10
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO1 0x3b14
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO2 0x3b18
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO3 0x3b1c
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO4 0x3b20
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO5 0x3b24
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO6 0x3b28
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO7 0x3b2c
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x3b30
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x3b34
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x3b38
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x3b3c
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x3b40
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x3b44
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x3b48
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x3b4c
#define MTNR1_R_YUV_RDMAPREVINL4V_IMG_CRC_1P 0x3b90
#define MTNR1_R_YUV_RDMAPREVINL4V_HEADER_CRC_1P 0x3b9c
#define MTNR1_R_YUV_RDMAPREVINL4V_MON_STATUS0 0x3bb0
#define MTNR1_R_YUV_RDMAPREVINL4V_MON_STATUS1 0x3bb4
#define MTNR1_R_YUV_RDMAPREVINL4V_MON_STATUS2 0x3bb8
#define MTNR1_R_YUV_RDMAPREVINL4V_MON_STATUS3 0x3bbc
#define MTNR1_R_YUV_RDMAPREVINL4V_CACHE_CONTROL 0x3be0
#define MTNR1_R_YUV_RDMAPREVINL4V_AXI_DEBUG_CONTROL 0x3be4
#define MTNR1_R_YUV_RDMACURRINL1Y_EN 0x3c00
#define MTNR1_R_YUV_RDMACURRINL1Y_COMP_CONTROL 0x3c04
#define MTNR1_R_YUV_RDMACURRINL1Y_COMP_ERROR_MODE 0x3c08
#define MTNR1_R_YUV_RDMACURRINL1Y_COMP_ERROR_VALUE 0x3c0c
#define MTNR1_R_YUV_RDMACURRINL1Y_DATA_FORMAT 0x3c10
#define MTNR1_R_YUV_RDMACURRINL1Y_MONO_MODE 0x3c14
#define MTNR1_R_YUV_RDMACURRINL1Y_COMP_LOSSY_QUALITY_CONTROL 0x3c18
#define MTNR1_R_YUV_RDMACURRINL1Y_WIDTH 0x3c20
#define MTNR1_R_YUV_RDMACURRINL1Y_HEIGHT 0x3c24
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_STRIDE_1P 0x3c28
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_STRIDE_1P 0x3c34
#define MTNR1_R_YUV_RDMACURRINL1Y_MAX_MO 0x3c40
#define MTNR1_R_YUV_RDMACURRINL1Y_LINEGAP 0x3c44
#define MTNR1_R_YUV_RDMACURRINL1Y_BUSINFO 0x3c4c
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO0 0x3c50
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO1 0x3c54
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO2 0x3c58
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO3 0x3c5c
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO4 0x3c60
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO5 0x3c64
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO6 0x3c68
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO7 0x3c6c
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3c70
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3c74
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3c78
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x3c7c
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3c80
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3c84
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3c88
#define MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x3c8c
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO0 0x3d10
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO1 0x3d14
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO2 0x3d18
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO3 0x3d1c
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO4 0x3d20
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO5 0x3d24
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO6 0x3d28
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO7 0x3d2c
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x3d30
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x3d34
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x3d38
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x3d3c
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x3d40
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x3d44
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x3d48
#define MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x3d4c
#define MTNR1_R_YUV_RDMACURRINL1Y_MON_STATUS0 0x3db0
#define MTNR1_R_YUV_RDMACURRINL1Y_MON_STATUS1 0x3db4
#define MTNR1_R_YUV_RDMACURRINL1Y_MON_STATUS2 0x3db8
#define MTNR1_R_YUV_RDMACURRINL1Y_MON_STATUS3 0x3dbc
#define MTNR1_R_YUV_RDMACURRINL1Y_CACHE_CONTROL 0x3de0
#define MTNR1_R_YUV_RDMACURRINL1Y_AXI_DEBUG_CONTROL 0x3de4
#define MTNR1_R_YUV_RDMACURRINL1U_EN 0x3e00
#define MTNR1_R_YUV_RDMACURRINL1U_COMP_CONTROL 0x3e04
#define MTNR1_R_YUV_RDMACURRINL1U_COMP_ERROR_MODE 0x3e08
#define MTNR1_R_YUV_RDMACURRINL1U_COMP_ERROR_VALUE 0x3e0c
#define MTNR1_R_YUV_RDMACURRINL1U_DATA_FORMAT 0x3e10
#define MTNR1_R_YUV_RDMACURRINL1U_MONO_MODE 0x3e14
#define MTNR1_R_YUV_RDMACURRINL1U_COMP_LOSSY_QUALITY_CONTROL 0x3e18
#define MTNR1_R_YUV_RDMACURRINL1U_WIDTH 0x3e20
#define MTNR1_R_YUV_RDMACURRINL1U_HEIGHT 0x3e24
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_STRIDE_1P 0x3e28
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_STRIDE_1P 0x3e34
#define MTNR1_R_YUV_RDMACURRINL1U_MAX_MO 0x3e40
#define MTNR1_R_YUV_RDMACURRINL1U_LINEGAP 0x3e44
#define MTNR1_R_YUV_RDMACURRINL1U_BUSINFO 0x3e4c
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO0 0x3e50
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO1 0x3e54
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO2 0x3e58
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO3 0x3e5c
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO4 0x3e60
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO5 0x3e64
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO6 0x3e68
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO7 0x3e6c
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x3e70
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x3e74
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x3e78
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x3e7c
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x3e80
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x3e84
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x3e88
#define MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x3e8c
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO0 0x3f10
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO1 0x3f14
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO2 0x3f18
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO3 0x3f1c
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO4 0x3f20
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO5 0x3f24
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO6 0x3f28
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO7 0x3f2c
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x3f30
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x3f34
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x3f38
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x3f3c
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x3f40
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x3f44
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x3f48
#define MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x3f4c
#define MTNR1_R_YUV_RDMACURRINL1U_MON_STATUS0 0x3fb0
#define MTNR1_R_YUV_RDMACURRINL1U_MON_STATUS1 0x3fb4
#define MTNR1_R_YUV_RDMACURRINL1U_MON_STATUS2 0x3fb8
#define MTNR1_R_YUV_RDMACURRINL1U_MON_STATUS3 0x3fbc
#define MTNR1_R_YUV_RDMACURRINL1U_CACHE_CONTROL 0x3fe0
#define MTNR1_R_YUV_RDMACURRINL1U_AXI_DEBUG_CONTROL 0x3fe4
#define MTNR1_R_YUV_RDMACURRINL1V_EN 0x4000
#define MTNR1_R_YUV_RDMACURRINL1V_COMP_CONTROL 0x4004
#define MTNR1_R_YUV_RDMACURRINL1V_COMP_ERROR_MODE 0x4008
#define MTNR1_R_YUV_RDMACURRINL1V_COMP_ERROR_VALUE 0x400c
#define MTNR1_R_YUV_RDMACURRINL1V_DATA_FORMAT 0x4010
#define MTNR1_R_YUV_RDMACURRINL1V_MONO_MODE 0x4014
#define MTNR1_R_YUV_RDMACURRINL1V_COMP_LOSSY_QUALITY_CONTROL 0x4018
#define MTNR1_R_YUV_RDMACURRINL1V_WIDTH 0x4020
#define MTNR1_R_YUV_RDMACURRINL1V_HEIGHT 0x4024
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_STRIDE_1P 0x4028
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_STRIDE_1P 0x4034
#define MTNR1_R_YUV_RDMACURRINL1V_MAX_MO 0x4040
#define MTNR1_R_YUV_RDMACURRINL1V_LINEGAP 0x4044
#define MTNR1_R_YUV_RDMACURRINL1V_BUSINFO 0x404c
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO0 0x4050
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO1 0x4054
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO2 0x4058
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO3 0x405c
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO4 0x4060
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO5 0x4064
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO6 0x4068
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO7 0x406c
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x4070
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x4074
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x4078
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x407c
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x4080
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x4084
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x4088
#define MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x408c
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO0 0x4110
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO1 0x4114
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO2 0x4118
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO3 0x411c
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO4 0x4120
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO5 0x4124
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO6 0x4128
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO7 0x412c
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x4130
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x4134
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x4138
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x413c
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x4140
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x4144
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x4148
#define MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x414c
#define MTNR1_R_YUV_RDMACURRINL1V_MON_STATUS0 0x41b0
#define MTNR1_R_YUV_RDMACURRINL1V_MON_STATUS1 0x41b4
#define MTNR1_R_YUV_RDMACURRINL1V_MON_STATUS2 0x41b8
#define MTNR1_R_YUV_RDMACURRINL1V_MON_STATUS3 0x41bc
#define MTNR1_R_YUV_RDMACURRINL1V_CACHE_CONTROL 0x41e0
#define MTNR1_R_YUV_RDMACURRINL1V_AXI_DEBUG_CONTROL 0x41e4
#define MTNR1_R_YUV_RDMACURRINL2Y_EN 0x4200
#define MTNR1_R_YUV_RDMACURRINL2Y_COMP_CONTROL 0x4204
#define MTNR1_R_YUV_RDMACURRINL2Y_COMP_ERROR_MODE 0x4208
#define MTNR1_R_YUV_RDMACURRINL2Y_COMP_ERROR_VALUE 0x420c
#define MTNR1_R_YUV_RDMACURRINL2Y_DATA_FORMAT 0x4210
#define MTNR1_R_YUV_RDMACURRINL2Y_MONO_MODE 0x4214
#define MTNR1_R_YUV_RDMACURRINL2Y_COMP_LOSSY_QUALITY_CONTROL 0x4218
#define MTNR1_R_YUV_RDMACURRINL2Y_WIDTH 0x4220
#define MTNR1_R_YUV_RDMACURRINL2Y_HEIGHT 0x4224
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_STRIDE_1P 0x4228
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_STRIDE_1P 0x4234
#define MTNR1_R_YUV_RDMACURRINL2Y_MAX_MO 0x4240
#define MTNR1_R_YUV_RDMACURRINL2Y_LINEGAP 0x4244
#define MTNR1_R_YUV_RDMACURRINL2Y_BUSINFO 0x424c
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO0 0x4250
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO1 0x4254
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO2 0x4258
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO3 0x425c
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO4 0x4260
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO5 0x4264
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO6 0x4268
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO7 0x426c
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x4270
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x4274
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x4278
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x427c
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x4280
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x4284
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x4288
#define MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x428c
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO0 0x4310
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO1 0x4314
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO2 0x4318
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO3 0x431c
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO4 0x4320
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO5 0x4324
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO6 0x4328
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO7 0x432c
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x4330
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x4334
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x4338
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x433c
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x4340
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x4344
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x4348
#define MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x434c
#define MTNR1_R_YUV_RDMACURRINL2Y_MON_STATUS0 0x43b0
#define MTNR1_R_YUV_RDMACURRINL2Y_MON_STATUS1 0x43b4
#define MTNR1_R_YUV_RDMACURRINL2Y_MON_STATUS2 0x43b8
#define MTNR1_R_YUV_RDMACURRINL2Y_MON_STATUS3 0x43bc
#define MTNR1_R_YUV_RDMACURRINL2Y_CACHE_CONTROL 0x43e0
#define MTNR1_R_YUV_RDMACURRINL2Y_AXI_DEBUG_CONTROL 0x43e4
#define MTNR1_R_YUV_RDMACURRINL2U_EN 0x4400
#define MTNR1_R_YUV_RDMACURRINL2U_COMP_CONTROL 0x4404
#define MTNR1_R_YUV_RDMACURRINL2U_COMP_ERROR_MODE 0x4408
#define MTNR1_R_YUV_RDMACURRINL2U_COMP_ERROR_VALUE 0x440c
#define MTNR1_R_YUV_RDMACURRINL2U_DATA_FORMAT 0x4410
#define MTNR1_R_YUV_RDMACURRINL2U_MONO_MODE 0x4414
#define MTNR1_R_YUV_RDMACURRINL2U_COMP_LOSSY_QUALITY_CONTROL 0x4418
#define MTNR1_R_YUV_RDMACURRINL2U_WIDTH 0x4420
#define MTNR1_R_YUV_RDMACURRINL2U_HEIGHT 0x4424
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_STRIDE_1P 0x4428
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_STRIDE_1P 0x4434
#define MTNR1_R_YUV_RDMACURRINL2U_MAX_MO 0x4440
#define MTNR1_R_YUV_RDMACURRINL2U_LINEGAP 0x4444
#define MTNR1_R_YUV_RDMACURRINL2U_BUSINFO 0x444c
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO0 0x4450
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO1 0x4454
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO2 0x4458
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO3 0x445c
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO4 0x4460
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO5 0x4464
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO6 0x4468
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO7 0x446c
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x4470
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x4474
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x4478
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x447c
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x4480
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x4484
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x4488
#define MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x448c
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO0 0x4510
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO1 0x4514
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO2 0x4518
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO3 0x451c
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO4 0x4520
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO5 0x4524
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO6 0x4528
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO7 0x452c
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x4530
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x4534
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x4538
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x453c
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x4540
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x4544
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x4548
#define MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x454c
#define MTNR1_R_YUV_RDMACURRINL2U_MON_STATUS0 0x45b0
#define MTNR1_R_YUV_RDMACURRINL2U_MON_STATUS1 0x45b4
#define MTNR1_R_YUV_RDMACURRINL2U_MON_STATUS2 0x45b8
#define MTNR1_R_YUV_RDMACURRINL2U_MON_STATUS3 0x45bc
#define MTNR1_R_YUV_RDMACURRINL2U_CACHE_CONTROL 0x45e0
#define MTNR1_R_YUV_RDMACURRINL2U_AXI_DEBUG_CONTROL 0x45e4
#define MTNR1_R_YUV_RDMACURRINL2V_EN 0x4600
#define MTNR1_R_YUV_RDMACURRINL2V_COMP_CONTROL 0x4604
#define MTNR1_R_YUV_RDMACURRINL2V_COMP_ERROR_MODE 0x4608
#define MTNR1_R_YUV_RDMACURRINL2V_COMP_ERROR_VALUE 0x460c
#define MTNR1_R_YUV_RDMACURRINL2V_DATA_FORMAT 0x4610
#define MTNR1_R_YUV_RDMACURRINL2V_MONO_MODE 0x4614
#define MTNR1_R_YUV_RDMACURRINL2V_COMP_LOSSY_QUALITY_CONTROL 0x4618
#define MTNR1_R_YUV_RDMACURRINL2V_WIDTH 0x4620
#define MTNR1_R_YUV_RDMACURRINL2V_HEIGHT 0x4624
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_STRIDE_1P 0x4628
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_STRIDE_1P 0x4634
#define MTNR1_R_YUV_RDMACURRINL2V_MAX_MO 0x4640
#define MTNR1_R_YUV_RDMACURRINL2V_LINEGAP 0x4644
#define MTNR1_R_YUV_RDMACURRINL2V_BUSINFO 0x464c
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO0 0x4650
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO1 0x4654
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO2 0x4658
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO3 0x465c
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO4 0x4660
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO5 0x4664
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO6 0x4668
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO7 0x466c
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x4670
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x4674
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x4678
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x467c
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x4680
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x4684
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x4688
#define MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x468c
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO0 0x4710
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO1 0x4714
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO2 0x4718
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO3 0x471c
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO4 0x4720
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO5 0x4724
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO6 0x4728
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO7 0x472c
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x4730
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x4734
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x4738
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x473c
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x4740
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x4744
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x4748
#define MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x474c
#define MTNR1_R_YUV_RDMACURRINL2V_MON_STATUS0 0x47b0
#define MTNR1_R_YUV_RDMACURRINL2V_MON_STATUS1 0x47b4
#define MTNR1_R_YUV_RDMACURRINL2V_MON_STATUS2 0x47b8
#define MTNR1_R_YUV_RDMACURRINL2V_MON_STATUS3 0x47bc
#define MTNR1_R_YUV_RDMACURRINL2V_CACHE_CONTROL 0x47e0
#define MTNR1_R_YUV_RDMACURRINL2V_AXI_DEBUG_CONTROL 0x47e4
#define MTNR1_R_YUV_RDMACURRINL3Y_EN 0x4800
#define MTNR1_R_YUV_RDMACURRINL3Y_COMP_CONTROL 0x4804
#define MTNR1_R_YUV_RDMACURRINL3Y_DATA_FORMAT 0x4810
#define MTNR1_R_YUV_RDMACURRINL3Y_MONO_MODE 0x4814
#define MTNR1_R_YUV_RDMACURRINL3Y_WIDTH 0x4820
#define MTNR1_R_YUV_RDMACURRINL3Y_HEIGHT 0x4824
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_STRIDE_1P 0x4828
#define MTNR1_R_YUV_RDMACURRINL3Y_MAX_MO 0x4840
#define MTNR1_R_YUV_RDMACURRINL3Y_LINEGAP 0x4844
#define MTNR1_R_YUV_RDMACURRINL3Y_BUSINFO 0x484c
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO0 0x4850
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO1 0x4854
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO2 0x4858
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO3 0x485c
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO4 0x4860
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO5 0x4864
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO6 0x4868
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO7 0x486c
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x4870
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x4874
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x4878
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x487c
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x4880
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x4884
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x4888
#define MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x488c
#define MTNR1_R_YUV_RDMACURRINL3Y_MON_STATUS0 0x49b0
#define MTNR1_R_YUV_RDMACURRINL3Y_MON_STATUS1 0x49b4
#define MTNR1_R_YUV_RDMACURRINL3Y_MON_STATUS2 0x49b8
#define MTNR1_R_YUV_RDMACURRINL3Y_MON_STATUS3 0x49bc
#define MTNR1_R_YUV_RDMACURRINL3Y_CACHE_CONTROL 0x49e0
#define MTNR1_R_YUV_RDMACURRINL3Y_AXI_DEBUG_CONTROL 0x49e4
#define MTNR1_R_YUV_RDMACURRINL3U_EN 0x4a00
#define MTNR1_R_YUV_RDMACURRINL3U_COMP_CONTROL 0x4a04
#define MTNR1_R_YUV_RDMACURRINL3U_DATA_FORMAT 0x4a10
#define MTNR1_R_YUV_RDMACURRINL3U_MONO_MODE 0x4a14
#define MTNR1_R_YUV_RDMACURRINL3U_WIDTH 0x4a20
#define MTNR1_R_YUV_RDMACURRINL3U_HEIGHT 0x4a24
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_STRIDE_1P 0x4a28
#define MTNR1_R_YUV_RDMACURRINL3U_MAX_MO 0x4a40
#define MTNR1_R_YUV_RDMACURRINL3U_LINEGAP 0x4a44
#define MTNR1_R_YUV_RDMACURRINL3U_BUSINFO 0x4a4c
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO0 0x4a50
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO1 0x4a54
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO2 0x4a58
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO3 0x4a5c
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO4 0x4a60
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO5 0x4a64
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO6 0x4a68
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO7 0x4a6c
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x4a70
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x4a74
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x4a78
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x4a7c
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x4a80
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x4a84
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x4a88
#define MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x4a8c
#define MTNR1_R_YUV_RDMACURRINL3U_MON_STATUS0 0x4bb0
#define MTNR1_R_YUV_RDMACURRINL3U_MON_STATUS1 0x4bb4
#define MTNR1_R_YUV_RDMACURRINL3U_MON_STATUS2 0x4bb8
#define MTNR1_R_YUV_RDMACURRINL3U_MON_STATUS3 0x4bbc
#define MTNR1_R_YUV_RDMACURRINL3U_CACHE_CONTROL 0x4be0
#define MTNR1_R_YUV_RDMACURRINL3U_AXI_DEBUG_CONTROL 0x4be4
#define MTNR1_R_YUV_RDMACURRINL3V_EN 0x4c00
#define MTNR1_R_YUV_RDMACURRINL3V_COMP_CONTROL 0x4c04
#define MTNR1_R_YUV_RDMACURRINL3V_DATA_FORMAT 0x4c10
#define MTNR1_R_YUV_RDMACURRINL3V_MONO_MODE 0x4c14
#define MTNR1_R_YUV_RDMACURRINL3V_WIDTH 0x4c20
#define MTNR1_R_YUV_RDMACURRINL3V_HEIGHT 0x4c24
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_STRIDE_1P 0x4c28
#define MTNR1_R_YUV_RDMACURRINL3V_MAX_MO 0x4c40
#define MTNR1_R_YUV_RDMACURRINL3V_LINEGAP 0x4c44
#define MTNR1_R_YUV_RDMACURRINL3V_BUSINFO 0x4c4c
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO0 0x4c50
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO1 0x4c54
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO2 0x4c58
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO3 0x4c5c
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO4 0x4c60
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO5 0x4c64
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO6 0x4c68
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO7 0x4c6c
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x4c70
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x4c74
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x4c78
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x4c7c
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x4c80
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x4c84
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x4c88
#define MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x4c8c
#define MTNR1_R_YUV_RDMACURRINL3V_MON_STATUS0 0x4db0
#define MTNR1_R_YUV_RDMACURRINL3V_MON_STATUS1 0x4db4
#define MTNR1_R_YUV_RDMACURRINL3V_MON_STATUS2 0x4db8
#define MTNR1_R_YUV_RDMACURRINL3V_MON_STATUS3 0x4dbc
#define MTNR1_R_YUV_RDMACURRINL3V_CACHE_CONTROL 0x4de0
#define MTNR1_R_YUV_RDMACURRINL3V_AXI_DEBUG_CONTROL 0x4de4
#define MTNR1_R_YUV_RDMACURRINL4Y_EN 0x4e00
#define MTNR1_R_YUV_RDMACURRINL4Y_COMP_CONTROL 0x4e04
#define MTNR1_R_YUV_RDMACURRINL4Y_DATA_FORMAT 0x4e10
#define MTNR1_R_YUV_RDMACURRINL4Y_MONO_MODE 0x4e14
#define MTNR1_R_YUV_RDMACURRINL4Y_WIDTH 0x4e20
#define MTNR1_R_YUV_RDMACURRINL4Y_HEIGHT 0x4e24
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_STRIDE_1P 0x4e28
#define MTNR1_R_YUV_RDMACURRINL4Y_MAX_MO 0x4e40
#define MTNR1_R_YUV_RDMACURRINL4Y_LINEGAP 0x4e44
#define MTNR1_R_YUV_RDMACURRINL4Y_BUSINFO 0x4e4c
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0 0x4e50
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1 0x4e54
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2 0x4e58
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3 0x4e5c
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4 0x4e60
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5 0x4e64
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6 0x4e68
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7 0x4e6c
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x4e70
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x4e74
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x4e78
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x4e7c
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x4e80
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x4e84
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x4e88
#define MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x4e8c
#define MTNR1_R_YUV_RDMACURRINL4Y_MON_STATUS0 0x4fb0
#define MTNR1_R_YUV_RDMACURRINL4Y_MON_STATUS1 0x4fb4
#define MTNR1_R_YUV_RDMACURRINL4Y_MON_STATUS2 0x4fb8
#define MTNR1_R_YUV_RDMACURRINL4Y_MON_STATUS3 0x4fbc
#define MTNR1_R_YUV_RDMACURRINL4Y_CACHE_CONTROL 0x4fe0
#define MTNR1_R_YUV_RDMACURRINL4Y_AXI_DEBUG_CONTROL 0x4fe4
#define MTNR1_R_YUV_RDMACURRINL4U_EN 0x5000
#define MTNR1_R_YUV_RDMACURRINL4U_COMP_CONTROL 0x5004
#define MTNR1_R_YUV_RDMACURRINL4U_DATA_FORMAT 0x5010
#define MTNR1_R_YUV_RDMACURRINL4U_MONO_MODE 0x5014
#define MTNR1_R_YUV_RDMACURRINL4U_WIDTH 0x5020
#define MTNR1_R_YUV_RDMACURRINL4U_HEIGHT 0x5024
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_STRIDE_1P 0x5028
#define MTNR1_R_YUV_RDMACURRINL4U_MAX_MO 0x5040
#define MTNR1_R_YUV_RDMACURRINL4U_LINEGAP 0x5044
#define MTNR1_R_YUV_RDMACURRINL4U_BUSINFO 0x504c
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO0 0x5050
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO1 0x5054
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO2 0x5058
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO3 0x505c
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO4 0x5060
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO5 0x5064
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO6 0x5068
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO7 0x506c
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x5070
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x5074
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x5078
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x507c
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x5080
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x5084
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x5088
#define MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x508c
#define MTNR1_R_YUV_RDMACURRINL4U_MON_STATUS0 0x51b0
#define MTNR1_R_YUV_RDMACURRINL4U_MON_STATUS1 0x51b4
#define MTNR1_R_YUV_RDMACURRINL4U_MON_STATUS2 0x51b8
#define MTNR1_R_YUV_RDMACURRINL4U_MON_STATUS3 0x51bc
#define MTNR1_R_YUV_RDMACURRINL4U_CACHE_CONTROL 0x51e0
#define MTNR1_R_YUV_RDMACURRINL4U_AXI_DEBUG_CONTROL 0x51e4
#define MTNR1_R_YUV_RDMACURRINL4V_EN 0x5200
#define MTNR1_R_YUV_RDMACURRINL4V_COMP_CONTROL 0x5204
#define MTNR1_R_YUV_RDMACURRINL4V_DATA_FORMAT 0x5210
#define MTNR1_R_YUV_RDMACURRINL4V_MONO_MODE 0x5214
#define MTNR1_R_YUV_RDMACURRINL4V_WIDTH 0x5220
#define MTNR1_R_YUV_RDMACURRINL4V_HEIGHT 0x5224
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_STRIDE_1P 0x5228
#define MTNR1_R_YUV_RDMACURRINL4V_MAX_MO 0x5240
#define MTNR1_R_YUV_RDMACURRINL4V_LINEGAP 0x5244
#define MTNR1_R_YUV_RDMACURRINL4V_BUSINFO 0x524c
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO0 0x5250
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO1 0x5254
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO2 0x5258
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO3 0x525c
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO4 0x5260
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO5 0x5264
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO6 0x5268
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO7 0x526c
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x5270
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x5274
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x5278
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x527c
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x5280
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x5284
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x5288
#define MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x528c
#define MTNR1_R_YUV_RDMACURRINL4V_MON_STATUS0 0x53b0
#define MTNR1_R_YUV_RDMACURRINL4V_MON_STATUS1 0x53b4
#define MTNR1_R_YUV_RDMACURRINL4V_MON_STATUS2 0x53b8
#define MTNR1_R_YUV_RDMACURRINL4V_MON_STATUS3 0x53bc
#define MTNR1_R_YUV_RDMACURRINL4V_CACHE_CONTROL 0x53e0
#define MTNR1_R_YUV_RDMACURRINL4V_AXI_DEBUG_CONTROL 0x53e4
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_EN 0x5400
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_COMP_CONTROL 0x5404
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_DATA_FORMAT 0x5410
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_MONO_MODE 0x5414
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_COMP_LOSSY_QUALITY_CONTROL 0x5418
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_WIDTH 0x5420
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEIGHT 0x5424
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_STRIDE_1P 0x5428
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_STRIDE_1P 0x5434
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_MAX_MO 0x5440
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_LINEGAP 0x5444
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_BUSINFO 0x544c
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO0 0x5450
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO1 0x5454
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO2 0x5458
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO3 0x545c
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO4 0x5460
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO5 0x5464
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO6 0x5468
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO7 0x546c
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x5470
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x5474
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x5478
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x547c
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x5480
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x5484
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x5488
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x548c
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO0 0x5510
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO1 0x5514
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO2 0x5518
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO3 0x551c
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO4 0x5520
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO5 0x5524
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO6 0x5528
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO7 0x552c
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x5530
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x5534
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x5538
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x553c
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x5540
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x5544
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x5548
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x554c
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_MON_STATUS0 0x55b0
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_MON_STATUS1 0x55b4
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_MON_STATUS2 0x55b8
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_MON_STATUS3 0x55bc
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_CACHE_CONTROL 0x55e0
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_AXI_DEBUG_CONTROL 0x55e4
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_AXI_DEBUG_0 0x55e8
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_AXI_DEBUG_1 0x55ec
#define MTNR1_R_YUV_WDMAPREVOUTL1Y_AXI_DEBUG_2 0x55f0
#define MTNR1_R_YUV_WDMAPREVOUTL1U_EN 0x5600
#define MTNR1_R_YUV_WDMAPREVOUTL1U_COMP_CONTROL 0x5604
#define MTNR1_R_YUV_WDMAPREVOUTL1U_DATA_FORMAT 0x5610
#define MTNR1_R_YUV_WDMAPREVOUTL1U_MONO_MODE 0x5614
#define MTNR1_R_YUV_WDMAPREVOUTL1U_COMP_LOSSY_QUALITY_CONTROL 0x5618
#define MTNR1_R_YUV_WDMAPREVOUTL1U_WIDTH 0x5620
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEIGHT 0x5624
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_STRIDE_1P 0x5628
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_STRIDE_1P 0x5634
#define MTNR1_R_YUV_WDMAPREVOUTL1U_MAX_MO 0x5640
#define MTNR1_R_YUV_WDMAPREVOUTL1U_LINEGAP 0x5644
#define MTNR1_R_YUV_WDMAPREVOUTL1U_BUSINFO 0x564c
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO0 0x5650
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO1 0x5654
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO2 0x5658
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO3 0x565c
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO4 0x5660
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO5 0x5664
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO6 0x5668
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO7 0x566c
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x5670
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x5674
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x5678
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x567c
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x5680
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x5684
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x5688
#define MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x568c
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO0 0x5710
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO1 0x5714
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO2 0x5718
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO3 0x571c
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO4 0x5720
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO5 0x5724
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO6 0x5728
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO7 0x572c
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x5730
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x5734
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x5738
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x573c
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x5740
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x5744
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x5748
#define MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x574c
#define MTNR1_R_YUV_WDMAPREVOUTL1U_MON_STATUS0 0x57b0
#define MTNR1_R_YUV_WDMAPREVOUTL1U_MON_STATUS1 0x57b4
#define MTNR1_R_YUV_WDMAPREVOUTL1U_MON_STATUS2 0x57b8
#define MTNR1_R_YUV_WDMAPREVOUTL1U_MON_STATUS3 0x57bc
#define MTNR1_R_YUV_WDMAPREVOUTL1U_CACHE_CONTROL 0x57e0
#define MTNR1_R_YUV_WDMAPREVOUTL1U_AXI_DEBUG_CONTROL 0x57e4
#define MTNR1_R_YUV_WDMAPREVOUTL1U_AXI_DEBUG_0 0x57e8
#define MTNR1_R_YUV_WDMAPREVOUTL1U_AXI_DEBUG_1 0x57ec
#define MTNR1_R_YUV_WDMAPREVOUTL1U_AXI_DEBUG_2 0x57f0
#define MTNR1_R_YUV_WDMAPREVOUTL1V_EN 0x5800
#define MTNR1_R_YUV_WDMAPREVOUTL1V_COMP_CONTROL 0x5804
#define MTNR1_R_YUV_WDMAPREVOUTL1V_DATA_FORMAT 0x5810
#define MTNR1_R_YUV_WDMAPREVOUTL1V_MONO_MODE 0x5814
#define MTNR1_R_YUV_WDMAPREVOUTL1V_COMP_LOSSY_QUALITY_CONTROL 0x5818
#define MTNR1_R_YUV_WDMAPREVOUTL1V_WIDTH 0x5820
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEIGHT 0x5824
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_STRIDE_1P 0x5828
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_STRIDE_1P 0x5834
#define MTNR1_R_YUV_WDMAPREVOUTL1V_MAX_MO 0x5840
#define MTNR1_R_YUV_WDMAPREVOUTL1V_LINEGAP 0x5844
#define MTNR1_R_YUV_WDMAPREVOUTL1V_BUSINFO 0x584c
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO0 0x5850
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO1 0x5854
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO2 0x5858
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO3 0x585c
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO4 0x5860
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO5 0x5864
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO6 0x5868
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO7 0x586c
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x5870
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x5874
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x5878
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x587c
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x5880
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x5884
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x5888
#define MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x588c
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO0 0x5910
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO1 0x5914
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO2 0x5918
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO3 0x591c
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO4 0x5920
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO5 0x5924
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO6 0x5928
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO7 0x592c
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B 0x5930
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B 0x5934
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B 0x5938
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B 0x593c
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B 0x5940
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B 0x5944
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B 0x5948
#define MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B 0x594c
#define MTNR1_R_YUV_WDMAPREVOUTL1V_MON_STATUS0 0x59b0
#define MTNR1_R_YUV_WDMAPREVOUTL1V_MON_STATUS1 0x59b4
#define MTNR1_R_YUV_WDMAPREVOUTL1V_MON_STATUS2 0x59b8
#define MTNR1_R_YUV_WDMAPREVOUTL1V_MON_STATUS3 0x59bc
#define MTNR1_R_YUV_WDMAPREVOUTL1V_CACHE_CONTROL 0x59e0
#define MTNR1_R_YUV_WDMAPREVOUTL1V_AXI_DEBUG_CONTROL 0x59e4
#define MTNR1_R_YUV_WDMAPREVOUTL1V_AXI_DEBUG_0 0x59e8
#define MTNR1_R_YUV_WDMAPREVOUTL1V_AXI_DEBUG_1 0x59ec
#define MTNR1_R_YUV_WDMAPREVOUTL1V_AXI_DEBUG_2 0x59f0
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_EN 0x5a00
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_COMP_CONTROL 0x5a04
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_DATA_FORMAT 0x5a10
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_MONO_MODE 0x5a14
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_WIDTH 0x5a20
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_HEIGHT 0x5a24
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_STRIDE_1P 0x5a28
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_MAX_MO 0x5a40
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_LINEGAP 0x5a44
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_BUSINFO 0x5a4c
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO0 0x5a50
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO1 0x5a54
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO2 0x5a58
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO3 0x5a5c
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO4 0x5a60
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO5 0x5a64
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO6 0x5a68
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO7 0x5a6c
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x5a70
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x5a74
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x5a78
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x5a7c
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x5a80
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x5a84
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x5a88
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x5a8c
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_MON_STATUS0 0x5bb0
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_MON_STATUS1 0x5bb4
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_MON_STATUS2 0x5bb8
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_MON_STATUS3 0x5bbc
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_CACHE_CONTROL 0x5be0
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_AXI_DEBUG_CONTROL 0x5be4
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_AXI_DEBUG_0 0x5be8
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_AXI_DEBUG_1 0x5bec
#define MTNR1_R_YUV_WDMAPREVOUTL2Y_AXI_DEBUG_2 0x5bf0
#define MTNR1_R_YUV_WDMAPREVOUTL2U_EN 0x5c00
#define MTNR1_R_YUV_WDMAPREVOUTL2U_COMP_CONTROL 0x5c04
#define MTNR1_R_YUV_WDMAPREVOUTL2U_DATA_FORMAT 0x5c10
#define MTNR1_R_YUV_WDMAPREVOUTL2U_MONO_MODE 0x5c14
#define MTNR1_R_YUV_WDMAPREVOUTL2U_WIDTH 0x5c20
#define MTNR1_R_YUV_WDMAPREVOUTL2U_HEIGHT 0x5c24
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_STRIDE_1P 0x5c28
#define MTNR1_R_YUV_WDMAPREVOUTL2U_MAX_MO 0x5c40
#define MTNR1_R_YUV_WDMAPREVOUTL2U_LINEGAP 0x5c44
#define MTNR1_R_YUV_WDMAPREVOUTL2U_BUSINFO 0x5c4c
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO0 0x5c50
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO1 0x5c54
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO2 0x5c58
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO3 0x5c5c
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO4 0x5c60
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO5 0x5c64
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO6 0x5c68
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO7 0x5c6c
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x5c70
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x5c74
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x5c78
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x5c7c
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x5c80
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x5c84
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x5c88
#define MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x5c8c
#define MTNR1_R_YUV_WDMAPREVOUTL2U_MON_STATUS0 0x5db0
#define MTNR1_R_YUV_WDMAPREVOUTL2U_MON_STATUS1 0x5db4
#define MTNR1_R_YUV_WDMAPREVOUTL2U_MON_STATUS2 0x5db8
#define MTNR1_R_YUV_WDMAPREVOUTL2U_MON_STATUS3 0x5dbc
#define MTNR1_R_YUV_WDMAPREVOUTL2U_CACHE_CONTROL 0x5de0
#define MTNR1_R_YUV_WDMAPREVOUTL2U_AXI_DEBUG_CONTROL 0x5de4
#define MTNR1_R_YUV_WDMAPREVOUTL2U_AXI_DEBUG_0 0x5de8
#define MTNR1_R_YUV_WDMAPREVOUTL2U_AXI_DEBUG_1 0x5dec
#define MTNR1_R_YUV_WDMAPREVOUTL2U_AXI_DEBUG_2 0x5df0
#define MTNR1_R_YUV_WDMAPREVOUTL2V_EN 0x5e00
#define MTNR1_R_YUV_WDMAPREVOUTL2V_COMP_CONTROL 0x5e04
#define MTNR1_R_YUV_WDMAPREVOUTL2V_DATA_FORMAT 0x5e10
#define MTNR1_R_YUV_WDMAPREVOUTL2V_MONO_MODE 0x5e14
#define MTNR1_R_YUV_WDMAPREVOUTL2V_WIDTH 0x5e20
#define MTNR1_R_YUV_WDMAPREVOUTL2V_HEIGHT 0x5e24
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_STRIDE_1P 0x5e28
#define MTNR1_R_YUV_WDMAPREVOUTL2V_MAX_MO 0x5e40
#define MTNR1_R_YUV_WDMAPREVOUTL2V_LINEGAP 0x5e44
#define MTNR1_R_YUV_WDMAPREVOUTL2V_BUSINFO 0x5e4c
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO0 0x5e50
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO1 0x5e54
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO2 0x5e58
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO3 0x5e5c
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO4 0x5e60
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO5 0x5e64
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO6 0x5e68
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO7 0x5e6c
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x5e70
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x5e74
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x5e78
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x5e7c
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x5e80
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x5e84
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x5e88
#define MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x5e8c
#define MTNR1_R_YUV_WDMAPREVOUTL2V_MON_STATUS0 0x5fb0
#define MTNR1_R_YUV_WDMAPREVOUTL2V_MON_STATUS1 0x5fb4
#define MTNR1_R_YUV_WDMAPREVOUTL2V_MON_STATUS2 0x5fb8
#define MTNR1_R_YUV_WDMAPREVOUTL2V_MON_STATUS3 0x5fbc
#define MTNR1_R_YUV_WDMAPREVOUTL2V_CACHE_CONTROL 0x5fe0
#define MTNR1_R_YUV_WDMAPREVOUTL2V_AXI_DEBUG_CONTROL 0x5fe4
#define MTNR1_R_YUV_WDMAPREVOUTL2V_AXI_DEBUG_0 0x5fe8
#define MTNR1_R_YUV_WDMAPREVOUTL2V_AXI_DEBUG_1 0x5fec
#define MTNR1_R_YUV_WDMAPREVOUTL2V_AXI_DEBUG_2 0x5ff0
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_EN 0x6000
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_COMP_CONTROL 0x6004
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_DATA_FORMAT 0x6010
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_MONO_MODE 0x6014
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_WIDTH 0x6020
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_HEIGHT 0x6024
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_STRIDE_1P 0x6028
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_MAX_MO 0x6040
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_LINEGAP 0x6044
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_BUSINFO 0x604c
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO0 0x6050
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO1 0x6054
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO2 0x6058
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO3 0x605c
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO4 0x6060
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO5 0x6064
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO6 0x6068
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO7 0x606c
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x6070
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x6074
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x6078
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x607c
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x6080
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x6084
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x6088
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x608c
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_MON_STATUS0 0x61b0
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_MON_STATUS1 0x61b4
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_MON_STATUS2 0x61b8
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_MON_STATUS3 0x61bc
#define MTNR1_R_YUV_WDMAPREVOUTL3Y_CACHE_CONTROL 0x61e0
#define MTNR1_R_YUV_WDMAPREVOUTL3U_EN 0x6200
#define MTNR1_R_YUV_WDMAPREVOUTL3U_COMP_CONTROL 0x6204
#define MTNR1_R_YUV_WDMAPREVOUTL3U_DATA_FORMAT 0x6210
#define MTNR1_R_YUV_WDMAPREVOUTL3U_MONO_MODE 0x6214
#define MTNR1_R_YUV_WDMAPREVOUTL3U_WIDTH 0x6220
#define MTNR1_R_YUV_WDMAPREVOUTL3U_HEIGHT 0x6224
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_STRIDE_1P 0x6228
#define MTNR1_R_YUV_WDMAPREVOUTL3U_MAX_MO 0x6240
#define MTNR1_R_YUV_WDMAPREVOUTL3U_LINEGAP 0x6244
#define MTNR1_R_YUV_WDMAPREVOUTL3U_BUSINFO 0x624c
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO0 0x6250
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO1 0x6254
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO2 0x6258
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO3 0x625c
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO4 0x6260
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO5 0x6264
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO6 0x6268
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO7 0x626c
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x6270
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x6274
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x6278
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x627c
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x6280
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x6284
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x6288
#define MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x628c
#define MTNR1_R_YUV_WDMAPREVOUTL3U_MON_STATUS0 0x63b0
#define MTNR1_R_YUV_WDMAPREVOUTL3U_MON_STATUS1 0x63b4
#define MTNR1_R_YUV_WDMAPREVOUTL3U_MON_STATUS2 0x63b8
#define MTNR1_R_YUV_WDMAPREVOUTL3U_MON_STATUS3 0x63bc
#define MTNR1_R_YUV_WDMAPREVOUTL3U_CACHE_CONTROL 0x63e0
#define MTNR1_R_YUV_WDMAPREVOUTL3V_EN 0x6400
#define MTNR1_R_YUV_WDMAPREVOUTL3V_COMP_CONTROL 0x6404
#define MTNR1_R_YUV_WDMAPREVOUTL3V_DATA_FORMAT 0x6410
#define MTNR1_R_YUV_WDMAPREVOUTL3V_MONO_MODE 0x6414
#define MTNR1_R_YUV_WDMAPREVOUTL3V_WIDTH 0x6420
#define MTNR1_R_YUV_WDMAPREVOUTL3V_HEIGHT 0x6424
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_STRIDE_1P 0x6428
#define MTNR1_R_YUV_WDMAPREVOUTL3V_MAX_MO 0x6440
#define MTNR1_R_YUV_WDMAPREVOUTL3V_LINEGAP 0x6444
#define MTNR1_R_YUV_WDMAPREVOUTL3V_BUSINFO 0x644c
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO0 0x6450
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO1 0x6454
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO2 0x6458
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO3 0x645c
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO4 0x6460
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO5 0x6464
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO6 0x6468
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO7 0x646c
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x6470
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x6474
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x6478
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x647c
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x6480
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x6484
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x6488
#define MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x648c
#define MTNR1_R_YUV_WDMAPREVOUTL3V_MON_STATUS0 0x65b0
#define MTNR1_R_YUV_WDMAPREVOUTL3V_MON_STATUS1 0x65b4
#define MTNR1_R_YUV_WDMAPREVOUTL3V_MON_STATUS2 0x65b8
#define MTNR1_R_YUV_WDMAPREVOUTL3V_MON_STATUS3 0x65bc
#define MTNR1_R_YUV_WDMAPREVOUTL3V_CACHE_CONTROL 0x65e0
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_EN 0x6600
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_COMP_CONTROL 0x6604
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_DATA_FORMAT 0x6610
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_MONO_MODE 0x6614
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_WIDTH 0x6620
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_HEIGHT 0x6624
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_STRIDE_1P 0x6628
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_MAX_MO 0x6640
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_LINEGAP 0x6644
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_BUSINFO 0x664c
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO0 0x6650
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO1 0x6654
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO2 0x6658
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO3 0x665c
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO4 0x6660
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO5 0x6664
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO6 0x6668
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO7 0x666c
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x6670
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x6674
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x6678
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x667c
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x6680
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x6684
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x6688
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x668c
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_MON_STATUS0 0x67b0
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_MON_STATUS1 0x67b4
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_MON_STATUS2 0x67b8
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_MON_STATUS3 0x67bc
#define MTNR1_R_YUV_WDMAPREVOUTL4Y_CACHE_CONTROL 0x67e0
#define MTNR1_R_YUV_WDMAPREVOUTL4U_EN 0x6800
#define MTNR1_R_YUV_WDMAPREVOUTL4U_COMP_CONTROL 0x6804
#define MTNR1_R_YUV_WDMAPREVOUTL4U_DATA_FORMAT 0x6810
#define MTNR1_R_YUV_WDMAPREVOUTL4U_MONO_MODE 0x6814
#define MTNR1_R_YUV_WDMAPREVOUTL4U_WIDTH 0x6820
#define MTNR1_R_YUV_WDMAPREVOUTL4U_HEIGHT 0x6824
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_STRIDE_1P 0x6828
#define MTNR1_R_YUV_WDMAPREVOUTL4U_MAX_MO 0x6840
#define MTNR1_R_YUV_WDMAPREVOUTL4U_LINEGAP 0x6844
#define MTNR1_R_YUV_WDMAPREVOUTL4U_BUSINFO 0x684c
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO0 0x6850
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO1 0x6854
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO2 0x6858
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO3 0x685c
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO4 0x6860
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO5 0x6864
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO6 0x6868
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO7 0x686c
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x6870
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x6874
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x6878
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x687c
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x6880
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x6884
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x6888
#define MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x688c
#define MTNR1_R_YUV_WDMAPREVOUTL4U_MON_STATUS0 0x69b0
#define MTNR1_R_YUV_WDMAPREVOUTL4U_MON_STATUS1 0x69b4
#define MTNR1_R_YUV_WDMAPREVOUTL4U_MON_STATUS2 0x69b8
#define MTNR1_R_YUV_WDMAPREVOUTL4U_MON_STATUS3 0x69bc
#define MTNR1_R_YUV_WDMAPREVOUTL4U_CACHE_CONTROL 0x69e0
#define MTNR1_R_YUV_WDMAPREVOUTL4V_EN 0x6a00
#define MTNR1_R_YUV_WDMAPREVOUTL4V_COMP_CONTROL 0x6a04
#define MTNR1_R_YUV_WDMAPREVOUTL4V_DATA_FORMAT 0x6a10
#define MTNR1_R_YUV_WDMAPREVOUTL4V_MONO_MODE 0x6a14
#define MTNR1_R_YUV_WDMAPREVOUTL4V_WIDTH 0x6a20
#define MTNR1_R_YUV_WDMAPREVOUTL4V_HEIGHT 0x6a24
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_STRIDE_1P 0x6a28
#define MTNR1_R_YUV_WDMAPREVOUTL4V_MAX_MO 0x6a40
#define MTNR1_R_YUV_WDMAPREVOUTL4V_LINEGAP 0x6a44
#define MTNR1_R_YUV_WDMAPREVOUTL4V_BUSINFO 0x6a4c
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO0 0x6a50
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO1 0x6a54
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO2 0x6a58
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO3 0x6a5c
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO4 0x6a60
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO5 0x6a64
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO6 0x6a68
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO7 0x6a6c
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x6a70
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x6a74
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x6a78
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x6a7c
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x6a80
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x6a84
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x6a88
#define MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x6a8c
#define MTNR1_R_YUV_WDMAPREVOUTL4V_MON_STATUS0 0x6bb0
#define MTNR1_R_YUV_WDMAPREVOUTL4V_MON_STATUS1 0x6bb4
#define MTNR1_R_YUV_WDMAPREVOUTL4V_MON_STATUS2 0x6bb8
#define MTNR1_R_YUV_WDMAPREVOUTL4V_MON_STATUS3 0x6bbc
#define MTNR1_R_YUV_WDMAPREVOUTL4V_CACHE_CONTROL 0x6be0
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_EN 0x6c00
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_COMP_CONTROL 0x6c04
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT 0x6c10
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_MONO_MODE 0x6c14
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_WIDTH 0x6c20
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_HEIGHT 0x6c24
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_STRIDE_1P 0x6c28
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_MAX_MO 0x6c40
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_LINEGAP 0x6c44
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_BUSINFO 0x6c4c
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO0 0x6c50
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO1 0x6c54
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO2 0x6c58
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO3 0x6c5c
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO4 0x6c60
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO5 0x6c64
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO6 0x6c68
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO7 0x6c6c
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B 0x6c70
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B 0x6c74
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B 0x6c78
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B 0x6c7c
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B 0x6c80
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B 0x6c84
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B 0x6c88
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B 0x6c8c
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_CRC_1P 0x6d90
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_MON_STATUS0 0x6db0
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_MON_STATUS1 0x6db4
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_MON_STATUS2 0x6db8
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_MON_STATUS3 0x6dbc
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_CACHE_CONTROL 0x6de0
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_CONTROL 0x6de4
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_0 0x6de8
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_1 0x6dec
#define MTNR1_R_STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_2 0x6df0
#define MTNR1_R_YUV_GEOMATCHL1_EN 0x6e00
#define MTNR1_R_YUV_GEOMATCHL1_BYPASS 0x6e04
#define MTNR1_R_YUV_GEOMATCHL1_MATCH_ENABLE 0x6e08
#define MTNR1_R_YUV_GEOMATCHL1_MC_LMC_TNR_MODE 0x6e0c
#define MTNR1_R_YUV_GEOMATCHL1_TNR_WGT_EN 0x6e10
#define MTNR1_R_YUV_GEOMATCHL1_TNR_WGT_BYPASS 0x6e14
#define MTNR1_R_YUV_GEOMATCHL1_TNR_SFR_EN 0x6e18
#define MTNR1_R_YUV_GEOMATCHL1_TNR_SFR 0x6e1c
#define MTNR1_R_YUV_GEOMATCHL1_REF_IMG_SIZE 0x6e20
#define MTNR1_R_YUV_GEOMATCHL1_REF_ROI_START 0x6e24
#define MTNR1_R_YUV_GEOMATCHL1_ROI_SIZE 0x6e28
#define MTNR1_R_YUV_GEOMATCHL1_SCH_IMG_SIZE 0x6e2c
#define MTNR1_R_YUV_GEOMATCHL1_SCH_ACTIVE_START 0x6e30
#define MTNR1_R_YUV_GEOMATCHL1_SCH_ACTIVE_SIZE 0x6e34
#define MTNR1_R_YUV_GEOMATCHL1_SCH_ROI_START 0x6e38
#define MTNR1_R_YUV_GEOMATCHL1_MV_SIZE 0x6e3c
#define MTNR1_R_YUV_GEOMATCHL1_MV_BLOCK_SIZE 0x6e40
#define MTNR1_R_YUV_GEOMATCHL1_MONO_EN 0x6e48
#define MTNR1_R_YUV_GEOMATCHL1_LMC_BILINEAR 0x6e4c
#define MTNR1_R_YUV_GEOMATCHL1_OOBSET_EN 0x6e50
#define MTNR1_R_YUV_GEOMATCHL1_OOBSET_VALUE 0x6e54
#define MTNR1_R_YUV_GEOMATCHL2_EN 0x6e80
#define MTNR1_R_YUV_GEOMATCHL2_BYPASS 0x6e84
#define MTNR1_R_YUV_GEOMATCHL2_MATCH_ENABLE 0x6e88
#define MTNR1_R_YUV_GEOMATCHL2_MC_LMC_TNR_MODE 0x6e8c
#define MTNR1_R_YUV_GEOMATCHL2_TNR_WGT_EN 0x6e90
#define MTNR1_R_YUV_GEOMATCHL2_TNR_WGT_BYPASS 0x6e94
#define MTNR1_R_YUV_GEOMATCHL2_TNR_SFR_EN 0x6e98
#define MTNR1_R_YUV_GEOMATCHL2_TNR_SFR 0x6e9c
#define MTNR1_R_YUV_GEOMATCHL2_REF_IMG_SIZE 0x6ea0
#define MTNR1_R_YUV_GEOMATCHL2_REF_ROI_START 0x6ea4
#define MTNR1_R_YUV_GEOMATCHL2_ROI_SIZE 0x6ea8
#define MTNR1_R_YUV_GEOMATCHL2_SCH_IMG_SIZE 0x6eac
#define MTNR1_R_YUV_GEOMATCHL2_SCH_ACTIVE_START 0x6eb0
#define MTNR1_R_YUV_GEOMATCHL2_SCH_ACTIVE_SIZE 0x6eb4
#define MTNR1_R_YUV_GEOMATCHL2_SCH_ROI_START 0x6eb8
#define MTNR1_R_YUV_GEOMATCHL2_MV_SIZE 0x6ebc
#define MTNR1_R_YUV_GEOMATCHL2_MV_BLOCK_SIZE 0x6ec0
#define MTNR1_R_YUV_GEOMATCHL2_MONO_EN 0x6ec8
#define MTNR1_R_YUV_GEOMATCHL2_LMC_BILINEAR 0x6ecc
#define MTNR1_R_YUV_GEOMATCHL2_OOBSET_EN 0x6ed0
#define MTNR1_R_YUV_GEOMATCHL2_OOBSET_VALUE 0x6ed4
#define MTNR1_R_YUV_GEOMATCHL3_EN 0x6f00
#define MTNR1_R_YUV_GEOMATCHL3_BYPASS 0x6f04
#define MTNR1_R_YUV_GEOMATCHL3_MATCH_ENABLE 0x6f08
#define MTNR1_R_YUV_GEOMATCHL3_MC_LMC_TNR_MODE 0x6f0c
#define MTNR1_R_YUV_GEOMATCHL3_TNR_WGT_EN 0x6f10
#define MTNR1_R_YUV_GEOMATCHL3_TNR_WGT_BYPASS 0x6f14
#define MTNR1_R_YUV_GEOMATCHL3_TNR_SFR_EN 0x6f18
#define MTNR1_R_YUV_GEOMATCHL3_TNR_SFR 0x6f1c
#define MTNR1_R_YUV_GEOMATCHL3_REF_IMG_SIZE 0x6f20
#define MTNR1_R_YUV_GEOMATCHL3_REF_ROI_START 0x6f24
#define MTNR1_R_YUV_GEOMATCHL3_ROI_SIZE 0x6f28
#define MTNR1_R_YUV_GEOMATCHL3_SCH_IMG_SIZE 0x6f2c
#define MTNR1_R_YUV_GEOMATCHL3_SCH_ACTIVE_START 0x6f30
#define MTNR1_R_YUV_GEOMATCHL3_SCH_ACTIVE_SIZE 0x6f34
#define MTNR1_R_YUV_GEOMATCHL3_SCH_ROI_START 0x6f38
#define MTNR1_R_YUV_GEOMATCHL3_MV_SIZE 0x6f3c
#define MTNR1_R_YUV_GEOMATCHL3_MV_BLOCK_SIZE 0x6f40
#define MTNR1_R_YUV_GEOMATCHL3_MONO_EN 0x6f48
#define MTNR1_R_YUV_GEOMATCHL3_LMC_BILINEAR 0x6f4c
#define MTNR1_R_YUV_GEOMATCHL3_OOBSET_EN 0x6f50
#define MTNR1_R_YUV_GEOMATCHL3_OOBSET_VALUE 0x6f54
#define MTNR1_R_YUV_GEOMATCHL4_EN 0x6f80
#define MTNR1_R_YUV_GEOMATCHL4_BYPASS 0x6f84
#define MTNR1_R_YUV_GEOMATCHL4_MATCH_ENABLE 0x6f88
#define MTNR1_R_YUV_GEOMATCHL4_MC_LMC_TNR_MODE 0x6f8c
#define MTNR1_R_YUV_GEOMATCHL4_TNR_WGT_EN 0x6f90
#define MTNR1_R_YUV_GEOMATCHL4_TNR_WGT_BYPASS 0x6f94
#define MTNR1_R_YUV_GEOMATCHL4_TNR_SFR_EN 0x6f98
#define MTNR1_R_YUV_GEOMATCHL4_TNR_SFR 0x6f9c
#define MTNR1_R_YUV_GEOMATCHL4_REF_IMG_SIZE 0x6fa0
#define MTNR1_R_YUV_GEOMATCHL4_REF_ROI_START 0x6fa4
#define MTNR1_R_YUV_GEOMATCHL4_ROI_SIZE 0x6fa8
#define MTNR1_R_YUV_GEOMATCHL4_SCH_IMG_SIZE 0x6fac
#define MTNR1_R_YUV_GEOMATCHL4_SCH_ACTIVE_START 0x6fb0
#define MTNR1_R_YUV_GEOMATCHL4_SCH_ACTIVE_SIZE 0x6fb4
#define MTNR1_R_YUV_GEOMATCHL4_SCH_ROI_START 0x6fb8
#define MTNR1_R_YUV_GEOMATCHL4_MV_SIZE 0x6fbc
#define MTNR1_R_YUV_GEOMATCHL4_MV_BLOCK_SIZE 0x6fc0
#define MTNR1_R_YUV_GEOMATCHL4_MONO_EN 0x6fc8
#define MTNR1_R_YUV_GEOMATCHL4_LMC_BILINEAR 0x6fcc
#define MTNR1_R_YUV_GEOMATCHL4_OOBSET_EN 0x6fd0
#define MTNR1_R_YUV_GEOMATCHL4_OOBSET_VALUE 0x6fd4
#define MTNR1_R_STAT_MVCONTROLLER_ENABLE 0x7000
#define MTNR1_R_STAT_MVCONTROLLER_MV_IN_SIZE 0x7004
#define MTNR1_R_STAT_MVCONTROLLER_MV_OUT_SIZE 0x7008
#define MTNR1_R_STAT_MVCONTROLLER_MVF_RESIZE_EN 0x700c
#define MTNR1_R_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR 0x7010
#define MTNR1_R_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET 0x7014
#define MTNR1_R_STAT_MVCONTROLLER_MV_SCALE_FACTOR 0x7018
#define MTNR1_R_STAT_MVCONTROLLER_MV_SCALE_ME_MC_FRAC_DIFF 0x701c
#define MTNR1_R_STAT_MVCONTROLLER_CRC 0x7024
#define MTNR1_R_YUV_CROPCLEANOTFL1_BYPASS 0x7100
#define MTNR1_R_YUV_CROPCLEANOTFL1_START 0x7104
#define MTNR1_R_YUV_CROPCLEANOTFL1_SIZE 0x7108
#define MTNR1_R_YUV_CROPCLEANOTFL2_BYPASS 0x7110
#define MTNR1_R_YUV_CROPCLEANOTFL2_START 0x7114
#define MTNR1_R_YUV_CROPCLEANOTFL2_SIZE 0x7118
#define MTNR1_R_YUV_CROPCLEANOTFL3_BYPASS 0x7120
#define MTNR1_R_YUV_CROPCLEANOTFL3_START 0x7124
#define MTNR1_R_YUV_CROPCLEANOTFL3_SIZE 0x7128
#define MTNR1_R_YUV_CROPCLEANOTFL4_BYPASS 0x7130
#define MTNR1_R_YUV_CROPCLEANOTFL4_START 0x7134
#define MTNR1_R_YUV_CROPCLEANOTFL4_SIZE 0x7138
#define MTNR1_R_YUV_CROPCLEANDMAL1_BYPASS 0x7180
#define MTNR1_R_YUV_CROPCLEANDMAL1_START 0x7184
#define MTNR1_R_YUV_CROPCLEANDMAL1_SIZE 0x7188
#define MTNR1_R_YUV_CROPCLEANDMAL2_BYPASS 0x7190
#define MTNR1_R_YUV_CROPCLEANDMAL2_START 0x7194
#define MTNR1_R_YUV_CROPCLEANDMAL2_SIZE 0x7198
#define MTNR1_R_YUV_CROPCLEANDMAL3_BYPASS 0x71a0
#define MTNR1_R_YUV_CROPCLEANDMAL3_START 0x71a4
#define MTNR1_R_YUV_CROPCLEANDMAL3_SIZE 0x71a8
#define MTNR1_R_YUV_CROPCLEANDMAL4_BYPASS 0x71b0
#define MTNR1_R_YUV_CROPCLEANDMAL4_START 0x71b4
#define MTNR1_R_YUV_CROPCLEANDMAL4_SIZE 0x71b8
#define MTNR1_R_YUV_CROPWEIGHTDMAL1_BYPASS 0x71c0
#define MTNR1_R_YUV_CROPWEIGHTDMAL1_START 0x71c4
#define MTNR1_R_YUV_CROPWEIGHTDMAL1_SIZE 0x71c8
#define MTNR1_R_STAT_SEGMAPPING_BYPASS 0x7200
#define MTNR1_R_STAT_SEGMAPPING_MIXER_0 0x7204
#define MTNR1_R_STAT_SEGMAPPING_MIXER_1 0x7208
#define MTNR1_R_YUV_MIXERL1_ENABLE 0x7600
#define MTNR1_R_YUV_MIXERL1_STILL_EN 0x7604
#define MTNR1_R_YUV_MIXERL1_WGT_UPDATE_EN 0x7608
#define MTNR1_R_YUV_MIXERL1_MODE 0x760c
#define MTNR1_R_YUV_MIXERL1_MINIMUM_FLIT_EN 0x7610
#define MTNR1_R_YUV_MIXERL1_SAD_SHIFT 0x7614
#define MTNR1_R_YUV_MIXERL1_SAD_Y_GAIN 0x7618
#define MTNR1_R_YUV_MIXERL1_THRESH_SLOPE_0_0 0x7620
#define MTNR1_R_YUV_MIXERL1_THRESH_SLOPE_0_2 0x7624
#define MTNR1_R_YUV_MIXERL1_THRESH_SLOPE_0_4 0x7628
#define MTNR1_R_YUV_MIXERL1_THRESH_SLOPE_0_6 0x762c
#define MTNR1_R_YUV_MIXERL1_THRESH_0_0 0x7630
#define MTNR1_R_YUV_MIXERL1_THRESH_0_2 0x7634
#define MTNR1_R_YUV_MIXERL1_THRESH_0_4 0x7638
#define MTNR1_R_YUV_MIXERL1_THRESH_0_6 0x763c
#define MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_0_0 0x7640
#define MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_0_4 0x7644
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_0_0 0x7648
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_0_2 0x7650
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_0_4 0x7654
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_0_6 0x7658
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_WIDTH_0_0 0x7660
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_WIDTH_0_2 0x7664
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_WIDTH_0_4 0x7668
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_WIDTH_0_6 0x766c
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_SLOPE_0_0 0x7670
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_SLOPE_0_2 0x7674
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_SLOPE_0_4 0x7678
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_SLOPE_0_6 0x767c
#define MTNR1_R_YUV_MIXERL1_WGT_SAD 0x7680
#define MTNR1_R_YUV_MIXERL1_WGT_PD 0x7684
#define MTNR1_R_YUV_MIXERL1_WGT_ZSAD 0x7688
#define MTNR1_R_YUV_MIXERL1_WGT_MOTION_UNCERT 0x768c
#define MTNR1_R_YUV_MIXERL1_COST_SHIFT 0x7690
#define MTNR1_R_YUV_MIXERL1_YUV_MERGING_SEP 0x7694
#define MTNR1_R_YUV_MIXERL1_YUV_MERGING_SEP_WEIGHTUV 0x7698
#define MTNR1_R_YUV_MIXERL1_INHERITANCE_WEIGHT_FRACS 0x769c
#define MTNR1_R_YUV_MIXERL1_MAX_INHERITANCE_WEIGHT 0x76a0
#define MTNR1_R_YUV_MIXERL1_UPDATE_WGTTOMEM_EN 0x76a4
#define MTNR1_R_YUV_MIXERL1_WEIGHT_UPDATE_OOB_EN 0x76a8
#define MTNR1_R_YUV_MIXERL1_TNR_MONO_EN 0x76ac
#define MTNR1_R_YUV_MIXERL1_LUMA_ANCHOR_0_0 0x76b0
#define MTNR1_R_YUV_MIXERL1_LUMA_ANCHOR_0_2 0x76b4
#define MTNR1_R_YUV_MIXERL1_LUMA_ANCHOR_0_4 0x76b8
#define MTNR1_R_YUV_MIXERL1_LUMA_ANCHOR_0_6 0x76bc
#define MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_0 0x76c0
#define MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_2 0x76c4
#define MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_4 0x76c8
#define MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_6 0x76cc
#define MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_0 0x76d0
#define MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_2 0x76d4
#define MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_4 0x76d8
#define MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_6 0x76dc
#define MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_0 0x76e0
#define MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_2 0x76e4
#define MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_4 0x76e8
#define MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_6 0x76ec
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_0 0x76f0
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_2 0x76f4
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_4 0x76f8
#define MTNR1_R_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_6 0x76fc
#define MTNR1_R_YUV_MIXERL1_LF_HF_DECOMP_EN 0x7700
#define MTNR1_R_YUV_MIXERL1_OUTPUT_WGT_MODE 0x7704
#define MTNR1_R_YUV_MIXERL1_BINNING_X 0x7708
#define MTNR1_R_YUV_MIXERL1_BINNING_Y 0x770c
#define MTNR1_R_YUV_MIXERL1_BIQUAD_SCALE_SHIFT_ADDER 0x7710
#define MTNR1_R_YUV_MIXERL1_BIQUAD_FACTOR_A_Y 0x7714
#define MTNR1_R_YUV_MIXERL1_RADIAL_CENTER_X 0x7718
#define MTNR1_R_YUV_MIXERL1_RADIAL_THRESH_LIMIT 0x771c
#define MTNR1_R_YUV_MIXERL1_RADIAL_TUNE_SHIFT 0x7720
#define MTNR1_R_YUV_MIXERL1_ELLIPTIC_FACTOR 0x7724
#define MTNR1_R_YUV_MIXERL1_MC_REFINE_EN 0x7728
#define MTNR1_R_YUV_MIXERL1_MC_REFINE_FALLBACK_TH_MIN 0x772c
#define MTNR1_R_YUV_MIXERL1_DLFE_WGT_EN 0x7730
#define MTNR1_R_YUV_MIXERL1_COST_EN 0x7734
#define MTNR1_R_YUV_MIXERL1_FLAT_COST_MIN_MAX 0x7738
#define MTNR1_R_YUV_MIXERL1_FLAT_COST 0x773c
#define MTNR1_R_YUV_MIXERL1_LUMA_SCALE_RATIO 0x7740
#define MTNR1_R_YUV_MIXERL1_PD 0x7744
#define MTNR1_R_YUV_MIXERL1_PEDESTAL 0x7748
#define MTNR1_R_YUV_MIXERL1_SEGVEC_THRESHOLD_EN 0x7750
#define MTNR1_R_YUV_MIXERL1_SEGVEC_SEGMENT_EN 0x7754
#define MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_0 0x7758
#define MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_4 0x775c
#define MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_0 0x7760
#define MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_4 0x7764
#define MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_0 0x7768
#define MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_4 0x776c
#define MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_0 0x7770
#define MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_2 0x7774
#define MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_4 0x7778
#define MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_6 0x777c
#define MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_0_0 0x7780
#define MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_0_2 0x7784
#define MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_0_4 0x7788
#define MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_0_6 0x778c
#define MTNR1_R_YUV_MIXERL1_MOTION_UNCERT_RADIAL_OFF_EN 0x7790
#define MTNR1_R_YUV_MIXERL1_MOTION_UNCERT_RADIAL_SCALE 0x7794
#define MTNR1_R_YUV_MIXERL2_ENABLE 0x7800
#define MTNR1_R_YUV_MIXERL2_STILL_EN 0x7804
#define MTNR1_R_YUV_MIXERL2_WGT_UPDATE_EN 0x7808
#define MTNR1_R_YUV_MIXERL2_MODE 0x780c
#define MTNR1_R_YUV_MIXERL2_MINIMUM_FLIT_EN 0x7810
#define MTNR1_R_YUV_MIXERL2_SAD_SHIFT 0x7814
#define MTNR1_R_YUV_MIXERL2_SAD_Y_GAIN 0x7818
#define MTNR1_R_YUV_MIXERL2_THRESH_SLOPE_0_0 0x7820
#define MTNR1_R_YUV_MIXERL2_THRESH_SLOPE_0_2 0x7824
#define MTNR1_R_YUV_MIXERL2_THRESH_SLOPE_0_4 0x7828
#define MTNR1_R_YUV_MIXERL2_THRESH_SLOPE_0_6 0x782c
#define MTNR1_R_YUV_MIXERL2_THRESH_0_0 0x7830
#define MTNR1_R_YUV_MIXERL2_THRESH_0_2 0x7834
#define MTNR1_R_YUV_MIXERL2_THRESH_0_4 0x7838
#define MTNR1_R_YUV_MIXERL2_THRESH_0_6 0x783c
#define MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_0_0 0x7840
#define MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_0_4 0x7844
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_0_0 0x7848
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_0_2 0x7850
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_0_4 0x7854
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_0_6 0x7858
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_WIDTH_0_0 0x7860
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_WIDTH_0_2 0x7864
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_WIDTH_0_4 0x7868
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_WIDTH_0_6 0x786c
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_SLOPE_0_0 0x7870
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_SLOPE_0_2 0x7874
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_SLOPE_0_4 0x7878
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_SLOPE_0_6 0x787c
#define MTNR1_R_YUV_MIXERL2_WGT_SAD 0x7880
#define MTNR1_R_YUV_MIXERL2_WGT_PD 0x7884
#define MTNR1_R_YUV_MIXERL2_WGT_ZSAD 0x7888
#define MTNR1_R_YUV_MIXERL2_WGT_MOTION_UNCERT 0x788c
#define MTNR1_R_YUV_MIXERL2_COST_SHIFT 0x7890
#define MTNR1_R_YUV_MIXERL2_YUV_MERGING_SEP 0x7894
#define MTNR1_R_YUV_MIXERL2_YUV_MERGING_SEP_WEIGHTUV 0x7898
#define MTNR1_R_YUV_MIXERL2_INHERITANCE_WEIGHT_FRACS 0x789c
#define MTNR1_R_YUV_MIXERL2_MAX_INHERITANCE_WEIGHT 0x78a0
#define MTNR1_R_YUV_MIXERL2_UPDATE_WGTTOMEM_EN 0x78a4
#define MTNR1_R_YUV_MIXERL2_WEIGHT_UPDATE_OOB_EN 0x78a8
#define MTNR1_R_YUV_MIXERL2_TNR_MONO_EN 0x78ac
#define MTNR1_R_YUV_MIXERL2_LUMA_ANCHOR_0_0 0x78b0
#define MTNR1_R_YUV_MIXERL2_LUMA_ANCHOR_0_2 0x78b4
#define MTNR1_R_YUV_MIXERL2_LUMA_ANCHOR_0_4 0x78b8
#define MTNR1_R_YUV_MIXERL2_LUMA_ANCHOR_0_6 0x78bc
#define MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_0 0x78c0
#define MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_2 0x78c4
#define MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_4 0x78c8
#define MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_6 0x78cc
#define MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_0 0x78d0
#define MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_2 0x78d4
#define MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_4 0x78d8
#define MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_6 0x78dc
#define MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_0 0x78e0
#define MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_2 0x78e4
#define MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_4 0x78e8
#define MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_6 0x78ec
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_0 0x78f0
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_2 0x78f4
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_4 0x78f8
#define MTNR1_R_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_6 0x78fc
#define MTNR1_R_YUV_MIXERL2_LF_HF_DECOMP_EN 0x7900
#define MTNR1_R_YUV_MIXERL2_OUTPUT_WGT_MODE 0x7904
#define MTNR1_R_YUV_MIXERL2_BINNING_X 0x7908
#define MTNR1_R_YUV_MIXERL2_BINNING_Y 0x790c
#define MTNR1_R_YUV_MIXERL2_BIQUAD_SCALE_SHIFT_ADDER 0x7910
#define MTNR1_R_YUV_MIXERL2_BIQUAD_FACTOR_A_Y 0x7914
#define MTNR1_R_YUV_MIXERL2_RADIAL_CENTER_X 0x7918
#define MTNR1_R_YUV_MIXERL2_RADIAL_THRESH_LIMIT 0x791c
#define MTNR1_R_YUV_MIXERL2_RADIAL_TUNE_SHIFT 0x7920
#define MTNR1_R_YUV_MIXERL2_ELLIPTIC_FACTOR 0x7924
#define MTNR1_R_YUV_MIXERL2_MC_REFINE_EN 0x7928
#define MTNR1_R_YUV_MIXERL2_MC_REFINE_FALLBACK_TH_MIN 0x792c
#define MTNR1_R_YUV_MIXERL2_DLFE_WGT_EN 0x7930
#define MTNR1_R_YUV_MIXERL2_COST_EN 0x7934
#define MTNR1_R_YUV_MIXERL2_FLAT_COST_MIN_MAX 0x7938
#define MTNR1_R_YUV_MIXERL2_FLAT_COST 0x793c
#define MTNR1_R_YUV_MIXERL2_LUMA_SCALE_RATIO 0x7940
#define MTNR1_R_YUV_MIXERL2_PD 0x7944
#define MTNR1_R_YUV_MIXERL2_PEDESTAL 0x7948
#define MTNR1_R_YUV_MIXERL2_SEGVEC_THRESHOLD_EN 0x7950
#define MTNR1_R_YUV_MIXERL2_SEGVEC_SEGMENT_EN 0x7954
#define MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_0 0x7958
#define MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_4 0x795c
#define MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_0 0x7960
#define MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_4 0x7964
#define MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_0 0x7968
#define MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_4 0x796c
#define MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_0 0x7970
#define MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_2 0x7974
#define MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_4 0x7978
#define MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_6 0x797c
#define MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_0_0 0x7980
#define MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_0_2 0x7984
#define MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_0_4 0x7988
#define MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_0_6 0x798c
#define MTNR1_R_YUV_MIXERL2_MOTION_UNCERT_RADIAL_OFF_EN 0x7990
#define MTNR1_R_YUV_MIXERL2_MOTION_UNCERT_RADIAL_SCALE 0x7994
#define MTNR1_R_YUV_MIXERL3_ENABLE 0x7a00
#define MTNR1_R_YUV_MIXERL3_STILL_EN 0x7a04
#define MTNR1_R_YUV_MIXERL3_WGT_UPDATE_EN 0x7a08
#define MTNR1_R_YUV_MIXERL3_MODE 0x7a0c
#define MTNR1_R_YUV_MIXERL3_MINIMUM_FLIT_EN 0x7a10
#define MTNR1_R_YUV_MIXERL3_SAD_SHIFT 0x7a14
#define MTNR1_R_YUV_MIXERL3_SAD_Y_GAIN 0x7a18
#define MTNR1_R_YUV_MIXERL3_THRESH_SLOPE_0_0 0x7a20
#define MTNR1_R_YUV_MIXERL3_THRESH_SLOPE_0_2 0x7a24
#define MTNR1_R_YUV_MIXERL3_THRESH_SLOPE_0_4 0x7a28
#define MTNR1_R_YUV_MIXERL3_THRESH_SLOPE_0_6 0x7a2c
#define MTNR1_R_YUV_MIXERL3_THRESH_0_0 0x7a30
#define MTNR1_R_YUV_MIXERL3_THRESH_0_2 0x7a34
#define MTNR1_R_YUV_MIXERL3_THRESH_0_4 0x7a38
#define MTNR1_R_YUV_MIXERL3_THRESH_0_6 0x7a3c
#define MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_0_0 0x7a40
#define MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_0_4 0x7a44
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_0_0 0x7a48
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_0_2 0x7a50
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_0_4 0x7a54
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_0_6 0x7a58
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_WIDTH_0_0 0x7a60
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_WIDTH_0_2 0x7a64
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_WIDTH_0_4 0x7a68
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_WIDTH_0_6 0x7a6c
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_SLOPE_0_0 0x7a70
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_SLOPE_0_2 0x7a74
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_SLOPE_0_4 0x7a78
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_SLOPE_0_6 0x7a7c
#define MTNR1_R_YUV_MIXERL3_WGT_SAD 0x7a80
#define MTNR1_R_YUV_MIXERL3_WGT_PD 0x7a84
#define MTNR1_R_YUV_MIXERL3_WGT_ZSAD 0x7a88
#define MTNR1_R_YUV_MIXERL3_WGT_MOTION_UNCERT 0x7a8c
#define MTNR1_R_YUV_MIXERL3_COST_SHIFT 0x7a90
#define MTNR1_R_YUV_MIXERL3_YUV_MERGING_SEP 0x7a94
#define MTNR1_R_YUV_MIXERL3_YUV_MERGING_SEP_WEIGHTUV 0x7a98
#define MTNR1_R_YUV_MIXERL3_INHERITANCE_WEIGHT_FRACS 0x7a9c
#define MTNR1_R_YUV_MIXERL3_MAX_INHERITANCE_WEIGHT 0x7aa0
#define MTNR1_R_YUV_MIXERL3_UPDATE_WGTTOMEM_EN 0x7aa4
#define MTNR1_R_YUV_MIXERL3_WEIGHT_UPDATE_OOB_EN 0x7aa8
#define MTNR1_R_YUV_MIXERL3_TNR_MONO_EN 0x7aac
#define MTNR1_R_YUV_MIXERL3_LUMA_ANCHOR_0_0 0x7ab0
#define MTNR1_R_YUV_MIXERL3_LUMA_ANCHOR_0_2 0x7ab4
#define MTNR1_R_YUV_MIXERL3_LUMA_ANCHOR_0_4 0x7ab8
#define MTNR1_R_YUV_MIXERL3_LUMA_ANCHOR_0_6 0x7abc
#define MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_0 0x7ac0
#define MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_2 0x7ac4
#define MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_4 0x7ac8
#define MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_6 0x7acc
#define MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_0 0x7ad0
#define MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_2 0x7ad4
#define MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_4 0x7ad8
#define MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_6 0x7adc
#define MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_0 0x7ae0
#define MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_2 0x7ae4
#define MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_4 0x7ae8
#define MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_6 0x7aec
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_0 0x7af0
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_2 0x7af4
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_4 0x7af8
#define MTNR1_R_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_6 0x7afc
#define MTNR1_R_YUV_MIXERL3_LF_HF_DECOMP_EN 0x7b00
#define MTNR1_R_YUV_MIXERL3_OUTPUT_WGT_MODE 0x7b04
#define MTNR1_R_YUV_MIXERL3_BINNING_X 0x7b08
#define MTNR1_R_YUV_MIXERL3_BINNING_Y 0x7b0c
#define MTNR1_R_YUV_MIXERL3_BIQUAD_SCALE_SHIFT_ADDER 0x7b10
#define MTNR1_R_YUV_MIXERL3_BIQUAD_FACTOR_A_Y 0x7b14
#define MTNR1_R_YUV_MIXERL3_RADIAL_CENTER_X 0x7b18
#define MTNR1_R_YUV_MIXERL3_RADIAL_THRESH_LIMIT 0x7b1c
#define MTNR1_R_YUV_MIXERL3_RADIAL_TUNE_SHIFT 0x7b20
#define MTNR1_R_YUV_MIXERL3_ELLIPTIC_FACTOR 0x7b24
#define MTNR1_R_YUV_MIXERL3_MC_REFINE_EN 0x7b28
#define MTNR1_R_YUV_MIXERL3_MC_REFINE_FALLBACK_TH_MIN 0x7b2c
#define MTNR1_R_YUV_MIXERL3_DLFE_WGT_EN 0x7b30
#define MTNR1_R_YUV_MIXERL3_COST_EN 0x7b34
#define MTNR1_R_YUV_MIXERL3_FLAT_COST_MIN_MAX 0x7b38
#define MTNR1_R_YUV_MIXERL3_FLAT_COST 0x7b3c
#define MTNR1_R_YUV_MIXERL3_LUMA_SCALE_RATIO 0x7b40
#define MTNR1_R_YUV_MIXERL3_PD 0x7b44
#define MTNR1_R_YUV_MIXERL3_PEDESTAL 0x7b48
#define MTNR1_R_YUV_MIXERL3_SEGVEC_THRESHOLD_EN 0x7b50
#define MTNR1_R_YUV_MIXERL3_SEGVEC_SEGMENT_EN 0x7b54
#define MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_0 0x7b58
#define MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_4 0x7b5c
#define MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_0 0x7b60
#define MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_4 0x7b64
#define MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_0 0x7b68
#define MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_4 0x7b6c
#define MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_0 0x7b70
#define MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_2 0x7b74
#define MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_4 0x7b78
#define MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_6 0x7b7c
#define MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_0_0 0x7b80
#define MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_0_2 0x7b84
#define MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_0_4 0x7b88
#define MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_0_6 0x7b8c
#define MTNR1_R_YUV_MIXERL3_MOTION_UNCERT_RADIAL_OFF_EN 0x7b90
#define MTNR1_R_YUV_MIXERL3_MOTION_UNCERT_RADIAL_SCALE 0x7b94
#define MTNR1_R_YUV_MIXERL4_ENABLE 0x7c00
#define MTNR1_R_YUV_MIXERL4_STILL_EN 0x7c04
#define MTNR1_R_YUV_MIXERL4_WGT_UPDATE_EN 0x7c08
#define MTNR1_R_YUV_MIXERL4_MODE 0x7c0c
#define MTNR1_R_YUV_MIXERL4_MINIMUM_FLIT_EN 0x7c10
#define MTNR1_R_YUV_MIXERL4_SAD_SHIFT 0x7c14
#define MTNR1_R_YUV_MIXERL4_SAD_Y_GAIN 0x7c18
#define MTNR1_R_YUV_MIXERL4_THRESH_SLOPE_0_0 0x7c20
#define MTNR1_R_YUV_MIXERL4_THRESH_SLOPE_0_2 0x7c24
#define MTNR1_R_YUV_MIXERL4_THRESH_SLOPE_0_4 0x7c28
#define MTNR1_R_YUV_MIXERL4_THRESH_SLOPE_0_6 0x7c2c
#define MTNR1_R_YUV_MIXERL4_THRESH_0_0 0x7c30
#define MTNR1_R_YUV_MIXERL4_THRESH_0_2 0x7c34
#define MTNR1_R_YUV_MIXERL4_THRESH_0_4 0x7c38
#define MTNR1_R_YUV_MIXERL4_THRESH_0_6 0x7c3c
#define MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_0_0 0x7c40
#define MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_0_4 0x7c44
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_0_0 0x7c48
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_0_2 0x7c50
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_0_4 0x7c54
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_0_6 0x7c58
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_WIDTH_0_0 0x7c60
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_WIDTH_0_2 0x7c64
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_WIDTH_0_4 0x7c68
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_WIDTH_0_6 0x7c6c
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_SLOPE_0_0 0x7c70
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_SLOPE_0_2 0x7c74
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_SLOPE_0_4 0x7c78
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_SLOPE_0_6 0x7c7c
#define MTNR1_R_YUV_MIXERL4_WGT_SAD 0x7c80
#define MTNR1_R_YUV_MIXERL4_WGT_PD 0x7c84
#define MTNR1_R_YUV_MIXERL4_WGT_ZSAD 0x7c88
#define MTNR1_R_YUV_MIXERL4_WGT_MOTION_UNCERT 0x7c8c
#define MTNR1_R_YUV_MIXERL4_COST_SHIFT 0x7c90
#define MTNR1_R_YUV_MIXERL4_YUV_MERGING_SEP 0x7c94
#define MTNR1_R_YUV_MIXERL4_YUV_MERGING_SEP_WEIGHTUV 0x7c98
#define MTNR1_R_YUV_MIXERL4_INHERITANCE_WEIGHT_FRACS 0x7c9c
#define MTNR1_R_YUV_MIXERL4_MAX_INHERITANCE_WEIGHT 0x7ca0
#define MTNR1_R_YUV_MIXERL4_UPDATE_WGTTOMEM_EN 0x7ca4
#define MTNR1_R_YUV_MIXERL4_WEIGHT_UPDATE_OOB_EN 0x7ca8
#define MTNR1_R_YUV_MIXERL4_TNR_MONO_EN 0x7cac
#define MTNR1_R_YUV_MIXERL4_LUMA_ANCHOR_0_0 0x7cb0
#define MTNR1_R_YUV_MIXERL4_LUMA_ANCHOR_0_2 0x7cb4
#define MTNR1_R_YUV_MIXERL4_LUMA_ANCHOR_0_4 0x7cb8
#define MTNR1_R_YUV_MIXERL4_LUMA_ANCHOR_0_6 0x7cbc
#define MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_0 0x7cc0
#define MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_2 0x7cc4
#define MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_4 0x7cc8
#define MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_6 0x7ccc
#define MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_0 0x7cd0
#define MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_2 0x7cd4
#define MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_4 0x7cd8
#define MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_6 0x7cdc
#define MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_0 0x7ce0
#define MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_2 0x7ce4
#define MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_4 0x7ce8
#define MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_6 0x7cec
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_0 0x7cf0
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_2 0x7cf4
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_4 0x7cf8
#define MTNR1_R_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_6 0x7cfc
#define MTNR1_R_YUV_MIXERL4_LF_HF_DECOMP_EN 0x7d00
#define MTNR1_R_YUV_MIXERL4_OUTPUT_WGT_MODE 0x7d04
#define MTNR1_R_YUV_MIXERL4_BINNING_X 0x7d08
#define MTNR1_R_YUV_MIXERL4_BINNING_Y 0x7d0c
#define MTNR1_R_YUV_MIXERL4_BIQUAD_SCALE_SHIFT_ADDER 0x7d10
#define MTNR1_R_YUV_MIXERL4_BIQUAD_FACTOR_A_Y 0x7d14
#define MTNR1_R_YUV_MIXERL4_RADIAL_CENTER_X 0x7d18
#define MTNR1_R_YUV_MIXERL4_RADIAL_THRESH_LIMIT 0x7d1c
#define MTNR1_R_YUV_MIXERL4_RADIAL_TUNE_SHIFT 0x7d20
#define MTNR1_R_YUV_MIXERL4_ELLIPTIC_FACTOR 0x7d24
#define MTNR1_R_YUV_MIXERL4_MC_REFINE_EN 0x7d28
#define MTNR1_R_YUV_MIXERL4_MC_REFINE_FALLBACK_TH_MIN 0x7d2c
#define MTNR1_R_YUV_MIXERL4_DLFE_WGT_EN 0x7d30
#define MTNR1_R_YUV_MIXERL4_COST_EN 0x7d34
#define MTNR1_R_YUV_MIXERL4_FLAT_COST_MIN_MAX 0x7d38
#define MTNR1_R_YUV_MIXERL4_FLAT_COST 0x7d3c
#define MTNR1_R_YUV_MIXERL4_LUMA_SCALE_RATIO 0x7d40
#define MTNR1_R_YUV_MIXERL4_PD 0x7d44
#define MTNR1_R_YUV_MIXERL4_PEDESTAL 0x7d48
#define MTNR1_R_YUV_MIXERL4_SEGVEC_THRESHOLD_EN 0x7d50
#define MTNR1_R_YUV_MIXERL4_SEGVEC_SEGMENT_EN 0x7d54
#define MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_0 0x7d58
#define MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_4 0x7d5c
#define MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_0 0x7d60
#define MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_4 0x7d64
#define MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_0 0x7d68
#define MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_4 0x7d6c
#define MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_0 0x7d70
#define MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_2 0x7d74
#define MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_4 0x7d78
#define MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_6 0x7d7c
#define MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_0_0 0x7d80
#define MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_0_2 0x7d84
#define MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_0_4 0x7d88
#define MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_0_6 0x7d8c
#define MTNR1_R_YUV_MIXERL4_MOTION_UNCERT_RADIAL_OFF_EN 0x7d90
#define MTNR1_R_YUV_MIXERL4_MOTION_UNCERT_RADIAL_SCALE 0x7d94
#define MTNR1_R_YUV_CRC_L1_LBCTRL_IN_CURR_IMG 0x7e00
#define MTNR1_R_YUV_CRC_L2_LBCTRL_IN_CURR_IMG 0x7e04
#define MTNR1_R_YUV_CRC_L3_LBCTRL_IN_CURR_IMG 0x7e08
#define MTNR1_R_YUV_CRC_L4_LBCTRL_IN_CURR_IMG 0x7e0c
#define MTNR1_R_YUV_CRC_L1_LBCTRL_IN_PREV_IMG 0x7e10
#define MTNR1_R_YUV_CRC_L1_LBCTRL_IN_PREV_WGT 0x7e14
#define MTNR1_R_YUV_CRC_L2_LBCTRL_IN_PREV_IMG 0x7e18
#define MTNR1_R_YUV_CRC_L2_LBCTRL_IN_PREV_WGT 0x7e1c
#define MTNR1_R_YUV_CRC_L3_LBCTRL_IN_PREV_IMG 0x7e20
#define MTNR1_R_YUV_CRC_L3_LBCTRL_IN_PREV_WGT 0x7e24
#define MTNR1_R_YUV_CRC_L4_LBCTRL_IN_PREV_IMG 0x7e28
#define MTNR1_R_YUV_CRC_L4_LBCTRL_IN_PREV_WGT 0x7e2c
#define MTNR1_R_YUV_CRC_L1_MIXER_OUT_OTF_0 0x7e30
#define MTNR1_R_YUV_CRC_L1_MIXER_OUT_OTF_1 0x7e34
#define MTNR1_R_YUV_CRC_L2_MIXER_OUT_OTF_0 0x7e38
#define MTNR1_R_YUV_CRC_L2_MIXER_OUT_OTF_1 0x7e3c
#define MTNR1_R_YUV_CRC_L3_MIXER_OUT_OTF_0 0x7e40
#define MTNR1_R_YUV_CRC_L3_MIXER_OUT_OTF_1 0x7e44
#define MTNR1_R_YUV_CRC_L4_MIXER_OUT_OTF_0 0x7e48
#define MTNR1_R_YUV_CRC_L4_MIXER_OUT_OTF_1 0x7e4c
#define MTNR1_R_YUV_CRC_L1_MIXER_OUT_DMA 0x7e50
#define MTNR1_R_YUV_CRC_L2_MIXER_OUT_DMA 0x7e54
#define MTNR1_R_YUV_CRC_L3_MIXER_OUT_DMA 0x7e58
#define MTNR1_R_YUV_CRC_L4_MIXER_OUT_DMA 0x7e5c
#define MTNR1_R_YUV_CRC_L1_WDMA_IN 0x7e60
#define MTNR1_R_YUV_CRC_L2_WDMA_IN 0x7e64
#define MTNR1_R_YUV_CRC_L3_WDMA_IN 0x7e68
#define MTNR1_R_YUV_CRC_L4_WDMA_IN 0x7e6c

enum mtnr1_fields {
	MTNR1_F_CMDQ_ENABLE,
	MTNR1_F_CMDQ_STOP_CRPT_ENABLE,
	MTNR1_F_SW_RESET,
	MTNR1_F_SW_CORE_RESET,
	MTNR1_F_SW_APB_RESET,
	MTNR1_F_TRANS_STOP_REQ,
	MTNR1_F_TRANS_STOP_REQ_RDY,
	MTNR1_F_IP_APG_MODE,
	MTNR1_F_IP_CLOCK_DOWN_MODE,
	MTNR1_F_IP_PROCESSING,
	MTNR1_F_FORCE_INTERNAL_CLOCK,
	MTNR1_F_DEBUG_CLOCK_ENABLE,
	MTNR1_F_IP_POST_FRAME_GAP,
	MTNR1_F_IP_DRCG_ENABLE,
	MTNR1_F_AUTO_IGNORE_INTERRUPT_ENABLE,
	MTNR1_F_IP_USE_SW_FINISH_COND,
	MTNR1_F_SW_FINISH_COND_ENABLE,
	MTNR1_F_IP_CORRUPTED_COND_ENABLE,
	MTNR1_F_IP_USE_OTF_IN_FOR_PATH_6,
	MTNR1_F_IP_USE_OTF_IN_FOR_PATH_7,
	MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_6,
	MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_7,
	MTNR1_F_IP_USE_OTF_IN_FOR_PATH_4,
	MTNR1_F_IP_USE_OTF_IN_FOR_PATH_5,
	MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_4,
	MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_5,
	MTNR1_F_IP_USE_OTF_IN_FOR_PATH_2,
	MTNR1_F_IP_USE_OTF_IN_FOR_PATH_3,
	MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_2,
	MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_3,
	MTNR1_F_IP_USE_OTF_IN_FOR_PATH_0,
	MTNR1_F_IP_USE_OTF_IN_FOR_PATH_1,
	MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_0,
	MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_1,
	MTNR1_F_IP_USE_CINFIFO_NEW_FRAME_IN,
	MTNR1_F_SECU_CTRL_TZINFO_ICTRL,
	MTNR1_F_ICTRL_CSUB_BASE_ADDR,
	MTNR1_F_ICTRL_CSUB_RECV_TURN_OFF_MSG,
	MTNR1_F_ICTRL_CSUB_RECV_IP_INFO_MSG,
	MTNR1_F_ICTRL_CSUB_CONNECTION_TEST_MSG,
	MTNR1_F_ICTRL_CSUB_MSG_SEND_ENABLE,
	MTNR1_F_ICTRL_CSUB_INT0_EV_ENABLE,
	MTNR1_F_ICTRL_CSUB_INT1_EV_ENABLE,
	MTNR1_F_ICTRL_CSUB_IP_S_EV_ENABLE,
	MTNR1_F_YUV_MTNR1_VERSION,
	MTNR1_F_YUV_OTF_SEG_EN,
	MTNR1_F_YUV_MAIN_CTRL_STILL_LAST_FRAME_EN,
	MTNR1_F_YUV_IN_IMG_SZ_WIDTH_L1,
	MTNR1_F_YUV_IN_IMG_SZ_HEIGHT_L1,
	MTNR1_F_YUV_IN_IMG_SZ_WIDTH_L2,
	MTNR1_F_YUV_IN_IMG_SZ_HEIGHT_L2,
	MTNR1_F_YUV_IN_IMG_SZ_WIDTH_L3,
	MTNR1_F_YUV_IN_IMG_SZ_HEIGHT_L3,
	MTNR1_F_YUV_IN_IMG_SZ_WIDTH_L4,
	MTNR1_F_YUV_IN_IMG_SZ_HEIGHT_L4,
	MTNR1_F_YUV_CRC_SEED,
	MTNR1_F_YUV_LAYER_TEST_EN,
	MTNR1_F_YUV_LAYER_EN_L1,
	MTNR1_F_YUV_LAYER_EN_L2,
	MTNR1_F_YUV_LAYER_EN_L3,
	MTNR1_F_YUV_LAYER_EN_L4,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_BYPASS,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_LSHIFT_Y,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_LSHIFT_U,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_LSHIFT_V,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_OFFSET_Y,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_OFFSET_U,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_OFFSET_V,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_BYPASS,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_LSHIFT_Y,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_LSHIFT_U,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_LSHIFT_V,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_OFFSET_Y,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_OFFSET_U,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_OFFSET_V,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_BYPASS,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_LSHIFT_Y,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_LSHIFT_U,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_LSHIFT_V,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_OFFSET_Y,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_OFFSET_U,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_OFFSET_V,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_BYPASS,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_LSHIFT_Y,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_LSHIFT_U,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_LSHIFT_V,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_OFFSET_Y,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_OFFSET_U,
	MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_OFFSET_V,
	MTNR1_F_YUV_DATASHIFTERWDMAL1_BYPASS,
	MTNR1_F_YUV_DATASHIFTERWDMAL1_RSHIFT_Y,
	MTNR1_F_YUV_DATASHIFTERWDMAL1_RSHIFT_U,
	MTNR1_F_YUV_DATASHIFTERWDMAL1_RSHIFT_V,
	MTNR1_F_YUV_DATASHIFTERWDMAL1_OFFSET_Y,
	MTNR1_F_YUV_DATASHIFTERWDMAL1_OFFSET_U,
	MTNR1_F_YUV_DATASHIFTERWDMAL1_OFFSET_V,
	MTNR1_F_YUV_DATASHIFTERWDMAL2_BYPASS,
	MTNR1_F_YUV_DATASHIFTERWDMAL2_RSHIFT_Y,
	MTNR1_F_YUV_DATASHIFTERWDMAL2_RSHIFT_U,
	MTNR1_F_YUV_DATASHIFTERWDMAL2_RSHIFT_V,
	MTNR1_F_YUV_DATASHIFTERWDMAL2_OFFSET_Y,
	MTNR1_F_YUV_DATASHIFTERWDMAL2_OFFSET_U,
	MTNR1_F_YUV_DATASHIFTERWDMAL2_OFFSET_V,
	MTNR1_F_YUV_DATASHIFTERWDMAL3_BYPASS,
	MTNR1_F_YUV_DATASHIFTERWDMAL3_RSHIFT_Y,
	MTNR1_F_YUV_DATASHIFTERWDMAL3_RSHIFT_U,
	MTNR1_F_YUV_DATASHIFTERWDMAL3_RSHIFT_V,
	MTNR1_F_YUV_DATASHIFTERWDMAL3_OFFSET_Y,
	MTNR1_F_YUV_DATASHIFTERWDMAL3_OFFSET_U,
	MTNR1_F_YUV_DATASHIFTERWDMAL3_OFFSET_V,
	MTNR1_F_YUV_DATASHIFTERWDMAL4_BYPASS,
	MTNR1_F_YUV_DATASHIFTERWDMAL4_RSHIFT_Y,
	MTNR1_F_YUV_DATASHIFTERWDMAL4_RSHIFT_U,
	MTNR1_F_YUV_DATASHIFTERWDMAL4_RSHIFT_V,
	MTNR1_F_YUV_DATASHIFTERWDMAL4_OFFSET_Y,
	MTNR1_F_YUV_DATASHIFTERWDMAL4_OFFSET_U,
	MTNR1_F_YUV_DATASHIFTERWDMAL4_OFFSET_V,
	MTNR1_F_YUV_DATASHIFTERCURRRDMAL2_BYPASS,
	MTNR1_F_YUV_DATASHIFTERCURRRDMAL2_LSHIFT_Y,
	MTNR1_F_YUV_DATASHIFTERCURRRDMAL2_OFFSET_Y,
	MTNR1_F_YUV_DATASHIFTERCURRRDMAL3_BYPASS,
	MTNR1_F_YUV_DATASHIFTERCURRRDMAL3_LSHIFT_Y,
	MTNR1_F_YUV_DATASHIFTERCURRRDMAL3_OFFSET_Y,
	MTNR1_F_YUV_DATASHIFTERCURRRDMAL4_BYPASS,
	MTNR1_F_YUV_DATASHIFTERCURRRDMAL4_LSHIFT_Y,
	MTNR1_F_YUV_DATASHIFTERCURRRDMAL4_OFFSET_Y,
	MTNR1_F_YUV_DTPL1_BYPASS,
	MTNR1_F_YUV_DTPL1_TEST_PATTERN_MODE,
	MTNR1_F_YUV_DTPL1_YUV_STANDARD,
	MTNR1_F_YUV_DTPL1_TEST_DATA_Y,
	MTNR1_F_YUV_DTPL1_TEST_DATA_U,
	MTNR1_F_YUV_DTPL1_TEST_DATA_V,
	MTNR1_F_YUV_DTPL1_CRC_SEED,
	MTNR1_F_YUV_DTPL1_CRC_RESULT,
	MTNR1_F_YUV_DTPL2_BYPASS,
	MTNR1_F_YUV_DTPL2_TEST_PATTERN_MODE,
	MTNR1_F_YUV_DTPL2_YUV_STANDARD,
	MTNR1_F_YUV_DTPL2_TEST_DATA_Y,
	MTNR1_F_YUV_DTPL2_TEST_DATA_U,
	MTNR1_F_YUV_DTPL2_TEST_DATA_V,
	MTNR1_F_YUV_DTPL2_CRC_SEED,
	MTNR1_F_YUV_DTPL2_CRC_RESULT,
	MTNR1_F_YUV_DTPL3_BYPASS,
	MTNR1_F_YUV_DTPL3_TEST_PATTERN_MODE,
	MTNR1_F_YUV_DTPL3_YUV_STANDARD,
	MTNR1_F_YUV_DTPL3_TEST_DATA_Y,
	MTNR1_F_YUV_DTPL3_TEST_DATA_U,
	MTNR1_F_YUV_DTPL3_TEST_DATA_V,
	MTNR1_F_YUV_DTPL3_CRC_SEED,
	MTNR1_F_YUV_DTPL3_CRC_RESULT,
	MTNR1_F_YUV_DTPL4_BYPASS,
	MTNR1_F_YUV_DTPL4_TEST_PATTERN_MODE,
	MTNR1_F_YUV_DTPL4_YUV_STANDARD,
	MTNR1_F_YUV_DTPL4_TEST_DATA_Y,
	MTNR1_F_YUV_DTPL4_TEST_DATA_U,
	MTNR1_F_YUV_DTPL4_TEST_DATA_V,
	MTNR1_F_YUV_DTPL4_CRC_SEED,
	MTNR1_F_YUV_DTPL4_CRC_RESULT,
	MTNR1_F_CMDQ_QUE_CMD_BASE_ADDR,
	MTNR1_F_CMDQ_QUE_CMD_HEADER_NUM,
	MTNR1_F_CMDQ_QUE_CMD_SETTING_MODE,
	MTNR1_F_CMDQ_QUE_CMD_HOLD_MODE,
	MTNR1_F_CMDQ_QUE_CMD_FRAME_ID,
	MTNR1_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE,
	MTNR1_F_CMDQ_QUE_CMD_FRO_INDEX,
	MTNR1_F_CMDQ_ADD_TO_QUEUE_0,
	MTNR1_F_CMDQ_AUTO_CONV_ENABLE,
	MTNR1_F_CMDQ_POP_LOCK,
	MTNR1_F_CMDQ_RELOAD_LOCK,
	MTNR1_F_CMDQ_CTRL_SETSEL_EN,
	MTNR1_F_CMDQ_SETSEL,
	MTNR1_F_CMDQ_FLUSH_QUEUE_0,
	MTNR1_F_CMDQ_SWAP_QUEUE_0_TRIG,
	MTNR1_F_CMDQ_SWAP_QUEUE_0_POS_A,
	MTNR1_F_CMDQ_SWAP_QUEUE_0_POS_B,
	MTNR1_F_CMDQ_ROTATE_QUEUE_0_TRIG,
	MTNR1_F_CMDQ_ROTATE_QUEUE_0_POS_S,
	MTNR1_F_CMDQ_ROTATE_QUEUE_0_POS_E,
	MTNR1_F_CMDQ_HM_QUEUE_0_TRIG,
	MTNR1_F_CMDQ_HM_QUEUE_0,
	MTNR1_F_CMDQ_HM_FRAME_ID_QUEUE_0,
	MTNR1_F_CMDQ_CHARGED_FRAME_ID,
	MTNR1_F_CMDQ_CHARGED_FOR_NEXT_FRAME,
	MTNR1_F_CMDQ_VHD_VBLANK_QRUN_ENABLE,
	MTNR1_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE,
	MTNR1_F_CMDQ_FRAME_COUNTER_INC_TYPE,
	MTNR1_F_CMDQ_FRAME_COUNTER_RESET,
	MTNR1_F_CMDQ_FRAME_COUNTER,
	MTNR1_F_CMDQ_PRE_FRAME_ID,
	MTNR1_F_CMDQ_CURRENT_FRAME_ID,
	MTNR1_F_CMDQ_QUEUE_0_FULLNESS,
	MTNR1_F_CMDQ_QUEUE_0_WPTR,
	MTNR1_F_CMDQ_QUEUE_0_RPTR,
	MTNR1_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG,
	MTNR1_F_CMDQ_DEBUG_QUE_0_CMD_H,
	MTNR1_F_CMDQ_DEBUG_QUE_0_CMD_M,
	MTNR1_F_CMDQ_DEBUG_QUE_0_CMD_L,
	MTNR1_F_CMDQ_DEBUG_PROCESS,
	MTNR1_F_CMDQ_DEBUG_HOLD,
	MTNR1_F_CMDQ_DEBUG_PERIOD,
	MTNR1_F_CMDQ_INT,
	MTNR1_F_CMDQ_INT_ENABLE,
	MTNR1_F_CMDQ_INT_STATUS,
	MTNR1_F_CMDQ_INT_CLEAR,
	MTNR1_F_C_LOADER_ENABLE,
	MTNR1_F_C_LOADER_RESET,
	MTNR1_F_C_LOADER_FAST_MODE,
	MTNR1_F_C_LOADER_REMAP_TO_SHADOW_EN,
	MTNR1_F_C_LOADER_REMAP_TO_DIRECT_EN,
	MTNR1_F_C_LOADER_REMAP_SETSEL_EN,
	MTNR1_F_C_LOADER_ACCESS_INTERVAL,
	MTNR1_F_C_LOADER_REMAP_00_SETA_ADDR,
	MTNR1_F_C_LOADER_REMAP_00_SETB_ADDR,
	MTNR1_F_C_LOADER_REMAP_01_SETA_ADDR,
	MTNR1_F_C_LOADER_REMAP_01_SETB_ADDR,
	MTNR1_F_C_LOADER_REMAP_02_SETA_ADDR,
	MTNR1_F_C_LOADER_REMAP_02_SETB_ADDR,
	MTNR1_F_C_LOADER_REMAP_03_SETA_ADDR,
	MTNR1_F_C_LOADER_REMAP_03_SETB_ADDR,
	MTNR1_F_C_LOADER_REMAP_04_SETA_ADDR,
	MTNR1_F_C_LOADER_REMAP_04_SETB_ADDR,
	MTNR1_F_C_LOADER_REMAP_05_SETA_ADDR,
	MTNR1_F_C_LOADER_REMAP_05_SETB_ADDR,
	MTNR1_F_C_LOADER_REMAP_06_SETA_ADDR,
	MTNR1_F_C_LOADER_REMAP_06_SETB_ADDR,
	MTNR1_F_C_LOADER_REMAP_07_SETA_ADDR,
	MTNR1_F_C_LOADER_REMAP_07_SETB_ADDR,
	MTNR1_F_C_LOADER_LOGICAL_OFFSET_EN,
	MTNR1_F_C_LOADER_LOGICAL_OFFSET_IP,
	MTNR1_F_C_LOADER_LOGICAL_OFFSET_VOTF_R,
	MTNR1_F_C_LOADER_LOGICAL_OFFSET_VOTF_W,
	MTNR1_F_C_LOADER_BUSY,
	MTNR1_F_C_LOADER_NUM_OF_HEADER_TO_REQ,
	MTNR1_F_C_LOADER_NUM_OF_HEADER_REQED,
	MTNR1_F_C_LOADER_NUM_OF_HEADER_APBED,
	MTNR1_F_C_LOADER_NUM_OF_HEADER_SKIPED,
	MTNR1_F_C_LOADER_HEADER_CRC_SEED,
	MTNR1_F_C_LOADER_PAYLOAD_CRC_SEED,
	MTNR1_F_C_LOADER_HEADER_CRC_RESULT,
	MTNR1_F_C_LOADER_PAYLOAD_CRC_RESULT,
	MTNR1_F_COREX_ENABLE,
	MTNR1_F_COREX_RESET,
	MTNR1_F_COREX_FAST_MODE,
	MTNR1_F_COREX_UPDATE_TYPE_0,
	MTNR1_F_COREX_UPDATE_TYPE_1,
	MTNR1_F_COREX_UPDATE_MODE_0,
	MTNR1_F_COREX_UPDATE_MODE_1,
	MTNR1_F_COREX_START_0,
	MTNR1_F_COREX_START_1,
	MTNR1_F_COREX_COPY_FROM_IP_0,
	MTNR1_F_COREX_COPY_FROM_IP_1,
	MTNR1_F_COREX_BUSY_0,
	MTNR1_F_COREX_IP_SET_0,
	MTNR1_F_COREX_BUSY_1,
	MTNR1_F_COREX_IP_SET_1,
	MTNR1_F_COREX_PRE_ADDR_CONFIG,
	MTNR1_F_COREX_PRE_DATA_CONFIG,
	MTNR1_F_COREX_POST_ADDR_CONFIG,
	MTNR1_F_COREX_POST_DATA_CONFIG,
	MTNR1_F_COREX_PRE_CONFIG_EN,
	MTNR1_F_COREX_POST_CONFIG_EN,
	MTNR1_F_COREX_TYPE_WRITE,
	MTNR1_F_COREX_TYPE_WRITE_TRIGGER,
	MTNR1_F_COREX_TYPE_READ,
	MTNR1_F_COREX_TYPE_READ_OFFSET,
	MTNR1_F_COREX_INT,
	MTNR1_F_COREX_INT_STATUS,
	MTNR1_F_COREX_INT_CLEAR,
	MTNR1_F_COREX_INT_ENABLE,
	MTNR1_F_INT_REQ_INT0,
	MTNR1_F_INT_REQ_INT0_ENABLE,
	MTNR1_F_INT_REQ_INT0_STATUS,
	MTNR1_F_INT_REQ_INT0_CLEAR,
	MTNR1_F_INT_REQ_INT1,
	MTNR1_F_INT_REQ_INT1_ENABLE,
	MTNR1_F_INT_REQ_INT1_STATUS,
	MTNR1_F_INT_REQ_INT1_CLEAR,
	MTNR1_F_INT_HIST_CURINT0,
	MTNR1_F_INT_HIST_CURINT0_ENABLE,
	MTNR1_F_INT_HIST_CURINT0_STATUS,
	MTNR1_F_INT_HIST_CURINT1,
	MTNR1_F_INT_HIST_CURINT1_ENABLE,
	MTNR1_F_INT_HIST_CURINT1_STATUS,
	MTNR1_F_INT_HIST_00_FRAME_ID,
	MTNR1_F_INT_HIST_00_INT0,
	MTNR1_F_INT_HIST_00_INT1,
	MTNR1_F_INT_HIST_01_FRAME_ID,
	MTNR1_F_INT_HIST_01_INT0,
	MTNR1_F_INT_HIST_01_INT1,
	MTNR1_F_INT_HIST_02_FRAME_ID,
	MTNR1_F_INT_HIST_02_INT0,
	MTNR1_F_INT_HIST_02_INT1,
	MTNR1_F_INT_HIST_03_FRAME_ID,
	MTNR1_F_INT_HIST_03_INT0,
	MTNR1_F_INT_HIST_03_INT1,
	MTNR1_F_INT_HIST_04_FRAME_ID,
	MTNR1_F_INT_HIST_04_INT0,
	MTNR1_F_INT_HIST_04_INT1,
	MTNR1_F_INT_HIST_05_FRAME_ID,
	MTNR1_F_INT_HIST_05_INT0,
	MTNR1_F_INT_HIST_05_INT1,
	MTNR1_F_INT_HIST_06_FRAME_ID,
	MTNR1_F_INT_HIST_06_INT0,
	MTNR1_F_INT_HIST_06_INT1,
	MTNR1_F_INT_HIST_07_FRAME_ID,
	MTNR1_F_INT_HIST_07_INT0,
	MTNR1_F_INT_HIST_07_INT1,
	MTNR1_F_SECU_CTRL_SEQID,
	MTNR1_F_SECU_CTRL_TZINFO_SEQID_0,
	MTNR1_F_SECU_CTRL_TZINFO_SEQID_1,
	MTNR1_F_SECU_CTRL_TZINFO_SEQID_2,
	MTNR1_F_SECU_CTRL_TZINFO_SEQID_3,
	MTNR1_F_SECU_CTRL_TZINFO_SEQID_4,
	MTNR1_F_SECU_CTRL_TZINFO_SEQID_5,
	MTNR1_F_SECU_CTRL_TZINFO_SEQID_6,
	MTNR1_F_SECU_CTRL_TZINFO_SEQID_7,
	MTNR1_F_SECU_OTF_SEQ_ID_PROT_ENABLE,
	MTNR1_F_PERF_MONITOR_ENABLE,
	MTNR1_F_PERF_MONITOR_CLEAR,
	MTNR1_F_PERF_MONITOR_INT_USER_SEL,
	MTNR1_F_PERF_MONITOR_INT_START,
	MTNR1_F_PERF_MONITOR_INT_END,
	MTNR1_F_PERF_MONITOR_INT_USER,
	MTNR1_F_PERF_MONITOR_PROCESS_PRE_CONFIG,
	MTNR1_F_PERF_MONITOR_PROCESS_FRAME,
	MTNR1_F_IP_MICRO,
	MTNR1_F_IP_MINOR,
	MTNR1_F_IP_MAJOR,
	MTNR1_F_CTRL_MICRO,
	MTNR1_F_CTRL_MINOR,
	MTNR1_F_CTRL_MAJOR,
	MTNR1_F_QCH_STATUS,
	MTNR1_F_IDLENESS_STATUS,
	MTNR1_F_CHAIN_IDLENESS_STATUS,
	MTNR1_F_DEBUG_COUNTER_0_SIG_SEL,
	MTNR1_F_DEBUG_COUNTER_1_SIG_SEL,
	MTNR1_F_DEBUG_COUNTER_2_SIG_SEL,
	MTNR1_F_DEBUG_COUNTER_3_SIG_SEL,
	MTNR1_F_DEBUG_COUNTER_0,
	MTNR1_F_DEBUG_COUNTER_1,
	MTNR1_F_DEBUG_COUNTER_2,
	MTNR1_F_DEBUG_COUNTER_3,
	MTNR1_F_IP_BUSY_MONITOR_0,
	MTNR1_F_IP_BUSY_MONITOR_1,
	MTNR1_F_IP_BUSY_MONITOR_2,
	MTNR1_F_IP_BUSY_MONITOR_3,
	MTNR1_F_IP_STALL_OUT_STATUS_0,
	MTNR1_F_IP_STALL_OUT_STATUS_1,
	MTNR1_F_IP_STALL_OUT_STATUS_2,
	MTNR1_F_IP_STALL_OUT_STATUS_3,
	MTNR1_F_STOPEN_CRC_STOP_VALID_COUNT,
	MTNR1_F_SFR_ACCESS_LOG_ENABLE,
	MTNR1_F_SFR_ACCESS_LOG_CLEAR,
	MTNR1_F_SFR_ACCESS_LOG_0_ADJUST_RANGE,
	MTNR1_F_SFR_ACCESS_LOG_0,
	MTNR1_F_SFR_ACCESS_LOG_0_ADDRESS,
	MTNR1_F_SFR_ACCESS_LOG_1_ADJUST_RANGE,
	MTNR1_F_SFR_ACCESS_LOG_1,
	MTNR1_F_SFR_ACCESS_LOG_1_ADDRESS,
	MTNR1_F_SFR_ACCESS_LOG_2_ADJUST_RANGE,
	MTNR1_F_SFR_ACCESS_LOG_2,
	MTNR1_F_SFR_ACCESS_LOG_2_ADDRESS,
	MTNR1_F_SFR_ACCESS_LOG_3_ADJUST_RANGE,
	MTNR1_F_SFR_ACCESS_LOG_3,
	MTNR1_F_SFR_ACCESS_LOG_3_ADDRESS,
	MTNR1_F_IP_ROL_RESET,
	MTNR1_F_IP_ROL_MODE,
	MTNR1_F_IP_ROL_SELECT,
	MTNR1_F_IP_INT_SRC_SEL,
	MTNR1_F_IP_INT_COL_EN,
	MTNR1_F_IP_INT_ROW_EN,
	MTNR1_F_IP_INT_COL_POS,
	MTNR1_F_IP_INT_ROW_POS,
	MTNR1_F_FREEZE_FOR_DEBUG,
	MTNR1_F_FREEZE_BY_SFR_ENABLE,
	MTNR1_F_FREEZE_BY_INT1_ENABLE,
	MTNR1_F_FREEZE_BY_INT0_ENABLE,
	MTNR1_F_FREEZE_SRC_SEL,
	MTNR1_F_FREEZE_EN,
	MTNR1_F_FREEZE_COL_POS,
	MTNR1_F_FREEZE_ROW_POS,
	MTNR1_F_FREEZE_CORRUPTED_ENABLE,
	MTNR1_F_STAT_CINFIFODLFEWGT_ENABLE,
	MTNR1_F_STAT_CINFIFODLFEWGT_STALL_BEFORE_FRAME_START_EN,
	MTNR1_F_STAT_CINFIFODLFEWGT_AUTO_RECOVERY_EN,
	MTNR1_F_STAT_CINFIFODLFEWGT_ROL_EN,
	MTNR1_F_STAT_CINFIFODLFEWGT_ROL_RESET_ON_FRAME_START,
	MTNR1_F_STAT_CINFIFODLFEWGT_DEBUG_EN,
	MTNR1_F_STAT_CINFIFODLFEWGT_STRGEN_MODE_EN,
	MTNR1_F_STAT_CINFIFODLFEWGT_STRGEN_MODE_DATA_TYPE,
	MTNR1_F_STAT_CINFIFODLFEWGT_STRGEN_MODE_DATA,
	MTNR1_F_STAT_CINFIFODLFEWGT_STALL_THROTTLE_EN,
	MTNR1_F_STAT_CINFIFODLFEWGT_INTERVAL_VBLANK,
	MTNR1_F_STAT_CINFIFODLFEWGT_INTERVAL_HBLANK,
	MTNR1_F_STAT_CINFIFODLFEWGT_INTERVAL_PIXEL,
	MTNR1_F_STAT_CINFIFODLFEWGT_OP_STATE_MONITOR,
	MTNR1_F_STAT_CINFIFODLFEWGT_ERROR_STATE_MONITOR,
	MTNR1_F_STAT_CINFIFODLFEWGT_COL_CNT,
	MTNR1_F_STAT_CINFIFODLFEWGT_ROW_CNT,
	MTNR1_F_STAT_CINFIFODLFEWGT_STALL_CNT,
	MTNR1_F_STAT_CINFIFODLFEWGT_FIFO_FULLNESS,
	MTNR1_F_STAT_CINFIFODLFEWGT_INT,
	MTNR1_F_STAT_CINFIFODLFEWGT_INT_ENABLE,
	MTNR1_F_STAT_CINFIFODLFEWGT_INT_STATUS,
	MTNR1_F_STAT_CINFIFODLFEWGT_INT_CLEAR,
	MTNR1_F_STAT_CINFIFODLFEWGT_CORRUPTED_COND_ENABLE,
	MTNR1_F_STAT_CINFIFODLFEWGT_ROL_SELECT,
	MTNR1_F_STAT_CINFIFODLFEWGT_INTERVAL_VBLANK_AR,
	MTNR1_F_STAT_CINFIFODLFEWGT_INTERVAL_HBLANK_AR,
	MTNR1_F_STAT_CINFIFODLFEWGT_CRC_SEED,
	MTNR1_F_STAT_CINFIFODLFEWGT_CRC_RESULT,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_ENABLE,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_VVALID_RISE_AT_FIRST_DATA_EN,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_AUTO_RECOVERY_EN,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_ROL_EN,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_ROL_RESET_ON_FRAME_START,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_DEBUG_EN,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_BACK_STALL_EN,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_STALL_THROTTLE_EN,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_INTERVAL_VBLANK,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_INTERVAL_HBLANK,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_INTERVAL_PIXEL,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_OP_STATE_MONITOR,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_ERROR_STATE_MONITOR,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_COL_CNT,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_ROW_CNT,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_STALL_CNT,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_FIFO_FULLNESS,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_VVALID_RISE_MODE,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_INT,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_INT_ENABLE,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_INT_STATUS,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_INT_CLEAR,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_CORRUPTED_COND_ENABLE,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_ROL_SELECT,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_CRC_SEED,
	MTNR1_F_STAT_COUTFIFOMTNR0WGT_CRC_RESULT,
	MTNR1_F_YUV_COUTFIFOMSNRL1_ENABLE,
	MTNR1_F_YUV_COUTFIFOMSNRL1_VVALID_RISE_AT_FIRST_DATA_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL1_AUTO_RECOVERY_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL1_ROL_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL1_ROL_RESET_ON_FRAME_START,
	MTNR1_F_YUV_COUTFIFOMSNRL1_DEBUG_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL1_BACK_STALL_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL1_STALL_THROTTLE_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL1_INTERVAL_VBLANK,
	MTNR1_F_YUV_COUTFIFOMSNRL1_INTERVAL_HBLANK,
	MTNR1_F_YUV_COUTFIFOMSNRL1_INTERVAL_PIXEL,
	MTNR1_F_YUV_COUTFIFOMSNRL1_OP_STATE_MONITOR,
	MTNR1_F_YUV_COUTFIFOMSNRL1_ERROR_STATE_MONITOR,
	MTNR1_F_YUV_COUTFIFOMSNRL1_COL_CNT,
	MTNR1_F_YUV_COUTFIFOMSNRL1_ROW_CNT,
	MTNR1_F_YUV_COUTFIFOMSNRL1_STALL_CNT,
	MTNR1_F_YUV_COUTFIFOMSNRL1_FIFO_FULLNESS,
	MTNR1_F_YUV_COUTFIFOMSNRL1_VVALID_RISE_MODE,
	MTNR1_F_YUV_COUTFIFOMSNRL1_INT,
	MTNR1_F_YUV_COUTFIFOMSNRL1_INT_ENABLE,
	MTNR1_F_YUV_COUTFIFOMSNRL1_INT_STATUS,
	MTNR1_F_YUV_COUTFIFOMSNRL1_INT_CLEAR,
	MTNR1_F_YUV_COUTFIFOMSNRL1_CORRUPTED_COND_ENABLE,
	MTNR1_F_YUV_COUTFIFOMSNRL1_ROL_SELECT,
	MTNR1_F_YUV_COUTFIFOMSNRL1_CRC_SEED,
	MTNR1_F_YUV_COUTFIFOMSNRL1_CRC_RESULT,
	MTNR1_F_YUV_COUTFIFOMSNRL2_ENABLE,
	MTNR1_F_YUV_COUTFIFOMSNRL2_VVALID_RISE_AT_FIRST_DATA_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL2_AUTO_RECOVERY_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL2_ROL_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL2_ROL_RESET_ON_FRAME_START,
	MTNR1_F_YUV_COUTFIFOMSNRL2_DEBUG_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL2_BACK_STALL_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL2_STALL_THROTTLE_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL2_INTERVAL_VBLANK,
	MTNR1_F_YUV_COUTFIFOMSNRL2_INTERVAL_HBLANK,
	MTNR1_F_YUV_COUTFIFOMSNRL2_INTERVAL_PIXEL,
	MTNR1_F_YUV_COUTFIFOMSNRL2_OP_STATE_MONITOR,
	MTNR1_F_YUV_COUTFIFOMSNRL2_ERROR_STATE_MONITOR,
	MTNR1_F_YUV_COUTFIFOMSNRL2_COL_CNT,
	MTNR1_F_YUV_COUTFIFOMSNRL2_ROW_CNT,
	MTNR1_F_YUV_COUTFIFOMSNRL2_STALL_CNT,
	MTNR1_F_YUV_COUTFIFOMSNRL2_FIFO_FULLNESS,
	MTNR1_F_YUV_COUTFIFOMSNRL2_VVALID_RISE_MODE,
	MTNR1_F_YUV_COUTFIFOMSNRL2_INT,
	MTNR1_F_YUV_COUTFIFOMSNRL2_INT_ENABLE,
	MTNR1_F_YUV_COUTFIFOMSNRL2_INT_STATUS,
	MTNR1_F_YUV_COUTFIFOMSNRL2_INT_CLEAR,
	MTNR1_F_YUV_COUTFIFOMSNRL2_CORRUPTED_COND_ENABLE,
	MTNR1_F_YUV_COUTFIFOMSNRL2_ROL_SELECT,
	MTNR1_F_YUV_COUTFIFOMSNRL2_CRC_SEED,
	MTNR1_F_YUV_COUTFIFOMSNRL2_CRC_RESULT,
	MTNR1_F_YUV_COUTFIFOMSNRL3_ENABLE,
	MTNR1_F_YUV_COUTFIFOMSNRL3_VVALID_RISE_AT_FIRST_DATA_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL3_AUTO_RECOVERY_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL3_ROL_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL3_ROL_RESET_ON_FRAME_START,
	MTNR1_F_YUV_COUTFIFOMSNRL3_DEBUG_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL3_BACK_STALL_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL3_STALL_THROTTLE_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL3_INTERVAL_VBLANK,
	MTNR1_F_YUV_COUTFIFOMSNRL3_INTERVAL_HBLANK,
	MTNR1_F_YUV_COUTFIFOMSNRL3_INTERVAL_PIXEL,
	MTNR1_F_YUV_COUTFIFOMSNRL3_OP_STATE_MONITOR,
	MTNR1_F_YUV_COUTFIFOMSNRL3_ERROR_STATE_MONITOR,
	MTNR1_F_YUV_COUTFIFOMSNRL3_COL_CNT,
	MTNR1_F_YUV_COUTFIFOMSNRL3_ROW_CNT,
	MTNR1_F_YUV_COUTFIFOMSNRL3_STALL_CNT,
	MTNR1_F_YUV_COUTFIFOMSNRL3_FIFO_FULLNESS,
	MTNR1_F_YUV_COUTFIFOMSNRL3_VVALID_RISE_MODE,
	MTNR1_F_YUV_COUTFIFOMSNRL3_INT,
	MTNR1_F_YUV_COUTFIFOMSNRL3_INT_ENABLE,
	MTNR1_F_YUV_COUTFIFOMSNRL3_INT_STATUS,
	MTNR1_F_YUV_COUTFIFOMSNRL3_INT_CLEAR,
	MTNR1_F_YUV_COUTFIFOMSNRL3_CORRUPTED_COND_ENABLE,
	MTNR1_F_YUV_COUTFIFOMSNRL3_ROL_SELECT,
	MTNR1_F_YUV_COUTFIFOMSNRL3_CRC_SEED,
	MTNR1_F_YUV_COUTFIFOMSNRL3_CRC_RESULT,
	MTNR1_F_YUV_COUTFIFOMSNRL4_ENABLE,
	MTNR1_F_YUV_COUTFIFOMSNRL4_VVALID_RISE_AT_FIRST_DATA_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL4_AUTO_RECOVERY_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL4_ROL_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL4_ROL_RESET_ON_FRAME_START,
	MTNR1_F_YUV_COUTFIFOMSNRL4_DEBUG_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL4_BACK_STALL_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL4_STALL_THROTTLE_EN,
	MTNR1_F_YUV_COUTFIFOMSNRL4_INTERVAL_VBLANK,
	MTNR1_F_YUV_COUTFIFOMSNRL4_INTERVAL_HBLANK,
	MTNR1_F_YUV_COUTFIFOMSNRL4_INTERVAL_PIXEL,
	MTNR1_F_YUV_COUTFIFOMSNRL4_OP_STATE_MONITOR,
	MTNR1_F_YUV_COUTFIFOMSNRL4_ERROR_STATE_MONITOR,
	MTNR1_F_YUV_COUTFIFOMSNRL4_COL_CNT,
	MTNR1_F_YUV_COUTFIFOMSNRL4_ROW_CNT,
	MTNR1_F_YUV_COUTFIFOMSNRL4_STALL_CNT,
	MTNR1_F_YUV_COUTFIFOMSNRL4_FIFO_FULLNESS,
	MTNR1_F_YUV_COUTFIFOMSNRL4_VVALID_RISE_MODE,
	MTNR1_F_YUV_COUTFIFOMSNRL4_INT,
	MTNR1_F_YUV_COUTFIFOMSNRL4_INT_ENABLE,
	MTNR1_F_YUV_COUTFIFOMSNRL4_INT_STATUS,
	MTNR1_F_YUV_COUTFIFOMSNRL4_INT_CLEAR,
	MTNR1_F_YUV_COUTFIFOMSNRL4_CORRUPTED_COND_ENABLE,
	MTNR1_F_YUV_COUTFIFOMSNRL4_ROL_SELECT,
	MTNR1_F_YUV_COUTFIFOMSNRL4_CRC_SEED,
	MTNR1_F_YUV_COUTFIFOMSNRL4_CRC_RESULT,
	MTNR1_F_YUV_COUTFIFODLFECURR_ENABLE,
	MTNR1_F_YUV_COUTFIFODLFECURR_VVALID_RISE_AT_FIRST_DATA_EN,
	MTNR1_F_YUV_COUTFIFODLFECURR_AUTO_RECOVERY_EN,
	MTNR1_F_YUV_COUTFIFODLFECURR_ROL_EN,
	MTNR1_F_YUV_COUTFIFODLFECURR_ROL_RESET_ON_FRAME_START,
	MTNR1_F_YUV_COUTFIFODLFECURR_DEBUG_EN,
	MTNR1_F_YUV_COUTFIFODLFECURR_BACK_STALL_EN,
	MTNR1_F_YUV_COUTFIFODLFECURR_STALL_THROTTLE_EN,
	MTNR1_F_YUV_COUTFIFODLFECURR_INTERVAL_VBLANK,
	MTNR1_F_YUV_COUTFIFODLFECURR_INTERVAL_HBLANK,
	MTNR1_F_YUV_COUTFIFODLFECURR_INTERVAL_PIXEL,
	MTNR1_F_YUV_COUTFIFODLFECURR_OP_STATE_MONITOR,
	MTNR1_F_YUV_COUTFIFODLFECURR_ERROR_STATE_MONITOR,
	MTNR1_F_YUV_COUTFIFODLFECURR_COL_CNT,
	MTNR1_F_YUV_COUTFIFODLFECURR_ROW_CNT,
	MTNR1_F_YUV_COUTFIFODLFECURR_STALL_CNT,
	MTNR1_F_YUV_COUTFIFODLFECURR_FIFO_FULLNESS,
	MTNR1_F_YUV_COUTFIFODLFECURR_VVALID_RISE_MODE,
	MTNR1_F_YUV_COUTFIFODLFECURR_INT,
	MTNR1_F_YUV_COUTFIFODLFECURR_INT_ENABLE,
	MTNR1_F_YUV_COUTFIFODLFECURR_INT_STATUS,
	MTNR1_F_YUV_COUTFIFODLFECURR_INT_CLEAR,
	MTNR1_F_YUV_COUTFIFODLFECURR_CORRUPTED_COND_ENABLE,
	MTNR1_F_YUV_COUTFIFODLFECURR_ROL_SELECT,
	MTNR1_F_YUV_COUTFIFODLFECURR_CRC_SEED,
	MTNR1_F_YUV_COUTFIFODLFECURR_CRC_RESULT,
	MTNR1_F_YUV_COUTFIFODLFEPREV_ENABLE,
	MTNR1_F_YUV_COUTFIFODLFEPREV_VVALID_RISE_AT_FIRST_DATA_EN,
	MTNR1_F_YUV_COUTFIFODLFEPREV_AUTO_RECOVERY_EN,
	MTNR1_F_YUV_COUTFIFODLFEPREV_ROL_EN,
	MTNR1_F_YUV_COUTFIFODLFEPREV_ROL_RESET_ON_FRAME_START,
	MTNR1_F_YUV_COUTFIFODLFEPREV_DEBUG_EN,
	MTNR1_F_YUV_COUTFIFODLFEPREV_BACK_STALL_EN,
	MTNR1_F_YUV_COUTFIFODLFEPREV_STALL_THROTTLE_EN,
	MTNR1_F_YUV_COUTFIFODLFEPREV_INTERVAL_VBLANK,
	MTNR1_F_YUV_COUTFIFODLFEPREV_INTERVAL_HBLANK,
	MTNR1_F_YUV_COUTFIFODLFEPREV_INTERVAL_PIXEL,
	MTNR1_F_YUV_COUTFIFODLFEPREV_OP_STATE_MONITOR,
	MTNR1_F_YUV_COUTFIFODLFEPREV_ERROR_STATE_MONITOR,
	MTNR1_F_YUV_COUTFIFODLFEPREV_COL_CNT,
	MTNR1_F_YUV_COUTFIFODLFEPREV_ROW_CNT,
	MTNR1_F_YUV_COUTFIFODLFEPREV_STALL_CNT,
	MTNR1_F_YUV_COUTFIFODLFEPREV_FIFO_FULLNESS,
	MTNR1_F_YUV_COUTFIFODLFEPREV_VVALID_RISE_MODE,
	MTNR1_F_YUV_COUTFIFODLFEPREV_INT,
	MTNR1_F_YUV_COUTFIFODLFEPREV_INT_ENABLE,
	MTNR1_F_YUV_COUTFIFODLFEPREV_INT_STATUS,
	MTNR1_F_YUV_COUTFIFODLFEPREV_INT_CLEAR,
	MTNR1_F_YUV_COUTFIFODLFEPREV_CORRUPTED_COND_ENABLE,
	MTNR1_F_YUV_COUTFIFODLFEPREV_ROL_SELECT,
	MTNR1_F_YUV_COUTFIFODLFEPREV_CRC_SEED,
	MTNR1_F_YUV_COUTFIFODLFEPREV_CRC_RESULT,
	MTNR1_F_YUV_RDMACL_EN,
	MTNR1_F_YUV_RDMACL_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMACL_SBWC_EN,
	MTNR1_F_YUV_RDMACL_AFBC_EN,
	MTNR1_F_YUV_RDMACL_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMACL_TETRA_EN,
	MTNR1_F_YUV_RDMACL_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMACL_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMACL_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMACL_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMACL_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMACL_MONO_MODE,
	MTNR1_F_YUV_RDMACL_WIDTH,
	MTNR1_F_YUV_RDMACL_HEIGHT,
	MTNR1_F_YUV_RDMACL_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMACL_MAX_MO,
	MTNR1_F_YUV_RDMACL_QURGENT_MO,
	MTNR1_F_YUV_RDMACL_LINEGAP,
	MTNR1_F_YUV_RDMACL_BUSINFO,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACL_IMG_CRC_1P,
	MTNR1_F_YUV_RDMACL_MON_STATUS0,
	MTNR1_F_YUV_RDMACL_MON_STATUS1,
	MTNR1_F_YUV_RDMACL_MON_STATUS2,
	MTNR1_F_YUV_RDMACL_MON_STATUS3,
	MTNR1_F_YUV_RDMACL_WLU_CONTROL,
	MTNR1_F_YUV_RDMACL_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMACL_DEBUG_ENABLE,
	MTNR1_F_STAT_RDMASEGL1_EN,
	MTNR1_F_STAT_RDMASEGL1_CLK_ALWAYS_ON_EN,
	MTNR1_F_STAT_RDMASEGL1_DATA_FORMAT_BAYER,
	MTNR1_F_STAT_RDMASEGL1_DATA_FORMAT_YUV,
	MTNR1_F_STAT_RDMASEGL1_DATA_FORMAT_RGB,
	MTNR1_F_STAT_RDMASEGL1_DATA_FORMAT_MSBALIGN,
	MTNR1_F_STAT_RDMASEGL1_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_STAT_RDMASEGL1_WIDTH,
	MTNR1_F_STAT_RDMASEGL1_HEIGHT,
	MTNR1_F_STAT_RDMASEGL1_IMG_STRIDE_1P,
	MTNR1_F_STAT_RDMASEGL1_MAX_MO,
	MTNR1_F_STAT_RDMASEGL1_QURGENT_MO,
	MTNR1_F_STAT_RDMASEGL1_LINEGAP,
	MTNR1_F_STAT_RDMASEGL1_BUSINFO,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_STAT_RDMASEGL1_MON_STATUS0,
	MTNR1_F_STAT_RDMASEGL1_MON_STATUS1,
	MTNR1_F_STAT_RDMASEGL1_MON_STATUS2,
	MTNR1_F_STAT_RDMASEGL1_MON_STATUS3,
	MTNR1_F_STAT_RDMASEGL1_DEBUG_ENABLE,
	MTNR1_F_STAT_RDMASEGL2_EN,
	MTNR1_F_STAT_RDMASEGL2_CLK_ALWAYS_ON_EN,
	MTNR1_F_STAT_RDMASEGL2_DATA_FORMAT_BAYER,
	MTNR1_F_STAT_RDMASEGL2_DATA_FORMAT_YUV,
	MTNR1_F_STAT_RDMASEGL2_DATA_FORMAT_RGB,
	MTNR1_F_STAT_RDMASEGL2_DATA_FORMAT_MSBALIGN,
	MTNR1_F_STAT_RDMASEGL2_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_STAT_RDMASEGL2_WIDTH,
	MTNR1_F_STAT_RDMASEGL2_HEIGHT,
	MTNR1_F_STAT_RDMASEGL2_IMG_STRIDE_1P,
	MTNR1_F_STAT_RDMASEGL2_MAX_MO,
	MTNR1_F_STAT_RDMASEGL2_QURGENT_MO,
	MTNR1_F_STAT_RDMASEGL2_LINEGAP,
	MTNR1_F_STAT_RDMASEGL2_BUSINFO,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_STAT_RDMASEGL2_MON_STATUS0,
	MTNR1_F_STAT_RDMASEGL2_MON_STATUS1,
	MTNR1_F_STAT_RDMASEGL2_MON_STATUS2,
	MTNR1_F_STAT_RDMASEGL2_MON_STATUS3,
	MTNR1_F_STAT_RDMASEGL2_DEBUG_ENABLE,
	MTNR1_F_STAT_RDMASEGL3_EN,
	MTNR1_F_STAT_RDMASEGL3_CLK_ALWAYS_ON_EN,
	MTNR1_F_STAT_RDMASEGL3_DATA_FORMAT_BAYER,
	MTNR1_F_STAT_RDMASEGL3_DATA_FORMAT_YUV,
	MTNR1_F_STAT_RDMASEGL3_DATA_FORMAT_RGB,
	MTNR1_F_STAT_RDMASEGL3_DATA_FORMAT_MSBALIGN,
	MTNR1_F_STAT_RDMASEGL3_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_STAT_RDMASEGL3_WIDTH,
	MTNR1_F_STAT_RDMASEGL3_HEIGHT,
	MTNR1_F_STAT_RDMASEGL3_IMG_STRIDE_1P,
	MTNR1_F_STAT_RDMASEGL3_MAX_MO,
	MTNR1_F_STAT_RDMASEGL3_QURGENT_MO,
	MTNR1_F_STAT_RDMASEGL3_LINEGAP,
	MTNR1_F_STAT_RDMASEGL3_BUSINFO,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_STAT_RDMASEGL3_MON_STATUS0,
	MTNR1_F_STAT_RDMASEGL3_MON_STATUS1,
	MTNR1_F_STAT_RDMASEGL3_MON_STATUS2,
	MTNR1_F_STAT_RDMASEGL3_MON_STATUS3,
	MTNR1_F_STAT_RDMASEGL3_DEBUG_ENABLE,
	MTNR1_F_STAT_RDMASEGL4_EN,
	MTNR1_F_STAT_RDMASEGL4_CLK_ALWAYS_ON_EN,
	MTNR1_F_STAT_RDMASEGL4_DATA_FORMAT_BAYER,
	MTNR1_F_STAT_RDMASEGL4_DATA_FORMAT_YUV,
	MTNR1_F_STAT_RDMASEGL4_DATA_FORMAT_RGB,
	MTNR1_F_STAT_RDMASEGL4_DATA_FORMAT_MSBALIGN,
	MTNR1_F_STAT_RDMASEGL4_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_STAT_RDMASEGL4_WIDTH,
	MTNR1_F_STAT_RDMASEGL4_HEIGHT,
	MTNR1_F_STAT_RDMASEGL4_IMG_STRIDE_1P,
	MTNR1_F_STAT_RDMASEGL4_MAX_MO,
	MTNR1_F_STAT_RDMASEGL4_QURGENT_MO,
	MTNR1_F_STAT_RDMASEGL4_LINEGAP,
	MTNR1_F_STAT_RDMASEGL4_BUSINFO,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_STAT_RDMASEGL4_MON_STATUS0,
	MTNR1_F_STAT_RDMASEGL4_MON_STATUS1,
	MTNR1_F_STAT_RDMASEGL4_MON_STATUS2,
	MTNR1_F_STAT_RDMASEGL4_MON_STATUS3,
	MTNR1_F_STAT_RDMASEGL4_DEBUG_ENABLE,
	MTNR1_F_STAT_RDMAMVGEOMATCH_EN,
	MTNR1_F_STAT_RDMAMVGEOMATCH_CLK_ALWAYS_ON_EN,
	MTNR1_F_STAT_RDMAMVGEOMATCH_SBWC_EN,
	MTNR1_F_STAT_RDMAMVGEOMATCH_AFBC_EN,
	MTNR1_F_STAT_RDMAMVGEOMATCH_SBWC_64B_ALIGN,
	MTNR1_F_STAT_RDMAMVGEOMATCH_TETRA_EN,
	MTNR1_F_STAT_RDMAMVGEOMATCH_SBWC_128B_ALIGN,
	MTNR1_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_BAYER,
	MTNR1_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_YUV,
	MTNR1_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_RGB,
	MTNR1_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_MSBALIGN,
	MTNR1_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_STAT_RDMAMVGEOMATCH_MONO_MODE,
	MTNR1_F_STAT_RDMAMVGEOMATCH_WIDTH,
	MTNR1_F_STAT_RDMAMVGEOMATCH_HEIGHT,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_STRIDE_1P,
	MTNR1_F_STAT_RDMAMVGEOMATCH_MAX_MO,
	MTNR1_F_STAT_RDMAMVGEOMATCH_QURGENT_MO,
	MTNR1_F_STAT_RDMAMVGEOMATCH_LINEGAP,
	MTNR1_F_STAT_RDMAMVGEOMATCH_BUSINFO,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_STAT_RDMAMVGEOMATCH_MON_STATUS0,
	MTNR1_F_STAT_RDMAMVGEOMATCH_MON_STATUS1,
	MTNR1_F_STAT_RDMAMVGEOMATCH_MON_STATUS2,
	MTNR1_F_STAT_RDMAMVGEOMATCH_MON_STATUS3,
	MTNR1_F_STAT_RDMAMVGEOMATCH_WLU_CONTROL,
	MTNR1_F_STAT_RDMAMVGEOMATCH_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_STAT_RDMAMVGEOMATCH_DEBUG_ENABLE,
	MTNR1_F_STAT_RDMAPREVWGTINL1_EN,
	MTNR1_F_STAT_RDMAPREVWGTINL1_CLK_ALWAYS_ON_EN,
	MTNR1_F_STAT_RDMAPREVWGTINL1_SBWC_EN,
	MTNR1_F_STAT_RDMAPREVWGTINL1_AFBC_EN,
	MTNR1_F_STAT_RDMAPREVWGTINL1_SBWC_64B_ALIGN,
	MTNR1_F_STAT_RDMAPREVWGTINL1_TETRA_EN,
	MTNR1_F_STAT_RDMAPREVWGTINL1_SBWC_128B_ALIGN,
	MTNR1_F_STAT_RDMAPREVWGTINL1_DATA_FORMAT_BAYER,
	MTNR1_F_STAT_RDMAPREVWGTINL1_DATA_FORMAT_YUV,
	MTNR1_F_STAT_RDMAPREVWGTINL1_DATA_FORMAT_RGB,
	MTNR1_F_STAT_RDMAPREVWGTINL1_DATA_FORMAT_MSBALIGN,
	MTNR1_F_STAT_RDMAPREVWGTINL1_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_STAT_RDMAPREVWGTINL1_MONO_MODE,
	MTNR1_F_STAT_RDMAPREVWGTINL1_WIDTH,
	MTNR1_F_STAT_RDMAPREVWGTINL1_HEIGHT,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_STRIDE_1P,
	MTNR1_F_STAT_RDMAPREVWGTINL1_MAX_MO,
	MTNR1_F_STAT_RDMAPREVWGTINL1_QURGENT_MO,
	MTNR1_F_STAT_RDMAPREVWGTINL1_LINEGAP,
	MTNR1_F_STAT_RDMAPREVWGTINL1_BUSINFO,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_CRC_1P,
	MTNR1_F_STAT_RDMAPREVWGTINL1_MON_STATUS0,
	MTNR1_F_STAT_RDMAPREVWGTINL1_MON_STATUS1,
	MTNR1_F_STAT_RDMAPREVWGTINL1_MON_STATUS2,
	MTNR1_F_STAT_RDMAPREVWGTINL1_MON_STATUS3,
	MTNR1_F_STAT_RDMAPREVWGTINL1_WLU_CONTROL,
	MTNR1_F_STAT_RDMAPREVWGTINL1_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_STAT_RDMAPREVWGTINL1_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMAPREVINL1Y_EN,
	MTNR1_F_YUV_RDMAPREVINL1Y_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMAPREVINL1Y_SBWC_EN,
	MTNR1_F_YUV_RDMAPREVINL1Y_AFBC_EN,
	MTNR1_F_YUV_RDMAPREVINL1Y_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL1Y_TETRA_EN,
	MTNR1_F_YUV_RDMAPREVINL1Y_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL1Y_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMAPREVINL1Y_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMAPREVINL1Y_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMAPREVINL1Y_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMAPREVINL1Y_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMAPREVINL1Y_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMAPREVINL1Y_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMAPREVINL1Y_MONO_MODE,
	MTNR1_F_YUV_RDMAPREVINL1Y_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL1Y_WIDTH,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEIGHT,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL1Y_MAX_MO,
	MTNR1_F_YUV_RDMAPREVINL1Y_QURGENT_MO,
	MTNR1_F_YUV_RDMAPREVINL1Y_LINEGAP,
	MTNR1_F_YUV_RDMAPREVINL1Y_BUSINFO,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1Y_IMG_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL1Y_MON_STATUS0,
	MTNR1_F_YUV_RDMAPREVINL1Y_MON_STATUS1,
	MTNR1_F_YUV_RDMAPREVINL1Y_MON_STATUS2,
	MTNR1_F_YUV_RDMAPREVINL1Y_MON_STATUS3,
	MTNR1_F_YUV_RDMAPREVINL1Y_WLU_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL1Y_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL1Y_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMAPREVINL1U_EN,
	MTNR1_F_YUV_RDMAPREVINL1U_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMAPREVINL1U_SBWC_EN,
	MTNR1_F_YUV_RDMAPREVINL1U_AFBC_EN,
	MTNR1_F_YUV_RDMAPREVINL1U_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL1U_TETRA_EN,
	MTNR1_F_YUV_RDMAPREVINL1U_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL1U_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMAPREVINL1U_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMAPREVINL1U_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMAPREVINL1U_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMAPREVINL1U_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMAPREVINL1U_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMAPREVINL1U_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMAPREVINL1U_MONO_MODE,
	MTNR1_F_YUV_RDMAPREVINL1U_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL1U_WIDTH,
	MTNR1_F_YUV_RDMAPREVINL1U_HEIGHT,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL1U_MAX_MO,
	MTNR1_F_YUV_RDMAPREVINL1U_QURGENT_MO,
	MTNR1_F_YUV_RDMAPREVINL1U_LINEGAP,
	MTNR1_F_YUV_RDMAPREVINL1U_BUSINFO,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1U_IMG_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL1U_HEADER_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL1U_MON_STATUS0,
	MTNR1_F_YUV_RDMAPREVINL1U_MON_STATUS1,
	MTNR1_F_YUV_RDMAPREVINL1U_MON_STATUS2,
	MTNR1_F_YUV_RDMAPREVINL1U_MON_STATUS3,
	MTNR1_F_YUV_RDMAPREVINL1U_WLU_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL1U_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL1U_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMAPREVINL1V_EN,
	MTNR1_F_YUV_RDMAPREVINL1V_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMAPREVINL1V_SBWC_EN,
	MTNR1_F_YUV_RDMAPREVINL1V_AFBC_EN,
	MTNR1_F_YUV_RDMAPREVINL1V_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL1V_TETRA_EN,
	MTNR1_F_YUV_RDMAPREVINL1V_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL1V_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMAPREVINL1V_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMAPREVINL1V_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMAPREVINL1V_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMAPREVINL1V_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMAPREVINL1V_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMAPREVINL1V_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMAPREVINL1V_MONO_MODE,
	MTNR1_F_YUV_RDMAPREVINL1V_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL1V_WIDTH,
	MTNR1_F_YUV_RDMAPREVINL1V_HEIGHT,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL1V_MAX_MO,
	MTNR1_F_YUV_RDMAPREVINL1V_QURGENT_MO,
	MTNR1_F_YUV_RDMAPREVINL1V_LINEGAP,
	MTNR1_F_YUV_RDMAPREVINL1V_BUSINFO,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL1V_IMG_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL1V_HEADER_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL1V_MON_STATUS0,
	MTNR1_F_YUV_RDMAPREVINL1V_MON_STATUS1,
	MTNR1_F_YUV_RDMAPREVINL1V_MON_STATUS2,
	MTNR1_F_YUV_RDMAPREVINL1V_MON_STATUS3,
	MTNR1_F_YUV_RDMAPREVINL1V_WLU_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL1V_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL1V_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMAPREVINL2Y_EN,
	MTNR1_F_YUV_RDMAPREVINL2Y_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMAPREVINL2Y_SBWC_EN,
	MTNR1_F_YUV_RDMAPREVINL2Y_AFBC_EN,
	MTNR1_F_YUV_RDMAPREVINL2Y_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL2Y_TETRA_EN,
	MTNR1_F_YUV_RDMAPREVINL2Y_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL2Y_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMAPREVINL2Y_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMAPREVINL2Y_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMAPREVINL2Y_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMAPREVINL2Y_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMAPREVINL2Y_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMAPREVINL2Y_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMAPREVINL2Y_MONO_MODE,
	MTNR1_F_YUV_RDMAPREVINL2Y_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL2Y_WIDTH,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEIGHT,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL2Y_MAX_MO,
	MTNR1_F_YUV_RDMAPREVINL2Y_QURGENT_MO,
	MTNR1_F_YUV_RDMAPREVINL2Y_LINEGAP,
	MTNR1_F_YUV_RDMAPREVINL2Y_BUSINFO,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2Y_IMG_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL2Y_MON_STATUS0,
	MTNR1_F_YUV_RDMAPREVINL2Y_MON_STATUS1,
	MTNR1_F_YUV_RDMAPREVINL2Y_MON_STATUS2,
	MTNR1_F_YUV_RDMAPREVINL2Y_MON_STATUS3,
	MTNR1_F_YUV_RDMAPREVINL2Y_WLU_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL2Y_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL2Y_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMAPREVINL2U_EN,
	MTNR1_F_YUV_RDMAPREVINL2U_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMAPREVINL2U_SBWC_EN,
	MTNR1_F_YUV_RDMAPREVINL2U_AFBC_EN,
	MTNR1_F_YUV_RDMAPREVINL2U_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL2U_TETRA_EN,
	MTNR1_F_YUV_RDMAPREVINL2U_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL2U_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMAPREVINL2U_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMAPREVINL2U_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMAPREVINL2U_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMAPREVINL2U_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMAPREVINL2U_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMAPREVINL2U_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMAPREVINL2U_MONO_MODE,
	MTNR1_F_YUV_RDMAPREVINL2U_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL2U_WIDTH,
	MTNR1_F_YUV_RDMAPREVINL2U_HEIGHT,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL2U_MAX_MO,
	MTNR1_F_YUV_RDMAPREVINL2U_QURGENT_MO,
	MTNR1_F_YUV_RDMAPREVINL2U_LINEGAP,
	MTNR1_F_YUV_RDMAPREVINL2U_BUSINFO,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2U_IMG_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL2U_HEADER_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL2U_MON_STATUS0,
	MTNR1_F_YUV_RDMAPREVINL2U_MON_STATUS1,
	MTNR1_F_YUV_RDMAPREVINL2U_MON_STATUS2,
	MTNR1_F_YUV_RDMAPREVINL2U_MON_STATUS3,
	MTNR1_F_YUV_RDMAPREVINL2U_WLU_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL2U_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL2U_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMAPREVINL2V_EN,
	MTNR1_F_YUV_RDMAPREVINL2V_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMAPREVINL2V_SBWC_EN,
	MTNR1_F_YUV_RDMAPREVINL2V_AFBC_EN,
	MTNR1_F_YUV_RDMAPREVINL2V_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL2V_TETRA_EN,
	MTNR1_F_YUV_RDMAPREVINL2V_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL2V_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMAPREVINL2V_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMAPREVINL2V_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMAPREVINL2V_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMAPREVINL2V_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMAPREVINL2V_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMAPREVINL2V_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMAPREVINL2V_MONO_MODE,
	MTNR1_F_YUV_RDMAPREVINL2V_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL2V_WIDTH,
	MTNR1_F_YUV_RDMAPREVINL2V_HEIGHT,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL2V_MAX_MO,
	MTNR1_F_YUV_RDMAPREVINL2V_QURGENT_MO,
	MTNR1_F_YUV_RDMAPREVINL2V_LINEGAP,
	MTNR1_F_YUV_RDMAPREVINL2V_BUSINFO,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL2V_IMG_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL2V_HEADER_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL2V_MON_STATUS0,
	MTNR1_F_YUV_RDMAPREVINL2V_MON_STATUS1,
	MTNR1_F_YUV_RDMAPREVINL2V_MON_STATUS2,
	MTNR1_F_YUV_RDMAPREVINL2V_MON_STATUS3,
	MTNR1_F_YUV_RDMAPREVINL2V_WLU_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL2V_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL2V_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMAPREVINL3Y_EN,
	MTNR1_F_YUV_RDMAPREVINL3Y_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMAPREVINL3Y_SBWC_EN,
	MTNR1_F_YUV_RDMAPREVINL3Y_AFBC_EN,
	MTNR1_F_YUV_RDMAPREVINL3Y_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL3Y_TETRA_EN,
	MTNR1_F_YUV_RDMAPREVINL3Y_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL3Y_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMAPREVINL3Y_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMAPREVINL3Y_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMAPREVINL3Y_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMAPREVINL3Y_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMAPREVINL3Y_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMAPREVINL3Y_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMAPREVINL3Y_MONO_MODE,
	MTNR1_F_YUV_RDMAPREVINL3Y_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL3Y_WIDTH,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEIGHT,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL3Y_MAX_MO,
	MTNR1_F_YUV_RDMAPREVINL3Y_QURGENT_MO,
	MTNR1_F_YUV_RDMAPREVINL3Y_LINEGAP,
	MTNR1_F_YUV_RDMAPREVINL3Y_BUSINFO,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3Y_IMG_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL3Y_MON_STATUS0,
	MTNR1_F_YUV_RDMAPREVINL3Y_MON_STATUS1,
	MTNR1_F_YUV_RDMAPREVINL3Y_MON_STATUS2,
	MTNR1_F_YUV_RDMAPREVINL3Y_MON_STATUS3,
	MTNR1_F_YUV_RDMAPREVINL3Y_WLU_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL3Y_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL3Y_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMAPREVINL3U_EN,
	MTNR1_F_YUV_RDMAPREVINL3U_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMAPREVINL3U_SBWC_EN,
	MTNR1_F_YUV_RDMAPREVINL3U_AFBC_EN,
	MTNR1_F_YUV_RDMAPREVINL3U_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL3U_TETRA_EN,
	MTNR1_F_YUV_RDMAPREVINL3U_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL3U_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMAPREVINL3U_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMAPREVINL3U_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMAPREVINL3U_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMAPREVINL3U_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMAPREVINL3U_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMAPREVINL3U_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMAPREVINL3U_MONO_MODE,
	MTNR1_F_YUV_RDMAPREVINL3U_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL3U_WIDTH,
	MTNR1_F_YUV_RDMAPREVINL3U_HEIGHT,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL3U_MAX_MO,
	MTNR1_F_YUV_RDMAPREVINL3U_QURGENT_MO,
	MTNR1_F_YUV_RDMAPREVINL3U_LINEGAP,
	MTNR1_F_YUV_RDMAPREVINL3U_BUSINFO,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3U_IMG_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL3U_HEADER_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL3U_MON_STATUS0,
	MTNR1_F_YUV_RDMAPREVINL3U_MON_STATUS1,
	MTNR1_F_YUV_RDMAPREVINL3U_MON_STATUS2,
	MTNR1_F_YUV_RDMAPREVINL3U_MON_STATUS3,
	MTNR1_F_YUV_RDMAPREVINL3U_WLU_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL3U_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL3U_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMAPREVINL3V_EN,
	MTNR1_F_YUV_RDMAPREVINL3V_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMAPREVINL3V_SBWC_EN,
	MTNR1_F_YUV_RDMAPREVINL3V_AFBC_EN,
	MTNR1_F_YUV_RDMAPREVINL3V_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL3V_TETRA_EN,
	MTNR1_F_YUV_RDMAPREVINL3V_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL3V_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMAPREVINL3V_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMAPREVINL3V_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMAPREVINL3V_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMAPREVINL3V_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMAPREVINL3V_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMAPREVINL3V_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMAPREVINL3V_MONO_MODE,
	MTNR1_F_YUV_RDMAPREVINL3V_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL3V_WIDTH,
	MTNR1_F_YUV_RDMAPREVINL3V_HEIGHT,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL3V_MAX_MO,
	MTNR1_F_YUV_RDMAPREVINL3V_QURGENT_MO,
	MTNR1_F_YUV_RDMAPREVINL3V_LINEGAP,
	MTNR1_F_YUV_RDMAPREVINL3V_BUSINFO,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL3V_IMG_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL3V_HEADER_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL3V_MON_STATUS0,
	MTNR1_F_YUV_RDMAPREVINL3V_MON_STATUS1,
	MTNR1_F_YUV_RDMAPREVINL3V_MON_STATUS2,
	MTNR1_F_YUV_RDMAPREVINL3V_MON_STATUS3,
	MTNR1_F_YUV_RDMAPREVINL3V_WLU_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL3V_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL3V_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMAPREVINL4Y_EN,
	MTNR1_F_YUV_RDMAPREVINL4Y_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMAPREVINL4Y_SBWC_EN,
	MTNR1_F_YUV_RDMAPREVINL4Y_AFBC_EN,
	MTNR1_F_YUV_RDMAPREVINL4Y_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL4Y_TETRA_EN,
	MTNR1_F_YUV_RDMAPREVINL4Y_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL4Y_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMAPREVINL4Y_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMAPREVINL4Y_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMAPREVINL4Y_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMAPREVINL4Y_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMAPREVINL4Y_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMAPREVINL4Y_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMAPREVINL4Y_MONO_MODE,
	MTNR1_F_YUV_RDMAPREVINL4Y_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL4Y_WIDTH,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEIGHT,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL4Y_MAX_MO,
	MTNR1_F_YUV_RDMAPREVINL4Y_QURGENT_MO,
	MTNR1_F_YUV_RDMAPREVINL4Y_LINEGAP,
	MTNR1_F_YUV_RDMAPREVINL4Y_BUSINFO,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4Y_IMG_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL4Y_MON_STATUS0,
	MTNR1_F_YUV_RDMAPREVINL4Y_MON_STATUS1,
	MTNR1_F_YUV_RDMAPREVINL4Y_MON_STATUS2,
	MTNR1_F_YUV_RDMAPREVINL4Y_MON_STATUS3,
	MTNR1_F_YUV_RDMAPREVINL4Y_WLU_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL4Y_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL4Y_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMAPREVINL4U_EN,
	MTNR1_F_YUV_RDMAPREVINL4U_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMAPREVINL4U_SBWC_EN,
	MTNR1_F_YUV_RDMAPREVINL4U_AFBC_EN,
	MTNR1_F_YUV_RDMAPREVINL4U_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL4U_TETRA_EN,
	MTNR1_F_YUV_RDMAPREVINL4U_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL4U_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMAPREVINL4U_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMAPREVINL4U_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMAPREVINL4U_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMAPREVINL4U_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMAPREVINL4U_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMAPREVINL4U_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMAPREVINL4U_MONO_MODE,
	MTNR1_F_YUV_RDMAPREVINL4U_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL4U_WIDTH,
	MTNR1_F_YUV_RDMAPREVINL4U_HEIGHT,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL4U_MAX_MO,
	MTNR1_F_YUV_RDMAPREVINL4U_QURGENT_MO,
	MTNR1_F_YUV_RDMAPREVINL4U_LINEGAP,
	MTNR1_F_YUV_RDMAPREVINL4U_BUSINFO,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4U_IMG_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL4U_HEADER_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL4U_MON_STATUS0,
	MTNR1_F_YUV_RDMAPREVINL4U_MON_STATUS1,
	MTNR1_F_YUV_RDMAPREVINL4U_MON_STATUS2,
	MTNR1_F_YUV_RDMAPREVINL4U_MON_STATUS3,
	MTNR1_F_YUV_RDMAPREVINL4U_WLU_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL4U_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL4U_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMAPREVINL4V_EN,
	MTNR1_F_YUV_RDMAPREVINL4V_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMAPREVINL4V_SBWC_EN,
	MTNR1_F_YUV_RDMAPREVINL4V_AFBC_EN,
	MTNR1_F_YUV_RDMAPREVINL4V_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL4V_TETRA_EN,
	MTNR1_F_YUV_RDMAPREVINL4V_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMAPREVINL4V_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMAPREVINL4V_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMAPREVINL4V_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMAPREVINL4V_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMAPREVINL4V_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMAPREVINL4V_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMAPREVINL4V_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMAPREVINL4V_MONO_MODE,
	MTNR1_F_YUV_RDMAPREVINL4V_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL4V_WIDTH,
	MTNR1_F_YUV_RDMAPREVINL4V_HEIGHT,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMAPREVINL4V_MAX_MO,
	MTNR1_F_YUV_RDMAPREVINL4V_QURGENT_MO,
	MTNR1_F_YUV_RDMAPREVINL4V_LINEGAP,
	MTNR1_F_YUV_RDMAPREVINL4V_BUSINFO,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMAPREVINL4V_IMG_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL4V_HEADER_CRC_1P,
	MTNR1_F_YUV_RDMAPREVINL4V_MON_STATUS0,
	MTNR1_F_YUV_RDMAPREVINL4V_MON_STATUS1,
	MTNR1_F_YUV_RDMAPREVINL4V_MON_STATUS2,
	MTNR1_F_YUV_RDMAPREVINL4V_MON_STATUS3,
	MTNR1_F_YUV_RDMAPREVINL4V_WLU_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL4V_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMAPREVINL4V_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMACURRINL1Y_EN,
	MTNR1_F_YUV_RDMACURRINL1Y_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMACURRINL1Y_SBWC_EN,
	MTNR1_F_YUV_RDMACURRINL1Y_AFBC_EN,
	MTNR1_F_YUV_RDMACURRINL1Y_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL1Y_TETRA_EN,
	MTNR1_F_YUV_RDMACURRINL1Y_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL1Y_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMACURRINL1Y_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMACURRINL1Y_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMACURRINL1Y_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMACURRINL1Y_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMACURRINL1Y_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMACURRINL1Y_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMACURRINL1Y_MONO_MODE,
	MTNR1_F_YUV_RDMACURRINL1Y_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMACURRINL1Y_WIDTH,
	MTNR1_F_YUV_RDMACURRINL1Y_HEIGHT,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL1Y_MAX_MO,
	MTNR1_F_YUV_RDMACURRINL1Y_QURGENT_MO,
	MTNR1_F_YUV_RDMACURRINL1Y_LINEGAP,
	MTNR1_F_YUV_RDMACURRINL1Y_BUSINFO,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1Y_MON_STATUS0,
	MTNR1_F_YUV_RDMACURRINL1Y_MON_STATUS1,
	MTNR1_F_YUV_RDMACURRINL1Y_MON_STATUS2,
	MTNR1_F_YUV_RDMACURRINL1Y_MON_STATUS3,
	MTNR1_F_YUV_RDMACURRINL1Y_WLU_CONTROL,
	MTNR1_F_YUV_RDMACURRINL1Y_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMACURRINL1Y_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMACURRINL1U_EN,
	MTNR1_F_YUV_RDMACURRINL1U_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMACURRINL1U_SBWC_EN,
	MTNR1_F_YUV_RDMACURRINL1U_AFBC_EN,
	MTNR1_F_YUV_RDMACURRINL1U_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL1U_TETRA_EN,
	MTNR1_F_YUV_RDMACURRINL1U_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL1U_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMACURRINL1U_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMACURRINL1U_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMACURRINL1U_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMACURRINL1U_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMACURRINL1U_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMACURRINL1U_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMACURRINL1U_MONO_MODE,
	MTNR1_F_YUV_RDMACURRINL1U_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMACURRINL1U_WIDTH,
	MTNR1_F_YUV_RDMACURRINL1U_HEIGHT,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL1U_MAX_MO,
	MTNR1_F_YUV_RDMACURRINL1U_QURGENT_MO,
	MTNR1_F_YUV_RDMACURRINL1U_LINEGAP,
	MTNR1_F_YUV_RDMACURRINL1U_BUSINFO,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1U_MON_STATUS0,
	MTNR1_F_YUV_RDMACURRINL1U_MON_STATUS1,
	MTNR1_F_YUV_RDMACURRINL1U_MON_STATUS2,
	MTNR1_F_YUV_RDMACURRINL1U_MON_STATUS3,
	MTNR1_F_YUV_RDMACURRINL1U_WLU_CONTROL,
	MTNR1_F_YUV_RDMACURRINL1U_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMACURRINL1U_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMACURRINL1V_EN,
	MTNR1_F_YUV_RDMACURRINL1V_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMACURRINL1V_SBWC_EN,
	MTNR1_F_YUV_RDMACURRINL1V_AFBC_EN,
	MTNR1_F_YUV_RDMACURRINL1V_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL1V_TETRA_EN,
	MTNR1_F_YUV_RDMACURRINL1V_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL1V_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMACURRINL1V_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMACURRINL1V_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMACURRINL1V_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMACURRINL1V_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMACURRINL1V_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMACURRINL1V_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMACURRINL1V_MONO_MODE,
	MTNR1_F_YUV_RDMACURRINL1V_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMACURRINL1V_WIDTH,
	MTNR1_F_YUV_RDMACURRINL1V_HEIGHT,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL1V_MAX_MO,
	MTNR1_F_YUV_RDMACURRINL1V_QURGENT_MO,
	MTNR1_F_YUV_RDMACURRINL1V_LINEGAP,
	MTNR1_F_YUV_RDMACURRINL1V_BUSINFO,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL1V_MON_STATUS0,
	MTNR1_F_YUV_RDMACURRINL1V_MON_STATUS1,
	MTNR1_F_YUV_RDMACURRINL1V_MON_STATUS2,
	MTNR1_F_YUV_RDMACURRINL1V_MON_STATUS3,
	MTNR1_F_YUV_RDMACURRINL1V_WLU_CONTROL,
	MTNR1_F_YUV_RDMACURRINL1V_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMACURRINL1V_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMACURRINL2Y_EN,
	MTNR1_F_YUV_RDMACURRINL2Y_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMACURRINL2Y_SBWC_EN,
	MTNR1_F_YUV_RDMACURRINL2Y_AFBC_EN,
	MTNR1_F_YUV_RDMACURRINL2Y_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL2Y_TETRA_EN,
	MTNR1_F_YUV_RDMACURRINL2Y_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL2Y_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMACURRINL2Y_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMACURRINL2Y_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMACURRINL2Y_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMACURRINL2Y_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMACURRINL2Y_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMACURRINL2Y_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMACURRINL2Y_MONO_MODE,
	MTNR1_F_YUV_RDMACURRINL2Y_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMACURRINL2Y_WIDTH,
	MTNR1_F_YUV_RDMACURRINL2Y_HEIGHT,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL2Y_MAX_MO,
	MTNR1_F_YUV_RDMACURRINL2Y_QURGENT_MO,
	MTNR1_F_YUV_RDMACURRINL2Y_LINEGAP,
	MTNR1_F_YUV_RDMACURRINL2Y_BUSINFO,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2Y_MON_STATUS0,
	MTNR1_F_YUV_RDMACURRINL2Y_MON_STATUS1,
	MTNR1_F_YUV_RDMACURRINL2Y_MON_STATUS2,
	MTNR1_F_YUV_RDMACURRINL2Y_MON_STATUS3,
	MTNR1_F_YUV_RDMACURRINL2Y_WLU_CONTROL,
	MTNR1_F_YUV_RDMACURRINL2Y_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMACURRINL2Y_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMACURRINL2U_EN,
	MTNR1_F_YUV_RDMACURRINL2U_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMACURRINL2U_SBWC_EN,
	MTNR1_F_YUV_RDMACURRINL2U_AFBC_EN,
	MTNR1_F_YUV_RDMACURRINL2U_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL2U_TETRA_EN,
	MTNR1_F_YUV_RDMACURRINL2U_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL2U_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMACURRINL2U_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMACURRINL2U_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMACURRINL2U_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMACURRINL2U_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMACURRINL2U_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMACURRINL2U_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMACURRINL2U_MONO_MODE,
	MTNR1_F_YUV_RDMACURRINL2U_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMACURRINL2U_WIDTH,
	MTNR1_F_YUV_RDMACURRINL2U_HEIGHT,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL2U_MAX_MO,
	MTNR1_F_YUV_RDMACURRINL2U_QURGENT_MO,
	MTNR1_F_YUV_RDMACURRINL2U_LINEGAP,
	MTNR1_F_YUV_RDMACURRINL2U_BUSINFO,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2U_MON_STATUS0,
	MTNR1_F_YUV_RDMACURRINL2U_MON_STATUS1,
	MTNR1_F_YUV_RDMACURRINL2U_MON_STATUS2,
	MTNR1_F_YUV_RDMACURRINL2U_MON_STATUS3,
	MTNR1_F_YUV_RDMACURRINL2U_WLU_CONTROL,
	MTNR1_F_YUV_RDMACURRINL2U_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMACURRINL2U_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMACURRINL2V_EN,
	MTNR1_F_YUV_RDMACURRINL2V_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMACURRINL2V_SBWC_EN,
	MTNR1_F_YUV_RDMACURRINL2V_AFBC_EN,
	MTNR1_F_YUV_RDMACURRINL2V_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL2V_TETRA_EN,
	MTNR1_F_YUV_RDMACURRINL2V_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL2V_COMP_ERROR_MODE,
	MTNR1_F_YUV_RDMACURRINL2V_COMP_ERROR_VALUE,
	MTNR1_F_YUV_RDMACURRINL2V_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMACURRINL2V_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMACURRINL2V_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMACURRINL2V_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMACURRINL2V_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMACURRINL2V_MONO_MODE,
	MTNR1_F_YUV_RDMACURRINL2V_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_RDMACURRINL2V_WIDTH,
	MTNR1_F_YUV_RDMACURRINL2V_HEIGHT,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL2V_MAX_MO,
	MTNR1_F_YUV_RDMACURRINL2V_QURGENT_MO,
	MTNR1_F_YUV_RDMACURRINL2V_LINEGAP,
	MTNR1_F_YUV_RDMACURRINL2V_BUSINFO,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL2V_MON_STATUS0,
	MTNR1_F_YUV_RDMACURRINL2V_MON_STATUS1,
	MTNR1_F_YUV_RDMACURRINL2V_MON_STATUS2,
	MTNR1_F_YUV_RDMACURRINL2V_MON_STATUS3,
	MTNR1_F_YUV_RDMACURRINL2V_WLU_CONTROL,
	MTNR1_F_YUV_RDMACURRINL2V_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMACURRINL2V_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMACURRINL3Y_EN,
	MTNR1_F_YUV_RDMACURRINL3Y_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMACURRINL3Y_SBWC_EN,
	MTNR1_F_YUV_RDMACURRINL3Y_AFBC_EN,
	MTNR1_F_YUV_RDMACURRINL3Y_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL3Y_TETRA_EN,
	MTNR1_F_YUV_RDMACURRINL3Y_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL3Y_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMACURRINL3Y_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMACURRINL3Y_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMACURRINL3Y_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMACURRINL3Y_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMACURRINL3Y_MONO_MODE,
	MTNR1_F_YUV_RDMACURRINL3Y_WIDTH,
	MTNR1_F_YUV_RDMACURRINL3Y_HEIGHT,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL3Y_MAX_MO,
	MTNR1_F_YUV_RDMACURRINL3Y_QURGENT_MO,
	MTNR1_F_YUV_RDMACURRINL3Y_LINEGAP,
	MTNR1_F_YUV_RDMACURRINL3Y_BUSINFO,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3Y_MON_STATUS0,
	MTNR1_F_YUV_RDMACURRINL3Y_MON_STATUS1,
	MTNR1_F_YUV_RDMACURRINL3Y_MON_STATUS2,
	MTNR1_F_YUV_RDMACURRINL3Y_MON_STATUS3,
	MTNR1_F_YUV_RDMACURRINL3Y_WLU_CONTROL,
	MTNR1_F_YUV_RDMACURRINL3Y_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMACURRINL3Y_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMACURRINL3U_EN,
	MTNR1_F_YUV_RDMACURRINL3U_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMACURRINL3U_SBWC_EN,
	MTNR1_F_YUV_RDMACURRINL3U_AFBC_EN,
	MTNR1_F_YUV_RDMACURRINL3U_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL3U_TETRA_EN,
	MTNR1_F_YUV_RDMACURRINL3U_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL3U_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMACURRINL3U_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMACURRINL3U_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMACURRINL3U_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMACURRINL3U_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMACURRINL3U_MONO_MODE,
	MTNR1_F_YUV_RDMACURRINL3U_WIDTH,
	MTNR1_F_YUV_RDMACURRINL3U_HEIGHT,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL3U_MAX_MO,
	MTNR1_F_YUV_RDMACURRINL3U_QURGENT_MO,
	MTNR1_F_YUV_RDMACURRINL3U_LINEGAP,
	MTNR1_F_YUV_RDMACURRINL3U_BUSINFO,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3U_MON_STATUS0,
	MTNR1_F_YUV_RDMACURRINL3U_MON_STATUS1,
	MTNR1_F_YUV_RDMACURRINL3U_MON_STATUS2,
	MTNR1_F_YUV_RDMACURRINL3U_MON_STATUS3,
	MTNR1_F_YUV_RDMACURRINL3U_WLU_CONTROL,
	MTNR1_F_YUV_RDMACURRINL3U_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMACURRINL3U_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMACURRINL3V_EN,
	MTNR1_F_YUV_RDMACURRINL3V_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMACURRINL3V_SBWC_EN,
	MTNR1_F_YUV_RDMACURRINL3V_AFBC_EN,
	MTNR1_F_YUV_RDMACURRINL3V_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL3V_TETRA_EN,
	MTNR1_F_YUV_RDMACURRINL3V_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL3V_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMACURRINL3V_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMACURRINL3V_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMACURRINL3V_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMACURRINL3V_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMACURRINL3V_MONO_MODE,
	MTNR1_F_YUV_RDMACURRINL3V_WIDTH,
	MTNR1_F_YUV_RDMACURRINL3V_HEIGHT,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL3V_MAX_MO,
	MTNR1_F_YUV_RDMACURRINL3V_QURGENT_MO,
	MTNR1_F_YUV_RDMACURRINL3V_LINEGAP,
	MTNR1_F_YUV_RDMACURRINL3V_BUSINFO,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL3V_MON_STATUS0,
	MTNR1_F_YUV_RDMACURRINL3V_MON_STATUS1,
	MTNR1_F_YUV_RDMACURRINL3V_MON_STATUS2,
	MTNR1_F_YUV_RDMACURRINL3V_MON_STATUS3,
	MTNR1_F_YUV_RDMACURRINL3V_WLU_CONTROL,
	MTNR1_F_YUV_RDMACURRINL3V_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMACURRINL3V_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMACURRINL4Y_EN,
	MTNR1_F_YUV_RDMACURRINL4Y_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMACURRINL4Y_SBWC_EN,
	MTNR1_F_YUV_RDMACURRINL4Y_AFBC_EN,
	MTNR1_F_YUV_RDMACURRINL4Y_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL4Y_TETRA_EN,
	MTNR1_F_YUV_RDMACURRINL4Y_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL4Y_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMACURRINL4Y_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMACURRINL4Y_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMACURRINL4Y_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMACURRINL4Y_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMACURRINL4Y_MONO_MODE,
	MTNR1_F_YUV_RDMACURRINL4Y_WIDTH,
	MTNR1_F_YUV_RDMACURRINL4Y_HEIGHT,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL4Y_MAX_MO,
	MTNR1_F_YUV_RDMACURRINL4Y_QURGENT_MO,
	MTNR1_F_YUV_RDMACURRINL4Y_LINEGAP,
	MTNR1_F_YUV_RDMACURRINL4Y_BUSINFO,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4Y_MON_STATUS0,
	MTNR1_F_YUV_RDMACURRINL4Y_MON_STATUS1,
	MTNR1_F_YUV_RDMACURRINL4Y_MON_STATUS2,
	MTNR1_F_YUV_RDMACURRINL4Y_MON_STATUS3,
	MTNR1_F_YUV_RDMACURRINL4Y_WLU_CONTROL,
	MTNR1_F_YUV_RDMACURRINL4Y_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMACURRINL4Y_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMACURRINL4U_EN,
	MTNR1_F_YUV_RDMACURRINL4U_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMACURRINL4U_SBWC_EN,
	MTNR1_F_YUV_RDMACURRINL4U_AFBC_EN,
	MTNR1_F_YUV_RDMACURRINL4U_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL4U_TETRA_EN,
	MTNR1_F_YUV_RDMACURRINL4U_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL4U_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMACURRINL4U_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMACURRINL4U_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMACURRINL4U_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMACURRINL4U_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMACURRINL4U_MONO_MODE,
	MTNR1_F_YUV_RDMACURRINL4U_WIDTH,
	MTNR1_F_YUV_RDMACURRINL4U_HEIGHT,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL4U_MAX_MO,
	MTNR1_F_YUV_RDMACURRINL4U_QURGENT_MO,
	MTNR1_F_YUV_RDMACURRINL4U_LINEGAP,
	MTNR1_F_YUV_RDMACURRINL4U_BUSINFO,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4U_MON_STATUS0,
	MTNR1_F_YUV_RDMACURRINL4U_MON_STATUS1,
	MTNR1_F_YUV_RDMACURRINL4U_MON_STATUS2,
	MTNR1_F_YUV_RDMACURRINL4U_MON_STATUS3,
	MTNR1_F_YUV_RDMACURRINL4U_WLU_CONTROL,
	MTNR1_F_YUV_RDMACURRINL4U_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMACURRINL4U_DEBUG_ENABLE,
	MTNR1_F_YUV_RDMACURRINL4V_EN,
	MTNR1_F_YUV_RDMACURRINL4V_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_RDMACURRINL4V_SBWC_EN,
	MTNR1_F_YUV_RDMACURRINL4V_AFBC_EN,
	MTNR1_F_YUV_RDMACURRINL4V_SBWC_64B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL4V_TETRA_EN,
	MTNR1_F_YUV_RDMACURRINL4V_SBWC_128B_ALIGN,
	MTNR1_F_YUV_RDMACURRINL4V_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_RDMACURRINL4V_DATA_FORMAT_YUV,
	MTNR1_F_YUV_RDMACURRINL4V_DATA_FORMAT_RGB,
	MTNR1_F_YUV_RDMACURRINL4V_DATA_FORMAT_MSBALIGN,
	MTNR1_F_YUV_RDMACURRINL4V_DATA_FORMAT_MSBALIGN_UNSIGN,
	MTNR1_F_YUV_RDMACURRINL4V_MONO_MODE,
	MTNR1_F_YUV_RDMACURRINL4V_WIDTH,
	MTNR1_F_YUV_RDMACURRINL4V_HEIGHT,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_STRIDE_1P,
	MTNR1_F_YUV_RDMACURRINL4V_MAX_MO,
	MTNR1_F_YUV_RDMACURRINL4V_QURGENT_MO,
	MTNR1_F_YUV_RDMACURRINL4V_LINEGAP,
	MTNR1_F_YUV_RDMACURRINL4V_BUSINFO,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_RDMACURRINL4V_MON_STATUS0,
	MTNR1_F_YUV_RDMACURRINL4V_MON_STATUS1,
	MTNR1_F_YUV_RDMACURRINL4V_MON_STATUS2,
	MTNR1_F_YUV_RDMACURRINL4V_MON_STATUS3,
	MTNR1_F_YUV_RDMACURRINL4V_WLU_CONTROL,
	MTNR1_F_YUV_RDMACURRINL4V_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_RDMACURRINL4V_DEBUG_ENABLE,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_SBWC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_AFBC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_SBWC_64B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_TETRA_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_SBWC_128B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_DATA_FORMAT_YUV,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_DATA_FORMAT_RGB,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_DATA_FORMAT_4B_SWAP,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_DATA_FORMAT_BIT_CROP,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_DATA_FORMAT_TYPE,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_MONO_MODE,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_WIDTH,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEIGHT,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_MAX_MO,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_LINEGAP,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_BUSINFO,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_MON_STATUS0,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_MON_STATUS1,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_MON_STATUS2,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_MON_STATUS3,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_WLU_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_DEBUG_ENABLE,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_DEBUG_CAPTURE_ONCE,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_DEBUG_CLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_AXI_BLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_AXI_MO_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL1Y_AXI_AW_BLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL1U_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1U_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1U_SBWC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1U_AFBC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1U_SBWC_64B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL1U_TETRA_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1U_SBWC_128B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL1U_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_WDMAPREVOUTL1U_DATA_FORMAT_YUV,
	MTNR1_F_YUV_WDMAPREVOUTL1U_DATA_FORMAT_RGB,
	MTNR1_F_YUV_WDMAPREVOUTL1U_DATA_FORMAT_4B_SWAP,
	MTNR1_F_YUV_WDMAPREVOUTL1U_DATA_FORMAT_BIT_CROP,
	MTNR1_F_YUV_WDMAPREVOUTL1U_DATA_FORMAT_TYPE,
	MTNR1_F_YUV_WDMAPREVOUTL1U_MONO_MODE,
	MTNR1_F_YUV_WDMAPREVOUTL1U_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL1U_WIDTH,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEIGHT,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL1U_MAX_MO,
	MTNR1_F_YUV_WDMAPREVOUTL1U_LINEGAP,
	MTNR1_F_YUV_WDMAPREVOUTL1U_BUSINFO,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1U_MON_STATUS0,
	MTNR1_F_YUV_WDMAPREVOUTL1U_MON_STATUS1,
	MTNR1_F_YUV_WDMAPREVOUTL1U_MON_STATUS2,
	MTNR1_F_YUV_WDMAPREVOUTL1U_MON_STATUS3,
	MTNR1_F_YUV_WDMAPREVOUTL1U_WLU_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL1U_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL1U_DEBUG_ENABLE,
	MTNR1_F_YUV_WDMAPREVOUTL1U_DEBUG_CAPTURE_ONCE,
	MTNR1_F_YUV_WDMAPREVOUTL1U_DEBUG_CLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL1U_AXI_BLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL1U_AXI_MO_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL1U_AXI_AW_BLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL1V_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1V_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1V_SBWC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1V_AFBC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1V_SBWC_64B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL1V_TETRA_EN,
	MTNR1_F_YUV_WDMAPREVOUTL1V_SBWC_128B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL1V_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_WDMAPREVOUTL1V_DATA_FORMAT_YUV,
	MTNR1_F_YUV_WDMAPREVOUTL1V_DATA_FORMAT_RGB,
	MTNR1_F_YUV_WDMAPREVOUTL1V_DATA_FORMAT_4B_SWAP,
	MTNR1_F_YUV_WDMAPREVOUTL1V_DATA_FORMAT_BIT_CROP,
	MTNR1_F_YUV_WDMAPREVOUTL1V_DATA_FORMAT_TYPE,
	MTNR1_F_YUV_WDMAPREVOUTL1V_MONO_MODE,
	MTNR1_F_YUV_WDMAPREVOUTL1V_COMP_LOSSY_QUALITY_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL1V_WIDTH,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEIGHT,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL1V_MAX_MO,
	MTNR1_F_YUV_WDMAPREVOUTL1V_LINEGAP,
	MTNR1_F_YUV_WDMAPREVOUTL1V_BUSINFO,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL1V_MON_STATUS0,
	MTNR1_F_YUV_WDMAPREVOUTL1V_MON_STATUS1,
	MTNR1_F_YUV_WDMAPREVOUTL1V_MON_STATUS2,
	MTNR1_F_YUV_WDMAPREVOUTL1V_MON_STATUS3,
	MTNR1_F_YUV_WDMAPREVOUTL1V_WLU_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL1V_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL1V_DEBUG_ENABLE,
	MTNR1_F_YUV_WDMAPREVOUTL1V_DEBUG_CAPTURE_ONCE,
	MTNR1_F_YUV_WDMAPREVOUTL1V_DEBUG_CLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL1V_AXI_BLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL1V_AXI_MO_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL1V_AXI_AW_BLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_SBWC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_AFBC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_SBWC_64B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_TETRA_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_SBWC_128B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_DATA_FORMAT_YUV,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_DATA_FORMAT_RGB,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_DATA_FORMAT_4B_SWAP,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_DATA_FORMAT_BIT_CROP,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_DATA_FORMAT_TYPE,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_MONO_MODE,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_WIDTH,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_HEIGHT,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_MAX_MO,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_LINEGAP,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_BUSINFO,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_MON_STATUS0,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_MON_STATUS1,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_MON_STATUS2,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_MON_STATUS3,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_WLU_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_DEBUG_ENABLE,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_DEBUG_CAPTURE_ONCE,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_DEBUG_CLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_AXI_BLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_AXI_MO_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL2Y_AXI_AW_BLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL2U_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2U_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2U_SBWC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2U_AFBC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2U_SBWC_64B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL2U_TETRA_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2U_SBWC_128B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL2U_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_WDMAPREVOUTL2U_DATA_FORMAT_YUV,
	MTNR1_F_YUV_WDMAPREVOUTL2U_DATA_FORMAT_RGB,
	MTNR1_F_YUV_WDMAPREVOUTL2U_DATA_FORMAT_4B_SWAP,
	MTNR1_F_YUV_WDMAPREVOUTL2U_DATA_FORMAT_BIT_CROP,
	MTNR1_F_YUV_WDMAPREVOUTL2U_DATA_FORMAT_TYPE,
	MTNR1_F_YUV_WDMAPREVOUTL2U_MONO_MODE,
	MTNR1_F_YUV_WDMAPREVOUTL2U_WIDTH,
	MTNR1_F_YUV_WDMAPREVOUTL2U_HEIGHT,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL2U_MAX_MO,
	MTNR1_F_YUV_WDMAPREVOUTL2U_LINEGAP,
	MTNR1_F_YUV_WDMAPREVOUTL2U_BUSINFO,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2U_MON_STATUS0,
	MTNR1_F_YUV_WDMAPREVOUTL2U_MON_STATUS1,
	MTNR1_F_YUV_WDMAPREVOUTL2U_MON_STATUS2,
	MTNR1_F_YUV_WDMAPREVOUTL2U_MON_STATUS3,
	MTNR1_F_YUV_WDMAPREVOUTL2U_WLU_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL2U_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL2U_DEBUG_ENABLE,
	MTNR1_F_YUV_WDMAPREVOUTL2U_DEBUG_CAPTURE_ONCE,
	MTNR1_F_YUV_WDMAPREVOUTL2U_DEBUG_CLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL2U_AXI_BLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL2U_AXI_MO_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL2U_AXI_AW_BLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL2V_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2V_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2V_SBWC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2V_AFBC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2V_SBWC_64B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL2V_TETRA_EN,
	MTNR1_F_YUV_WDMAPREVOUTL2V_SBWC_128B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL2V_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_WDMAPREVOUTL2V_DATA_FORMAT_YUV,
	MTNR1_F_YUV_WDMAPREVOUTL2V_DATA_FORMAT_RGB,
	MTNR1_F_YUV_WDMAPREVOUTL2V_DATA_FORMAT_4B_SWAP,
	MTNR1_F_YUV_WDMAPREVOUTL2V_DATA_FORMAT_BIT_CROP,
	MTNR1_F_YUV_WDMAPREVOUTL2V_DATA_FORMAT_TYPE,
	MTNR1_F_YUV_WDMAPREVOUTL2V_MONO_MODE,
	MTNR1_F_YUV_WDMAPREVOUTL2V_WIDTH,
	MTNR1_F_YUV_WDMAPREVOUTL2V_HEIGHT,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL2V_MAX_MO,
	MTNR1_F_YUV_WDMAPREVOUTL2V_LINEGAP,
	MTNR1_F_YUV_WDMAPREVOUTL2V_BUSINFO,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL2V_MON_STATUS0,
	MTNR1_F_YUV_WDMAPREVOUTL2V_MON_STATUS1,
	MTNR1_F_YUV_WDMAPREVOUTL2V_MON_STATUS2,
	MTNR1_F_YUV_WDMAPREVOUTL2V_MON_STATUS3,
	MTNR1_F_YUV_WDMAPREVOUTL2V_WLU_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL2V_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL2V_DEBUG_ENABLE,
	MTNR1_F_YUV_WDMAPREVOUTL2V_DEBUG_CAPTURE_ONCE,
	MTNR1_F_YUV_WDMAPREVOUTL2V_DEBUG_CLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL2V_AXI_BLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL2V_AXI_MO_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL2V_AXI_AW_BLK_CNT,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_SBWC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_AFBC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_SBWC_64B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_TETRA_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_SBWC_128B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_DATA_FORMAT_YUV,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_DATA_FORMAT_RGB,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_DATA_FORMAT_4B_SWAP,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_DATA_FORMAT_BIT_CROP,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_DATA_FORMAT_TYPE,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_MONO_MODE,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_WIDTH,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_HEIGHT,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_MAX_MO,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_LINEGAP,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_BUSINFO,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_MON_STATUS0,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_MON_STATUS1,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_MON_STATUS2,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_MON_STATUS3,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_WLU_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL3Y_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL3U_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3U_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3U_SBWC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3U_AFBC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3U_SBWC_64B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL3U_TETRA_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3U_SBWC_128B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL3U_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_WDMAPREVOUTL3U_DATA_FORMAT_YUV,
	MTNR1_F_YUV_WDMAPREVOUTL3U_DATA_FORMAT_RGB,
	MTNR1_F_YUV_WDMAPREVOUTL3U_DATA_FORMAT_4B_SWAP,
	MTNR1_F_YUV_WDMAPREVOUTL3U_DATA_FORMAT_BIT_CROP,
	MTNR1_F_YUV_WDMAPREVOUTL3U_DATA_FORMAT_TYPE,
	MTNR1_F_YUV_WDMAPREVOUTL3U_MONO_MODE,
	MTNR1_F_YUV_WDMAPREVOUTL3U_WIDTH,
	MTNR1_F_YUV_WDMAPREVOUTL3U_HEIGHT,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL3U_MAX_MO,
	MTNR1_F_YUV_WDMAPREVOUTL3U_LINEGAP,
	MTNR1_F_YUV_WDMAPREVOUTL3U_BUSINFO,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3U_MON_STATUS0,
	MTNR1_F_YUV_WDMAPREVOUTL3U_MON_STATUS1,
	MTNR1_F_YUV_WDMAPREVOUTL3U_MON_STATUS2,
	MTNR1_F_YUV_WDMAPREVOUTL3U_MON_STATUS3,
	MTNR1_F_YUV_WDMAPREVOUTL3U_WLU_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL3U_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL3V_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3V_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3V_SBWC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3V_AFBC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3V_SBWC_64B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL3V_TETRA_EN,
	MTNR1_F_YUV_WDMAPREVOUTL3V_SBWC_128B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL3V_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_WDMAPREVOUTL3V_DATA_FORMAT_YUV,
	MTNR1_F_YUV_WDMAPREVOUTL3V_DATA_FORMAT_RGB,
	MTNR1_F_YUV_WDMAPREVOUTL3V_DATA_FORMAT_4B_SWAP,
	MTNR1_F_YUV_WDMAPREVOUTL3V_DATA_FORMAT_BIT_CROP,
	MTNR1_F_YUV_WDMAPREVOUTL3V_DATA_FORMAT_TYPE,
	MTNR1_F_YUV_WDMAPREVOUTL3V_MONO_MODE,
	MTNR1_F_YUV_WDMAPREVOUTL3V_WIDTH,
	MTNR1_F_YUV_WDMAPREVOUTL3V_HEIGHT,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL3V_MAX_MO,
	MTNR1_F_YUV_WDMAPREVOUTL3V_LINEGAP,
	MTNR1_F_YUV_WDMAPREVOUTL3V_BUSINFO,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL3V_MON_STATUS0,
	MTNR1_F_YUV_WDMAPREVOUTL3V_MON_STATUS1,
	MTNR1_F_YUV_WDMAPREVOUTL3V_MON_STATUS2,
	MTNR1_F_YUV_WDMAPREVOUTL3V_MON_STATUS3,
	MTNR1_F_YUV_WDMAPREVOUTL3V_WLU_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL3V_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_SBWC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_AFBC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_SBWC_64B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_TETRA_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_SBWC_128B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_DATA_FORMAT_YUV,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_DATA_FORMAT_RGB,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_DATA_FORMAT_4B_SWAP,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_DATA_FORMAT_BIT_CROP,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_DATA_FORMAT_TYPE,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_MONO_MODE,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_WIDTH,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_HEIGHT,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_MAX_MO,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_LINEGAP,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_BUSINFO,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_MON_STATUS0,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_MON_STATUS1,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_MON_STATUS2,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_MON_STATUS3,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_WLU_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL4Y_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL4U_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4U_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4U_SBWC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4U_AFBC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4U_SBWC_64B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL4U_TETRA_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4U_SBWC_128B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL4U_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_WDMAPREVOUTL4U_DATA_FORMAT_YUV,
	MTNR1_F_YUV_WDMAPREVOUTL4U_DATA_FORMAT_RGB,
	MTNR1_F_YUV_WDMAPREVOUTL4U_DATA_FORMAT_4B_SWAP,
	MTNR1_F_YUV_WDMAPREVOUTL4U_DATA_FORMAT_BIT_CROP,
	MTNR1_F_YUV_WDMAPREVOUTL4U_DATA_FORMAT_TYPE,
	MTNR1_F_YUV_WDMAPREVOUTL4U_MONO_MODE,
	MTNR1_F_YUV_WDMAPREVOUTL4U_WIDTH,
	MTNR1_F_YUV_WDMAPREVOUTL4U_HEIGHT,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL4U_MAX_MO,
	MTNR1_F_YUV_WDMAPREVOUTL4U_LINEGAP,
	MTNR1_F_YUV_WDMAPREVOUTL4U_BUSINFO,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4U_MON_STATUS0,
	MTNR1_F_YUV_WDMAPREVOUTL4U_MON_STATUS1,
	MTNR1_F_YUV_WDMAPREVOUTL4U_MON_STATUS2,
	MTNR1_F_YUV_WDMAPREVOUTL4U_MON_STATUS3,
	MTNR1_F_YUV_WDMAPREVOUTL4U_WLU_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL4U_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL4V_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4V_CLK_ALWAYS_ON_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4V_SBWC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4V_AFBC_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4V_SBWC_64B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL4V_TETRA_EN,
	MTNR1_F_YUV_WDMAPREVOUTL4V_SBWC_128B_ALIGN,
	MTNR1_F_YUV_WDMAPREVOUTL4V_DATA_FORMAT_BAYER,
	MTNR1_F_YUV_WDMAPREVOUTL4V_DATA_FORMAT_YUV,
	MTNR1_F_YUV_WDMAPREVOUTL4V_DATA_FORMAT_RGB,
	MTNR1_F_YUV_WDMAPREVOUTL4V_DATA_FORMAT_4B_SWAP,
	MTNR1_F_YUV_WDMAPREVOUTL4V_DATA_FORMAT_BIT_CROP,
	MTNR1_F_YUV_WDMAPREVOUTL4V_DATA_FORMAT_TYPE,
	MTNR1_F_YUV_WDMAPREVOUTL4V_MONO_MODE,
	MTNR1_F_YUV_WDMAPREVOUTL4V_WIDTH,
	MTNR1_F_YUV_WDMAPREVOUTL4V_HEIGHT,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_STRIDE_1P,
	MTNR1_F_YUV_WDMAPREVOUTL4V_MAX_MO,
	MTNR1_F_YUV_WDMAPREVOUTL4V_LINEGAP,
	MTNR1_F_YUV_WDMAPREVOUTL4V_BUSINFO,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_YUV_WDMAPREVOUTL4V_MON_STATUS0,
	MTNR1_F_YUV_WDMAPREVOUTL4V_MON_STATUS1,
	MTNR1_F_YUV_WDMAPREVOUTL4V_MON_STATUS2,
	MTNR1_F_YUV_WDMAPREVOUTL4V_MON_STATUS3,
	MTNR1_F_YUV_WDMAPREVOUTL4V_WLU_CONTROL,
	MTNR1_F_YUV_WDMAPREVOUTL4V_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_EN,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_CLK_ALWAYS_ON_EN,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_SBWC_EN,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_AFBC_EN,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_SBWC_64B_ALIGN,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_TETRA_EN,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_SBWC_128B_ALIGN,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT_BAYER,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT_YUV,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT_RGB,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT_4B_SWAP,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT_BIT_CROP,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT_TYPE,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_MONO_MODE,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_WIDTH,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_HEIGHT,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_STRIDE_1P,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_MAX_MO,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_LINEGAP,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_BUSINFO,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO0,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO1,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO2,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO3,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO4,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO5,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO6,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO7,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_CRC_1P,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_MON_STATUS0,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_MON_STATUS1,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_MON_STATUS2,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_MON_STATUS3,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_WLU_CONTROL,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_32B_WRITE_ALLOC_CONTROL,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_DEBUG_ENABLE,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_DEBUG_CAPTURE_ONCE,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_DEBUG_CLK_CNT,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_AXI_BLK_CNT,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_AXI_MO_CNT,
	MTNR1_F_STAT_WDMAPREVWGTOUTL1_AXI_AW_BLK_CNT,
	MTNR1_F_YUV_GEOMATCHL1_EN,
	MTNR1_F_YUV_GEOMATCHL1_BYPASS,
	MTNR1_F_YUV_GEOMATCHL1_MATCH_ENABLE,
	MTNR1_F_YUV_GEOMATCHL1_MC_LMC_TNR_MODE,
	MTNR1_F_YUV_GEOMATCHL1_TNR_WGT_EN,
	MTNR1_F_YUV_GEOMATCHL1_TNR_WGT_BYPASS,
	MTNR1_F_YUV_GEOMATCHL1_TNR_WGT_SFR_EN,
	MTNR1_F_YUV_GEOMATCHL1_TNR_IMG_SFR_EN,
	MTNR1_F_YUV_GEOMATCHL1_TNR_WGT_SFR,
	MTNR1_F_YUV_GEOMATCHL1_TNR_IMG_Y_SFR,
	MTNR1_F_YUV_GEOMATCHL1_TNR_IMG_C_SFR,
	MTNR1_F_YUV_GEOMATCHL1_REF_IMG_WIDTH,
	MTNR1_F_YUV_GEOMATCHL1_REF_IMG_HEIGHT,
	MTNR1_F_YUV_GEOMATCHL1_REF_ROI_START_X,
	MTNR1_F_YUV_GEOMATCHL1_REF_ROI_START_Y,
	MTNR1_F_YUV_GEOMATCHL1_ROI_SIZE_X,
	MTNR1_F_YUV_GEOMATCHL1_ROI_SIZE_Y,
	MTNR1_F_YUV_GEOMATCHL1_SCH_IMG_WIDTH,
	MTNR1_F_YUV_GEOMATCHL1_SCH_IMG_HEIGHT,
	MTNR1_F_YUV_GEOMATCHL1_SCH_ACTIVE_START_X,
	MTNR1_F_YUV_GEOMATCHL1_SCH_ACTIVE_START_Y,
	MTNR1_F_YUV_GEOMATCHL1_SCH_ACTIVE_SIZE_X,
	MTNR1_F_YUV_GEOMATCHL1_SCH_ACTIVE_SIZE_Y,
	MTNR1_F_YUV_GEOMATCHL1_SCH_ROI_START_X,
	MTNR1_F_YUV_GEOMATCHL1_SCH_ROI_START_Y,
	MTNR1_F_YUV_GEOMATCHL1_MV_WIDTH,
	MTNR1_F_YUV_GEOMATCHL1_MV_HEIGHT,
	MTNR1_F_YUV_GEOMATCHL1_MV_BLOCK_H,
	MTNR1_F_YUV_GEOMATCHL1_MV_BLOCK_W,
	MTNR1_F_YUV_GEOMATCHL1_MONO_EN,
	MTNR1_F_YUV_GEOMATCHL1_LMC_BILINEAR,
	MTNR1_F_YUV_GEOMATCHL1_LMC_BILINEAR_BLEND,
	MTNR1_F_YUV_GEOMATCHL1_OOBSET_CENTERMV_EN,
	MTNR1_F_YUV_GEOMATCHL1_OOBSET_INTERMV_EN,
	MTNR1_F_YUV_GEOMATCHL1_OOBSET_VALUE,
	MTNR1_F_YUV_GEOMATCHL2_EN,
	MTNR1_F_YUV_GEOMATCHL2_BYPASS,
	MTNR1_F_YUV_GEOMATCHL2_MATCH_ENABLE,
	MTNR1_F_YUV_GEOMATCHL2_MC_LMC_TNR_MODE,
	MTNR1_F_YUV_GEOMATCHL2_TNR_WGT_EN,
	MTNR1_F_YUV_GEOMATCHL2_TNR_WGT_BYPASS,
	MTNR1_F_YUV_GEOMATCHL2_TNR_WGT_SFR_EN,
	MTNR1_F_YUV_GEOMATCHL2_TNR_IMG_SFR_EN,
	MTNR1_F_YUV_GEOMATCHL2_TNR_WGT_SFR,
	MTNR1_F_YUV_GEOMATCHL2_TNR_IMG_Y_SFR,
	MTNR1_F_YUV_GEOMATCHL2_TNR_IMG_C_SFR,
	MTNR1_F_YUV_GEOMATCHL2_REF_IMG_WIDTH,
	MTNR1_F_YUV_GEOMATCHL2_REF_IMG_HEIGHT,
	MTNR1_F_YUV_GEOMATCHL2_REF_ROI_START_X,
	MTNR1_F_YUV_GEOMATCHL2_REF_ROI_START_Y,
	MTNR1_F_YUV_GEOMATCHL2_ROI_SIZE_X,
	MTNR1_F_YUV_GEOMATCHL2_ROI_SIZE_Y,
	MTNR1_F_YUV_GEOMATCHL2_SCH_IMG_WIDTH,
	MTNR1_F_YUV_GEOMATCHL2_SCH_IMG_HEIGHT,
	MTNR1_F_YUV_GEOMATCHL2_SCH_ACTIVE_START_X,
	MTNR1_F_YUV_GEOMATCHL2_SCH_ACTIVE_START_Y,
	MTNR1_F_YUV_GEOMATCHL2_SCH_ACTIVE_SIZE_X,
	MTNR1_F_YUV_GEOMATCHL2_SCH_ACTIVE_SIZE_Y,
	MTNR1_F_YUV_GEOMATCHL2_SCH_ROI_START_X,
	MTNR1_F_YUV_GEOMATCHL2_SCH_ROI_START_Y,
	MTNR1_F_YUV_GEOMATCHL2_MV_WIDTH,
	MTNR1_F_YUV_GEOMATCHL2_MV_HEIGHT,
	MTNR1_F_YUV_GEOMATCHL2_MV_BLOCK_H,
	MTNR1_F_YUV_GEOMATCHL2_MV_BLOCK_W,
	MTNR1_F_YUV_GEOMATCHL2_MONO_EN,
	MTNR1_F_YUV_GEOMATCHL2_LMC_BILINEAR,
	MTNR1_F_YUV_GEOMATCHL2_LMC_BILINEAR_BLEND,
	MTNR1_F_YUV_GEOMATCHL2_OOBSET_CENTERMV_EN,
	MTNR1_F_YUV_GEOMATCHL2_OOBSET_INTERMV_EN,
	MTNR1_F_YUV_GEOMATCHL2_OOBSET_VALUE,
	MTNR1_F_YUV_GEOMATCHL3_EN,
	MTNR1_F_YUV_GEOMATCHL3_BYPASS,
	MTNR1_F_YUV_GEOMATCHL3_MATCH_ENABLE,
	MTNR1_F_YUV_GEOMATCHL3_MC_LMC_TNR_MODE,
	MTNR1_F_YUV_GEOMATCHL3_TNR_WGT_EN,
	MTNR1_F_YUV_GEOMATCHL3_TNR_WGT_BYPASS,
	MTNR1_F_YUV_GEOMATCHL3_TNR_WGT_SFR_EN,
	MTNR1_F_YUV_GEOMATCHL3_TNR_IMG_SFR_EN,
	MTNR1_F_YUV_GEOMATCHL3_TNR_WGT_SFR,
	MTNR1_F_YUV_GEOMATCHL3_TNR_IMG_Y_SFR,
	MTNR1_F_YUV_GEOMATCHL3_TNR_IMG_C_SFR,
	MTNR1_F_YUV_GEOMATCHL3_REF_IMG_WIDTH,
	MTNR1_F_YUV_GEOMATCHL3_REF_IMG_HEIGHT,
	MTNR1_F_YUV_GEOMATCHL3_REF_ROI_START_X,
	MTNR1_F_YUV_GEOMATCHL3_REF_ROI_START_Y,
	MTNR1_F_YUV_GEOMATCHL3_ROI_SIZE_X,
	MTNR1_F_YUV_GEOMATCHL3_ROI_SIZE_Y,
	MTNR1_F_YUV_GEOMATCHL3_SCH_IMG_WIDTH,
	MTNR1_F_YUV_GEOMATCHL3_SCH_IMG_HEIGHT,
	MTNR1_F_YUV_GEOMATCHL3_SCH_ACTIVE_START_X,
	MTNR1_F_YUV_GEOMATCHL3_SCH_ACTIVE_START_Y,
	MTNR1_F_YUV_GEOMATCHL3_SCH_ACTIVE_SIZE_X,
	MTNR1_F_YUV_GEOMATCHL3_SCH_ACTIVE_SIZE_Y,
	MTNR1_F_YUV_GEOMATCHL3_SCH_ROI_START_X,
	MTNR1_F_YUV_GEOMATCHL3_SCH_ROI_START_Y,
	MTNR1_F_YUV_GEOMATCHL3_MV_WIDTH,
	MTNR1_F_YUV_GEOMATCHL3_MV_HEIGHT,
	MTNR1_F_YUV_GEOMATCHL3_MV_BLOCK_H,
	MTNR1_F_YUV_GEOMATCHL3_MV_BLOCK_W,
	MTNR1_F_YUV_GEOMATCHL3_MONO_EN,
	MTNR1_F_YUV_GEOMATCHL3_LMC_BILINEAR,
	MTNR1_F_YUV_GEOMATCHL3_LMC_BILINEAR_BLEND,
	MTNR1_F_YUV_GEOMATCHL3_OOBSET_CENTERMV_EN,
	MTNR1_F_YUV_GEOMATCHL3_OOBSET_INTERMV_EN,
	MTNR1_F_YUV_GEOMATCHL3_OOBSET_VALUE,
	MTNR1_F_YUV_GEOMATCHL4_EN,
	MTNR1_F_YUV_GEOMATCHL4_BYPASS,
	MTNR1_F_YUV_GEOMATCHL4_MATCH_ENABLE,
	MTNR1_F_YUV_GEOMATCHL4_MC_LMC_TNR_MODE,
	MTNR1_F_YUV_GEOMATCHL4_TNR_WGT_EN,
	MTNR1_F_YUV_GEOMATCHL4_TNR_WGT_BYPASS,
	MTNR1_F_YUV_GEOMATCHL4_TNR_WGT_SFR_EN,
	MTNR1_F_YUV_GEOMATCHL4_TNR_IMG_SFR_EN,
	MTNR1_F_YUV_GEOMATCHL4_TNR_WGT_SFR,
	MTNR1_F_YUV_GEOMATCHL4_TNR_IMG_Y_SFR,
	MTNR1_F_YUV_GEOMATCHL4_TNR_IMG_C_SFR,
	MTNR1_F_YUV_GEOMATCHL4_REF_IMG_WIDTH,
	MTNR1_F_YUV_GEOMATCHL4_REF_IMG_HEIGHT,
	MTNR1_F_YUV_GEOMATCHL4_REF_ROI_START_X,
	MTNR1_F_YUV_GEOMATCHL4_REF_ROI_START_Y,
	MTNR1_F_YUV_GEOMATCHL4_ROI_SIZE_X,
	MTNR1_F_YUV_GEOMATCHL4_ROI_SIZE_Y,
	MTNR1_F_YUV_GEOMATCHL4_SCH_IMG_WIDTH,
	MTNR1_F_YUV_GEOMATCHL4_SCH_IMG_HEIGHT,
	MTNR1_F_YUV_GEOMATCHL4_SCH_ACTIVE_START_X,
	MTNR1_F_YUV_GEOMATCHL4_SCH_ACTIVE_START_Y,
	MTNR1_F_YUV_GEOMATCHL4_SCH_ACTIVE_SIZE_X,
	MTNR1_F_YUV_GEOMATCHL4_SCH_ACTIVE_SIZE_Y,
	MTNR1_F_YUV_GEOMATCHL4_SCH_ROI_START_X,
	MTNR1_F_YUV_GEOMATCHL4_SCH_ROI_START_Y,
	MTNR1_F_YUV_GEOMATCHL4_MV_WIDTH,
	MTNR1_F_YUV_GEOMATCHL4_MV_HEIGHT,
	MTNR1_F_YUV_GEOMATCHL4_MV_BLOCK_H,
	MTNR1_F_YUV_GEOMATCHL4_MV_BLOCK_W,
	MTNR1_F_YUV_GEOMATCHL4_MONO_EN,
	MTNR1_F_YUV_GEOMATCHL4_LMC_BILINEAR,
	MTNR1_F_YUV_GEOMATCHL4_LMC_BILINEAR_BLEND,
	MTNR1_F_YUV_GEOMATCHL4_OOBSET_CENTERMV_EN,
	MTNR1_F_YUV_GEOMATCHL4_OOBSET_INTERMV_EN,
	MTNR1_F_YUV_GEOMATCHL4_OOBSET_VALUE,
	MTNR1_F_STAT_MVCONTROLLER_ENABLE,
	MTNR1_F_STAT_MVCONTROLLER_MV_IN_WIDTH,
	MTNR1_F_STAT_MVCONTROLLER_MV_IN_HEIGHT,
	MTNR1_F_STAT_MVCONTROLLER_MV_OUT_WIDTH,
	MTNR1_F_STAT_MVCONTROLLER_MV_OUT_HEIGHT,
	MTNR1_F_STAT_MVCONTROLLER_MVF_RESIZE_EN,
	MTNR1_F_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR_X,
	MTNR1_F_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR_Y,
	MTNR1_F_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET_X,
	MTNR1_F_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET_Y,
	MTNR1_F_STAT_MVCONTROLLER_MV_SCALE_FACTOR_X,
	MTNR1_F_STAT_MVCONTROLLER_MV_SCALE_FACTOR_Y,
	MTNR1_F_STAT_MVCONTROLLER_MV_SCALE_ME_MC_FRAC_DIFF,
	MTNR1_F_STAT_MVCONTROLLER_L1_CRC_RESULT,
	MTNR1_F_STAT_MVCONTROLLER_L2_CRC_RESULT,
	MTNR1_F_STAT_MVCONTROLLER_L3_CRC_RESULT,
	MTNR1_F_STAT_MVCONTROLLER_L4_CRC_RESULT,
	MTNR1_F_YUV_CROPCLEANOTFL1_BYPASS,
	MTNR1_F_YUV_CROPCLEANOTFL1_START_X,
	MTNR1_F_YUV_CROPCLEANOTFL1_START_Y,
	MTNR1_F_YUV_CROPCLEANOTFL1_SIZE_X,
	MTNR1_F_YUV_CROPCLEANOTFL1_SIZE_Y,
	MTNR1_F_YUV_CROPCLEANOTFL2_BYPASS,
	MTNR1_F_YUV_CROPCLEANOTFL2_START_X,
	MTNR1_F_YUV_CROPCLEANOTFL2_START_Y,
	MTNR1_F_YUV_CROPCLEANOTFL2_SIZE_X,
	MTNR1_F_YUV_CROPCLEANOTFL2_SIZE_Y,
	MTNR1_F_YUV_CROPCLEANOTFL3_BYPASS,
	MTNR1_F_YUV_CROPCLEANOTFL3_START_X,
	MTNR1_F_YUV_CROPCLEANOTFL3_START_Y,
	MTNR1_F_YUV_CROPCLEANOTFL3_SIZE_X,
	MTNR1_F_YUV_CROPCLEANOTFL3_SIZE_Y,
	MTNR1_F_YUV_CROPCLEANOTFL4_BYPASS,
	MTNR1_F_YUV_CROPCLEANOTFL4_START_X,
	MTNR1_F_YUV_CROPCLEANOTFL4_START_Y,
	MTNR1_F_YUV_CROPCLEANOTFL4_SIZE_X,
	MTNR1_F_YUV_CROPCLEANOTFL4_SIZE_Y,
	MTNR1_F_YUV_CROPCLEANDMAL1_BYPASS,
	MTNR1_F_YUV_CROPCLEANDMAL1_START_X,
	MTNR1_F_YUV_CROPCLEANDMAL1_START_Y,
	MTNR1_F_YUV_CROPCLEANDMAL1_SIZE_X,
	MTNR1_F_YUV_CROPCLEANDMAL1_SIZE_Y,
	MTNR1_F_YUV_CROPCLEANDMAL2_BYPASS,
	MTNR1_F_YUV_CROPCLEANDMAL2_START_X,
	MTNR1_F_YUV_CROPCLEANDMAL2_START_Y,
	MTNR1_F_YUV_CROPCLEANDMAL2_SIZE_X,
	MTNR1_F_YUV_CROPCLEANDMAL2_SIZE_Y,
	MTNR1_F_YUV_CROPCLEANDMAL3_BYPASS,
	MTNR1_F_YUV_CROPCLEANDMAL3_START_X,
	MTNR1_F_YUV_CROPCLEANDMAL3_START_Y,
	MTNR1_F_YUV_CROPCLEANDMAL3_SIZE_X,
	MTNR1_F_YUV_CROPCLEANDMAL3_SIZE_Y,
	MTNR1_F_YUV_CROPCLEANDMAL4_BYPASS,
	MTNR1_F_YUV_CROPCLEANDMAL4_START_X,
	MTNR1_F_YUV_CROPCLEANDMAL4_START_Y,
	MTNR1_F_YUV_CROPCLEANDMAL4_SIZE_X,
	MTNR1_F_YUV_CROPCLEANDMAL4_SIZE_Y,
	MTNR1_F_YUV_CROPWEIGHTDMAL1_BYPASS,
	MTNR1_F_YUV_CROPWEIGHTDMAL1_START_X,
	MTNR1_F_YUV_CROPWEIGHTDMAL1_START_Y,
	MTNR1_F_YUV_CROPWEIGHTDMAL1_SIZE_X,
	MTNR1_F_YUV_CROPWEIGHTDMAL1_SIZE_Y,
	MTNR1_F_STAT_SEGMAPPING_BYPASS,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_0,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_1,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_2,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_3,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_4,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_5,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_6,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_7,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_8,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_9,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_10,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_11,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_12,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_13,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_14,
	MTNR1_F_STAT_SEGMAPPING_MIXER_0_15,
	MTNR1_F_YUV_MIXERL1_ENABLE,
	MTNR1_F_YUV_MIXERL1_MERGE_BYPASS,
	MTNR1_F_YUV_MIXERL1_STILL_EN,
	MTNR1_F_YUV_MIXERL1_WGT_UPDATE_EN,
	MTNR1_F_YUV_MIXERL1_MODE,
	MTNR1_F_YUV_MIXERL1_OUTPUT_MODE,
	MTNR1_F_YUV_MIXERL1_OUTPUT_SHIFT,
	MTNR1_F_YUV_MIXERL1_MERGE_MODE,
	MTNR1_F_YUV_MIXERL1_MINIMUM_FLIT_EN,
	MTNR1_F_YUV_MIXERL1_SAD_SHIFT,
	MTNR1_F_YUV_MIXERL1_ZSAD_SHIFT,
	MTNR1_F_YUV_MIXERL1_SAD_Y_GAIN,
	MTNR1_F_YUV_MIXERL1_SAD_U_GAIN,
	MTNR1_F_YUV_MIXERL1_SAD_V_GAIN,
	MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_7,
	MTNR1_F_YUV_MIXERL1_THRESH_0_0,
	MTNR1_F_YUV_MIXERL1_THRESH_0_1,
	MTNR1_F_YUV_MIXERL1_THRESH_0_2,
	MTNR1_F_YUV_MIXERL1_THRESH_0_3,
	MTNR1_F_YUV_MIXERL1_THRESH_0_4,
	MTNR1_F_YUV_MIXERL1_THRESH_0_5,
	MTNR1_F_YUV_MIXERL1_THRESH_0_6,
	MTNR1_F_YUV_MIXERL1_THRESH_0_7,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_0,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_1,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_2,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_3,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_4,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_5,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_6,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_7,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_0,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_1,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_2,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_3,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_4,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_5,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_6,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_7,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_0,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_1,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_2,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_3,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_4,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_5,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_6,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_7,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_7,
	MTNR1_F_YUV_MIXERL1_WGT_SAD,
	MTNR1_F_YUV_MIXERL1_WGT_PD,
	MTNR1_F_YUV_MIXERL1_WGT_ZSAD,
	MTNR1_F_YUV_MIXERL1_WGT_MOTION_UNCERT,
	MTNR1_F_YUV_MIXERL1_COST_SHIFT,
	MTNR1_F_YUV_MIXERL1_COST_SCALER,
	MTNR1_F_YUV_MIXERL1_YUV_MERGING_SEP,
	MTNR1_F_YUV_MIXERL1_YUV_MERGING_SEP_WEIGHTUV,
	MTNR1_F_YUV_MIXERL1_YUV_MERGING_SEP_WEIGHTY,
	MTNR1_F_YUV_MIXERL1_INHERITANCE_WEIGHT_FRACS,
	MTNR1_F_YUV_MIXERL1_MAX_INHERITANCE_WEIGHT,
	MTNR1_F_YUV_MIXERL1_UPDATE_WGTTOMEM_EN,
	MTNR1_F_YUV_MIXERL1_UPDATE_WGTTOMEM_RSHIFT,
	MTNR1_F_YUV_MIXERL1_UPDATE_WGTTOMEM_SCALE,
	MTNR1_F_YUV_MIXERL1_UPDATE_WGTTOMEM_ADDCST,
	MTNR1_F_YUV_MIXERL1_WEIGHT_UPDATE_OOB_EN,
	MTNR1_F_YUV_MIXERL1_TNR_MONO_EN,
	MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_0,
	MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_1,
	MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_2,
	MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_3,
	MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_4,
	MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_5,
	MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_6,
	MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_7,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_0,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_1,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_2,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_3,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_4,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_5,
	MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_6,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL1_ZSAD_EN,
	MTNR1_F_YUV_MIXERL1_MIN_INHERIT_WGT,
	MTNR1_F_YUV_MIXERL1_OUTPUT_WGT_MODE,
	MTNR1_F_YUV_MIXERL1_BINNING_X,
	MTNR1_F_YUV_MIXERL1_BINNING_Y,
	MTNR1_F_YUV_MIXERL1_BIQUAD_SCALE_SHIFT_ADDER,
	MTNR1_F_YUV_MIXERL1_BIQUAD_FACTOR_A_Y,
	MTNR1_F_YUV_MIXERL1_BIQUAD_FACTOR_B_Y,
	MTNR1_F_YUV_MIXERL1_RADIAL_CENTER_X,
	MTNR1_F_YUV_MIXERL1_RADIAL_CENTER_Y,
	MTNR1_F_YUV_MIXERL1_RADIAL_THRESH_LIMIT,
	MTNR1_F_YUV_MIXERL1_RADIAL_TUNE_SHIFT,
	MTNR1_F_YUV_MIXERL1_ELLIPTIC_FACTOR_A,
	MTNR1_F_YUV_MIXERL1_ELLIPTIC_FACTOR_B,
	MTNR1_F_YUV_MIXERL1_MC_REFINE_EN,
	MTNR1_F_YUV_MIXERL1_MC_REFINE_PROPAGATION_EN,
	MTNR1_F_YUV_MIXERL1_MC_REFINE_FALLBACK_MODE,
	MTNR1_F_YUV_MIXERL1_MC_REFINE_PROPAGATION_MODE,
	MTNR1_F_YUV_MIXERL1_MC_REFINE_FALLBACK_TH_MIN,
	MTNR1_F_YUV_MIXERL1_MC_REFINE_FALLBACK_TH_MAX,
	MTNR1_F_YUV_MIXERL1_MC_REFINE_FALLBACK_TH_MU,
	MTNR1_F_YUV_MIXERL1_DLFE_WGT_EN,
	MTNR1_F_YUV_MIXERL1_COST_AT_FLAT_REGION_SAD_EN,
	MTNR1_F_YUV_MIXERL1_COST_AT_FLAT_REGION_SUPPRESS_EN,
	MTNR1_F_YUV_MIXERL1_COST_MAX_PD_SAD_EN,
	MTNR1_F_YUV_MIXERL1_FLAT_COST_MAX,
	MTNR1_F_YUV_MIXERL1_FLAT_COST_MIN,
	MTNR1_F_YUV_MIXERL1_FLAT_COST_ADDING_FACTOR,
	MTNR1_F_YUV_MIXERL1_FLAT_COST_THRESHOLD,
	MTNR1_F_YUV_MIXERL1_LUMA_SCALE_RATIO,
	MTNR1_F_YUV_MIXERL1_PD_SHIFT,
	MTNR1_F_YUV_MIXERL1_PD_Y_GAIN,
	MTNR1_F_YUV_MIXERL1_PD_U_GAIN,
	MTNR1_F_YUV_MIXERL1_PD_V_GAIN,
	MTNR1_F_YUV_MIXERL1_PEDESTAL_FOR_LUMA,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESHOLD_EN,
	MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_0,
	MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_1,
	MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_2,
	MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_3,
	MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_4,
	MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_5,
	MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_6,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_0,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_1,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_2,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_3,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_4,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_5,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_6,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_0,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_1,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_2,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_3,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_4,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_5,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_6,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_0,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_1,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_2,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_3,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_4,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_5,
	MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_6,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_7,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_0,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_1,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_2,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_3,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_4,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_5,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_6,
	MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_7,
	MTNR1_F_YUV_MIXERL1_MOTION_UNCERT_RADIAL_OFF_EN,
	MTNR1_F_YUV_MIXERL1_MOTION_UNCERT_RADIAL_SCALE,
	MTNR1_F_YUV_MIXERL1_MOTION_UNCERT_RADIAL_SHIFT,
	MTNR1_F_YUV_MIXERL1_MOTION_UNCERT_RADIAL_LIMIT,
	MTNR1_F_YUV_MIXERL1_MOTION_UNCERT_MERGE_BYPASS_EN,
	MTNR1_F_YUV_MIXERL2_ENABLE,
	MTNR1_F_YUV_MIXERL2_MERGE_BYPASS,
	MTNR1_F_YUV_MIXERL2_STILL_EN,
	MTNR1_F_YUV_MIXERL2_WGT_UPDATE_EN,
	MTNR1_F_YUV_MIXERL2_MODE,
	MTNR1_F_YUV_MIXERL2_OUTPUT_MODE,
	MTNR1_F_YUV_MIXERL2_OUTPUT_SHIFT,
	MTNR1_F_YUV_MIXERL2_MERGE_MODE,
	MTNR1_F_YUV_MIXERL2_MINIMUM_FLIT_EN,
	MTNR1_F_YUV_MIXERL2_SAD_SHIFT,
	MTNR1_F_YUV_MIXERL2_ZSAD_SHIFT,
	MTNR1_F_YUV_MIXERL2_SAD_Y_GAIN,
	MTNR1_F_YUV_MIXERL2_SAD_U_GAIN,
	MTNR1_F_YUV_MIXERL2_SAD_V_GAIN,
	MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_7,
	MTNR1_F_YUV_MIXERL2_THRESH_0_0,
	MTNR1_F_YUV_MIXERL2_THRESH_0_1,
	MTNR1_F_YUV_MIXERL2_THRESH_0_2,
	MTNR1_F_YUV_MIXERL2_THRESH_0_3,
	MTNR1_F_YUV_MIXERL2_THRESH_0_4,
	MTNR1_F_YUV_MIXERL2_THRESH_0_5,
	MTNR1_F_YUV_MIXERL2_THRESH_0_6,
	MTNR1_F_YUV_MIXERL2_THRESH_0_7,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_0,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_1,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_2,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_3,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_4,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_5,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_6,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_7,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_0,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_1,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_2,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_3,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_4,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_5,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_6,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_7,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_0,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_1,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_2,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_3,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_4,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_5,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_6,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_7,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_7,
	MTNR1_F_YUV_MIXERL2_WGT_SAD,
	MTNR1_F_YUV_MIXERL2_WGT_PD,
	MTNR1_F_YUV_MIXERL2_WGT_ZSAD,
	MTNR1_F_YUV_MIXERL2_WGT_MOTION_UNCERT,
	MTNR1_F_YUV_MIXERL2_COST_SHIFT,
	MTNR1_F_YUV_MIXERL2_COST_SCALER,
	MTNR1_F_YUV_MIXERL2_YUV_MERGING_SEP,
	MTNR1_F_YUV_MIXERL2_YUV_MERGING_SEP_WEIGHTUV,
	MTNR1_F_YUV_MIXERL2_YUV_MERGING_SEP_WEIGHTY,
	MTNR1_F_YUV_MIXERL2_INHERITANCE_WEIGHT_FRACS,
	MTNR1_F_YUV_MIXERL2_MAX_INHERITANCE_WEIGHT,
	MTNR1_F_YUV_MIXERL2_UPDATE_WGTTOMEM_EN,
	MTNR1_F_YUV_MIXERL2_UPDATE_WGTTOMEM_RSHIFT,
	MTNR1_F_YUV_MIXERL2_UPDATE_WGTTOMEM_SCALE,
	MTNR1_F_YUV_MIXERL2_UPDATE_WGTTOMEM_ADDCST,
	MTNR1_F_YUV_MIXERL2_WEIGHT_UPDATE_OOB_EN,
	MTNR1_F_YUV_MIXERL2_TNR_MONO_EN,
	MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_0,
	MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_1,
	MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_2,
	MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_3,
	MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_4,
	MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_5,
	MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_6,
	MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_7,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_0,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_1,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_2,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_3,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_4,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_5,
	MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_6,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL2_ZSAD_EN,
	MTNR1_F_YUV_MIXERL2_MIN_INHERIT_WGT,
	MTNR1_F_YUV_MIXERL2_OUTPUT_WGT_MODE,
	MTNR1_F_YUV_MIXERL2_BINNING_X,
	MTNR1_F_YUV_MIXERL2_BINNING_Y,
	MTNR1_F_YUV_MIXERL2_BIQUAD_SCALE_SHIFT_ADDER,
	MTNR1_F_YUV_MIXERL2_BIQUAD_FACTOR_A_Y,
	MTNR1_F_YUV_MIXERL2_BIQUAD_FACTOR_B_Y,
	MTNR1_F_YUV_MIXERL2_RADIAL_CENTER_X,
	MTNR1_F_YUV_MIXERL2_RADIAL_CENTER_Y,
	MTNR1_F_YUV_MIXERL2_RADIAL_THRESH_LIMIT,
	MTNR1_F_YUV_MIXERL2_RADIAL_TUNE_SHIFT,
	MTNR1_F_YUV_MIXERL2_ELLIPTIC_FACTOR_A,
	MTNR1_F_YUV_MIXERL2_ELLIPTIC_FACTOR_B,
	MTNR1_F_YUV_MIXERL2_MC_REFINE_EN,
	MTNR1_F_YUV_MIXERL2_MC_REFINE_PROPAGATION_EN,
	MTNR1_F_YUV_MIXERL2_MC_REFINE_FALLBACK_MODE,
	MTNR1_F_YUV_MIXERL2_MC_REFINE_PROPAGATION_MODE,
	MTNR1_F_YUV_MIXERL2_MC_REFINE_FALLBACK_TH_MIN,
	MTNR1_F_YUV_MIXERL2_MC_REFINE_FALLBACK_TH_MAX,
	MTNR1_F_YUV_MIXERL2_MC_REFINE_FALLBACK_TH_MU,
	MTNR1_F_YUV_MIXERL2_DLFE_WGT_EN,
	MTNR1_F_YUV_MIXERL2_COST_AT_FLAT_REGION_SAD_EN,
	MTNR1_F_YUV_MIXERL2_COST_AT_FLAT_REGION_SUPPRESS_EN,
	MTNR1_F_YUV_MIXERL2_COST_MAX_PD_SAD_EN,
	MTNR1_F_YUV_MIXERL2_FLAT_COST_MAX,
	MTNR1_F_YUV_MIXERL2_FLAT_COST_MIN,
	MTNR1_F_YUV_MIXERL2_FLAT_COST_ADDING_FACTOR,
	MTNR1_F_YUV_MIXERL2_FLAT_COST_THRESHOLD,
	MTNR1_F_YUV_MIXERL2_LUMA_SCALE_RATIO,
	MTNR1_F_YUV_MIXERL2_PD_SHIFT,
	MTNR1_F_YUV_MIXERL2_PD_Y_GAIN,
	MTNR1_F_YUV_MIXERL2_PD_U_GAIN,
	MTNR1_F_YUV_MIXERL2_PD_V_GAIN,
	MTNR1_F_YUV_MIXERL2_PEDESTAL_FOR_LUMA,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESHOLD_EN,
	MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_0,
	MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_1,
	MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_2,
	MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_3,
	MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_4,
	MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_5,
	MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_6,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_0,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_1,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_2,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_3,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_4,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_5,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_6,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_0,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_1,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_2,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_3,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_4,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_5,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_6,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_0,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_1,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_2,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_3,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_4,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_5,
	MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_6,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_7,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_0,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_1,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_2,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_3,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_4,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_5,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_6,
	MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_7,
	MTNR1_F_YUV_MIXERL2_MOTION_UNCERT_RADIAL_OFF_EN,
	MTNR1_F_YUV_MIXERL2_MOTION_UNCERT_RADIAL_SCALE,
	MTNR1_F_YUV_MIXERL2_MOTION_UNCERT_RADIAL_SHIFT,
	MTNR1_F_YUV_MIXERL2_MOTION_UNCERT_RADIAL_LIMIT,
	MTNR1_F_YUV_MIXERL2_MOTION_UNCERT_MERGE_BYPASS_EN,
	MTNR1_F_YUV_MIXERL3_ENABLE,
	MTNR1_F_YUV_MIXERL3_MERGE_BYPASS,
	MTNR1_F_YUV_MIXERL3_STILL_EN,
	MTNR1_F_YUV_MIXERL3_WGT_UPDATE_EN,
	MTNR1_F_YUV_MIXERL3_MODE,
	MTNR1_F_YUV_MIXERL3_OUTPUT_MODE,
	MTNR1_F_YUV_MIXERL3_OUTPUT_SHIFT,
	MTNR1_F_YUV_MIXERL3_MERGE_MODE,
	MTNR1_F_YUV_MIXERL3_MINIMUM_FLIT_EN,
	MTNR1_F_YUV_MIXERL3_SAD_SHIFT,
	MTNR1_F_YUV_MIXERL3_ZSAD_SHIFT,
	MTNR1_F_YUV_MIXERL3_SAD_Y_GAIN,
	MTNR1_F_YUV_MIXERL3_SAD_U_GAIN,
	MTNR1_F_YUV_MIXERL3_SAD_V_GAIN,
	MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_7,
	MTNR1_F_YUV_MIXERL3_THRESH_0_0,
	MTNR1_F_YUV_MIXERL3_THRESH_0_1,
	MTNR1_F_YUV_MIXERL3_THRESH_0_2,
	MTNR1_F_YUV_MIXERL3_THRESH_0_3,
	MTNR1_F_YUV_MIXERL3_THRESH_0_4,
	MTNR1_F_YUV_MIXERL3_THRESH_0_5,
	MTNR1_F_YUV_MIXERL3_THRESH_0_6,
	MTNR1_F_YUV_MIXERL3_THRESH_0_7,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_0,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_1,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_2,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_3,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_4,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_5,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_6,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_7,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_0,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_1,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_2,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_3,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_4,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_5,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_6,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_7,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_0,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_1,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_2,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_3,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_4,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_5,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_6,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_7,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_7,
	MTNR1_F_YUV_MIXERL3_WGT_SAD,
	MTNR1_F_YUV_MIXERL3_WGT_PD,
	MTNR1_F_YUV_MIXERL3_WGT_ZSAD,
	MTNR1_F_YUV_MIXERL3_WGT_MOTION_UNCERT,
	MTNR1_F_YUV_MIXERL3_COST_SHIFT,
	MTNR1_F_YUV_MIXERL3_COST_SCALER,
	MTNR1_F_YUV_MIXERL3_YUV_MERGING_SEP,
	MTNR1_F_YUV_MIXERL3_YUV_MERGING_SEP_WEIGHTUV,
	MTNR1_F_YUV_MIXERL3_YUV_MERGING_SEP_WEIGHTY,
	MTNR1_F_YUV_MIXERL3_INHERITANCE_WEIGHT_FRACS,
	MTNR1_F_YUV_MIXERL3_MAX_INHERITANCE_WEIGHT,
	MTNR1_F_YUV_MIXERL3_UPDATE_WGTTOMEM_EN,
	MTNR1_F_YUV_MIXERL3_UPDATE_WGTTOMEM_RSHIFT,
	MTNR1_F_YUV_MIXERL3_UPDATE_WGTTOMEM_SCALE,
	MTNR1_F_YUV_MIXERL3_UPDATE_WGTTOMEM_ADDCST,
	MTNR1_F_YUV_MIXERL3_WEIGHT_UPDATE_OOB_EN,
	MTNR1_F_YUV_MIXERL3_TNR_MONO_EN,
	MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_0,
	MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_1,
	MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_2,
	MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_3,
	MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_4,
	MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_5,
	MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_6,
	MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_7,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_0,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_1,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_2,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_3,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_4,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_5,
	MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_6,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL3_ZSAD_EN,
	MTNR1_F_YUV_MIXERL3_MIN_INHERIT_WGT,
	MTNR1_F_YUV_MIXERL3_OUTPUT_WGT_MODE,
	MTNR1_F_YUV_MIXERL3_BINNING_X,
	MTNR1_F_YUV_MIXERL3_BINNING_Y,
	MTNR1_F_YUV_MIXERL3_BIQUAD_SCALE_SHIFT_ADDER,
	MTNR1_F_YUV_MIXERL3_BIQUAD_FACTOR_A_Y,
	MTNR1_F_YUV_MIXERL3_BIQUAD_FACTOR_B_Y,
	MTNR1_F_YUV_MIXERL3_RADIAL_CENTER_X,
	MTNR1_F_YUV_MIXERL3_RADIAL_CENTER_Y,
	MTNR1_F_YUV_MIXERL3_RADIAL_THRESH_LIMIT,
	MTNR1_F_YUV_MIXERL3_RADIAL_TUNE_SHIFT,
	MTNR1_F_YUV_MIXERL3_ELLIPTIC_FACTOR_A,
	MTNR1_F_YUV_MIXERL3_ELLIPTIC_FACTOR_B,
	MTNR1_F_YUV_MIXERL3_MC_REFINE_EN,
	MTNR1_F_YUV_MIXERL3_MC_REFINE_PROPAGATION_EN,
	MTNR1_F_YUV_MIXERL3_MC_REFINE_FALLBACK_MODE,
	MTNR1_F_YUV_MIXERL3_MC_REFINE_PROPAGATION_MODE,
	MTNR1_F_YUV_MIXERL3_MC_REFINE_FALLBACK_TH_MIN,
	MTNR1_F_YUV_MIXERL3_MC_REFINE_FALLBACK_TH_MAX,
	MTNR1_F_YUV_MIXERL3_MC_REFINE_FALLBACK_TH_MU,
	MTNR1_F_YUV_MIXERL3_DLFE_WGT_EN,
	MTNR1_F_YUV_MIXERL3_COST_AT_FLAT_REGION_SAD_EN,
	MTNR1_F_YUV_MIXERL3_COST_AT_FLAT_REGION_SUPPRESS_EN,
	MTNR1_F_YUV_MIXERL3_COST_MAX_PD_SAD_EN,
	MTNR1_F_YUV_MIXERL3_FLAT_COST_MAX,
	MTNR1_F_YUV_MIXERL3_FLAT_COST_MIN,
	MTNR1_F_YUV_MIXERL3_FLAT_COST_ADDING_FACTOR,
	MTNR1_F_YUV_MIXERL3_FLAT_COST_THRESHOLD,
	MTNR1_F_YUV_MIXERL3_LUMA_SCALE_RATIO,
	MTNR1_F_YUV_MIXERL3_PD_SHIFT,
	MTNR1_F_YUV_MIXERL3_PD_Y_GAIN,
	MTNR1_F_YUV_MIXERL3_PD_U_GAIN,
	MTNR1_F_YUV_MIXERL3_PD_V_GAIN,
	MTNR1_F_YUV_MIXERL3_PEDESTAL_FOR_LUMA,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESHOLD_EN,
	MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_0,
	MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_1,
	MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_2,
	MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_3,
	MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_4,
	MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_5,
	MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_6,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_0,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_1,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_2,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_3,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_4,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_5,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_6,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_0,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_1,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_2,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_3,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_4,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_5,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_6,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_0,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_1,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_2,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_3,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_4,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_5,
	MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_6,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_7,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_0,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_1,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_2,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_3,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_4,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_5,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_6,
	MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_7,
	MTNR1_F_YUV_MIXERL3_MOTION_UNCERT_RADIAL_OFF_EN,
	MTNR1_F_YUV_MIXERL3_MOTION_UNCERT_RADIAL_SCALE,
	MTNR1_F_YUV_MIXERL3_MOTION_UNCERT_RADIAL_SHIFT,
	MTNR1_F_YUV_MIXERL3_MOTION_UNCERT_RADIAL_LIMIT,
	MTNR1_F_YUV_MIXERL3_MOTION_UNCERT_MERGE_BYPASS_EN,
	MTNR1_F_YUV_MIXERL4_ENABLE,
	MTNR1_F_YUV_MIXERL4_MERGE_BYPASS,
	MTNR1_F_YUV_MIXERL4_STILL_EN,
	MTNR1_F_YUV_MIXERL4_WGT_UPDATE_EN,
	MTNR1_F_YUV_MIXERL4_MODE,
	MTNR1_F_YUV_MIXERL4_OUTPUT_MODE,
	MTNR1_F_YUV_MIXERL4_OUTPUT_SHIFT,
	MTNR1_F_YUV_MIXERL4_MERGE_MODE,
	MTNR1_F_YUV_MIXERL4_MINIMUM_FLIT_EN,
	MTNR1_F_YUV_MIXERL4_SAD_SHIFT,
	MTNR1_F_YUV_MIXERL4_ZSAD_SHIFT,
	MTNR1_F_YUV_MIXERL4_SAD_Y_GAIN,
	MTNR1_F_YUV_MIXERL4_SAD_U_GAIN,
	MTNR1_F_YUV_MIXERL4_SAD_V_GAIN,
	MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_7,
	MTNR1_F_YUV_MIXERL4_THRESH_0_0,
	MTNR1_F_YUV_MIXERL4_THRESH_0_1,
	MTNR1_F_YUV_MIXERL4_THRESH_0_2,
	MTNR1_F_YUV_MIXERL4_THRESH_0_3,
	MTNR1_F_YUV_MIXERL4_THRESH_0_4,
	MTNR1_F_YUV_MIXERL4_THRESH_0_5,
	MTNR1_F_YUV_MIXERL4_THRESH_0_6,
	MTNR1_F_YUV_MIXERL4_THRESH_0_7,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_0,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_1,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_2,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_3,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_4,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_5,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_6,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_7,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_0,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_1,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_2,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_3,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_4,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_5,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_6,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_7,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_0,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_1,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_2,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_3,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_4,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_5,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_6,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_7,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_7,
	MTNR1_F_YUV_MIXERL4_WGT_SAD,
	MTNR1_F_YUV_MIXERL4_WGT_PD,
	MTNR1_F_YUV_MIXERL4_WGT_ZSAD,
	MTNR1_F_YUV_MIXERL4_WGT_MOTION_UNCERT,
	MTNR1_F_YUV_MIXERL4_COST_SHIFT,
	MTNR1_F_YUV_MIXERL4_COST_SCALER,
	MTNR1_F_YUV_MIXERL4_YUV_MERGING_SEP,
	MTNR1_F_YUV_MIXERL4_YUV_MERGING_SEP_WEIGHTUV,
	MTNR1_F_YUV_MIXERL4_YUV_MERGING_SEP_WEIGHTY,
	MTNR1_F_YUV_MIXERL4_INHERITANCE_WEIGHT_FRACS,
	MTNR1_F_YUV_MIXERL4_MAX_INHERITANCE_WEIGHT,
	MTNR1_F_YUV_MIXERL4_UPDATE_WGTTOMEM_EN,
	MTNR1_F_YUV_MIXERL4_UPDATE_WGTTOMEM_RSHIFT,
	MTNR1_F_YUV_MIXERL4_UPDATE_WGTTOMEM_SCALE,
	MTNR1_F_YUV_MIXERL4_UPDATE_WGTTOMEM_ADDCST,
	MTNR1_F_YUV_MIXERL4_WEIGHT_UPDATE_OOB_EN,
	MTNR1_F_YUV_MIXERL4_TNR_MONO_EN,
	MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_0,
	MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_1,
	MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_2,
	MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_3,
	MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_4,
	MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_5,
	MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_6,
	MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_7,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_0,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_1,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_2,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_3,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_4,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_5,
	MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_6,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL4_ZSAD_EN,
	MTNR1_F_YUV_MIXERL4_MIN_INHERIT_WGT,
	MTNR1_F_YUV_MIXERL4_OUTPUT_WGT_MODE,
	MTNR1_F_YUV_MIXERL4_BINNING_X,
	MTNR1_F_YUV_MIXERL4_BINNING_Y,
	MTNR1_F_YUV_MIXERL4_BIQUAD_SCALE_SHIFT_ADDER,
	MTNR1_F_YUV_MIXERL4_BIQUAD_FACTOR_A_Y,
	MTNR1_F_YUV_MIXERL4_BIQUAD_FACTOR_B_Y,
	MTNR1_F_YUV_MIXERL4_RADIAL_CENTER_X,
	MTNR1_F_YUV_MIXERL4_RADIAL_CENTER_Y,
	MTNR1_F_YUV_MIXERL4_RADIAL_THRESH_LIMIT,
	MTNR1_F_YUV_MIXERL4_RADIAL_TUNE_SHIFT,
	MTNR1_F_YUV_MIXERL4_ELLIPTIC_FACTOR_A,
	MTNR1_F_YUV_MIXERL4_ELLIPTIC_FACTOR_B,
	MTNR1_F_YUV_MIXERL4_MC_REFINE_EN,
	MTNR1_F_YUV_MIXERL4_MC_REFINE_PROPAGATION_EN,
	MTNR1_F_YUV_MIXERL4_MC_REFINE_FALLBACK_MODE,
	MTNR1_F_YUV_MIXERL4_MC_REFINE_PROPAGATION_MODE,
	MTNR1_F_YUV_MIXERL4_MC_REFINE_FALLBACK_TH_MIN,
	MTNR1_F_YUV_MIXERL4_MC_REFINE_FALLBACK_TH_MAX,
	MTNR1_F_YUV_MIXERL4_MC_REFINE_FALLBACK_TH_MU,
	MTNR1_F_YUV_MIXERL4_DLFE_WGT_EN,
	MTNR1_F_YUV_MIXERL4_COST_AT_FLAT_REGION_SAD_EN,
	MTNR1_F_YUV_MIXERL4_COST_AT_FLAT_REGION_SUPPRESS_EN,
	MTNR1_F_YUV_MIXERL4_COST_MAX_PD_SAD_EN,
	MTNR1_F_YUV_MIXERL4_FLAT_COST_MAX,
	MTNR1_F_YUV_MIXERL4_FLAT_COST_MIN,
	MTNR1_F_YUV_MIXERL4_FLAT_COST_ADDING_FACTOR,
	MTNR1_F_YUV_MIXERL4_FLAT_COST_THRESHOLD,
	MTNR1_F_YUV_MIXERL4_LUMA_SCALE_RATIO,
	MTNR1_F_YUV_MIXERL4_PD_SHIFT,
	MTNR1_F_YUV_MIXERL4_PD_Y_GAIN,
	MTNR1_F_YUV_MIXERL4_PD_U_GAIN,
	MTNR1_F_YUV_MIXERL4_PD_V_GAIN,
	MTNR1_F_YUV_MIXERL4_PEDESTAL_FOR_LUMA,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESHOLD_EN,
	MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_0,
	MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_1,
	MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_2,
	MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_3,
	MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_4,
	MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_5,
	MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_6,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_0,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_1,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_2,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_3,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_4,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_5,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_6,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_0,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_1,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_2,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_3,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_4,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_5,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_6,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_0,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_1,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_2,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_3,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_4,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_5,
	MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_6,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_0,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_1,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_2,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_3,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_4,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_5,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_6,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_7,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_0,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_1,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_2,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_3,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_4,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_5,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_6,
	MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_7,
	MTNR1_F_YUV_MIXERL4_MOTION_UNCERT_RADIAL_OFF_EN,
	MTNR1_F_YUV_MIXERL4_MOTION_UNCERT_RADIAL_SCALE,
	MTNR1_F_YUV_MIXERL4_MOTION_UNCERT_RADIAL_SHIFT,
	MTNR1_F_YUV_MIXERL4_MOTION_UNCERT_RADIAL_LIMIT,
	MTNR1_F_YUV_MIXERL4_MOTION_UNCERT_MERGE_BYPASS_EN,
	MTNR1_F_YUV_MIXERL1_LBCTRL_IN_CURR_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_LBCTRL_IN_CURR_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_LBCTRL_IN_CURR_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_DATASHIFTERCURRRDMAL2_LBCTRL_IN_CURR_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_LBCTRL_IN_CURR_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_LBCTRL_IN_CURR_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_DATASHIFTERCURRRDMAL3_LBCTRL_IN_CURR_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_LBCTRL_IN_CURR_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_LBCTRL_IN_CURR_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_DATASHIFTERCURRRDMAL4_LBCTRL_IN_CURR_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_LBCTRL_IN_CURR_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_LBCTRL_IN_CURR_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL1_LBCTRL_IN_PREV_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL1_LBCTRL_IN_PREV_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL1_LBCTRL_IN_PREV_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL1_LBCTRL_IN_PREV_OOB_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL1_LBCTRL_IN_PREV_WEIGHT_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL2_LBCTRL_IN_PREV_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL2_LBCTRL_IN_PREV_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL2_LBCTRL_IN_PREV_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL2_LBCTRL_IN_PREV_OOB_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL2_LBCTRL_IN_PREV_WEIGHT_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL3_LBCTRL_IN_PREV_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL3_LBCTRL_IN_PREV_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL3_LBCTRL_IN_PREV_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL3_LBCTRL_IN_PREV_OOB_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL3_LBCTRL_IN_PREV_WEIGHT_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL4_LBCTRL_IN_PREV_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL4_LBCTRL_IN_PREV_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL4_LBCTRL_IN_PREV_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL4_LBCTRL_IN_PREV_OOB_CRC_RESULT,
	MTNR1_F_YUV_GEOMATCHL4_LBCTRL_IN_PREV_WEIGHT_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_OTF_CLEAN_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_OTF_CLEAN_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_OTF_CLEAN_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_OTF_DIRTY_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_OTF_DIRTY_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_OTF_DIRTY_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_OTF_WEIGHT_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_OTF_SEG_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_OTF_CLEAN_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_OTF_CLEAN_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_OTF_CLEAN_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_OTF_DIRTY_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_OTF_DIRTY_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_OTF_DIRTY_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_OTF_WEIGHT_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_OTF_SEG_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_OTF_CLEAN_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_OTF_CLEAN_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_OTF_CLEAN_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_OTF_DIRTY_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_OTF_DIRTY_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_OTF_DIRTY_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_OTF_WEIGHT_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_OTF_SEG_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_OTF_CLEAN_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_OTF_CLEAN_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_OTF_CLEAN_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_OTF_DIRTY_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_OTF_DIRTY_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_OTF_DIRTY_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_OTF_WEIGHT_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_OTF_SEG_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_DMA_CLEAN_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_DMA_CLEAN_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_DMA_CLEAN_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_MIXERL1_DMA_WEIGHT_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_DMA_CLEAN_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_DMA_CLEAN_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_DMA_CLEAN_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_MIXERL2_DMA_WEIGHT_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_DMA_CLEAN_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_DMA_CLEAN_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_DMA_CLEAN_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_MIXERL3_DMA_WEIGHT_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_DMA_CLEAN_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_DMA_CLEAN_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_DMA_CLEAN_IMG_V_CRC_RESULT,
	MTNR1_F_YUV_MIXERL4_DMA_WEIGHT_CRC_RESULT,
	MTNR1_F_YUV_DATASHIFTERWDMAL1_CLEAN_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_DATASHIFTERWDMAL1_CLEAN_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_DATASHIFTERWDMAL1_CLEAN_IMG_V_CRC_RESULT,
	MTNR1_F_STAT_OTF2TILEL1_DMA_WEIGHT_CRC_RESULT,
	MTNR1_F_STAT_PACKERL2_CLEAN_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_DATASHIFTERWDMAL2_CLEAN_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_DATASHIFTERWDMAL2_CLEAN_IMG_V_CRC_RESULT,
	MTNR1_F_STAT_PACKERL3_CLEAN_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_DATASHIFTERWDMAL3_CLEAN_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_DATASHIFTERWDMAL3_CLEAN_IMG_V_CRC_RESULT,
	MTNR1_F_STAT_PACKERL4_CLEAN_IMG_Y_CRC_RESULT,
	MTNR1_F_YUV_DATASHIFTERWDMAL4_CLEAN_IMG_U_CRC_RESULT,
	MTNR1_F_YUV_DATASHIFTERWDMAL4_CLEAN_IMG_V_CRC_RESULT,
	MTNR1_REG_FIELD_CNT
};

struct pmio_field_desc mtnr1_field_descs[] = {
	[MTNR1_F_CMDQ_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_ENABLE, 0, 0),
	[MTNR1_F_CMDQ_STOP_CRPT_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_STOP_CRPT_ENABLE, 0, 0),
	[MTNR1_F_SW_RESET] = PMIO_FIELD_DESC(MTNR1_R_SW_RESET, 0, 0),
	[MTNR1_F_SW_CORE_RESET] = PMIO_FIELD_DESC(MTNR1_R_SW_CORE_RESET, 0, 0),
	[MTNR1_F_SW_APB_RESET] = PMIO_FIELD_DESC(MTNR1_R_SW_APB_RESET, 0, 0),
	[MTNR1_F_TRANS_STOP_REQ] = PMIO_FIELD_DESC(MTNR1_R_TRANS_STOP_REQ, 0, 0),
	[MTNR1_F_TRANS_STOP_REQ_RDY] = PMIO_FIELD_DESC(MTNR1_R_TRANS_STOP_REQ_RDY, 0, 0),
	[MTNR1_F_IP_APG_MODE] = PMIO_FIELD_DESC(MTNR1_R_IP_APG_MODE, 0, 1),
	[MTNR1_F_IP_CLOCK_DOWN_MODE] = PMIO_FIELD_DESC(MTNR1_R_IP_CLOCK_DOWN_MODE, 0, 0),
	[MTNR1_F_IP_PROCESSING] = PMIO_FIELD_DESC(MTNR1_R_IP_PROCESSING, 0, 0),
	[MTNR1_F_FORCE_INTERNAL_CLOCK] = PMIO_FIELD_DESC(MTNR1_R_FORCE_INTERNAL_CLOCK, 0, 0),
	[MTNR1_F_DEBUG_CLOCK_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_DEBUG_CLOCK_ENABLE, 0, 0),
	[MTNR1_F_IP_POST_FRAME_GAP] = PMIO_FIELD_DESC(MTNR1_R_IP_POST_FRAME_GAP, 0, 31),
	[MTNR1_F_IP_DRCG_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_IP_DRCG_ENABLE, 0, 0),
	[MTNR1_F_AUTO_IGNORE_INTERRUPT_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_AUTO_IGNORE_INTERRUPT_ENABLE, 0, 0),
	[MTNR1_F_IP_USE_SW_FINISH_COND] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_SW_FINISH_COND, 0, 0),
	[MTNR1_F_SW_FINISH_COND_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_SW_FINISH_COND_ENABLE, 0, 31),
	[MTNR1_F_IP_CORRUPTED_COND_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_IP_CORRUPTED_COND_ENABLE, 0, 19),
	[MTNR1_F_IP_USE_OTF_IN_FOR_PATH_6] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_67, 0, 0),
	[MTNR1_F_IP_USE_OTF_IN_FOR_PATH_7] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_67, 8, 8),
	[MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_6] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_67, 16, 16),
	[MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_7] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_67, 24, 24),
	[MTNR1_F_IP_USE_OTF_IN_FOR_PATH_4] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_45, 0, 0),
	[MTNR1_F_IP_USE_OTF_IN_FOR_PATH_5] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_45, 8, 8),
	[MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_4] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_45, 16, 16),
	[MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_5] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_45, 24, 24),
	[MTNR1_F_IP_USE_OTF_IN_FOR_PATH_2] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_23, 0, 0),
	[MTNR1_F_IP_USE_OTF_IN_FOR_PATH_3] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_23, 8, 8),
	[MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_2] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_23, 16, 16),
	[MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_3] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_23, 24, 24),
	[MTNR1_F_IP_USE_OTF_IN_FOR_PATH_0] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_01, 0, 0),
	[MTNR1_F_IP_USE_OTF_IN_FOR_PATH_1] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_01, 8, 8),
	[MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_0] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_01, 16, 16),
	[MTNR1_F_IP_USE_OTF_OUT_FOR_PATH_1] = PMIO_FIELD_DESC(MTNR1_R_IP_USE_OTF_PATH_01, 24, 24),
	[MTNR1_F_IP_USE_CINFIFO_NEW_FRAME_IN] =
		PMIO_FIELD_DESC(MTNR1_R_IP_USE_CINFIFO_NEW_FRAME_IN, 0, 0),
	[MTNR1_F_SECU_CTRL_TZINFO_ICTRL] = PMIO_FIELD_DESC(MTNR1_R_SECU_CTRL_TZINFO_ICTRL, 0, 0),
	[MTNR1_F_ICTRL_CSUB_BASE_ADDR] = PMIO_FIELD_DESC(MTNR1_R_ICTRL_CSUB_BASE_ADDR, 0, 27),
	[MTNR1_F_ICTRL_CSUB_RECV_TURN_OFF_MSG] =
		PMIO_FIELD_DESC(MTNR1_R_ICTRL_CSUB_RECV_TURN_OFF_MSG, 0, 0),
	[MTNR1_F_ICTRL_CSUB_RECV_IP_INFO_MSG] =
		PMIO_FIELD_DESC(MTNR1_R_ICTRL_CSUB_RECV_IP_INFO_MSG, 0, 31),
	[MTNR1_F_ICTRL_CSUB_CONNECTION_TEST_MSG] =
		PMIO_FIELD_DESC(MTNR1_R_ICTRL_CSUB_CONNECTION_TEST_MSG, 0, 31),
	[MTNR1_F_ICTRL_CSUB_MSG_SEND_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_ICTRL_CSUB_MSG_SEND_ENABLE, 0, 0),
	[MTNR1_F_ICTRL_CSUB_INT0_EV_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_ICTRL_CSUB_INT0_EV_ENABLE, 0, 31),
	[MTNR1_F_ICTRL_CSUB_INT1_EV_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_ICTRL_CSUB_INT1_EV_ENABLE, 0, 31),
	[MTNR1_F_ICTRL_CSUB_IP_S_EV_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_ICTRL_CSUB_IP_S_EV_ENABLE, 0, 4),
	[MTNR1_F_YUV_MTNR1_VERSION] = PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_VERSION, 0, 31),
	[MTNR1_F_YUV_OTF_SEG_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_OTF_SEG_EN, 0, 0),
	[MTNR1_F_YUV_MAIN_CTRL_STILL_LAST_FRAME_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_STILL_LAST_FRAME_EN, 0, 0),
	[MTNR1_F_YUV_IN_IMG_SZ_WIDTH_L1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L1, 0, 15),
	[MTNR1_F_YUV_IN_IMG_SZ_HEIGHT_L1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L1, 16, 31),
	[MTNR1_F_YUV_IN_IMG_SZ_WIDTH_L2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L2, 0, 15),
	[MTNR1_F_YUV_IN_IMG_SZ_HEIGHT_L2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L2, 16, 31),
	[MTNR1_F_YUV_IN_IMG_SZ_WIDTH_L3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L3, 0, 15),
	[MTNR1_F_YUV_IN_IMG_SZ_HEIGHT_L3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L3, 16, 31),
	[MTNR1_F_YUV_IN_IMG_SZ_WIDTH_L4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L4, 0, 15),
	[MTNR1_F_YUV_IN_IMG_SZ_HEIGHT_L4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_IN_IMG_SZ_WIDTH_L4, 16, 31),
	[MTNR1_F_YUV_CRC_SEED] = PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_CRC_EN, 0, 7),
	[MTNR1_F_YUV_LAYER_TEST_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_LAYER_TEST_EN, 0, 0),
	[MTNR1_F_YUV_LAYER_EN_L1] = PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_LAYER_TEST_EN, 4, 4),
	[MTNR1_F_YUV_LAYER_EN_L2] = PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_LAYER_TEST_EN, 5, 5),
	[MTNR1_F_YUV_LAYER_EN_L3] = PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_LAYER_TEST_EN, 6, 6),
	[MTNR1_F_YUV_LAYER_EN_L4] = PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_LAYER_TEST_EN, 7, 7),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL1_CTRL, 0, 0),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_LSHIFT_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL1_CTRL, 1, 3),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_LSHIFT_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL1_CTRL, 4, 6),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_LSHIFT_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL1_CTRL, 7, 9),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL1_CTRL, 10, 16),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_OFFSET_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL1_CTRL, 17, 23),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL1_OFFSET_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL1_CTRL, 24, 30),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL2_CTRL, 0, 0),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_LSHIFT_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL2_CTRL, 1, 3),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_LSHIFT_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL2_CTRL, 4, 6),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_LSHIFT_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL2_CTRL, 7, 9),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL2_CTRL, 10, 16),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_OFFSET_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL2_CTRL, 17, 23),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL2_OFFSET_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL2_CTRL, 24, 30),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL3_CTRL, 0, 0),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_LSHIFT_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL3_CTRL, 1, 3),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_LSHIFT_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL3_CTRL, 4, 6),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_LSHIFT_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL3_CTRL, 7, 9),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL3_CTRL, 10, 16),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_OFFSET_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL3_CTRL, 17, 23),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL3_OFFSET_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL3_CTRL, 24, 30),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL4_CTRL, 0, 0),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_LSHIFT_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL4_CTRL, 1, 3),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_LSHIFT_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL4_CTRL, 4, 6),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_LSHIFT_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL4_CTRL, 7, 9),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL4_CTRL, 10, 16),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_OFFSET_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL4_CTRL, 17, 23),
	[MTNR1_F_YUV_DATASHIFTERPREVRDMAL4_OFFSET_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERRDMAL4_CTRL, 24, 30),
	[MTNR1_F_YUV_DATASHIFTERWDMAL1_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL1_CTRL, 0, 0),
	[MTNR1_F_YUV_DATASHIFTERWDMAL1_RSHIFT_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL1_CTRL, 1, 3),
	[MTNR1_F_YUV_DATASHIFTERWDMAL1_RSHIFT_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL1_CTRL, 4, 6),
	[MTNR1_F_YUV_DATASHIFTERWDMAL1_RSHIFT_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL1_CTRL, 7, 9),
	[MTNR1_F_YUV_DATASHIFTERWDMAL1_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL1_CTRL, 10, 16),
	[MTNR1_F_YUV_DATASHIFTERWDMAL1_OFFSET_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL1_CTRL, 17, 23),
	[MTNR1_F_YUV_DATASHIFTERWDMAL1_OFFSET_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL1_CTRL, 24, 30),
	[MTNR1_F_YUV_DATASHIFTERWDMAL2_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL2_CTRL, 0, 0),
	[MTNR1_F_YUV_DATASHIFTERWDMAL2_RSHIFT_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL2_CTRL, 1, 3),
	[MTNR1_F_YUV_DATASHIFTERWDMAL2_RSHIFT_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL2_CTRL, 4, 6),
	[MTNR1_F_YUV_DATASHIFTERWDMAL2_RSHIFT_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL2_CTRL, 7, 9),
	[MTNR1_F_YUV_DATASHIFTERWDMAL2_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL2_CTRL, 10, 16),
	[MTNR1_F_YUV_DATASHIFTERWDMAL2_OFFSET_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL2_CTRL, 17, 23),
	[MTNR1_F_YUV_DATASHIFTERWDMAL2_OFFSET_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL2_CTRL, 24, 30),
	[MTNR1_F_YUV_DATASHIFTERWDMAL3_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL3_CTRL, 0, 0),
	[MTNR1_F_YUV_DATASHIFTERWDMAL3_RSHIFT_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL3_CTRL, 1, 3),
	[MTNR1_F_YUV_DATASHIFTERWDMAL3_RSHIFT_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL3_CTRL, 4, 6),
	[MTNR1_F_YUV_DATASHIFTERWDMAL3_RSHIFT_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL3_CTRL, 7, 9),
	[MTNR1_F_YUV_DATASHIFTERWDMAL3_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL3_CTRL, 10, 16),
	[MTNR1_F_YUV_DATASHIFTERWDMAL3_OFFSET_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL3_CTRL, 17, 23),
	[MTNR1_F_YUV_DATASHIFTERWDMAL3_OFFSET_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL3_CTRL, 24, 30),
	[MTNR1_F_YUV_DATASHIFTERWDMAL4_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL4_CTRL, 0, 0),
	[MTNR1_F_YUV_DATASHIFTERWDMAL4_RSHIFT_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL4_CTRL, 1, 3),
	[MTNR1_F_YUV_DATASHIFTERWDMAL4_RSHIFT_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL4_CTRL, 4, 6),
	[MTNR1_F_YUV_DATASHIFTERWDMAL4_RSHIFT_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL4_CTRL, 7, 9),
	[MTNR1_F_YUV_DATASHIFTERWDMAL4_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL4_CTRL, 10, 16),
	[MTNR1_F_YUV_DATASHIFTERWDMAL4_OFFSET_U] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL4_CTRL, 17, 23),
	[MTNR1_F_YUV_DATASHIFTERWDMAL4_OFFSET_V] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERWDMAL4_CTRL, 24, 30),
	[MTNR1_F_YUV_DATASHIFTERCURRRDMAL2_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL2_CTRL, 0, 0),
	[MTNR1_F_YUV_DATASHIFTERCURRRDMAL2_LSHIFT_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL2_CTRL, 1, 3),
	[MTNR1_F_YUV_DATASHIFTERCURRRDMAL2_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL2_CTRL, 10, 16),
	[MTNR1_F_YUV_DATASHIFTERCURRRDMAL3_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL3_CTRL, 0, 0),
	[MTNR1_F_YUV_DATASHIFTERCURRRDMAL3_LSHIFT_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL3_CTRL, 1, 3),
	[MTNR1_F_YUV_DATASHIFTERCURRRDMAL3_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL3_CTRL, 10, 16),
	[MTNR1_F_YUV_DATASHIFTERCURRRDMAL4_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL4_CTRL, 0, 0),
	[MTNR1_F_YUV_DATASHIFTERCURRRDMAL4_LSHIFT_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL4_CTRL, 1, 3),
	[MTNR1_F_YUV_DATASHIFTERCURRRDMAL4_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MAIN_CTRL_DATASHIFTERCURRRDMAL4_CTRL, 10, 16),
	[MTNR1_F_YUV_DTPL1_BYPASS] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL1_CTRL, 0, 0),
	[MTNR1_F_YUV_DTPL1_TEST_PATTERN_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL1_CTRL, 4, 5),
	[MTNR1_F_YUV_DTPL1_YUV_STANDARD] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL1_CTRL, 8, 8),
	[MTNR1_F_YUV_DTPL1_TEST_DATA_Y] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL1_TEST_DATA_Y, 0, 11),
	[MTNR1_F_YUV_DTPL1_TEST_DATA_U] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL1_TEST_DATA_U, 0, 11),
	[MTNR1_F_YUV_DTPL1_TEST_DATA_V] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL1_TEST_DATA_V, 0, 11),
	[MTNR1_F_YUV_DTPL1_CRC_SEED] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL1_STREAM_CRC, 0, 7),
	[MTNR1_F_YUV_DTPL1_CRC_RESULT] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL1_STREAM_CRC, 8, 15),
	[MTNR1_F_YUV_DTPL2_BYPASS] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL2_CTRL, 0, 0),
	[MTNR1_F_YUV_DTPL2_TEST_PATTERN_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL2_CTRL, 4, 5),
	[MTNR1_F_YUV_DTPL2_YUV_STANDARD] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL2_CTRL, 8, 8),
	[MTNR1_F_YUV_DTPL2_TEST_DATA_Y] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL2_TEST_DATA_Y, 0, 11),
	[MTNR1_F_YUV_DTPL2_TEST_DATA_U] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL2_TEST_DATA_U, 0, 11),
	[MTNR1_F_YUV_DTPL2_TEST_DATA_V] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL2_TEST_DATA_V, 0, 11),
	[MTNR1_F_YUV_DTPL2_CRC_SEED] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL2_STREAM_CRC, 0, 7),
	[MTNR1_F_YUV_DTPL2_CRC_RESULT] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL2_STREAM_CRC, 8, 15),
	[MTNR1_F_YUV_DTPL3_BYPASS] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL3_CTRL, 0, 0),
	[MTNR1_F_YUV_DTPL3_TEST_PATTERN_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL3_CTRL, 4, 5),
	[MTNR1_F_YUV_DTPL3_YUV_STANDARD] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL3_CTRL, 8, 8),
	[MTNR1_F_YUV_DTPL3_TEST_DATA_Y] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL3_TEST_DATA_Y, 0, 11),
	[MTNR1_F_YUV_DTPL3_TEST_DATA_U] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL3_TEST_DATA_U, 0, 11),
	[MTNR1_F_YUV_DTPL3_TEST_DATA_V] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL3_TEST_DATA_V, 0, 11),
	[MTNR1_F_YUV_DTPL3_CRC_SEED] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL3_STREAM_CRC, 0, 7),
	[MTNR1_F_YUV_DTPL3_CRC_RESULT] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL3_STREAM_CRC, 8, 15),
	[MTNR1_F_YUV_DTPL4_BYPASS] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL4_CTRL, 0, 0),
	[MTNR1_F_YUV_DTPL4_TEST_PATTERN_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL4_CTRL, 4, 5),
	[MTNR1_F_YUV_DTPL4_YUV_STANDARD] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL4_CTRL, 8, 8),
	[MTNR1_F_YUV_DTPL4_TEST_DATA_Y] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL4_TEST_DATA_Y, 0, 11),
	[MTNR1_F_YUV_DTPL4_TEST_DATA_U] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL4_TEST_DATA_U, 0, 11),
	[MTNR1_F_YUV_DTPL4_TEST_DATA_V] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL4_TEST_DATA_V, 0, 11),
	[MTNR1_F_YUV_DTPL4_CRC_SEED] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL4_STREAM_CRC, 0, 7),
	[MTNR1_F_YUV_DTPL4_CRC_RESULT] = PMIO_FIELD_DESC(MTNR1_R_YUV_DTPL4_STREAM_CRC, 8, 15),
	[MTNR1_F_CMDQ_QUE_CMD_BASE_ADDR] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_QUE_CMD_H, 0, 31),
	[MTNR1_F_CMDQ_QUE_CMD_HEADER_NUM] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_QUE_CMD_M, 0, 11),
	[MTNR1_F_CMDQ_QUE_CMD_SETTING_MODE] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_QUE_CMD_M, 12, 13),
	[MTNR1_F_CMDQ_QUE_CMD_HOLD_MODE] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_QUE_CMD_M, 14, 15),
	[MTNR1_F_CMDQ_QUE_CMD_FRAME_ID] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_QUE_CMD_M, 16, 31),
	[MTNR1_F_CMDQ_QUE_CMD_INT_GROUP_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_QUE_CMD_L, 0, 7),
	[MTNR1_F_CMDQ_QUE_CMD_FRO_INDEX] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_QUE_CMD_L, 8, 11),
	[MTNR1_F_CMDQ_ADD_TO_QUEUE_0] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_ADD_TO_QUEUE_0, 0, 0),
	[MTNR1_F_CMDQ_AUTO_CONV_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_AUTO_CONV_ENABLE, 0, 0),
	[MTNR1_F_CMDQ_POP_LOCK] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_LOCK, 0, 0),
	[MTNR1_F_CMDQ_RELOAD_LOCK] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_LOCK, 8, 8),
	[MTNR1_F_CMDQ_CTRL_SETSEL_EN] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_CTRL_SETSEL_EN, 0, 0),
	[MTNR1_F_CMDQ_SETSEL] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_SETSEL, 0, 0),
	[MTNR1_F_CMDQ_FLUSH_QUEUE_0] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_FLUSH_QUEUE_0, 0, 0),
	[MTNR1_F_CMDQ_SWAP_QUEUE_0_TRIG] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_SWAP_QUEUE_0, 0, 0),
	[MTNR1_F_CMDQ_SWAP_QUEUE_0_POS_A] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_SWAP_QUEUE_0, 8, 11),
	[MTNR1_F_CMDQ_SWAP_QUEUE_0_POS_B] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_SWAP_QUEUE_0, 16, 19),
	[MTNR1_F_CMDQ_ROTATE_QUEUE_0_TRIG] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_ROTATE_QUEUE_0, 0, 0),
	[MTNR1_F_CMDQ_ROTATE_QUEUE_0_POS_S] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_ROTATE_QUEUE_0, 8, 11),
	[MTNR1_F_CMDQ_ROTATE_QUEUE_0_POS_E] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_ROTATE_QUEUE_0, 16, 19),
	[MTNR1_F_CMDQ_HM_QUEUE_0_TRIG] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_HOLD_MARK_QUEUE_0, 0, 0),
	[MTNR1_F_CMDQ_HM_QUEUE_0] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_HOLD_MARK_QUEUE_0, 8, 9),
	[MTNR1_F_CMDQ_HM_FRAME_ID_QUEUE_0] =
		PMIO_FIELD_DESC(MTNR1_R_CMDQ_HOLD_MARK_QUEUE_0, 16, 31),
	[MTNR1_F_CMDQ_CHARGED_FRAME_ID] =
		PMIO_FIELD_DESC(MTNR1_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 0, 15),
	[MTNR1_F_CMDQ_CHARGED_FOR_NEXT_FRAME] =
		PMIO_FIELD_DESC(MTNR1_R_CMDQ_DEBUG_STATUS_PRE_LOAD, 16, 16),
	[MTNR1_F_CMDQ_VHD_VBLANK_QRUN_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_VHD_CONTROL, 0, 0),
	[MTNR1_F_CMDQ_VHD_STALL_ON_QSTOP_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_CMDQ_VHD_CONTROL, 24, 24),
	[MTNR1_F_CMDQ_FRAME_COUNTER_INC_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_CMDQ_FRAME_COUNTER_INC_TYPE, 0, 0),
	[MTNR1_F_CMDQ_FRAME_COUNTER_RESET] =
		PMIO_FIELD_DESC(MTNR1_R_CMDQ_FRAME_COUNTER_RESET, 0, 0),
	[MTNR1_F_CMDQ_FRAME_COUNTER] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_FRAME_COUNTER, 0, 31),
	[MTNR1_F_CMDQ_PRE_FRAME_ID] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_FRAME_ID, 0, 15),
	[MTNR1_F_CMDQ_CURRENT_FRAME_ID] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_FRAME_ID, 16, 31),
	[MTNR1_F_CMDQ_QUEUE_0_FULLNESS] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_QUEUE_0_INFO, 0, 4),
	[MTNR1_F_CMDQ_QUEUE_0_WPTR] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_QUEUE_0_INFO, 8, 11),
	[MTNR1_F_CMDQ_QUEUE_0_RPTR] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_QUEUE_0_INFO, 16, 19),
	[MTNR1_F_CMDQ_QUEUE_0_RPTR_FOR_DEBUG] =
		PMIO_FIELD_DESC(MTNR1_R_CMDQ_QUEUE_0_RPTR_FOR_DEBUG, 0, 3),
	[MTNR1_F_CMDQ_DEBUG_QUE_0_CMD_H] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_DEBUG_QUE_0_CMD_H, 0, 31),
	[MTNR1_F_CMDQ_DEBUG_QUE_0_CMD_M] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_DEBUG_QUE_0_CMD_M, 0, 31),
	[MTNR1_F_CMDQ_DEBUG_QUE_0_CMD_L] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_DEBUG_QUE_0_CMD_L, 0, 11),
	[MTNR1_F_CMDQ_DEBUG_PROCESS] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_DEBUG_STATUS, 0, 5),
	[MTNR1_F_CMDQ_DEBUG_HOLD] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_DEBUG_STATUS, 8, 9),
	[MTNR1_F_CMDQ_DEBUG_PERIOD] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_DEBUG_STATUS, 16, 18),
	[MTNR1_F_CMDQ_INT] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_INT, 0, 10),
	[MTNR1_F_CMDQ_INT_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_INT_ENABLE, 0, 10),
	[MTNR1_F_CMDQ_INT_STATUS] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_INT_STATUS, 0, 10),
	[MTNR1_F_CMDQ_INT_CLEAR] = PMIO_FIELD_DESC(MTNR1_R_CMDQ_INT_CLEAR, 0, 10),
	[MTNR1_F_C_LOADER_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_C_LOADER_ENABLE, 0, 0),
	[MTNR1_F_C_LOADER_RESET] = PMIO_FIELD_DESC(MTNR1_R_C_LOADER_RESET, 0, 0),
	[MTNR1_F_C_LOADER_FAST_MODE] = PMIO_FIELD_DESC(MTNR1_R_C_LOADER_FAST_MODE, 0, 0),
	[MTNR1_F_C_LOADER_REMAP_TO_SHADOW_EN] = PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_EN, 0, 0),
	[MTNR1_F_C_LOADER_REMAP_TO_DIRECT_EN] = PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_EN, 8, 8),
	[MTNR1_F_C_LOADER_REMAP_SETSEL_EN] = PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_EN, 16, 16),
	[MTNR1_F_C_LOADER_ACCESS_INTERVAL] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_ACCESS_INTERVAL, 0, 3),
	[MTNR1_F_C_LOADER_REMAP_00_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_00_ADDR, 0, 15),
	[MTNR1_F_C_LOADER_REMAP_00_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_00_ADDR, 16, 31),
	[MTNR1_F_C_LOADER_REMAP_01_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_01_ADDR, 0, 15),
	[MTNR1_F_C_LOADER_REMAP_01_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_01_ADDR, 16, 31),
	[MTNR1_F_C_LOADER_REMAP_02_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_02_ADDR, 0, 15),
	[MTNR1_F_C_LOADER_REMAP_02_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_02_ADDR, 16, 31),
	[MTNR1_F_C_LOADER_REMAP_03_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_03_ADDR, 0, 15),
	[MTNR1_F_C_LOADER_REMAP_03_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_03_ADDR, 16, 31),
	[MTNR1_F_C_LOADER_REMAP_04_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_04_ADDR, 0, 15),
	[MTNR1_F_C_LOADER_REMAP_04_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_04_ADDR, 16, 31),
	[MTNR1_F_C_LOADER_REMAP_05_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_05_ADDR, 0, 15),
	[MTNR1_F_C_LOADER_REMAP_05_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_05_ADDR, 16, 31),
	[MTNR1_F_C_LOADER_REMAP_06_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_06_ADDR, 0, 15),
	[MTNR1_F_C_LOADER_REMAP_06_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_06_ADDR, 16, 31),
	[MTNR1_F_C_LOADER_REMAP_07_SETA_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_07_ADDR, 0, 15),
	[MTNR1_F_C_LOADER_REMAP_07_SETB_ADDR] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_REMAP_07_ADDR, 16, 31),
	[MTNR1_F_C_LOADER_LOGICAL_OFFSET_EN] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_LOGICAL_OFFSET_EN, 0, 0),
	[MTNR1_F_C_LOADER_LOGICAL_OFFSET_IP] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_LOGICAL_OFFSET, 0, 3),
	[MTNR1_F_C_LOADER_LOGICAL_OFFSET_VOTF_R] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_LOGICAL_OFFSET, 8, 11),
	[MTNR1_F_C_LOADER_LOGICAL_OFFSET_VOTF_W] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_LOGICAL_OFFSET, 16, 19),
	[MTNR1_F_C_LOADER_BUSY] = PMIO_FIELD_DESC(MTNR1_R_C_LOADER_DEBUG_STATUS, 0, 0),
	[MTNR1_F_C_LOADER_NUM_OF_HEADER_TO_REQ] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 0, 13),
	[MTNR1_F_C_LOADER_NUM_OF_HEADER_REQED] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_DEBUG_HEADER_REQ_COUNTER, 16, 29),
	[MTNR1_F_C_LOADER_NUM_OF_HEADER_APBED] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 0, 13),
	[MTNR1_F_C_LOADER_NUM_OF_HEADER_SKIPED] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_DEBUG_HEADER_APB_COUNTER, 16, 29),
	[MTNR1_F_C_LOADER_HEADER_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_HEADER_CRC_SEED, 0, 31),
	[MTNR1_F_C_LOADER_PAYLOAD_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_PAYLOAD_CRC_SEED, 0, 31),
	[MTNR1_F_C_LOADER_HEADER_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_HEADER_CRC_RESULT, 0, 31),
	[MTNR1_F_C_LOADER_PAYLOAD_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_C_LOADER_PAYLOAD_CRC_RESULT, 0, 31),
	[MTNR1_F_COREX_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_COREX_ENABLE, 0, 0),
	[MTNR1_F_COREX_RESET] = PMIO_FIELD_DESC(MTNR1_R_COREX_RESET, 0, 0),
	[MTNR1_F_COREX_FAST_MODE] = PMIO_FIELD_DESC(MTNR1_R_COREX_FAST_MODE, 0, 0),
	[MTNR1_F_COREX_UPDATE_TYPE_0] = PMIO_FIELD_DESC(MTNR1_R_COREX_UPDATE_TYPE_0, 0, 1),
	[MTNR1_F_COREX_UPDATE_TYPE_1] = PMIO_FIELD_DESC(MTNR1_R_COREX_UPDATE_TYPE_1, 0, 1),
	[MTNR1_F_COREX_UPDATE_MODE_0] = PMIO_FIELD_DESC(MTNR1_R_COREX_UPDATE_MODE_0, 0, 0),
	[MTNR1_F_COREX_UPDATE_MODE_1] = PMIO_FIELD_DESC(MTNR1_R_COREX_UPDATE_MODE_1, 0, 0),
	[MTNR1_F_COREX_START_0] = PMIO_FIELD_DESC(MTNR1_R_COREX_START_0, 0, 0),
	[MTNR1_F_COREX_START_1] = PMIO_FIELD_DESC(MTNR1_R_COREX_START_1, 0, 0),
	[MTNR1_F_COREX_COPY_FROM_IP_0] = PMIO_FIELD_DESC(MTNR1_R_COREX_COPY_FROM_IP_0, 0, 0),
	[MTNR1_F_COREX_COPY_FROM_IP_1] = PMIO_FIELD_DESC(MTNR1_R_COREX_COPY_FROM_IP_1, 0, 0),
	[MTNR1_F_COREX_BUSY_0] = PMIO_FIELD_DESC(MTNR1_R_COREX_STATUS_0, 0, 0),
	[MTNR1_F_COREX_IP_SET_0] = PMIO_FIELD_DESC(MTNR1_R_COREX_STATUS_0, 1, 1),
	[MTNR1_F_COREX_BUSY_1] = PMIO_FIELD_DESC(MTNR1_R_COREX_STATUS_1, 0, 0),
	[MTNR1_F_COREX_IP_SET_1] = PMIO_FIELD_DESC(MTNR1_R_COREX_STATUS_1, 1, 1),
	[MTNR1_F_COREX_PRE_ADDR_CONFIG] = PMIO_FIELD_DESC(MTNR1_R_COREX_PRE_ADDR_CONFIG, 0, 31),
	[MTNR1_F_COREX_PRE_DATA_CONFIG] = PMIO_FIELD_DESC(MTNR1_R_COREX_PRE_DATA_CONFIG, 0, 31),
	[MTNR1_F_COREX_POST_ADDR_CONFIG] = PMIO_FIELD_DESC(MTNR1_R_COREX_POST_ADDR_CONFIG, 0, 31),
	[MTNR1_F_COREX_POST_DATA_CONFIG] = PMIO_FIELD_DESC(MTNR1_R_COREX_POST_DATA_CONFIG, 0, 31),
	[MTNR1_F_COREX_PRE_CONFIG_EN] = PMIO_FIELD_DESC(MTNR1_R_COREX_PRE_POST_CONFIG_EN, 0, 0),
	[MTNR1_F_COREX_POST_CONFIG_EN] = PMIO_FIELD_DESC(MTNR1_R_COREX_PRE_POST_CONFIG_EN, 1, 1),
	[MTNR1_F_COREX_TYPE_WRITE] = PMIO_FIELD_DESC(MTNR1_R_COREX_TYPE_WRITE, 0, 31),
	[MTNR1_F_COREX_TYPE_WRITE_TRIGGER] =
		PMIO_FIELD_DESC(MTNR1_R_COREX_TYPE_WRITE_TRIGGER, 0, 0),
	[MTNR1_F_COREX_TYPE_READ] = PMIO_FIELD_DESC(MTNR1_R_COREX_TYPE_READ, 0, 31),
	[MTNR1_F_COREX_TYPE_READ_OFFSET] = PMIO_FIELD_DESC(MTNR1_R_COREX_TYPE_READ_OFFSET, 0, 8),
	[MTNR1_F_COREX_INT] = PMIO_FIELD_DESC(MTNR1_R_COREX_INT, 0, 8),
	[MTNR1_F_COREX_INT_STATUS] = PMIO_FIELD_DESC(MTNR1_R_COREX_INT_STATUS, 0, 8),
	[MTNR1_F_COREX_INT_CLEAR] = PMIO_FIELD_DESC(MTNR1_R_COREX_INT_CLEAR, 0, 8),
	[MTNR1_F_COREX_INT_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_COREX_INT_ENABLE, 0, 8),
	[MTNR1_F_INT_REQ_INT0] = PMIO_FIELD_DESC(MTNR1_R_INT_REQ_INT0, 0, 31),
	[MTNR1_F_INT_REQ_INT0_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_INT_REQ_INT0_ENABLE, 0, 31),
	[MTNR1_F_INT_REQ_INT0_STATUS] = PMIO_FIELD_DESC(MTNR1_R_INT_REQ_INT0_STATUS, 0, 31),
	[MTNR1_F_INT_REQ_INT0_CLEAR] = PMIO_FIELD_DESC(MTNR1_R_INT_REQ_INT0_CLEAR, 0, 31),
	[MTNR1_F_INT_REQ_INT1] = PMIO_FIELD_DESC(MTNR1_R_INT_REQ_INT1, 0, 31),
	[MTNR1_F_INT_REQ_INT1_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_INT_REQ_INT1_ENABLE, 0, 31),
	[MTNR1_F_INT_REQ_INT1_STATUS] = PMIO_FIELD_DESC(MTNR1_R_INT_REQ_INT1_STATUS, 0, 31),
	[MTNR1_F_INT_REQ_INT1_CLEAR] = PMIO_FIELD_DESC(MTNR1_R_INT_REQ_INT1_CLEAR, 0, 31),
	[MTNR1_F_INT_HIST_CURINT0] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_CURINT0, 0, 31),
	[MTNR1_F_INT_HIST_CURINT0_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_CURINT0_ENABLE, 0, 31),
	[MTNR1_F_INT_HIST_CURINT0_STATUS] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_CURINT0_STATUS, 0, 31),
	[MTNR1_F_INT_HIST_CURINT1] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_CURINT1, 0, 31),
	[MTNR1_F_INT_HIST_CURINT1_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_CURINT1_ENABLE, 0, 31),
	[MTNR1_F_INT_HIST_CURINT1_STATUS] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_CURINT1_STATUS, 0, 31),
	[MTNR1_F_INT_HIST_00_FRAME_ID] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_00_FRAME_ID, 0, 15),
	[MTNR1_F_INT_HIST_00_INT0] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_00_INT0, 0, 31),
	[MTNR1_F_INT_HIST_00_INT1] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_00_INT1, 0, 31),
	[MTNR1_F_INT_HIST_01_FRAME_ID] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_01_FRAME_ID, 0, 15),
	[MTNR1_F_INT_HIST_01_INT0] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_01_INT0, 0, 31),
	[MTNR1_F_INT_HIST_01_INT1] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_01_INT1, 0, 31),
	[MTNR1_F_INT_HIST_02_FRAME_ID] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_02_FRAME_ID, 0, 15),
	[MTNR1_F_INT_HIST_02_INT0] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_02_INT0, 0, 31),
	[MTNR1_F_INT_HIST_02_INT1] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_02_INT1, 0, 31),
	[MTNR1_F_INT_HIST_03_FRAME_ID] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_03_FRAME_ID, 0, 15),
	[MTNR1_F_INT_HIST_03_INT0] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_03_INT0, 0, 31),
	[MTNR1_F_INT_HIST_03_INT1] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_03_INT1, 0, 31),
	[MTNR1_F_INT_HIST_04_FRAME_ID] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_04_FRAME_ID, 0, 15),
	[MTNR1_F_INT_HIST_04_INT0] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_04_INT0, 0, 31),
	[MTNR1_F_INT_HIST_04_INT1] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_04_INT1, 0, 31),
	[MTNR1_F_INT_HIST_05_FRAME_ID] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_05_FRAME_ID, 0, 15),
	[MTNR1_F_INT_HIST_05_INT0] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_05_INT0, 0, 31),
	[MTNR1_F_INT_HIST_05_INT1] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_05_INT1, 0, 31),
	[MTNR1_F_INT_HIST_06_FRAME_ID] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_06_FRAME_ID, 0, 15),
	[MTNR1_F_INT_HIST_06_INT0] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_06_INT0, 0, 31),
	[MTNR1_F_INT_HIST_06_INT1] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_06_INT1, 0, 31),
	[MTNR1_F_INT_HIST_07_FRAME_ID] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_07_FRAME_ID, 0, 15),
	[MTNR1_F_INT_HIST_07_INT0] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_07_INT0, 0, 31),
	[MTNR1_F_INT_HIST_07_INT1] = PMIO_FIELD_DESC(MTNR1_R_INT_HIST_07_INT1, 0, 31),
	[MTNR1_F_SECU_CTRL_SEQID] = PMIO_FIELD_DESC(MTNR1_R_SECU_CTRL_SEQID, 0, 2),
	[MTNR1_F_SECU_CTRL_TZINFO_SEQID_0] =
		PMIO_FIELD_DESC(MTNR1_R_SECU_CTRL_TZINFO_SEQID_0, 0, 31),
	[MTNR1_F_SECU_CTRL_TZINFO_SEQID_1] =
		PMIO_FIELD_DESC(MTNR1_R_SECU_CTRL_TZINFO_SEQID_1, 0, 31),
	[MTNR1_F_SECU_CTRL_TZINFO_SEQID_2] =
		PMIO_FIELD_DESC(MTNR1_R_SECU_CTRL_TZINFO_SEQID_2, 0, 31),
	[MTNR1_F_SECU_CTRL_TZINFO_SEQID_3] =
		PMIO_FIELD_DESC(MTNR1_R_SECU_CTRL_TZINFO_SEQID_3, 0, 31),
	[MTNR1_F_SECU_CTRL_TZINFO_SEQID_4] =
		PMIO_FIELD_DESC(MTNR1_R_SECU_CTRL_TZINFO_SEQID_4, 0, 31),
	[MTNR1_F_SECU_CTRL_TZINFO_SEQID_5] =
		PMIO_FIELD_DESC(MTNR1_R_SECU_CTRL_TZINFO_SEQID_5, 0, 31),
	[MTNR1_F_SECU_CTRL_TZINFO_SEQID_6] =
		PMIO_FIELD_DESC(MTNR1_R_SECU_CTRL_TZINFO_SEQID_6, 0, 31),
	[MTNR1_F_SECU_CTRL_TZINFO_SEQID_7] =
		PMIO_FIELD_DESC(MTNR1_R_SECU_CTRL_TZINFO_SEQID_7, 0, 31),
	[MTNR1_F_SECU_OTF_SEQ_ID_PROT_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_SECU_OTF_SEQ_ID_PROT_ENABLE, 0, 0),
	[MTNR1_F_PERF_MONITOR_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_PERF_MONITOR_ENABLE, 0, 4),
	[MTNR1_F_PERF_MONITOR_CLEAR] = PMIO_FIELD_DESC(MTNR1_R_PERF_MONITOR_CLEAR, 0, 4),
	[MTNR1_F_PERF_MONITOR_INT_USER_SEL] =
		PMIO_FIELD_DESC(MTNR1_R_PERF_MONITOR_INT_USER_SEL, 0, 5),
	[MTNR1_F_PERF_MONITOR_INT_START] = PMIO_FIELD_DESC(MTNR1_R_PERF_MONITOR_INT_START, 0, 31),
	[MTNR1_F_PERF_MONITOR_INT_END] = PMIO_FIELD_DESC(MTNR1_R_PERF_MONITOR_INT_END, 0, 31),
	[MTNR1_F_PERF_MONITOR_INT_USER] = PMIO_FIELD_DESC(MTNR1_R_PERF_MONITOR_INT_USER, 0, 31),
	[MTNR1_F_PERF_MONITOR_PROCESS_PRE_CONFIG] =
		PMIO_FIELD_DESC(MTNR1_R_PERF_MONITOR_PROCESS_PRE_CONFIG, 0, 31),
	[MTNR1_F_PERF_MONITOR_PROCESS_FRAME] =
		PMIO_FIELD_DESC(MTNR1_R_PERF_MONITOR_PROCESS_FRAME, 0, 31),
	[MTNR1_F_IP_MICRO] = PMIO_FIELD_DESC(MTNR1_R_IP_VERSION, 0, 15),
	[MTNR1_F_IP_MINOR] = PMIO_FIELD_DESC(MTNR1_R_IP_VERSION, 16, 23),
	[MTNR1_F_IP_MAJOR] = PMIO_FIELD_DESC(MTNR1_R_IP_VERSION, 24, 31),
	[MTNR1_F_CTRL_MICRO] = PMIO_FIELD_DESC(MTNR1_R_COMMON_CTRL_VERSION, 0, 15),
	[MTNR1_F_CTRL_MINOR] = PMIO_FIELD_DESC(MTNR1_R_COMMON_CTRL_VERSION, 16, 23),
	[MTNR1_F_CTRL_MAJOR] = PMIO_FIELD_DESC(MTNR1_R_COMMON_CTRL_VERSION, 24, 31),
	[MTNR1_F_QCH_STATUS] = PMIO_FIELD_DESC(MTNR1_R_QCH_STATUS, 0, 3),
	[MTNR1_F_IDLENESS_STATUS] = PMIO_FIELD_DESC(MTNR1_R_IDLENESS_STATUS, 0, 0),
	[MTNR1_F_CHAIN_IDLENESS_STATUS] = PMIO_FIELD_DESC(MTNR1_R_IDLENESS_STATUS, 16, 16),
	[MTNR1_F_DEBUG_COUNTER_0_SIG_SEL] = PMIO_FIELD_DESC(MTNR1_R_DEBUG_COUNTER_SIG_SEL, 0, 7),
	[MTNR1_F_DEBUG_COUNTER_1_SIG_SEL] = PMIO_FIELD_DESC(MTNR1_R_DEBUG_COUNTER_SIG_SEL, 8, 15),
	[MTNR1_F_DEBUG_COUNTER_2_SIG_SEL] = PMIO_FIELD_DESC(MTNR1_R_DEBUG_COUNTER_SIG_SEL, 16, 23),
	[MTNR1_F_DEBUG_COUNTER_3_SIG_SEL] = PMIO_FIELD_DESC(MTNR1_R_DEBUG_COUNTER_SIG_SEL, 24, 31),
	[MTNR1_F_DEBUG_COUNTER_0] = PMIO_FIELD_DESC(MTNR1_R_DEBUG_COUNTER_0, 0, 31),
	[MTNR1_F_DEBUG_COUNTER_1] = PMIO_FIELD_DESC(MTNR1_R_DEBUG_COUNTER_1, 0, 31),
	[MTNR1_F_DEBUG_COUNTER_2] = PMIO_FIELD_DESC(MTNR1_R_DEBUG_COUNTER_2, 0, 31),
	[MTNR1_F_DEBUG_COUNTER_3] = PMIO_FIELD_DESC(MTNR1_R_DEBUG_COUNTER_3, 0, 31),
	[MTNR1_F_IP_BUSY_MONITOR_0] = PMIO_FIELD_DESC(MTNR1_R_IP_BUSY_MONITOR_0, 0, 31),
	[MTNR1_F_IP_BUSY_MONITOR_1] = PMIO_FIELD_DESC(MTNR1_R_IP_BUSY_MONITOR_1, 0, 31),
	[MTNR1_F_IP_BUSY_MONITOR_2] = PMIO_FIELD_DESC(MTNR1_R_IP_BUSY_MONITOR_2, 0, 31),
	[MTNR1_F_IP_BUSY_MONITOR_3] = PMIO_FIELD_DESC(MTNR1_R_IP_BUSY_MONITOR_3, 0, 31),
	[MTNR1_F_IP_STALL_OUT_STATUS_0] = PMIO_FIELD_DESC(MTNR1_R_IP_STALL_OUT_STATUS_0, 0, 31),
	[MTNR1_F_IP_STALL_OUT_STATUS_1] = PMIO_FIELD_DESC(MTNR1_R_IP_STALL_OUT_STATUS_1, 0, 31),
	[MTNR1_F_IP_STALL_OUT_STATUS_2] = PMIO_FIELD_DESC(MTNR1_R_IP_STALL_OUT_STATUS_2, 0, 31),
	[MTNR1_F_IP_STALL_OUT_STATUS_3] = PMIO_FIELD_DESC(MTNR1_R_IP_STALL_OUT_STATUS_3, 0, 31),
	[MTNR1_F_STOPEN_CRC_STOP_VALID_COUNT] =
		PMIO_FIELD_DESC(MTNR1_R_STOPEN_CRC_STOP_VALID_COUNT, 0, 27),
	[MTNR1_F_SFR_ACCESS_LOG_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_ENABLE, 0, 0),
	[MTNR1_F_SFR_ACCESS_LOG_CLEAR] = PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_CLEAR, 0, 0),
	[MTNR1_F_SFR_ACCESS_LOG_0_ADJUST_RANGE] = PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_0, 0, 7),
	[MTNR1_F_SFR_ACCESS_LOG_0] = PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_0, 8, 31),
	[MTNR1_F_SFR_ACCESS_LOG_0_ADDRESS] =
		PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_0_ADDRESS, 0, 31),
	[MTNR1_F_SFR_ACCESS_LOG_1_ADJUST_RANGE] = PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_1, 0, 7),
	[MTNR1_F_SFR_ACCESS_LOG_1] = PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_1, 8, 31),
	[MTNR1_F_SFR_ACCESS_LOG_1_ADDRESS] =
		PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_1_ADDRESS, 0, 31),
	[MTNR1_F_SFR_ACCESS_LOG_2_ADJUST_RANGE] = PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_2, 0, 7),
	[MTNR1_F_SFR_ACCESS_LOG_2] = PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_2, 8, 31),
	[MTNR1_F_SFR_ACCESS_LOG_2_ADDRESS] =
		PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_2_ADDRESS, 0, 31),
	[MTNR1_F_SFR_ACCESS_LOG_3_ADJUST_RANGE] = PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_3, 0, 7),
	[MTNR1_F_SFR_ACCESS_LOG_3] = PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_3, 8, 31),
	[MTNR1_F_SFR_ACCESS_LOG_3_ADDRESS] =
		PMIO_FIELD_DESC(MTNR1_R_SFR_ACCESS_LOG_3_ADDRESS, 0, 31),
	[MTNR1_F_IP_ROL_RESET] = PMIO_FIELD_DESC(MTNR1_R_IP_ROL_RESET, 0, 0),
	[MTNR1_F_IP_ROL_MODE] = PMIO_FIELD_DESC(MTNR1_R_IP_ROL_MODE, 0, 1),
	[MTNR1_F_IP_ROL_SELECT] = PMIO_FIELD_DESC(MTNR1_R_IP_ROL_SELECT, 0, 19),
	[MTNR1_F_IP_INT_SRC_SEL] = PMIO_FIELD_DESC(MTNR1_R_IP_INT_ON_COL_ROW, 0, 1),
	[MTNR1_F_IP_INT_COL_EN] = PMIO_FIELD_DESC(MTNR1_R_IP_INT_ON_COL_ROW, 8, 8),
	[MTNR1_F_IP_INT_ROW_EN] = PMIO_FIELD_DESC(MTNR1_R_IP_INT_ON_COL_ROW, 16, 16),
	[MTNR1_F_IP_INT_COL_POS] = PMIO_FIELD_DESC(MTNR1_R_IP_INT_ON_COL_ROW_POS, 0, 15),
	[MTNR1_F_IP_INT_ROW_POS] = PMIO_FIELD_DESC(MTNR1_R_IP_INT_ON_COL_ROW_POS, 16, 31),
	[MTNR1_F_FREEZE_FOR_DEBUG] = PMIO_FIELD_DESC(MTNR1_R_FREEZE_FOR_DEBUG, 0, 0),
	[MTNR1_F_FREEZE_BY_SFR_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_FREEZE_EXTENSION_ENABLE, 0, 0),
	[MTNR1_F_FREEZE_BY_INT1_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_FREEZE_EXTENSION_ENABLE, 8, 8),
	[MTNR1_F_FREEZE_BY_INT0_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_FREEZE_EXTENSION_ENABLE, 16, 16),
	[MTNR1_F_FREEZE_SRC_SEL] = PMIO_FIELD_DESC(MTNR1_R_FREEZE_EN, 0, 1),
	[MTNR1_F_FREEZE_EN] = PMIO_FIELD_DESC(MTNR1_R_FREEZE_EN, 8, 8),
	[MTNR1_F_FREEZE_COL_POS] = PMIO_FIELD_DESC(MTNR1_R_FREEZE_COL_ROW_POS, 0, 15),
	[MTNR1_F_FREEZE_ROW_POS] = PMIO_FIELD_DESC(MTNR1_R_FREEZE_COL_ROW_POS, 16, 31),
	[MTNR1_F_FREEZE_CORRUPTED_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_FREEZE_CORRUPTED_ENABLE, 0, 0),
	[MTNR1_F_STAT_CINFIFODLFEWGT_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_ENABLE, 0, 0),
	[MTNR1_F_STAT_CINFIFODLFEWGT_STALL_BEFORE_FRAME_START_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_CONFIG, 0, 0),
	[MTNR1_F_STAT_CINFIFODLFEWGT_AUTO_RECOVERY_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_CONFIG, 1, 1),
	[MTNR1_F_STAT_CINFIFODLFEWGT_ROL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_CONFIG, 2, 2),
	[MTNR1_F_STAT_CINFIFODLFEWGT_ROL_RESET_ON_FRAME_START] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_CONFIG, 3, 3),
	[MTNR1_F_STAT_CINFIFODLFEWGT_DEBUG_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_CONFIG, 4, 4),
	[MTNR1_F_STAT_CINFIFODLFEWGT_STRGEN_MODE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_CONFIG, 5, 5),
	[MTNR1_F_STAT_CINFIFODLFEWGT_STRGEN_MODE_DATA_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_CONFIG, 6, 6),
	[MTNR1_F_STAT_CINFIFODLFEWGT_STRGEN_MODE_DATA] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_CONFIG, 16, 31),
	[MTNR1_F_STAT_CINFIFODLFEWGT_STALL_THROTTLE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_STALL_CTRL, 0, 0),
	[MTNR1_F_STAT_CINFIFODLFEWGT_INTERVAL_VBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_INTERVAL_VBLANK, 0, 31),
	[MTNR1_F_STAT_CINFIFODLFEWGT_INTERVAL_HBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_INTERVALS, 0, 15),
	[MTNR1_F_STAT_CINFIFODLFEWGT_INTERVAL_PIXEL] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_INTERVALS, 16, 31),
	[MTNR1_F_STAT_CINFIFODLFEWGT_OP_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_STATUS, 0, 8),
	[MTNR1_F_STAT_CINFIFODLFEWGT_ERROR_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_STATUS, 16, 24),
	[MTNR1_F_STAT_CINFIFODLFEWGT_COL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_INPUT_CNT, 0, 15),
	[MTNR1_F_STAT_CINFIFODLFEWGT_ROW_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_INPUT_CNT, 16, 31),
	[MTNR1_F_STAT_CINFIFODLFEWGT_STALL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_STALL_CNT, 0, 31),
	[MTNR1_F_STAT_CINFIFODLFEWGT_FIFO_FULLNESS] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_FIFO_FULLNESS, 0, 4),
	[MTNR1_F_STAT_CINFIFODLFEWGT_INT] = PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_INT, 0, 3),
	[MTNR1_F_STAT_CINFIFODLFEWGT_INT_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_INT_ENABLE, 0, 3),
	[MTNR1_F_STAT_CINFIFODLFEWGT_INT_STATUS] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_INT_STATUS, 0, 3),
	[MTNR1_F_STAT_CINFIFODLFEWGT_INT_CLEAR] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_INT_CLEAR, 0, 3),
	[MTNR1_F_STAT_CINFIFODLFEWGT_CORRUPTED_COND_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_CORRUPTED_COND_ENABLE, 0, 3),
	[MTNR1_F_STAT_CINFIFODLFEWGT_ROL_SELECT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_ROL_SELECT, 0, 3),
	[MTNR1_F_STAT_CINFIFODLFEWGT_INTERVAL_VBLANK_AR] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_INTERVAL_VBLANK_AR, 0, 31),
	[MTNR1_F_STAT_CINFIFODLFEWGT_INTERVAL_HBLANK_AR] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_INTERVAL_HBLANK_AR, 0, 15),
	[MTNR1_F_STAT_CINFIFODLFEWGT_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_STREAM_CRC, 0, 7),
	[MTNR1_F_STAT_CINFIFODLFEWGT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_CINFIFODLFEWGT_STREAM_CRC, 8, 15),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_ENABLE, 0, 0),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_VVALID_RISE_AT_FIRST_DATA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_CONFIG, 0, 0),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_AUTO_RECOVERY_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_CONFIG, 1, 1),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_ROL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_CONFIG, 2, 2),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_ROL_RESET_ON_FRAME_START] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_CONFIG, 3, 3),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_DEBUG_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_CONFIG, 4, 4),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_BACK_STALL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_CONFIG, 5, 5),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_STALL_THROTTLE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_STALL_CTRL, 0, 0),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_INTERVAL_VBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_INTERVAL_VBLANK, 0, 31),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_INTERVAL_HBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_INTERVALS, 0, 15),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_INTERVAL_PIXEL] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_INTERVALS, 16, 31),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_OP_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_STATUS, 0, 4),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_ERROR_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_STATUS, 16, 23),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_COL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_INPUT_CNT, 0, 15),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_ROW_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_INPUT_CNT, 16, 31),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_STALL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_STALL_CNT, 0, 31),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_FIFO_FULLNESS] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_FIFO_FULLNESS, 0, 4),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_VVALID_RISE_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_VVALID_RISE_MODE, 16, 16),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_INT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_INT, 0, 2),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_INT_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_INT_ENABLE, 0, 2),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_INT_STATUS] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_INT_STATUS, 0, 2),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_INT_CLEAR] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_INT_CLEAR, 0, 2),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_CORRUPTED_COND_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_CORRUPTED_COND_ENABLE, 0, 2),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_ROL_SELECT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_ROL_SELECT, 0, 2),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_STREAM_CRC, 0, 7),
	[MTNR1_F_STAT_COUTFIFOMTNR0WGT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_COUTFIFOMTNR0WGT_STREAM_CRC, 8, 15),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_ENABLE, 0, 0),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_VVALID_RISE_AT_FIRST_DATA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_CONFIG, 0, 0),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_AUTO_RECOVERY_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_CONFIG, 1, 1),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_ROL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_CONFIG, 2, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_ROL_RESET_ON_FRAME_START] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_CONFIG, 3, 3),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_DEBUG_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_CONFIG, 4, 4),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_BACK_STALL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_CONFIG, 5, 5),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_STALL_THROTTLE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_STALL_CTRL, 0, 0),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_INTERVAL_VBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_INTERVAL_VBLANK, 0, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_INTERVAL_HBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_INTERVALS, 0, 15),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_INTERVAL_PIXEL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_INTERVALS, 16, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_OP_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_STATUS, 0, 4),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_ERROR_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_STATUS, 16, 23),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_COL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_INPUT_CNT, 0, 15),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_ROW_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_INPUT_CNT, 16, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_STALL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_STALL_CNT, 0, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_FIFO_FULLNESS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_FIFO_FULLNESS, 0, 4),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_VVALID_RISE_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_VVALID_RISE_MODE, 16, 16),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_INT] = PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_INT, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_INT_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_INT_ENABLE, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_INT_STATUS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_INT_STATUS, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_INT_CLEAR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_INT_CLEAR, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_CORRUPTED_COND_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_CORRUPTED_COND_ENABLE, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_ROL_SELECT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_ROL_SELECT, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_STREAM_CRC, 0, 7),
	[MTNR1_F_YUV_COUTFIFOMSNRL1_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL1_STREAM_CRC, 8, 15),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_ENABLE, 0, 0),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_VVALID_RISE_AT_FIRST_DATA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_CONFIG, 0, 0),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_AUTO_RECOVERY_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_CONFIG, 1, 1),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_ROL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_CONFIG, 2, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_ROL_RESET_ON_FRAME_START] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_CONFIG, 3, 3),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_DEBUG_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_CONFIG, 4, 4),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_BACK_STALL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_CONFIG, 5, 5),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_STALL_THROTTLE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_STALL_CTRL, 0, 0),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_INTERVAL_VBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_INTERVAL_VBLANK, 0, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_INTERVAL_HBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_INTERVALS, 0, 15),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_INTERVAL_PIXEL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_INTERVALS, 16, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_OP_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_STATUS, 0, 4),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_ERROR_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_STATUS, 16, 23),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_COL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_INPUT_CNT, 0, 15),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_ROW_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_INPUT_CNT, 16, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_STALL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_STALL_CNT, 0, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_FIFO_FULLNESS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_FIFO_FULLNESS, 0, 4),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_VVALID_RISE_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_VVALID_RISE_MODE, 16, 16),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_INT] = PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_INT, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_INT_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_INT_ENABLE, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_INT_STATUS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_INT_STATUS, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_INT_CLEAR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_INT_CLEAR, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_CORRUPTED_COND_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_CORRUPTED_COND_ENABLE, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_ROL_SELECT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_ROL_SELECT, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_STREAM_CRC, 0, 7),
	[MTNR1_F_YUV_COUTFIFOMSNRL2_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL2_STREAM_CRC, 8, 15),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_ENABLE, 0, 0),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_VVALID_RISE_AT_FIRST_DATA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_CONFIG, 0, 0),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_AUTO_RECOVERY_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_CONFIG, 1, 1),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_ROL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_CONFIG, 2, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_ROL_RESET_ON_FRAME_START] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_CONFIG, 3, 3),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_DEBUG_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_CONFIG, 4, 4),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_BACK_STALL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_CONFIG, 5, 5),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_STALL_THROTTLE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_STALL_CTRL, 0, 0),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_INTERVAL_VBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_INTERVAL_VBLANK, 0, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_INTERVAL_HBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_INTERVALS, 0, 15),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_INTERVAL_PIXEL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_INTERVALS, 16, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_OP_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_STATUS, 0, 4),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_ERROR_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_STATUS, 16, 23),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_COL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_INPUT_CNT, 0, 15),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_ROW_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_INPUT_CNT, 16, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_STALL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_STALL_CNT, 0, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_FIFO_FULLNESS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_FIFO_FULLNESS, 0, 4),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_VVALID_RISE_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_VVALID_RISE_MODE, 16, 16),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_INT] = PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_INT, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_INT_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_INT_ENABLE, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_INT_STATUS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_INT_STATUS, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_INT_CLEAR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_INT_CLEAR, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_CORRUPTED_COND_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_CORRUPTED_COND_ENABLE, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_ROL_SELECT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_ROL_SELECT, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_STREAM_CRC, 0, 7),
	[MTNR1_F_YUV_COUTFIFOMSNRL3_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL3_STREAM_CRC, 8, 15),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_ENABLE, 0, 0),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_VVALID_RISE_AT_FIRST_DATA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_CONFIG, 0, 0),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_AUTO_RECOVERY_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_CONFIG, 1, 1),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_ROL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_CONFIG, 2, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_ROL_RESET_ON_FRAME_START] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_CONFIG, 3, 3),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_DEBUG_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_CONFIG, 4, 4),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_BACK_STALL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_CONFIG, 5, 5),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_STALL_THROTTLE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_STALL_CTRL, 0, 0),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_INTERVAL_VBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_INTERVAL_VBLANK, 0, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_INTERVAL_HBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_INTERVALS, 0, 15),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_INTERVAL_PIXEL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_INTERVALS, 16, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_OP_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_STATUS, 0, 4),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_ERROR_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_STATUS, 16, 23),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_COL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_INPUT_CNT, 0, 15),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_ROW_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_INPUT_CNT, 16, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_STALL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_STALL_CNT, 0, 31),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_FIFO_FULLNESS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_FIFO_FULLNESS, 0, 4),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_VVALID_RISE_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_VVALID_RISE_MODE, 16, 16),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_INT] = PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_INT, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_INT_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_INT_ENABLE, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_INT_STATUS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_INT_STATUS, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_INT_CLEAR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_INT_CLEAR, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_CORRUPTED_COND_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_CORRUPTED_COND_ENABLE, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_ROL_SELECT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_ROL_SELECT, 0, 2),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_STREAM_CRC, 0, 7),
	[MTNR1_F_YUV_COUTFIFOMSNRL4_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFOMSNRL4_STREAM_CRC, 8, 15),
	[MTNR1_F_YUV_COUTFIFODLFECURR_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_ENABLE, 0, 0),
	[MTNR1_F_YUV_COUTFIFODLFECURR_VVALID_RISE_AT_FIRST_DATA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_CONFIG, 0, 0),
	[MTNR1_F_YUV_COUTFIFODLFECURR_AUTO_RECOVERY_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_CONFIG, 1, 1),
	[MTNR1_F_YUV_COUTFIFODLFECURR_ROL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_CONFIG, 2, 2),
	[MTNR1_F_YUV_COUTFIFODLFECURR_ROL_RESET_ON_FRAME_START] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_CONFIG, 3, 3),
	[MTNR1_F_YUV_COUTFIFODLFECURR_DEBUG_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_CONFIG, 4, 4),
	[MTNR1_F_YUV_COUTFIFODLFECURR_BACK_STALL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_CONFIG, 5, 5),
	[MTNR1_F_YUV_COUTFIFODLFECURR_STALL_THROTTLE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_STALL_CTRL, 0, 0),
	[MTNR1_F_YUV_COUTFIFODLFECURR_INTERVAL_VBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_INTERVAL_VBLANK, 0, 31),
	[MTNR1_F_YUV_COUTFIFODLFECURR_INTERVAL_HBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_INTERVALS, 0, 15),
	[MTNR1_F_YUV_COUTFIFODLFECURR_INTERVAL_PIXEL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_INTERVALS, 16, 31),
	[MTNR1_F_YUV_COUTFIFODLFECURR_OP_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_STATUS, 0, 4),
	[MTNR1_F_YUV_COUTFIFODLFECURR_ERROR_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_STATUS, 16, 23),
	[MTNR1_F_YUV_COUTFIFODLFECURR_COL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_INPUT_CNT, 0, 15),
	[MTNR1_F_YUV_COUTFIFODLFECURR_ROW_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_INPUT_CNT, 16, 31),
	[MTNR1_F_YUV_COUTFIFODLFECURR_STALL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_STALL_CNT, 0, 31),
	[MTNR1_F_YUV_COUTFIFODLFECURR_FIFO_FULLNESS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_FIFO_FULLNESS, 0, 4),
	[MTNR1_F_YUV_COUTFIFODLFECURR_VVALID_RISE_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_VVALID_RISE_MODE, 16, 16),
	[MTNR1_F_YUV_COUTFIFODLFECURR_INT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_INT, 0, 2),
	[MTNR1_F_YUV_COUTFIFODLFECURR_INT_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_INT_ENABLE, 0, 2),
	[MTNR1_F_YUV_COUTFIFODLFECURR_INT_STATUS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_INT_STATUS, 0, 2),
	[MTNR1_F_YUV_COUTFIFODLFECURR_INT_CLEAR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_INT_CLEAR, 0, 2),
	[MTNR1_F_YUV_COUTFIFODLFECURR_CORRUPTED_COND_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_CORRUPTED_COND_ENABLE, 0, 2),
	[MTNR1_F_YUV_COUTFIFODLFECURR_ROL_SELECT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_ROL_SELECT, 0, 2),
	[MTNR1_F_YUV_COUTFIFODLFECURR_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_STREAM_CRC, 0, 7),
	[MTNR1_F_YUV_COUTFIFODLFECURR_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFECURR_STREAM_CRC, 8, 15),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_ENABLE, 0, 0),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_VVALID_RISE_AT_FIRST_DATA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_CONFIG, 0, 0),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_AUTO_RECOVERY_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_CONFIG, 1, 1),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_ROL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_CONFIG, 2, 2),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_ROL_RESET_ON_FRAME_START] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_CONFIG, 3, 3),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_DEBUG_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_CONFIG, 4, 4),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_BACK_STALL_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_CONFIG, 5, 5),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_STALL_THROTTLE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_STALL_CTRL, 0, 0),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_INTERVAL_VBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_INTERVAL_VBLANK, 0, 31),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_INTERVAL_HBLANK] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_INTERVALS, 0, 15),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_INTERVAL_PIXEL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_INTERVALS, 16, 31),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_OP_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_STATUS, 0, 4),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_ERROR_STATE_MONITOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_STATUS, 16, 23),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_COL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_INPUT_CNT, 0, 15),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_ROW_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_INPUT_CNT, 16, 31),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_STALL_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_STALL_CNT, 0, 31),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_FIFO_FULLNESS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_FIFO_FULLNESS, 0, 4),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_VVALID_RISE_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_VVALID_RISE_MODE, 16, 16),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_INT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_INT, 0, 2),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_INT_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_INT_ENABLE, 0, 2),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_INT_STATUS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_INT_STATUS, 0, 2),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_INT_CLEAR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_INT_CLEAR, 0, 2),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_CORRUPTED_COND_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_CORRUPTED_COND_ENABLE, 0, 2),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_ROL_SELECT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_ROL_SELECT, 0, 2),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_CRC_SEED] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_STREAM_CRC, 0, 7),
	[MTNR1_F_YUV_COUTFIFODLFEPREV_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_COUTFIFODLFEPREV_STREAM_CRC, 8, 15),
	[MTNR1_F_YUV_RDMACL_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_EN, 0, 0),
	[MTNR1_F_YUV_RDMACL_CLK_ALWAYS_ON_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_EN, 1, 1),
	[MTNR1_F_YUV_RDMACL_SBWC_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACL_AFBC_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMACL_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMACL_TETRA_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMACL_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMACL_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMACL_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMACL_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMACL_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMACL_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMACL_MONO_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMACL_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMACL_HEIGHT] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMACL_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMACL_MAX_MO] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMACL_QURGENT_MO] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMACL_LINEGAP] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMACL_BUSINFO] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACL_IMG_CRC_1P] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_IMG_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMACL_MON_STATUS0] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMACL_MON_STATUS1] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMACL_MON_STATUS2] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMACL_MON_STATUS3] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMACL_WLU_CONTROL] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACL_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMACL_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACL_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_STAT_RDMASEGL1_EN] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_EN, 0, 0),
	[MTNR1_F_STAT_RDMASEGL1_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_EN, 1, 1),
	[MTNR1_F_STAT_RDMASEGL1_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_DATA_FORMAT, 0, 4),
	[MTNR1_F_STAT_RDMASEGL1_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_DATA_FORMAT, 8, 13),
	[MTNR1_F_STAT_RDMASEGL1_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_DATA_FORMAT, 16, 19),
	[MTNR1_F_STAT_RDMASEGL1_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_DATA_FORMAT, 21, 21),
	[MTNR1_F_STAT_RDMASEGL1_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_DATA_FORMAT, 22, 22),
	[MTNR1_F_STAT_RDMASEGL1_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_WIDTH, 0, 16),
	[MTNR1_F_STAT_RDMASEGL1_HEIGHT] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_HEIGHT, 0, 13),
	[MTNR1_F_STAT_RDMASEGL1_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_STAT_RDMASEGL1_MAX_MO] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_MAX_MO, 0, 8),
	[MTNR1_F_STAT_RDMASEGL1_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_MAX_MO, 16, 24),
	[MTNR1_F_STAT_RDMASEGL1_LINEGAP] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_LINEGAP, 0, 15),
	[MTNR1_F_STAT_RDMASEGL1_BUSINFO] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_BUSINFO, 0, 10),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL1_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_MON_STATUS0, 0, 31),
	[MTNR1_F_STAT_RDMASEGL1_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_MON_STATUS1, 0, 31),
	[MTNR1_F_STAT_RDMASEGL1_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_MON_STATUS2, 0, 31),
	[MTNR1_F_STAT_RDMASEGL1_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_MON_STATUS3, 0, 31),
	[MTNR1_F_STAT_RDMASEGL1_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL1_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_STAT_RDMASEGL2_EN] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_EN, 0, 0),
	[MTNR1_F_STAT_RDMASEGL2_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_EN, 1, 1),
	[MTNR1_F_STAT_RDMASEGL2_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_DATA_FORMAT, 0, 4),
	[MTNR1_F_STAT_RDMASEGL2_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_DATA_FORMAT, 8, 13),
	[MTNR1_F_STAT_RDMASEGL2_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_DATA_FORMAT, 16, 19),
	[MTNR1_F_STAT_RDMASEGL2_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_DATA_FORMAT, 21, 21),
	[MTNR1_F_STAT_RDMASEGL2_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_DATA_FORMAT, 22, 22),
	[MTNR1_F_STAT_RDMASEGL2_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_WIDTH, 0, 16),
	[MTNR1_F_STAT_RDMASEGL2_HEIGHT] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_HEIGHT, 0, 13),
	[MTNR1_F_STAT_RDMASEGL2_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_STAT_RDMASEGL2_MAX_MO] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_MAX_MO, 0, 8),
	[MTNR1_F_STAT_RDMASEGL2_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_MAX_MO, 16, 24),
	[MTNR1_F_STAT_RDMASEGL2_LINEGAP] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_LINEGAP, 0, 15),
	[MTNR1_F_STAT_RDMASEGL2_BUSINFO] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_BUSINFO, 0, 10),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL2_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_MON_STATUS0, 0, 31),
	[MTNR1_F_STAT_RDMASEGL2_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_MON_STATUS1, 0, 31),
	[MTNR1_F_STAT_RDMASEGL2_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_MON_STATUS2, 0, 31),
	[MTNR1_F_STAT_RDMASEGL2_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_MON_STATUS3, 0, 31),
	[MTNR1_F_STAT_RDMASEGL2_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL2_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_STAT_RDMASEGL3_EN] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_EN, 0, 0),
	[MTNR1_F_STAT_RDMASEGL3_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_EN, 1, 1),
	[MTNR1_F_STAT_RDMASEGL3_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_DATA_FORMAT, 0, 4),
	[MTNR1_F_STAT_RDMASEGL3_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_DATA_FORMAT, 8, 13),
	[MTNR1_F_STAT_RDMASEGL3_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_DATA_FORMAT, 16, 19),
	[MTNR1_F_STAT_RDMASEGL3_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_DATA_FORMAT, 21, 21),
	[MTNR1_F_STAT_RDMASEGL3_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_DATA_FORMAT, 22, 22),
	[MTNR1_F_STAT_RDMASEGL3_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_WIDTH, 0, 16),
	[MTNR1_F_STAT_RDMASEGL3_HEIGHT] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_HEIGHT, 0, 13),
	[MTNR1_F_STAT_RDMASEGL3_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_STAT_RDMASEGL3_MAX_MO] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_MAX_MO, 0, 8),
	[MTNR1_F_STAT_RDMASEGL3_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_MAX_MO, 16, 24),
	[MTNR1_F_STAT_RDMASEGL3_LINEGAP] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_LINEGAP, 0, 15),
	[MTNR1_F_STAT_RDMASEGL3_BUSINFO] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_BUSINFO, 0, 10),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL3_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_MON_STATUS0, 0, 31),
	[MTNR1_F_STAT_RDMASEGL3_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_MON_STATUS1, 0, 31),
	[MTNR1_F_STAT_RDMASEGL3_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_MON_STATUS2, 0, 31),
	[MTNR1_F_STAT_RDMASEGL3_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_MON_STATUS3, 0, 31),
	[MTNR1_F_STAT_RDMASEGL3_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL3_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_STAT_RDMASEGL4_EN] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_EN, 0, 0),
	[MTNR1_F_STAT_RDMASEGL4_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_EN, 1, 1),
	[MTNR1_F_STAT_RDMASEGL4_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_DATA_FORMAT, 0, 4),
	[MTNR1_F_STAT_RDMASEGL4_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_DATA_FORMAT, 8, 13),
	[MTNR1_F_STAT_RDMASEGL4_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_DATA_FORMAT, 16, 19),
	[MTNR1_F_STAT_RDMASEGL4_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_DATA_FORMAT, 21, 21),
	[MTNR1_F_STAT_RDMASEGL4_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_DATA_FORMAT, 22, 22),
	[MTNR1_F_STAT_RDMASEGL4_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_WIDTH, 0, 16),
	[MTNR1_F_STAT_RDMASEGL4_HEIGHT] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_HEIGHT, 0, 13),
	[MTNR1_F_STAT_RDMASEGL4_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_STAT_RDMASEGL4_MAX_MO] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_MAX_MO, 0, 8),
	[MTNR1_F_STAT_RDMASEGL4_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_MAX_MO, 16, 24),
	[MTNR1_F_STAT_RDMASEGL4_LINEGAP] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_LINEGAP, 0, 15),
	[MTNR1_F_STAT_RDMASEGL4_BUSINFO] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_BUSINFO, 0, 10),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMASEGL4_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_MON_STATUS0, 0, 31),
	[MTNR1_F_STAT_RDMASEGL4_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_MON_STATUS1, 0, 31),
	[MTNR1_F_STAT_RDMASEGL4_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_MON_STATUS2, 0, 31),
	[MTNR1_F_STAT_RDMASEGL4_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_MON_STATUS3, 0, 31),
	[MTNR1_F_STAT_RDMASEGL4_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMASEGL4_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_EN] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_EN, 0, 0),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_EN, 1, 1),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_COMP_CONTROL, 0, 1),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_COMP_CONTROL, 2, 2),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_COMP_CONTROL, 3, 3),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_COMP_CONTROL, 4, 4),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_COMP_CONTROL, 6, 6),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_DATA_FORMAT, 0, 4),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_DATA_FORMAT, 8, 13),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_DATA_FORMAT, 16, 19),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_DATA_FORMAT, 21, 21),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_DATA_FORMAT, 22, 22),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_MONO_MODE, 0, 0),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_WIDTH, 0, 16),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_HEIGHT, 0, 13),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_MAX_MO, 0, 8),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_MAX_MO, 16, 24),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_LINEGAP, 0, 15),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_BUSINFO, 0, 10),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_MON_STATUS0, 0, 31),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_MON_STATUS1, 0, 31),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_MON_STATUS2, 0, 31),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_MON_STATUS3, 0, 31),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_CACHE_CONTROL, 0, 0),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_CACHE_CONTROL, 1, 1),
	[MTNR1_F_STAT_RDMAMVGEOMATCH_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAMVGEOMATCH_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_EN] = PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_EN, 0, 0),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_EN, 1, 1),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_COMP_CONTROL, 0, 1),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_COMP_CONTROL, 2, 2),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_COMP_CONTROL, 3, 3),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_COMP_CONTROL, 4, 4),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_COMP_CONTROL, 6, 6),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_DATA_FORMAT, 0, 4),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_DATA_FORMAT, 8, 13),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_DATA_FORMAT, 16, 19),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_DATA_FORMAT, 21, 21),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_DATA_FORMAT, 22, 22),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_MONO_MODE, 0, 0),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_WIDTH, 0, 16),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_HEIGHT, 0, 13),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_MAX_MO, 0, 8),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_MAX_MO, 16, 24),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_LINEGAP, 0, 15),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_BUSINFO, 0, 10),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_IMG_CRC_1P, 0, 31),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_MON_STATUS0, 0, 31),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_MON_STATUS1, 0, 31),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_MON_STATUS2, 0, 31),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_MON_STATUS3, 0, 31),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_CACHE_CONTROL, 0, 0),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_CACHE_CONTROL, 1, 1),
	[MTNR1_F_STAT_RDMAPREVWGTINL1_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_RDMAPREVWGTINL1_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL1Y_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_EN, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL1Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_EN, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL1Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL1Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMAPREVINL1Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMAPREVINL1Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMAPREVINL1Y_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL1Y_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL1Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMAPREVINL1Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMAPREVINL1Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMAPREVINL1Y_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMAPREVINL1Y_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMAPREVINL1Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL1Y_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL1Y_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL1Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL1Y_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMAPREVINL1Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL1Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1Y_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_IMG_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_HEADER_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL1Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL1Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL1U_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_EN, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL1U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_EN, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL1U_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL1U_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMAPREVINL1U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMAPREVINL1U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMAPREVINL1U_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL1U_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL1U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMAPREVINL1U_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMAPREVINL1U_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMAPREVINL1U_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMAPREVINL1U_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMAPREVINL1U_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL1U_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL1U_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL1U_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL1U_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMAPREVINL1U_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL1U_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1U_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_IMG_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_HEADER_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1U_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL1U_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL1U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1U_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL1V_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_EN, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL1V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_EN, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL1V_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL1V_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMAPREVINL1V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMAPREVINL1V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMAPREVINL1V_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL1V_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL1V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMAPREVINL1V_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMAPREVINL1V_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMAPREVINL1V_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMAPREVINL1V_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMAPREVINL1V_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL1V_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL1V_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL1V_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL1V_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMAPREVINL1V_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL1V_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL1V_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_IMG_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_HEADER_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL1V_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL1V_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL1V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL1V_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL2Y_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_EN, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL2Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_EN, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL2Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL2Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMAPREVINL2Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMAPREVINL2Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMAPREVINL2Y_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL2Y_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL2Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMAPREVINL2Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMAPREVINL2Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMAPREVINL2Y_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMAPREVINL2Y_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMAPREVINL2Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL2Y_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL2Y_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL2Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL2Y_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMAPREVINL2Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL2Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2Y_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_IMG_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_HEADER_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL2Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL2Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL2U_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_EN, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL2U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_EN, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL2U_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL2U_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMAPREVINL2U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMAPREVINL2U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMAPREVINL2U_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL2U_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL2U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMAPREVINL2U_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMAPREVINL2U_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMAPREVINL2U_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMAPREVINL2U_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMAPREVINL2U_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL2U_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL2U_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL2U_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL2U_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMAPREVINL2U_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL2U_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2U_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_IMG_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_HEADER_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2U_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL2U_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL2U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2U_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL2V_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_EN, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL2V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_EN, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL2V_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL2V_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMAPREVINL2V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMAPREVINL2V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMAPREVINL2V_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL2V_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL2V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMAPREVINL2V_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMAPREVINL2V_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMAPREVINL2V_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMAPREVINL2V_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMAPREVINL2V_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL2V_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL2V_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL2V_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL2V_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMAPREVINL2V_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL2V_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL2V_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_IMG_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_HEADER_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL2V_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL2V_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL2V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL2V_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL3Y_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_EN, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL3Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_EN, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL3Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL3Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMAPREVINL3Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMAPREVINL3Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMAPREVINL3Y_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL3Y_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL3Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMAPREVINL3Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMAPREVINL3Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMAPREVINL3Y_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMAPREVINL3Y_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMAPREVINL3Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL3Y_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL3Y_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL3Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL3Y_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMAPREVINL3Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL3Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3Y_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_IMG_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_HEADER_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL3Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL3Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL3U_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_EN, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL3U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_EN, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL3U_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL3U_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMAPREVINL3U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMAPREVINL3U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMAPREVINL3U_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL3U_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL3U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMAPREVINL3U_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMAPREVINL3U_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMAPREVINL3U_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMAPREVINL3U_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMAPREVINL3U_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL3U_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL3U_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL3U_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL3U_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMAPREVINL3U_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL3U_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3U_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_IMG_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_HEADER_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3U_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL3U_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL3U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3U_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL3V_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_EN, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL3V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_EN, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL3V_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL3V_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMAPREVINL3V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMAPREVINL3V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMAPREVINL3V_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL3V_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL3V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMAPREVINL3V_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMAPREVINL3V_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMAPREVINL3V_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMAPREVINL3V_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMAPREVINL3V_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL3V_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL3V_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL3V_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL3V_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMAPREVINL3V_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL3V_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL3V_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_IMG_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_HEADER_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL3V_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL3V_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL3V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL3V_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL4Y_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_EN, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL4Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_EN, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL4Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL4Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMAPREVINL4Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMAPREVINL4Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMAPREVINL4Y_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL4Y_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL4Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMAPREVINL4Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMAPREVINL4Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMAPREVINL4Y_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMAPREVINL4Y_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMAPREVINL4Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL4Y_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL4Y_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL4Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL4Y_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMAPREVINL4Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL4Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4Y_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_IMG_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_HEADER_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL4Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL4Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL4U_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_EN, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL4U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_EN, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL4U_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL4U_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMAPREVINL4U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMAPREVINL4U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMAPREVINL4U_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL4U_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL4U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMAPREVINL4U_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMAPREVINL4U_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMAPREVINL4U_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMAPREVINL4U_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMAPREVINL4U_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL4U_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL4U_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL4U_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL4U_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMAPREVINL4U_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL4U_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4U_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_IMG_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_HEADER_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4U_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL4U_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL4U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4U_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL4V_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_EN, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL4V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_EN, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL4V_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL4V_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMAPREVINL4V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMAPREVINL4V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMAPREVINL4V_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL4V_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL4V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMAPREVINL4V_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMAPREVINL4V_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMAPREVINL4V_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMAPREVINL4V_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMAPREVINL4V_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL4V_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMAPREVINL4V_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL4V_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMAPREVINL4V_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMAPREVINL4V_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMAPREVINL4V_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMAPREVINL4V_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_IMG_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_HEADER_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_HEADER_CRC_1P, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMAPREVINL4V_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMAPREVINL4V_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMAPREVINL4V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMAPREVINL4V_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL1Y_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_EN, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL1Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_EN, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL1Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL1Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMACURRINL1Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMACURRINL1Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMACURRINL1Y_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL1Y_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL1Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMACURRINL1Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMACURRINL1Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMACURRINL1Y_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMACURRINL1Y_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMACURRINL1Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL1Y_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL1Y_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL1Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL1Y_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMACURRINL1Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL1Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL1Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL1Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL1U_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_EN, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL1U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_EN, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL1U_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL1U_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMACURRINL1U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMACURRINL1U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMACURRINL1U_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL1U_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL1U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMACURRINL1U_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMACURRINL1U_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMACURRINL1U_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMACURRINL1U_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMACURRINL1U_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL1U_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL1U_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMACURRINL1U_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL1U_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL1U_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMACURRINL1U_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL1U_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1U_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1U_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL1U_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL1U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1U_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL1V_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_EN, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL1V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_EN, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL1V_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL1V_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMACURRINL1V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMACURRINL1V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMACURRINL1V_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL1V_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL1V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMACURRINL1V_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMACURRINL1V_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMACURRINL1V_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMACURRINL1V_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMACURRINL1V_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL1V_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL1V_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMACURRINL1V_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL1V_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL1V_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMACURRINL1V_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL1V_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL1V_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL1V_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL1V_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL1V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL1V_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL2Y_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_EN, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL2Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_EN, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL2Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL2Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMACURRINL2Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMACURRINL2Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMACURRINL2Y_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL2Y_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL2Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMACURRINL2Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMACURRINL2Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMACURRINL2Y_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMACURRINL2Y_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMACURRINL2Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL2Y_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL2Y_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL2Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL2Y_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMACURRINL2Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL2Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL2Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL2Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL2U_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_EN, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL2U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_EN, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL2U_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL2U_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMACURRINL2U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMACURRINL2U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMACURRINL2U_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL2U_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL2U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMACURRINL2U_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMACURRINL2U_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMACURRINL2U_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMACURRINL2U_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMACURRINL2U_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL2U_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL2U_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMACURRINL2U_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL2U_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL2U_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMACURRINL2U_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL2U_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2U_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2U_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL2U_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL2U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2U_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL2V_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_EN, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL2V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_EN, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL2V_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL2V_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMACURRINL2V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMACURRINL2V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMACURRINL2V_COMP_ERROR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_COMP_ERROR_MODE, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL2V_COMP_ERROR_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_COMP_ERROR_VALUE, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL2V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMACURRINL2V_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMACURRINL2V_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMACURRINL2V_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMACURRINL2V_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMACURRINL2V_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL2V_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL2V_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMACURRINL2V_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL2V_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL2V_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMACURRINL2V_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL2V_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL2V_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL2V_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL2V_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL2V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL2V_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL3Y_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_EN, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL3Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_EN, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL3Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL3Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMACURRINL3Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMACURRINL3Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMACURRINL3Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMACURRINL3Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMACURRINL3Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMACURRINL3Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMACURRINL3Y_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMACURRINL3Y_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMACURRINL3Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL3Y_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMACURRINL3Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMACURRINL3Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL3Y_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMACURRINL3Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL3Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL3Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL3Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL3U_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_EN, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL3U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_EN, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL3U_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL3U_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMACURRINL3U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMACURRINL3U_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMACURRINL3U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMACURRINL3U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMACURRINL3U_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMACURRINL3U_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMACURRINL3U_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMACURRINL3U_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMACURRINL3U_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL3U_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMACURRINL3U_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMACURRINL3U_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL3U_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMACURRINL3U_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL3U_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3U_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3U_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3U_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3U_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3U_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL3U_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL3U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3U_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL3V_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_EN, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL3V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_EN, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL3V_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL3V_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMACURRINL3V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMACURRINL3V_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMACURRINL3V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMACURRINL3V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMACURRINL3V_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMACURRINL3V_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMACURRINL3V_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMACURRINL3V_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMACURRINL3V_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL3V_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMACURRINL3V_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMACURRINL3V_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL3V_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMACURRINL3V_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL3V_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL3V_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3V_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3V_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3V_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL3V_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL3V_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL3V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL3V_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL4Y_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_EN, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL4Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_EN, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL4Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL4Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMACURRINL4Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMACURRINL4Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMACURRINL4Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMACURRINL4Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMACURRINL4Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMACURRINL4Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMACURRINL4Y_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMACURRINL4Y_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMACURRINL4Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL4Y_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMACURRINL4Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMACURRINL4Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL4Y_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMACURRINL4Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL4Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL4Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL4Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL4U_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_EN, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL4U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_EN, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL4U_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL4U_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMACURRINL4U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMACURRINL4U_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMACURRINL4U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMACURRINL4U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMACURRINL4U_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMACURRINL4U_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMACURRINL4U_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMACURRINL4U_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMACURRINL4U_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL4U_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMACURRINL4U_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMACURRINL4U_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL4U_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMACURRINL4U_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL4U_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4U_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4U_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4U_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4U_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4U_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL4U_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL4U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4U_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL4V_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_EN, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL4V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_EN, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL4V_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_RDMACURRINL4V_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_RDMACURRINL4V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_RDMACURRINL4V_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_RDMACURRINL4V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_RDMACURRINL4V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_RDMACURRINL4V_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_RDMACURRINL4V_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_RDMACURRINL4V_DATA_FORMAT_MSBALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_DATA_FORMAT, 21, 21),
	[MTNR1_F_YUV_RDMACURRINL4V_DATA_FORMAT_MSBALIGN_UNSIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_DATA_FORMAT, 22, 22),
	[MTNR1_F_YUV_RDMACURRINL4V_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL4V_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_WIDTH, 0, 16),
	[MTNR1_F_YUV_RDMACURRINL4V_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_HEIGHT, 0, 13),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_RDMACURRINL4V_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_MAX_MO, 0, 8),
	[MTNR1_F_YUV_RDMACURRINL4V_QURGENT_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_MAX_MO, 16, 24),
	[MTNR1_F_YUV_RDMACURRINL4V_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_LINEGAP, 0, 15),
	[MTNR1_F_YUV_RDMACURRINL4V_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_BUSINFO, 0, 10),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_RDMACURRINL4V_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4V_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4V_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4V_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_RDMACURRINL4V_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_RDMACURRINL4V_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_RDMACURRINL4V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_RDMACURRINL4V_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_EN, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_EN, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_DATA_FORMAT, 24, 24),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_DATA_FORMAT, 28, 28),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_DATA_FORMAT, 31, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_WIDTH, 0, 16),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEIGHT, 0, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_MAX_MO, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_LINEGAP, 0, 15),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_BUSINFO, 0, 10),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_AXI_DEBUG_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_AXI_DEBUG_CONTROL, 16, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_AXI_DEBUG_0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_AXI_DEBUG_1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1Y_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1Y_AXI_DEBUG_2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_EN, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_EN, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_DATA_FORMAT, 24, 24),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_DATA_FORMAT, 28, 28),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_DATA_FORMAT, 31, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_WIDTH, 0, 16),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEIGHT, 0, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_MAX_MO, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_LINEGAP, 0, 15),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_BUSINFO, 0, 10),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_AXI_DEBUG_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_AXI_DEBUG_CONTROL, 16, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_AXI_DEBUG_0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_AXI_DEBUG_1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1U_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1U_AXI_DEBUG_2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_EN, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_EN, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_DATA_FORMAT, 24, 24),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_DATA_FORMAT, 28, 28),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_DATA_FORMAT, 31, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_COMP_LOSSY_QUALITY_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_COMP_LOSSY_QUALITY_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_WIDTH, 0, 16),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEIGHT, 0, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_STRIDE_1P, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_MAX_MO, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_LINEGAP, 0, 15),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_BUSINFO, 0, 10),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_HEADER_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_AXI_DEBUG_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_AXI_DEBUG_CONTROL, 16, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_AXI_DEBUG_0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_AXI_DEBUG_1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL1V_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL1V_AXI_DEBUG_2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_EN, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_EN, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_DATA_FORMAT, 24, 24),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_DATA_FORMAT, 28, 28),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_DATA_FORMAT, 31, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_WIDTH, 0, 16),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_HEIGHT, 0, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_MAX_MO, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_LINEGAP, 0, 15),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_BUSINFO, 0, 10),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_AXI_DEBUG_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_AXI_DEBUG_CONTROL, 16, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_AXI_DEBUG_0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_AXI_DEBUG_1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2Y_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2Y_AXI_DEBUG_2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_EN, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_EN, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_DATA_FORMAT, 24, 24),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_DATA_FORMAT, 28, 28),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_DATA_FORMAT, 31, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_WIDTH, 0, 16),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_HEIGHT, 0, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_MAX_MO, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_LINEGAP, 0, 15),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_BUSINFO, 0, 10),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_AXI_DEBUG_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_AXI_DEBUG_CONTROL, 16, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_AXI_DEBUG_0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_AXI_DEBUG_1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2U_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2U_AXI_DEBUG_2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_EN, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_EN, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_DATA_FORMAT, 24, 24),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_DATA_FORMAT, 28, 28),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_DATA_FORMAT, 31, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_WIDTH, 0, 16),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_HEIGHT, 0, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_MAX_MO, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_LINEGAP, 0, 15),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_BUSINFO, 0, 10),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_AXI_DEBUG_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_AXI_DEBUG_CONTROL, 16, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_AXI_DEBUG_0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_AXI_DEBUG_1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL2V_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL2V_AXI_DEBUG_2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_EN, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_EN, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_DATA_FORMAT, 24, 24),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_DATA_FORMAT, 28, 28),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_DATA_FORMAT, 31, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_WIDTH, 0, 16),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_HEIGHT, 0, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_MAX_MO, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_LINEGAP, 0, 15),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_BUSINFO, 0, 10),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL3Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3Y_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_EN, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_EN, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_DATA_FORMAT, 24, 24),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_DATA_FORMAT, 28, 28),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_DATA_FORMAT, 31, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_WIDTH, 0, 16),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_HEIGHT, 0, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_MAX_MO, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_LINEGAP, 0, 15),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_BUSINFO, 0, 10),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL3U_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3U_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_EN, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_EN, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_DATA_FORMAT, 24, 24),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_DATA_FORMAT, 28, 28),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_DATA_FORMAT, 31, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_WIDTH, 0, 16),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_HEIGHT, 0, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_MAX_MO, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_LINEGAP, 0, 15),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_BUSINFO, 0, 10),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL3V_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL3V_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_EN, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_EN, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_DATA_FORMAT, 24, 24),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_DATA_FORMAT, 28, 28),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_DATA_FORMAT, 31, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_WIDTH, 0, 16),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_HEIGHT, 0, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_MAX_MO, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_LINEGAP, 0, 15),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_BUSINFO, 0, 10),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL4Y_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4Y_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_EN, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_EN, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_DATA_FORMAT, 24, 24),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_DATA_FORMAT, 28, 28),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_DATA_FORMAT, 31, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_WIDTH, 0, 16),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_HEIGHT, 0, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_MAX_MO, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_LINEGAP, 0, 15),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_BUSINFO, 0, 10),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL4U_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4U_CACHE_CONTROL, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_EN, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_EN, 1, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_COMP_CONTROL, 0, 1),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_COMP_CONTROL, 2, 2),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_COMP_CONTROL, 3, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_COMP_CONTROL, 4, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_COMP_CONTROL, 6, 6),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_DATA_FORMAT, 0, 4),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_DATA_FORMAT, 8, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_DATA_FORMAT, 16, 19),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_DATA_FORMAT, 24, 24),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_DATA_FORMAT, 28, 28),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_DATA_FORMAT, 31, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_MONO_MODE, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_WIDTH, 0, 16),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_HEIGHT, 0, 13),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_MAX_MO, 0, 8),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_LINEGAP, 0, 15),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_BUSINFO, 0, 10),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_MON_STATUS0, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_MON_STATUS1, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_MON_STATUS2, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_MON_STATUS3, 0, 31),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_CACHE_CONTROL, 0, 0),
	[MTNR1_F_YUV_WDMAPREVOUTL4V_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_WDMAPREVOUTL4V_CACHE_CONTROL, 1, 1),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_EN, 0, 0),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_CLK_ALWAYS_ON_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_EN, 1, 1),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_SBWC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_COMP_CONTROL, 0, 1),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_AFBC_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_COMP_CONTROL, 2, 2),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_SBWC_64B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_COMP_CONTROL, 3, 3),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_TETRA_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_COMP_CONTROL, 4, 4),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_SBWC_128B_ALIGN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_COMP_CONTROL, 6, 6),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT_BAYER] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT, 0, 4),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT_YUV] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT, 8, 13),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT_RGB] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT, 16, 19),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT_4B_SWAP] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT, 24, 24),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT_BIT_CROP] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT, 28, 28),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT_TYPE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_DATA_FORMAT, 31, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_MONO_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_MONO_MODE, 0, 0),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_WIDTH, 0, 16),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_HEIGHT, 0, 13),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_STRIDE_1P] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_STRIDE_1P, 0, 18),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_MAX_MO] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_MAX_MO, 0, 8),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_LINEGAP] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_LINEGAP, 0, 15),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_BUSINFO] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_BUSINFO, 0, 10),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO0, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO1, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO2, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO3, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO4] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO4, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO5] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO5, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO6] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO6, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO7] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO7, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO0_LSB_4B, 0, 3),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO1_LSB_4B, 0, 3),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO2_LSB_4B, 0, 3),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO3_LSB_4B, 0, 3),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO4_LSB_4B, 0, 3),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO5_LSB_4B, 0, 3),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO6_LSB_4B, 0, 3),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_BASE_ADDR_1P_FRO7_LSB_4B, 0, 3),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_IMG_CRC_1P] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_IMG_CRC_1P, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_MON_STATUS0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_MON_STATUS0, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_MON_STATUS1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_MON_STATUS1, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_MON_STATUS2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_MON_STATUS2, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_MON_STATUS3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_MON_STATUS3, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_WLU_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_CACHE_CONTROL, 0, 0),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_32B_WRITE_ALLOC_CONTROL] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_CACHE_CONTROL, 1, 1),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_DEBUG_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_CONTROL, 0, 0),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_DEBUG_CAPTURE_ONCE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_CONTROL, 1, 1),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_DEBUG_CLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_CONTROL, 16, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_AXI_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_0, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_AXI_MO_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_1, 0, 31),
	[MTNR1_F_STAT_WDMAPREVWGTOUTL1_AXI_AW_BLK_CNT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_WDMAPREVWGTOUTL1_AXI_DEBUG_2, 0, 31),
	[MTNR1_F_YUV_GEOMATCHL1_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL1_BYPASS] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_BYPASS, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL1_MATCH_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_MATCH_ENABLE, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL1_MC_LMC_TNR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_MC_LMC_TNR_MODE, 0, 2),
	[MTNR1_F_YUV_GEOMATCHL1_TNR_WGT_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_TNR_WGT_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL1_TNR_WGT_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_TNR_WGT_BYPASS, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL1_TNR_WGT_SFR_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_TNR_SFR_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL1_TNR_IMG_SFR_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_TNR_SFR_EN, 1, 1),
	[MTNR1_F_YUV_GEOMATCHL1_TNR_WGT_SFR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_TNR_SFR, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL1_TNR_IMG_Y_SFR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_TNR_SFR, 8, 19),
	[MTNR1_F_YUV_GEOMATCHL1_TNR_IMG_C_SFR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_TNR_SFR, 20, 31),
	[MTNR1_F_YUV_GEOMATCHL1_REF_IMG_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_REF_IMG_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL1_REF_IMG_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_REF_IMG_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL1_REF_ROI_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_REF_ROI_START, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL1_REF_ROI_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_REF_ROI_START, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL1_ROI_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_ROI_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL1_ROI_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_ROI_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL1_SCH_IMG_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_SCH_IMG_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL1_SCH_IMG_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_SCH_IMG_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL1_SCH_ACTIVE_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_SCH_ACTIVE_START, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL1_SCH_ACTIVE_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_SCH_ACTIVE_START, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL1_SCH_ACTIVE_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_SCH_ACTIVE_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL1_SCH_ACTIVE_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_SCH_ACTIVE_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL1_SCH_ROI_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_SCH_ROI_START, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL1_SCH_ROI_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_SCH_ROI_START, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL1_MV_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_MV_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL1_MV_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_MV_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL1_MV_BLOCK_H] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_MV_BLOCK_SIZE, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL1_MV_BLOCK_W] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_MV_BLOCK_SIZE, 16, 23),
	[MTNR1_F_YUV_GEOMATCHL1_MONO_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_MONO_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL1_LMC_BILINEAR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_LMC_BILINEAR, 0, 1),
	[MTNR1_F_YUV_GEOMATCHL1_LMC_BILINEAR_BLEND] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_LMC_BILINEAR, 8, 16),
	[MTNR1_F_YUV_GEOMATCHL1_OOBSET_CENTERMV_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_OOBSET_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL1_OOBSET_INTERMV_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_OOBSET_EN, 1, 1),
	[MTNR1_F_YUV_GEOMATCHL1_OOBSET_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL1_OOBSET_VALUE, 0, 9),
	[MTNR1_F_YUV_GEOMATCHL2_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL2_BYPASS] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_BYPASS, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL2_MATCH_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_MATCH_ENABLE, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL2_MC_LMC_TNR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_MC_LMC_TNR_MODE, 0, 2),
	[MTNR1_F_YUV_GEOMATCHL2_TNR_WGT_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_TNR_WGT_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL2_TNR_WGT_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_TNR_WGT_BYPASS, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL2_TNR_WGT_SFR_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_TNR_SFR_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL2_TNR_IMG_SFR_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_TNR_SFR_EN, 1, 1),
	[MTNR1_F_YUV_GEOMATCHL2_TNR_WGT_SFR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_TNR_SFR, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL2_TNR_IMG_Y_SFR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_TNR_SFR, 8, 19),
	[MTNR1_F_YUV_GEOMATCHL2_TNR_IMG_C_SFR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_TNR_SFR, 20, 31),
	[MTNR1_F_YUV_GEOMATCHL2_REF_IMG_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_REF_IMG_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL2_REF_IMG_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_REF_IMG_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL2_REF_ROI_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_REF_ROI_START, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL2_REF_ROI_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_REF_ROI_START, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL2_ROI_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_ROI_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL2_ROI_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_ROI_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL2_SCH_IMG_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_SCH_IMG_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL2_SCH_IMG_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_SCH_IMG_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL2_SCH_ACTIVE_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_SCH_ACTIVE_START, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL2_SCH_ACTIVE_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_SCH_ACTIVE_START, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL2_SCH_ACTIVE_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_SCH_ACTIVE_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL2_SCH_ACTIVE_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_SCH_ACTIVE_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL2_SCH_ROI_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_SCH_ROI_START, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL2_SCH_ROI_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_SCH_ROI_START, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL2_MV_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_MV_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL2_MV_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_MV_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL2_MV_BLOCK_H] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_MV_BLOCK_SIZE, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL2_MV_BLOCK_W] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_MV_BLOCK_SIZE, 16, 23),
	[MTNR1_F_YUV_GEOMATCHL2_MONO_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_MONO_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL2_LMC_BILINEAR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_LMC_BILINEAR, 0, 1),
	[MTNR1_F_YUV_GEOMATCHL2_LMC_BILINEAR_BLEND] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_LMC_BILINEAR, 8, 16),
	[MTNR1_F_YUV_GEOMATCHL2_OOBSET_CENTERMV_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_OOBSET_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL2_OOBSET_INTERMV_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_OOBSET_EN, 1, 1),
	[MTNR1_F_YUV_GEOMATCHL2_OOBSET_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL2_OOBSET_VALUE, 0, 9),
	[MTNR1_F_YUV_GEOMATCHL3_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL3_BYPASS] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_BYPASS, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL3_MATCH_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_MATCH_ENABLE, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL3_MC_LMC_TNR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_MC_LMC_TNR_MODE, 0, 2),
	[MTNR1_F_YUV_GEOMATCHL3_TNR_WGT_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_TNR_WGT_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL3_TNR_WGT_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_TNR_WGT_BYPASS, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL3_TNR_WGT_SFR_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_TNR_SFR_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL3_TNR_IMG_SFR_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_TNR_SFR_EN, 1, 1),
	[MTNR1_F_YUV_GEOMATCHL3_TNR_WGT_SFR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_TNR_SFR, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL3_TNR_IMG_Y_SFR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_TNR_SFR, 8, 19),
	[MTNR1_F_YUV_GEOMATCHL3_TNR_IMG_C_SFR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_TNR_SFR, 20, 31),
	[MTNR1_F_YUV_GEOMATCHL3_REF_IMG_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_REF_IMG_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL3_REF_IMG_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_REF_IMG_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL3_REF_ROI_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_REF_ROI_START, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL3_REF_ROI_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_REF_ROI_START, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL3_ROI_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_ROI_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL3_ROI_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_ROI_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL3_SCH_IMG_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_SCH_IMG_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL3_SCH_IMG_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_SCH_IMG_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL3_SCH_ACTIVE_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_SCH_ACTIVE_START, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL3_SCH_ACTIVE_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_SCH_ACTIVE_START, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL3_SCH_ACTIVE_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_SCH_ACTIVE_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL3_SCH_ACTIVE_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_SCH_ACTIVE_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL3_SCH_ROI_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_SCH_ROI_START, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL3_SCH_ROI_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_SCH_ROI_START, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL3_MV_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_MV_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL3_MV_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_MV_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL3_MV_BLOCK_H] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_MV_BLOCK_SIZE, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL3_MV_BLOCK_W] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_MV_BLOCK_SIZE, 16, 23),
	[MTNR1_F_YUV_GEOMATCHL3_MONO_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_MONO_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL3_LMC_BILINEAR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_LMC_BILINEAR, 0, 1),
	[MTNR1_F_YUV_GEOMATCHL3_LMC_BILINEAR_BLEND] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_LMC_BILINEAR, 8, 16),
	[MTNR1_F_YUV_GEOMATCHL3_OOBSET_CENTERMV_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_OOBSET_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL3_OOBSET_INTERMV_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_OOBSET_EN, 1, 1),
	[MTNR1_F_YUV_GEOMATCHL3_OOBSET_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL3_OOBSET_VALUE, 0, 9),
	[MTNR1_F_YUV_GEOMATCHL4_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL4_BYPASS] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_BYPASS, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL4_MATCH_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_MATCH_ENABLE, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL4_MC_LMC_TNR_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_MC_LMC_TNR_MODE, 0, 2),
	[MTNR1_F_YUV_GEOMATCHL4_TNR_WGT_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_TNR_WGT_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL4_TNR_WGT_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_TNR_WGT_BYPASS, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL4_TNR_WGT_SFR_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_TNR_SFR_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL4_TNR_IMG_SFR_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_TNR_SFR_EN, 1, 1),
	[MTNR1_F_YUV_GEOMATCHL4_TNR_WGT_SFR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_TNR_SFR, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL4_TNR_IMG_Y_SFR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_TNR_SFR, 8, 19),
	[MTNR1_F_YUV_GEOMATCHL4_TNR_IMG_C_SFR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_TNR_SFR, 20, 31),
	[MTNR1_F_YUV_GEOMATCHL4_REF_IMG_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_REF_IMG_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL4_REF_IMG_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_REF_IMG_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL4_REF_ROI_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_REF_ROI_START, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL4_REF_ROI_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_REF_ROI_START, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL4_ROI_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_ROI_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL4_ROI_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_ROI_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL4_SCH_IMG_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_SCH_IMG_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL4_SCH_IMG_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_SCH_IMG_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL4_SCH_ACTIVE_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_SCH_ACTIVE_START, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL4_SCH_ACTIVE_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_SCH_ACTIVE_START, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL4_SCH_ACTIVE_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_SCH_ACTIVE_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL4_SCH_ACTIVE_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_SCH_ACTIVE_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL4_SCH_ROI_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_SCH_ROI_START, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL4_SCH_ROI_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_SCH_ROI_START, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL4_MV_WIDTH] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_MV_SIZE, 0, 14),
	[MTNR1_F_YUV_GEOMATCHL4_MV_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_MV_SIZE, 16, 30),
	[MTNR1_F_YUV_GEOMATCHL4_MV_BLOCK_H] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_MV_BLOCK_SIZE, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL4_MV_BLOCK_W] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_MV_BLOCK_SIZE, 16, 23),
	[MTNR1_F_YUV_GEOMATCHL4_MONO_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_MONO_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL4_LMC_BILINEAR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_LMC_BILINEAR, 0, 1),
	[MTNR1_F_YUV_GEOMATCHL4_LMC_BILINEAR_BLEND] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_LMC_BILINEAR, 8, 16),
	[MTNR1_F_YUV_GEOMATCHL4_OOBSET_CENTERMV_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_OOBSET_EN, 0, 0),
	[MTNR1_F_YUV_GEOMATCHL4_OOBSET_INTERMV_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_OOBSET_EN, 1, 1),
	[MTNR1_F_YUV_GEOMATCHL4_OOBSET_VALUE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_GEOMATCHL4_OOBSET_VALUE, 0, 9),
	[MTNR1_F_STAT_MVCONTROLLER_ENABLE] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_ENABLE, 0, 0),
	[MTNR1_F_STAT_MVCONTROLLER_MV_IN_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_MV_IN_SIZE, 0, 8),
	[MTNR1_F_STAT_MVCONTROLLER_MV_IN_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_MV_IN_SIZE, 16, 25),
	[MTNR1_F_STAT_MVCONTROLLER_MV_OUT_WIDTH] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_MV_OUT_SIZE, 0, 8),
	[MTNR1_F_STAT_MVCONTROLLER_MV_OUT_HEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_MV_OUT_SIZE, 16, 25),
	[MTNR1_F_STAT_MVCONTROLLER_MVF_RESIZE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_MVF_RESIZE_EN, 0, 0),
	[MTNR1_F_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR_X] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR, 0, 10),
	[MTNR1_F_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR_Y] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_MVF_RESIZE_INVSCALE_FACTOR, 16, 26),
	[MTNR1_F_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET_X] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET, 0, 9),
	[MTNR1_F_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET_Y] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_MVF_RESIZE_OFFSET, 16, 25),
	[MTNR1_F_STAT_MVCONTROLLER_MV_SCALE_FACTOR_X] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_MV_SCALE_FACTOR, 0, 10),
	[MTNR1_F_STAT_MVCONTROLLER_MV_SCALE_FACTOR_Y] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_MV_SCALE_FACTOR, 16, 26),
	[MTNR1_F_STAT_MVCONTROLLER_MV_SCALE_ME_MC_FRAC_DIFF] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_MV_SCALE_ME_MC_FRAC_DIFF, 0, 2),
	[MTNR1_F_STAT_MVCONTROLLER_L1_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_CRC, 0, 7),
	[MTNR1_F_STAT_MVCONTROLLER_L2_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_CRC, 8, 15),
	[MTNR1_F_STAT_MVCONTROLLER_L3_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_CRC, 16, 23),
	[MTNR1_F_STAT_MVCONTROLLER_L4_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_MVCONTROLLER_CRC, 24, 31),
	[MTNR1_F_YUV_CROPCLEANOTFL1_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL1_BYPASS, 0, 0),
	[MTNR1_F_YUV_CROPCLEANOTFL1_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL1_START, 0, 14),
	[MTNR1_F_YUV_CROPCLEANOTFL1_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL1_START, 16, 30),
	[MTNR1_F_YUV_CROPCLEANOTFL1_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL1_SIZE, 0, 14),
	[MTNR1_F_YUV_CROPCLEANOTFL1_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL1_SIZE, 16, 30),
	[MTNR1_F_YUV_CROPCLEANOTFL2_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL2_BYPASS, 0, 0),
	[MTNR1_F_YUV_CROPCLEANOTFL2_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL2_START, 0, 14),
	[MTNR1_F_YUV_CROPCLEANOTFL2_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL2_START, 16, 30),
	[MTNR1_F_YUV_CROPCLEANOTFL2_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL2_SIZE, 0, 14),
	[MTNR1_F_YUV_CROPCLEANOTFL2_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL2_SIZE, 16, 30),
	[MTNR1_F_YUV_CROPCLEANOTFL3_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL3_BYPASS, 0, 0),
	[MTNR1_F_YUV_CROPCLEANOTFL3_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL3_START, 0, 14),
	[MTNR1_F_YUV_CROPCLEANOTFL3_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL3_START, 16, 30),
	[MTNR1_F_YUV_CROPCLEANOTFL3_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL3_SIZE, 0, 14),
	[MTNR1_F_YUV_CROPCLEANOTFL3_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL3_SIZE, 16, 30),
	[MTNR1_F_YUV_CROPCLEANOTFL4_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL4_BYPASS, 0, 0),
	[MTNR1_F_YUV_CROPCLEANOTFL4_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL4_START, 0, 14),
	[MTNR1_F_YUV_CROPCLEANOTFL4_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL4_START, 16, 30),
	[MTNR1_F_YUV_CROPCLEANOTFL4_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL4_SIZE, 0, 14),
	[MTNR1_F_YUV_CROPCLEANOTFL4_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANOTFL4_SIZE, 16, 30),
	[MTNR1_F_YUV_CROPCLEANDMAL1_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL1_BYPASS, 0, 0),
	[MTNR1_F_YUV_CROPCLEANDMAL1_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL1_START, 0, 14),
	[MTNR1_F_YUV_CROPCLEANDMAL1_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL1_START, 16, 30),
	[MTNR1_F_YUV_CROPCLEANDMAL1_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL1_SIZE, 0, 14),
	[MTNR1_F_YUV_CROPCLEANDMAL1_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL1_SIZE, 16, 30),
	[MTNR1_F_YUV_CROPCLEANDMAL2_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL2_BYPASS, 0, 0),
	[MTNR1_F_YUV_CROPCLEANDMAL2_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL2_START, 0, 14),
	[MTNR1_F_YUV_CROPCLEANDMAL2_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL2_START, 16, 30),
	[MTNR1_F_YUV_CROPCLEANDMAL2_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL2_SIZE, 0, 14),
	[MTNR1_F_YUV_CROPCLEANDMAL2_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL2_SIZE, 16, 30),
	[MTNR1_F_YUV_CROPCLEANDMAL3_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL3_BYPASS, 0, 0),
	[MTNR1_F_YUV_CROPCLEANDMAL3_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL3_START, 0, 14),
	[MTNR1_F_YUV_CROPCLEANDMAL3_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL3_START, 16, 30),
	[MTNR1_F_YUV_CROPCLEANDMAL3_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL3_SIZE, 0, 14),
	[MTNR1_F_YUV_CROPCLEANDMAL3_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL3_SIZE, 16, 30),
	[MTNR1_F_YUV_CROPCLEANDMAL4_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL4_BYPASS, 0, 0),
	[MTNR1_F_YUV_CROPCLEANDMAL4_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL4_START, 0, 14),
	[MTNR1_F_YUV_CROPCLEANDMAL4_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL4_START, 16, 30),
	[MTNR1_F_YUV_CROPCLEANDMAL4_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL4_SIZE, 0, 14),
	[MTNR1_F_YUV_CROPCLEANDMAL4_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPCLEANDMAL4_SIZE, 16, 30),
	[MTNR1_F_YUV_CROPWEIGHTDMAL1_BYPASS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPWEIGHTDMAL1_BYPASS, 0, 0),
	[MTNR1_F_YUV_CROPWEIGHTDMAL1_START_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPWEIGHTDMAL1_START, 0, 14),
	[MTNR1_F_YUV_CROPWEIGHTDMAL1_START_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPWEIGHTDMAL1_START, 16, 30),
	[MTNR1_F_YUV_CROPWEIGHTDMAL1_SIZE_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPWEIGHTDMAL1_SIZE, 0, 14),
	[MTNR1_F_YUV_CROPWEIGHTDMAL1_SIZE_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CROPWEIGHTDMAL1_SIZE, 16, 30),
	[MTNR1_F_STAT_SEGMAPPING_BYPASS] = PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_BYPASS, 0, 0),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_0, 0, 2),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_0, 4, 6),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_0, 8, 10),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_0, 12, 14),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_0, 16, 18),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_0, 20, 22),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_0, 24, 26),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_0, 28, 30),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_8] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_1, 0, 2),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_9] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_1, 4, 6),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_10] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_1, 8, 10),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_11] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_1, 12, 14),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_12] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_1, 16, 18),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_13] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_1, 20, 22),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_14] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_1, 24, 26),
	[MTNR1_F_STAT_SEGMAPPING_MIXER_0_15] =
		PMIO_FIELD_DESC(MTNR1_R_STAT_SEGMAPPING_MIXER_1, 28, 30),
	[MTNR1_F_YUV_MIXERL1_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_ENABLE, 0, 0),
	[MTNR1_F_YUV_MIXERL1_MERGE_BYPASS] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_ENABLE, 1, 1),
	[MTNR1_F_YUV_MIXERL1_STILL_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_STILL_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL1_WGT_UPDATE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_WGT_UPDATE_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL1_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MODE, 0, 1),
	[MTNR1_F_YUV_MIXERL1_OUTPUT_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MODE, 2, 4),
	[MTNR1_F_YUV_MIXERL1_OUTPUT_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MODE, 5, 8),
	[MTNR1_F_YUV_MIXERL1_MERGE_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MODE, 9, 9),
	[MTNR1_F_YUV_MIXERL1_MINIMUM_FLIT_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MINIMUM_FLIT_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL1_SAD_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SAD_SHIFT, 0, 2),
	[MTNR1_F_YUV_MIXERL1_ZSAD_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SAD_SHIFT, 10, 12),
	[MTNR1_F_YUV_MIXERL1_SAD_Y_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SAD_Y_GAIN, 0, 6),
	[MTNR1_F_YUV_MIXERL1_SAD_U_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SAD_Y_GAIN, 8, 14),
	[MTNR1_F_YUV_MIXERL1_SAD_V_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SAD_Y_GAIN, 16, 22),
	[MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_SLOPE_0_0, 16, 29),
	[MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_SLOPE_0_2, 16, 29),
	[MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_SLOPE_0_4, 16, 29),
	[MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL1_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_SLOPE_0_6, 16, 29),
	[MTNR1_F_YUV_MIXERL1_THRESH_0_0] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL1_THRESH_0_1] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_0_0, 16, 27),
	[MTNR1_F_YUV_MIXERL1_THRESH_0_2] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL1_THRESH_0_3] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_0_2, 16, 27),
	[MTNR1_F_YUV_MIXERL1_THRESH_0_4] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL1_THRESH_0_5] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_0_4, 16, 27),
	[MTNR1_F_YUV_MIXERL1_THRESH_0_6] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL1_THRESH_0_7] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_0_6, 16, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_0_0, 0, 5),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_0_0, 8, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_0_0, 16, 21),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_0_0, 24, 29),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_0_4, 0, 5),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_0_4, 8, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_0_4, 16, 21),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_0_4, 24, 29),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_0_0, 16, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_0_2, 16, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_0_4, 16, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_0_6, 16, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_WIDTH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_WIDTH_0_0, 16, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_WIDTH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_WIDTH_0_2, 16, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_WIDTH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_WIDTH_0_4, 16, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_WIDTH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_WIDTH_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_WIDTH_0_6, 16, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_SLOPE_0_0, 16, 29),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_SLOPE_0_2, 16, 29),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_SLOPE_0_4, 16, 29),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_SLOPE_0_6, 16, 29),
	[MTNR1_F_YUV_MIXERL1_WGT_SAD] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_WGT_SAD, 0, 8),
	[MTNR1_F_YUV_MIXERL1_WGT_PD] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_WGT_PD, 0, 8),
	[MTNR1_F_YUV_MIXERL1_WGT_ZSAD] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_WGT_ZSAD, 0, 8),
	[MTNR1_F_YUV_MIXERL1_WGT_MOTION_UNCERT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_WGT_MOTION_UNCERT, 0, 8),
	[MTNR1_F_YUV_MIXERL1_COST_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_COST_SHIFT, 0, 3),
	[MTNR1_F_YUV_MIXERL1_COST_SCALER] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_COST_SHIFT, 8, 16),
	[MTNR1_F_YUV_MIXERL1_YUV_MERGING_SEP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_YUV_MERGING_SEP, 0, 0),
	[MTNR1_F_YUV_MIXERL1_YUV_MERGING_SEP_WEIGHTUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_YUV_MERGING_SEP_WEIGHTUV, 0, 7),
	[MTNR1_F_YUV_MIXERL1_YUV_MERGING_SEP_WEIGHTY] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_YUV_MERGING_SEP_WEIGHTUV, 8, 15),
	[MTNR1_F_YUV_MIXERL1_INHERITANCE_WEIGHT_FRACS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_INHERITANCE_WEIGHT_FRACS, 0, 2),
	[MTNR1_F_YUV_MIXERL1_MAX_INHERITANCE_WEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MAX_INHERITANCE_WEIGHT, 0, 7),
	[MTNR1_F_YUV_MIXERL1_UPDATE_WGTTOMEM_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_UPDATE_WGTTOMEM_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL1_UPDATE_WGTTOMEM_RSHIFT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_UPDATE_WGTTOMEM_EN, 1, 3),
	[MTNR1_F_YUV_MIXERL1_UPDATE_WGTTOMEM_SCALE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_UPDATE_WGTTOMEM_EN, 4, 8),
	[MTNR1_F_YUV_MIXERL1_UPDATE_WGTTOMEM_ADDCST] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_UPDATE_WGTTOMEM_EN, 9, 16),
	[MTNR1_F_YUV_MIXERL1_WEIGHT_UPDATE_OOB_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_WEIGHT_UPDATE_OOB_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL1_TNR_MONO_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_TNR_MONO_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_LUMA_ANCHOR_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_LUMA_ANCHOR_0_0, 12, 23),
	[MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_LUMA_ANCHOR_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_LUMA_ANCHOR_0_2, 12, 23),
	[MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_LUMA_ANCHOR_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_LUMA_ANCHOR_0_4, 12, 23),
	[MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_LUMA_ANCHOR_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL1_LUMA_ANCHOR_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_LUMA_ANCHOR_0_6, 12, 23),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_THRESH_ANCHOR_SLOPE_GRAD_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_WEIGHT_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SUB_THRESH_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL1_ZSAD_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_LF_HF_DECOMP_EN, 1, 1),
	[MTNR1_F_YUV_MIXERL1_MIN_INHERIT_WGT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_LF_HF_DECOMP_EN, 2, 9),
	[MTNR1_F_YUV_MIXERL1_OUTPUT_WGT_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_OUTPUT_WGT_MODE, 0, 1),
	[MTNR1_F_YUV_MIXERL1_BINNING_X] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_BINNING_X, 0, 18),
	[MTNR1_F_YUV_MIXERL1_BINNING_Y] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_BINNING_Y, 0, 18),
	[MTNR1_F_YUV_MIXERL1_BIQUAD_SCALE_SHIFT_ADDER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_BIQUAD_SCALE_SHIFT_ADDER, 0, 4),
	[MTNR1_F_YUV_MIXERL1_BIQUAD_FACTOR_A_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_BIQUAD_FACTOR_A_Y, 0, 12),
	[MTNR1_F_YUV_MIXERL1_BIQUAD_FACTOR_B_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_BIQUAD_FACTOR_A_Y, 13, 25),
	[MTNR1_F_YUV_MIXERL1_RADIAL_CENTER_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_RADIAL_CENTER_X, 0, 15),
	[MTNR1_F_YUV_MIXERL1_RADIAL_CENTER_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_RADIAL_CENTER_X, 16, 31),
	[MTNR1_F_YUV_MIXERL1_RADIAL_THRESH_LIMIT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_RADIAL_THRESH_LIMIT, 0, 12),
	[MTNR1_F_YUV_MIXERL1_RADIAL_TUNE_SHIFT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_RADIAL_TUNE_SHIFT, 0, 2),
	[MTNR1_F_YUV_MIXERL1_ELLIPTIC_FACTOR_A] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_ELLIPTIC_FACTOR, 0, 3),
	[MTNR1_F_YUV_MIXERL1_ELLIPTIC_FACTOR_B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_ELLIPTIC_FACTOR, 4, 7),
	[MTNR1_F_YUV_MIXERL1_MC_REFINE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MC_REFINE_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL1_MC_REFINE_PROPAGATION_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MC_REFINE_EN, 2, 2),
	[MTNR1_F_YUV_MIXERL1_MC_REFINE_FALLBACK_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MC_REFINE_EN, 3, 4),
	[MTNR1_F_YUV_MIXERL1_MC_REFINE_PROPAGATION_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MC_REFINE_EN, 5, 6),
	[MTNR1_F_YUV_MIXERL1_MC_REFINE_FALLBACK_TH_MIN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MC_REFINE_FALLBACK_TH_MIN, 0, 7),
	[MTNR1_F_YUV_MIXERL1_MC_REFINE_FALLBACK_TH_MAX] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MC_REFINE_FALLBACK_TH_MIN, 8, 15),
	[MTNR1_F_YUV_MIXERL1_MC_REFINE_FALLBACK_TH_MU] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MC_REFINE_FALLBACK_TH_MIN, 16, 19),
	[MTNR1_F_YUV_MIXERL1_DLFE_WGT_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_DLFE_WGT_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL1_COST_AT_FLAT_REGION_SAD_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_COST_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL1_COST_AT_FLAT_REGION_SUPPRESS_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_COST_EN, 1, 1),
	[MTNR1_F_YUV_MIXERL1_COST_MAX_PD_SAD_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_COST_EN, 2, 2),
	[MTNR1_F_YUV_MIXERL1_FLAT_COST_MAX] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_FLAT_COST_MIN_MAX, 0, 11),
	[MTNR1_F_YUV_MIXERL1_FLAT_COST_MIN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_FLAT_COST_MIN_MAX, 16, 27),
	[MTNR1_F_YUV_MIXERL1_FLAT_COST_ADDING_FACTOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_FLAT_COST, 0, 8),
	[MTNR1_F_YUV_MIXERL1_FLAT_COST_THRESHOLD] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_FLAT_COST, 16, 24),
	[MTNR1_F_YUV_MIXERL1_LUMA_SCALE_RATIO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_LUMA_SCALE_RATIO, 0, 2),
	[MTNR1_F_YUV_MIXERL1_PD_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_PD, 0, 2),
	[MTNR1_F_YUV_MIXERL1_PD_Y_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_PD, 8, 14),
	[MTNR1_F_YUV_MIXERL1_PD_U_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_PD, 16, 22),
	[MTNR1_F_YUV_MIXERL1_PD_V_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_PD, 24, 30),
	[MTNR1_F_YUV_MIXERL1_PEDESTAL_FOR_LUMA] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_PEDESTAL, 0, 11),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESHOLD_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESHOLD_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_SEGMENT_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_SEGMENT_EN, 1, 1),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_SEGMENT_EN, 2, 2),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_SEGMENT_EN, 3, 3),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_SEGMENT_EN, 4, 4),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_SEGMENT_EN, 5, 5),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_SEGMENT_EN_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_SEGMENT_EN, 6, 6),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_0, 0, 5),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_0, 6, 11),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_0, 12, 17),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_0, 18, 23),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_4, 0, 5),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_4, 6, 11),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CORING_TH_0_4, 12, 17),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_0, 0, 5),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_0, 6, 11),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_0, 12, 17),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_0, 18, 23),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_4, 0, 5),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_4, 6, 11),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_CLIP_TH_0_4, 12, 17),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_0, 0, 7),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_0, 8, 15),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_0, 16, 23),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_0, 24, 31),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_4, 0, 7),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_4, 8, 15),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_CONFMAP_GAIN_0_4, 16, 23),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_SLOPE_0_6, 14, 27),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_0_0, 12, 23),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_0_2, 12, 23),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_0_4, 12, 23),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL1_SEGVEC_THRESH_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_SEGVEC_THRESH_0_6, 12, 23),
	[MTNR1_F_YUV_MIXERL1_MOTION_UNCERT_RADIAL_OFF_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MOTION_UNCERT_RADIAL_OFF_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL1_MOTION_UNCERT_RADIAL_SCALE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MOTION_UNCERT_RADIAL_SCALE, 0, 11),
	[MTNR1_F_YUV_MIXERL1_MOTION_UNCERT_RADIAL_SHIFT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MOTION_UNCERT_RADIAL_SCALE, 12, 15),
	[MTNR1_F_YUV_MIXERL1_MOTION_UNCERT_RADIAL_LIMIT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MOTION_UNCERT_RADIAL_SCALE, 16, 28),
	[MTNR1_F_YUV_MIXERL1_MOTION_UNCERT_MERGE_BYPASS_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL1_MOTION_UNCERT_RADIAL_SCALE, 29, 29),
	[MTNR1_F_YUV_MIXERL2_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_ENABLE, 0, 0),
	[MTNR1_F_YUV_MIXERL2_MERGE_BYPASS] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_ENABLE, 1, 1),
	[MTNR1_F_YUV_MIXERL2_STILL_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_STILL_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL2_WGT_UPDATE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_WGT_UPDATE_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL2_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MODE, 0, 1),
	[MTNR1_F_YUV_MIXERL2_OUTPUT_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MODE, 2, 4),
	[MTNR1_F_YUV_MIXERL2_OUTPUT_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MODE, 5, 8),
	[MTNR1_F_YUV_MIXERL2_MERGE_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MODE, 9, 9),
	[MTNR1_F_YUV_MIXERL2_MINIMUM_FLIT_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MINIMUM_FLIT_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL2_SAD_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SAD_SHIFT, 0, 2),
	[MTNR1_F_YUV_MIXERL2_ZSAD_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SAD_SHIFT, 10, 12),
	[MTNR1_F_YUV_MIXERL2_SAD_Y_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SAD_Y_GAIN, 0, 6),
	[MTNR1_F_YUV_MIXERL2_SAD_U_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SAD_Y_GAIN, 8, 14),
	[MTNR1_F_YUV_MIXERL2_SAD_V_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SAD_Y_GAIN, 16, 22),
	[MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_SLOPE_0_0, 16, 29),
	[MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_SLOPE_0_2, 16, 29),
	[MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_SLOPE_0_4, 16, 29),
	[MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL2_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_SLOPE_0_6, 16, 29),
	[MTNR1_F_YUV_MIXERL2_THRESH_0_0] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL2_THRESH_0_1] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_0_0, 16, 27),
	[MTNR1_F_YUV_MIXERL2_THRESH_0_2] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL2_THRESH_0_3] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_0_2, 16, 27),
	[MTNR1_F_YUV_MIXERL2_THRESH_0_4] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL2_THRESH_0_5] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_0_4, 16, 27),
	[MTNR1_F_YUV_MIXERL2_THRESH_0_6] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL2_THRESH_0_7] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_0_6, 16, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_0_0, 0, 5),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_0_0, 8, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_0_0, 16, 21),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_0_0, 24, 29),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_0_4, 0, 5),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_0_4, 8, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_0_4, 16, 21),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_0_4, 24, 29),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_0_0, 16, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_0_2, 16, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_0_4, 16, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_0_6, 16, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_WIDTH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_WIDTH_0_0, 16, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_WIDTH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_WIDTH_0_2, 16, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_WIDTH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_WIDTH_0_4, 16, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_WIDTH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_WIDTH_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_WIDTH_0_6, 16, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_SLOPE_0_0, 16, 29),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_SLOPE_0_2, 16, 29),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_SLOPE_0_4, 16, 29),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_SLOPE_0_6, 16, 29),
	[MTNR1_F_YUV_MIXERL2_WGT_SAD] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_WGT_SAD, 0, 8),
	[MTNR1_F_YUV_MIXERL2_WGT_PD] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_WGT_PD, 0, 8),
	[MTNR1_F_YUV_MIXERL2_WGT_ZSAD] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_WGT_ZSAD, 0, 8),
	[MTNR1_F_YUV_MIXERL2_WGT_MOTION_UNCERT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_WGT_MOTION_UNCERT, 0, 8),
	[MTNR1_F_YUV_MIXERL2_COST_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_COST_SHIFT, 0, 3),
	[MTNR1_F_YUV_MIXERL2_COST_SCALER] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_COST_SHIFT, 8, 16),
	[MTNR1_F_YUV_MIXERL2_YUV_MERGING_SEP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_YUV_MERGING_SEP, 0, 0),
	[MTNR1_F_YUV_MIXERL2_YUV_MERGING_SEP_WEIGHTUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_YUV_MERGING_SEP_WEIGHTUV, 0, 7),
	[MTNR1_F_YUV_MIXERL2_YUV_MERGING_SEP_WEIGHTY] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_YUV_MERGING_SEP_WEIGHTUV, 8, 15),
	[MTNR1_F_YUV_MIXERL2_INHERITANCE_WEIGHT_FRACS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_INHERITANCE_WEIGHT_FRACS, 0, 2),
	[MTNR1_F_YUV_MIXERL2_MAX_INHERITANCE_WEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MAX_INHERITANCE_WEIGHT, 0, 7),
	[MTNR1_F_YUV_MIXERL2_UPDATE_WGTTOMEM_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_UPDATE_WGTTOMEM_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL2_UPDATE_WGTTOMEM_RSHIFT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_UPDATE_WGTTOMEM_EN, 1, 3),
	[MTNR1_F_YUV_MIXERL2_UPDATE_WGTTOMEM_SCALE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_UPDATE_WGTTOMEM_EN, 4, 8),
	[MTNR1_F_YUV_MIXERL2_UPDATE_WGTTOMEM_ADDCST] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_UPDATE_WGTTOMEM_EN, 9, 16),
	[MTNR1_F_YUV_MIXERL2_WEIGHT_UPDATE_OOB_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_WEIGHT_UPDATE_OOB_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL2_TNR_MONO_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_TNR_MONO_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_LUMA_ANCHOR_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_LUMA_ANCHOR_0_0, 12, 23),
	[MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_LUMA_ANCHOR_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_LUMA_ANCHOR_0_2, 12, 23),
	[MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_LUMA_ANCHOR_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_LUMA_ANCHOR_0_4, 12, 23),
	[MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_LUMA_ANCHOR_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL2_LUMA_ANCHOR_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_LUMA_ANCHOR_0_6, 12, 23),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_THRESH_ANCHOR_SLOPE_GRAD_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_WEIGHT_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SUB_THRESH_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL2_ZSAD_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_LF_HF_DECOMP_EN, 1, 1),
	[MTNR1_F_YUV_MIXERL2_MIN_INHERIT_WGT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_LF_HF_DECOMP_EN, 2, 9),
	[MTNR1_F_YUV_MIXERL2_OUTPUT_WGT_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_OUTPUT_WGT_MODE, 0, 1),
	[MTNR1_F_YUV_MIXERL2_BINNING_X] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_BINNING_X, 0, 18),
	[MTNR1_F_YUV_MIXERL2_BINNING_Y] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_BINNING_Y, 0, 18),
	[MTNR1_F_YUV_MIXERL2_BIQUAD_SCALE_SHIFT_ADDER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_BIQUAD_SCALE_SHIFT_ADDER, 0, 4),
	[MTNR1_F_YUV_MIXERL2_BIQUAD_FACTOR_A_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_BIQUAD_FACTOR_A_Y, 0, 12),
	[MTNR1_F_YUV_MIXERL2_BIQUAD_FACTOR_B_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_BIQUAD_FACTOR_A_Y, 13, 25),
	[MTNR1_F_YUV_MIXERL2_RADIAL_CENTER_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_RADIAL_CENTER_X, 0, 15),
	[MTNR1_F_YUV_MIXERL2_RADIAL_CENTER_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_RADIAL_CENTER_X, 16, 31),
	[MTNR1_F_YUV_MIXERL2_RADIAL_THRESH_LIMIT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_RADIAL_THRESH_LIMIT, 0, 12),
	[MTNR1_F_YUV_MIXERL2_RADIAL_TUNE_SHIFT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_RADIAL_TUNE_SHIFT, 0, 2),
	[MTNR1_F_YUV_MIXERL2_ELLIPTIC_FACTOR_A] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_ELLIPTIC_FACTOR, 0, 3),
	[MTNR1_F_YUV_MIXERL2_ELLIPTIC_FACTOR_B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_ELLIPTIC_FACTOR, 4, 7),
	[MTNR1_F_YUV_MIXERL2_MC_REFINE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MC_REFINE_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL2_MC_REFINE_PROPAGATION_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MC_REFINE_EN, 2, 2),
	[MTNR1_F_YUV_MIXERL2_MC_REFINE_FALLBACK_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MC_REFINE_EN, 3, 4),
	[MTNR1_F_YUV_MIXERL2_MC_REFINE_PROPAGATION_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MC_REFINE_EN, 5, 6),
	[MTNR1_F_YUV_MIXERL2_MC_REFINE_FALLBACK_TH_MIN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MC_REFINE_FALLBACK_TH_MIN, 0, 7),
	[MTNR1_F_YUV_MIXERL2_MC_REFINE_FALLBACK_TH_MAX] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MC_REFINE_FALLBACK_TH_MIN, 8, 15),
	[MTNR1_F_YUV_MIXERL2_MC_REFINE_FALLBACK_TH_MU] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MC_REFINE_FALLBACK_TH_MIN, 16, 19),
	[MTNR1_F_YUV_MIXERL2_DLFE_WGT_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_DLFE_WGT_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL2_COST_AT_FLAT_REGION_SAD_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_COST_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL2_COST_AT_FLAT_REGION_SUPPRESS_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_COST_EN, 1, 1),
	[MTNR1_F_YUV_MIXERL2_COST_MAX_PD_SAD_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_COST_EN, 2, 2),
	[MTNR1_F_YUV_MIXERL2_FLAT_COST_MAX] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_FLAT_COST_MIN_MAX, 0, 11),
	[MTNR1_F_YUV_MIXERL2_FLAT_COST_MIN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_FLAT_COST_MIN_MAX, 16, 27),
	[MTNR1_F_YUV_MIXERL2_FLAT_COST_ADDING_FACTOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_FLAT_COST, 0, 8),
	[MTNR1_F_YUV_MIXERL2_FLAT_COST_THRESHOLD] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_FLAT_COST, 16, 24),
	[MTNR1_F_YUV_MIXERL2_LUMA_SCALE_RATIO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_LUMA_SCALE_RATIO, 0, 2),
	[MTNR1_F_YUV_MIXERL2_PD_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_PD, 0, 2),
	[MTNR1_F_YUV_MIXERL2_PD_Y_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_PD, 8, 14),
	[MTNR1_F_YUV_MIXERL2_PD_U_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_PD, 16, 22),
	[MTNR1_F_YUV_MIXERL2_PD_V_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_PD, 24, 30),
	[MTNR1_F_YUV_MIXERL2_PEDESTAL_FOR_LUMA] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_PEDESTAL, 0, 11),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESHOLD_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESHOLD_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_SEGMENT_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_SEGMENT_EN, 1, 1),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_SEGMENT_EN, 2, 2),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_SEGMENT_EN, 3, 3),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_SEGMENT_EN, 4, 4),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_SEGMENT_EN, 5, 5),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_SEGMENT_EN_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_SEGMENT_EN, 6, 6),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_0, 0, 5),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_0, 6, 11),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_0, 12, 17),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_0, 18, 23),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_4, 0, 5),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_4, 6, 11),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CORING_TH_0_4, 12, 17),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_0, 0, 5),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_0, 6, 11),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_0, 12, 17),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_0, 18, 23),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_4, 0, 5),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_4, 6, 11),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_CLIP_TH_0_4, 12, 17),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_0, 0, 7),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_0, 8, 15),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_0, 16, 23),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_0, 24, 31),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_4, 0, 7),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_4, 8, 15),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_CONFMAP_GAIN_0_4, 16, 23),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_SLOPE_0_6, 14, 27),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_0_0, 12, 23),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_0_2, 12, 23),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_0_4, 12, 23),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL2_SEGVEC_THRESH_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_SEGVEC_THRESH_0_6, 12, 23),
	[MTNR1_F_YUV_MIXERL2_MOTION_UNCERT_RADIAL_OFF_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MOTION_UNCERT_RADIAL_OFF_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL2_MOTION_UNCERT_RADIAL_SCALE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MOTION_UNCERT_RADIAL_SCALE, 0, 11),
	[MTNR1_F_YUV_MIXERL2_MOTION_UNCERT_RADIAL_SHIFT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MOTION_UNCERT_RADIAL_SCALE, 12, 15),
	[MTNR1_F_YUV_MIXERL2_MOTION_UNCERT_RADIAL_LIMIT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MOTION_UNCERT_RADIAL_SCALE, 16, 28),
	[MTNR1_F_YUV_MIXERL2_MOTION_UNCERT_MERGE_BYPASS_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL2_MOTION_UNCERT_RADIAL_SCALE, 29, 29),
	[MTNR1_F_YUV_MIXERL3_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_ENABLE, 0, 0),
	[MTNR1_F_YUV_MIXERL3_MERGE_BYPASS] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_ENABLE, 1, 1),
	[MTNR1_F_YUV_MIXERL3_STILL_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_STILL_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL3_WGT_UPDATE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_WGT_UPDATE_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL3_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MODE, 0, 1),
	[MTNR1_F_YUV_MIXERL3_OUTPUT_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MODE, 2, 4),
	[MTNR1_F_YUV_MIXERL3_OUTPUT_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MODE, 5, 8),
	[MTNR1_F_YUV_MIXERL3_MERGE_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MODE, 9, 9),
	[MTNR1_F_YUV_MIXERL3_MINIMUM_FLIT_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MINIMUM_FLIT_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL3_SAD_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SAD_SHIFT, 0, 2),
	[MTNR1_F_YUV_MIXERL3_ZSAD_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SAD_SHIFT, 10, 12),
	[MTNR1_F_YUV_MIXERL3_SAD_Y_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SAD_Y_GAIN, 0, 6),
	[MTNR1_F_YUV_MIXERL3_SAD_U_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SAD_Y_GAIN, 8, 14),
	[MTNR1_F_YUV_MIXERL3_SAD_V_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SAD_Y_GAIN, 16, 22),
	[MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_SLOPE_0_0, 16, 29),
	[MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_SLOPE_0_2, 16, 29),
	[MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_SLOPE_0_4, 16, 29),
	[MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL3_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_SLOPE_0_6, 16, 29),
	[MTNR1_F_YUV_MIXERL3_THRESH_0_0] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL3_THRESH_0_1] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_0_0, 16, 27),
	[MTNR1_F_YUV_MIXERL3_THRESH_0_2] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL3_THRESH_0_3] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_0_2, 16, 27),
	[MTNR1_F_YUV_MIXERL3_THRESH_0_4] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL3_THRESH_0_5] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_0_4, 16, 27),
	[MTNR1_F_YUV_MIXERL3_THRESH_0_6] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL3_THRESH_0_7] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_0_6, 16, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_0_0, 0, 5),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_0_0, 8, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_0_0, 16, 21),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_0_0, 24, 29),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_0_4, 0, 5),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_0_4, 8, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_0_4, 16, 21),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_0_4, 24, 29),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_0_0, 16, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_0_2, 16, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_0_4, 16, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_0_6, 16, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_WIDTH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_WIDTH_0_0, 16, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_WIDTH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_WIDTH_0_2, 16, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_WIDTH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_WIDTH_0_4, 16, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_WIDTH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_WIDTH_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_WIDTH_0_6, 16, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_SLOPE_0_0, 16, 29),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_SLOPE_0_2, 16, 29),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_SLOPE_0_4, 16, 29),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_SLOPE_0_6, 16, 29),
	[MTNR1_F_YUV_MIXERL3_WGT_SAD] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_WGT_SAD, 0, 8),
	[MTNR1_F_YUV_MIXERL3_WGT_PD] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_WGT_PD, 0, 8),
	[MTNR1_F_YUV_MIXERL3_WGT_ZSAD] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_WGT_ZSAD, 0, 8),
	[MTNR1_F_YUV_MIXERL3_WGT_MOTION_UNCERT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_WGT_MOTION_UNCERT, 0, 8),
	[MTNR1_F_YUV_MIXERL3_COST_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_COST_SHIFT, 0, 3),
	[MTNR1_F_YUV_MIXERL3_COST_SCALER] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_COST_SHIFT, 8, 16),
	[MTNR1_F_YUV_MIXERL3_YUV_MERGING_SEP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_YUV_MERGING_SEP, 0, 0),
	[MTNR1_F_YUV_MIXERL3_YUV_MERGING_SEP_WEIGHTUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_YUV_MERGING_SEP_WEIGHTUV, 0, 7),
	[MTNR1_F_YUV_MIXERL3_YUV_MERGING_SEP_WEIGHTY] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_YUV_MERGING_SEP_WEIGHTUV, 8, 15),
	[MTNR1_F_YUV_MIXERL3_INHERITANCE_WEIGHT_FRACS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_INHERITANCE_WEIGHT_FRACS, 0, 2),
	[MTNR1_F_YUV_MIXERL3_MAX_INHERITANCE_WEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MAX_INHERITANCE_WEIGHT, 0, 7),
	[MTNR1_F_YUV_MIXERL3_UPDATE_WGTTOMEM_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_UPDATE_WGTTOMEM_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL3_UPDATE_WGTTOMEM_RSHIFT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_UPDATE_WGTTOMEM_EN, 1, 3),
	[MTNR1_F_YUV_MIXERL3_UPDATE_WGTTOMEM_SCALE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_UPDATE_WGTTOMEM_EN, 4, 8),
	[MTNR1_F_YUV_MIXERL3_UPDATE_WGTTOMEM_ADDCST] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_UPDATE_WGTTOMEM_EN, 9, 16),
	[MTNR1_F_YUV_MIXERL3_WEIGHT_UPDATE_OOB_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_WEIGHT_UPDATE_OOB_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL3_TNR_MONO_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_TNR_MONO_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_LUMA_ANCHOR_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_LUMA_ANCHOR_0_0, 12, 23),
	[MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_LUMA_ANCHOR_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_LUMA_ANCHOR_0_2, 12, 23),
	[MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_LUMA_ANCHOR_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_LUMA_ANCHOR_0_4, 12, 23),
	[MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_LUMA_ANCHOR_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL3_LUMA_ANCHOR_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_LUMA_ANCHOR_0_6, 12, 23),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_THRESH_ANCHOR_SLOPE_GRAD_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_WEIGHT_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SUB_THRESH_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL3_ZSAD_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_LF_HF_DECOMP_EN, 1, 1),
	[MTNR1_F_YUV_MIXERL3_MIN_INHERIT_WGT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_LF_HF_DECOMP_EN, 2, 9),
	[MTNR1_F_YUV_MIXERL3_OUTPUT_WGT_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_OUTPUT_WGT_MODE, 0, 1),
	[MTNR1_F_YUV_MIXERL3_BINNING_X] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_BINNING_X, 0, 18),
	[MTNR1_F_YUV_MIXERL3_BINNING_Y] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_BINNING_Y, 0, 18),
	[MTNR1_F_YUV_MIXERL3_BIQUAD_SCALE_SHIFT_ADDER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_BIQUAD_SCALE_SHIFT_ADDER, 0, 4),
	[MTNR1_F_YUV_MIXERL3_BIQUAD_FACTOR_A_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_BIQUAD_FACTOR_A_Y, 0, 12),
	[MTNR1_F_YUV_MIXERL3_BIQUAD_FACTOR_B_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_BIQUAD_FACTOR_A_Y, 13, 25),
	[MTNR1_F_YUV_MIXERL3_RADIAL_CENTER_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_RADIAL_CENTER_X, 0, 15),
	[MTNR1_F_YUV_MIXERL3_RADIAL_CENTER_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_RADIAL_CENTER_X, 16, 31),
	[MTNR1_F_YUV_MIXERL3_RADIAL_THRESH_LIMIT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_RADIAL_THRESH_LIMIT, 0, 12),
	[MTNR1_F_YUV_MIXERL3_RADIAL_TUNE_SHIFT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_RADIAL_TUNE_SHIFT, 0, 2),
	[MTNR1_F_YUV_MIXERL3_ELLIPTIC_FACTOR_A] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_ELLIPTIC_FACTOR, 0, 3),
	[MTNR1_F_YUV_MIXERL3_ELLIPTIC_FACTOR_B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_ELLIPTIC_FACTOR, 4, 7),
	[MTNR1_F_YUV_MIXERL3_MC_REFINE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MC_REFINE_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL3_MC_REFINE_PROPAGATION_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MC_REFINE_EN, 2, 2),
	[MTNR1_F_YUV_MIXERL3_MC_REFINE_FALLBACK_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MC_REFINE_EN, 3, 4),
	[MTNR1_F_YUV_MIXERL3_MC_REFINE_PROPAGATION_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MC_REFINE_EN, 5, 6),
	[MTNR1_F_YUV_MIXERL3_MC_REFINE_FALLBACK_TH_MIN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MC_REFINE_FALLBACK_TH_MIN, 0, 7),
	[MTNR1_F_YUV_MIXERL3_MC_REFINE_FALLBACK_TH_MAX] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MC_REFINE_FALLBACK_TH_MIN, 8, 15),
	[MTNR1_F_YUV_MIXERL3_MC_REFINE_FALLBACK_TH_MU] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MC_REFINE_FALLBACK_TH_MIN, 16, 19),
	[MTNR1_F_YUV_MIXERL3_DLFE_WGT_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_DLFE_WGT_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL3_COST_AT_FLAT_REGION_SAD_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_COST_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL3_COST_AT_FLAT_REGION_SUPPRESS_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_COST_EN, 1, 1),
	[MTNR1_F_YUV_MIXERL3_COST_MAX_PD_SAD_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_COST_EN, 2, 2),
	[MTNR1_F_YUV_MIXERL3_FLAT_COST_MAX] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_FLAT_COST_MIN_MAX, 0, 11),
	[MTNR1_F_YUV_MIXERL3_FLAT_COST_MIN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_FLAT_COST_MIN_MAX, 16, 27),
	[MTNR1_F_YUV_MIXERL3_FLAT_COST_ADDING_FACTOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_FLAT_COST, 0, 8),
	[MTNR1_F_YUV_MIXERL3_FLAT_COST_THRESHOLD] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_FLAT_COST, 16, 24),
	[MTNR1_F_YUV_MIXERL3_LUMA_SCALE_RATIO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_LUMA_SCALE_RATIO, 0, 2),
	[MTNR1_F_YUV_MIXERL3_PD_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_PD, 0, 2),
	[MTNR1_F_YUV_MIXERL3_PD_Y_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_PD, 8, 14),
	[MTNR1_F_YUV_MIXERL3_PD_U_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_PD, 16, 22),
	[MTNR1_F_YUV_MIXERL3_PD_V_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_PD, 24, 30),
	[MTNR1_F_YUV_MIXERL3_PEDESTAL_FOR_LUMA] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_PEDESTAL, 0, 11),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESHOLD_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESHOLD_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_SEGMENT_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_SEGMENT_EN, 1, 1),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_SEGMENT_EN, 2, 2),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_SEGMENT_EN, 3, 3),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_SEGMENT_EN, 4, 4),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_SEGMENT_EN, 5, 5),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_SEGMENT_EN_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_SEGMENT_EN, 6, 6),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_0, 0, 5),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_0, 6, 11),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_0, 12, 17),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_0, 18, 23),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_4, 0, 5),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_4, 6, 11),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CORING_TH_0_4, 12, 17),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_0, 0, 5),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_0, 6, 11),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_0, 12, 17),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_0, 18, 23),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_4, 0, 5),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_4, 6, 11),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_CLIP_TH_0_4, 12, 17),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_0, 0, 7),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_0, 8, 15),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_0, 16, 23),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_0, 24, 31),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_4, 0, 7),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_4, 8, 15),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_CONFMAP_GAIN_0_4, 16, 23),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_SLOPE_0_6, 14, 27),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_0_0, 12, 23),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_0_2, 12, 23),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_0_4, 12, 23),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL3_SEGVEC_THRESH_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_SEGVEC_THRESH_0_6, 12, 23),
	[MTNR1_F_YUV_MIXERL3_MOTION_UNCERT_RADIAL_OFF_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MOTION_UNCERT_RADIAL_OFF_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL3_MOTION_UNCERT_RADIAL_SCALE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MOTION_UNCERT_RADIAL_SCALE, 0, 11),
	[MTNR1_F_YUV_MIXERL3_MOTION_UNCERT_RADIAL_SHIFT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MOTION_UNCERT_RADIAL_SCALE, 12, 15),
	[MTNR1_F_YUV_MIXERL3_MOTION_UNCERT_RADIAL_LIMIT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MOTION_UNCERT_RADIAL_SCALE, 16, 28),
	[MTNR1_F_YUV_MIXERL3_MOTION_UNCERT_MERGE_BYPASS_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL3_MOTION_UNCERT_RADIAL_SCALE, 29, 29),
	[MTNR1_F_YUV_MIXERL4_ENABLE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_ENABLE, 0, 0),
	[MTNR1_F_YUV_MIXERL4_MERGE_BYPASS] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_ENABLE, 1, 1),
	[MTNR1_F_YUV_MIXERL4_STILL_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_STILL_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL4_WGT_UPDATE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_WGT_UPDATE_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL4_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MODE, 0, 1),
	[MTNR1_F_YUV_MIXERL4_OUTPUT_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MODE, 2, 4),
	[MTNR1_F_YUV_MIXERL4_OUTPUT_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MODE, 5, 8),
	[MTNR1_F_YUV_MIXERL4_MERGE_MODE] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MODE, 9, 9),
	[MTNR1_F_YUV_MIXERL4_MINIMUM_FLIT_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MINIMUM_FLIT_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL4_SAD_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SAD_SHIFT, 0, 2),
	[MTNR1_F_YUV_MIXERL4_ZSAD_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SAD_SHIFT, 10, 12),
	[MTNR1_F_YUV_MIXERL4_SAD_Y_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SAD_Y_GAIN, 0, 6),
	[MTNR1_F_YUV_MIXERL4_SAD_U_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SAD_Y_GAIN, 8, 14),
	[MTNR1_F_YUV_MIXERL4_SAD_V_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SAD_Y_GAIN, 16, 22),
	[MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_SLOPE_0_0, 16, 29),
	[MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_SLOPE_0_2, 16, 29),
	[MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_SLOPE_0_4, 16, 29),
	[MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL4_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_SLOPE_0_6, 16, 29),
	[MTNR1_F_YUV_MIXERL4_THRESH_0_0] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL4_THRESH_0_1] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_0_0, 16, 27),
	[MTNR1_F_YUV_MIXERL4_THRESH_0_2] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL4_THRESH_0_3] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_0_2, 16, 27),
	[MTNR1_F_YUV_MIXERL4_THRESH_0_4] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL4_THRESH_0_5] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_0_4, 16, 27),
	[MTNR1_F_YUV_MIXERL4_THRESH_0_6] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL4_THRESH_0_7] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_0_6, 16, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_0_0, 0, 5),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_0_0, 8, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_0_0, 16, 21),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_0_0, 24, 29),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_0_4, 0, 5),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_0_4, 8, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_0_4, 16, 21),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_0_4, 24, 29),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_0_0, 16, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_0_2, 16, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_0_4, 16, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_0_6, 16, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_WIDTH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_WIDTH_0_0, 16, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_WIDTH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_WIDTH_0_2, 16, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_WIDTH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_WIDTH_0_4, 16, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_WIDTH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_WIDTH_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_WIDTH_0_6, 16, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_SLOPE_0_0, 16, 29),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_SLOPE_0_2, 16, 29),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_SLOPE_0_4, 16, 29),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_SLOPE_0_6, 16, 29),
	[MTNR1_F_YUV_MIXERL4_WGT_SAD] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_WGT_SAD, 0, 8),
	[MTNR1_F_YUV_MIXERL4_WGT_PD] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_WGT_PD, 0, 8),
	[MTNR1_F_YUV_MIXERL4_WGT_ZSAD] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_WGT_ZSAD, 0, 8),
	[MTNR1_F_YUV_MIXERL4_WGT_MOTION_UNCERT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_WGT_MOTION_UNCERT, 0, 8),
	[MTNR1_F_YUV_MIXERL4_COST_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_COST_SHIFT, 0, 3),
	[MTNR1_F_YUV_MIXERL4_COST_SCALER] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_COST_SHIFT, 8, 16),
	[MTNR1_F_YUV_MIXERL4_YUV_MERGING_SEP] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_YUV_MERGING_SEP, 0, 0),
	[MTNR1_F_YUV_MIXERL4_YUV_MERGING_SEP_WEIGHTUV] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_YUV_MERGING_SEP_WEIGHTUV, 0, 7),
	[MTNR1_F_YUV_MIXERL4_YUV_MERGING_SEP_WEIGHTY] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_YUV_MERGING_SEP_WEIGHTUV, 8, 15),
	[MTNR1_F_YUV_MIXERL4_INHERITANCE_WEIGHT_FRACS] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_INHERITANCE_WEIGHT_FRACS, 0, 2),
	[MTNR1_F_YUV_MIXERL4_MAX_INHERITANCE_WEIGHT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MAX_INHERITANCE_WEIGHT, 0, 7),
	[MTNR1_F_YUV_MIXERL4_UPDATE_WGTTOMEM_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_UPDATE_WGTTOMEM_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL4_UPDATE_WGTTOMEM_RSHIFT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_UPDATE_WGTTOMEM_EN, 1, 3),
	[MTNR1_F_YUV_MIXERL4_UPDATE_WGTTOMEM_SCALE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_UPDATE_WGTTOMEM_EN, 4, 8),
	[MTNR1_F_YUV_MIXERL4_UPDATE_WGTTOMEM_ADDCST] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_UPDATE_WGTTOMEM_EN, 9, 16),
	[MTNR1_F_YUV_MIXERL4_WEIGHT_UPDATE_OOB_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_WEIGHT_UPDATE_OOB_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL4_TNR_MONO_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_TNR_MONO_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_LUMA_ANCHOR_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_LUMA_ANCHOR_0_0, 12, 23),
	[MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_LUMA_ANCHOR_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_LUMA_ANCHOR_0_2, 12, 23),
	[MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_LUMA_ANCHOR_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_LUMA_ANCHOR_0_4, 12, 23),
	[MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_LUMA_ANCHOR_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL4_LUMA_ANCHOR_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_LUMA_ANCHOR_0_6, 12, 23),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_THRESH_ANCHOR_SLOPE_GRAD_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_WEIGHT_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SUB_THRESH_ANCHOR_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL4_ZSAD_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_LF_HF_DECOMP_EN, 1, 1),
	[MTNR1_F_YUV_MIXERL4_MIN_INHERIT_WGT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_LF_HF_DECOMP_EN, 2, 9),
	[MTNR1_F_YUV_MIXERL4_OUTPUT_WGT_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_OUTPUT_WGT_MODE, 0, 1),
	[MTNR1_F_YUV_MIXERL4_BINNING_X] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_BINNING_X, 0, 18),
	[MTNR1_F_YUV_MIXERL4_BINNING_Y] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_BINNING_Y, 0, 18),
	[MTNR1_F_YUV_MIXERL4_BIQUAD_SCALE_SHIFT_ADDER] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_BIQUAD_SCALE_SHIFT_ADDER, 0, 4),
	[MTNR1_F_YUV_MIXERL4_BIQUAD_FACTOR_A_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_BIQUAD_FACTOR_A_Y, 0, 12),
	[MTNR1_F_YUV_MIXERL4_BIQUAD_FACTOR_B_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_BIQUAD_FACTOR_A_Y, 13, 25),
	[MTNR1_F_YUV_MIXERL4_RADIAL_CENTER_X] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_RADIAL_CENTER_X, 0, 15),
	[MTNR1_F_YUV_MIXERL4_RADIAL_CENTER_Y] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_RADIAL_CENTER_X, 16, 31),
	[MTNR1_F_YUV_MIXERL4_RADIAL_THRESH_LIMIT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_RADIAL_THRESH_LIMIT, 0, 12),
	[MTNR1_F_YUV_MIXERL4_RADIAL_TUNE_SHIFT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_RADIAL_TUNE_SHIFT, 0, 2),
	[MTNR1_F_YUV_MIXERL4_ELLIPTIC_FACTOR_A] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_ELLIPTIC_FACTOR, 0, 3),
	[MTNR1_F_YUV_MIXERL4_ELLIPTIC_FACTOR_B] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_ELLIPTIC_FACTOR, 4, 7),
	[MTNR1_F_YUV_MIXERL4_MC_REFINE_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MC_REFINE_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL4_MC_REFINE_PROPAGATION_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MC_REFINE_EN, 2, 2),
	[MTNR1_F_YUV_MIXERL4_MC_REFINE_FALLBACK_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MC_REFINE_EN, 3, 4),
	[MTNR1_F_YUV_MIXERL4_MC_REFINE_PROPAGATION_MODE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MC_REFINE_EN, 5, 6),
	[MTNR1_F_YUV_MIXERL4_MC_REFINE_FALLBACK_TH_MIN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MC_REFINE_FALLBACK_TH_MIN, 0, 7),
	[MTNR1_F_YUV_MIXERL4_MC_REFINE_FALLBACK_TH_MAX] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MC_REFINE_FALLBACK_TH_MIN, 8, 15),
	[MTNR1_F_YUV_MIXERL4_MC_REFINE_FALLBACK_TH_MU] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MC_REFINE_FALLBACK_TH_MIN, 16, 19),
	[MTNR1_F_YUV_MIXERL4_DLFE_WGT_EN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_DLFE_WGT_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL4_COST_AT_FLAT_REGION_SAD_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_COST_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL4_COST_AT_FLAT_REGION_SUPPRESS_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_COST_EN, 1, 1),
	[MTNR1_F_YUV_MIXERL4_COST_MAX_PD_SAD_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_COST_EN, 2, 2),
	[MTNR1_F_YUV_MIXERL4_FLAT_COST_MAX] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_FLAT_COST_MIN_MAX, 0, 11),
	[MTNR1_F_YUV_MIXERL4_FLAT_COST_MIN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_FLAT_COST_MIN_MAX, 16, 27),
	[MTNR1_F_YUV_MIXERL4_FLAT_COST_ADDING_FACTOR] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_FLAT_COST, 0, 8),
	[MTNR1_F_YUV_MIXERL4_FLAT_COST_THRESHOLD] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_FLAT_COST, 16, 24),
	[MTNR1_F_YUV_MIXERL4_LUMA_SCALE_RATIO] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_LUMA_SCALE_RATIO, 0, 2),
	[MTNR1_F_YUV_MIXERL4_PD_SHIFT] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_PD, 0, 2),
	[MTNR1_F_YUV_MIXERL4_PD_Y_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_PD, 8, 14),
	[MTNR1_F_YUV_MIXERL4_PD_U_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_PD, 16, 22),
	[MTNR1_F_YUV_MIXERL4_PD_V_GAIN] = PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_PD, 24, 30),
	[MTNR1_F_YUV_MIXERL4_PEDESTAL_FOR_LUMA] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_PEDESTAL, 0, 11),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESHOLD_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESHOLD_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_SEGMENT_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_SEGMENT_EN, 1, 1),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_SEGMENT_EN, 2, 2),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_SEGMENT_EN, 3, 3),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_SEGMENT_EN, 4, 4),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_SEGMENT_EN, 5, 5),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_SEGMENT_EN_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_SEGMENT_EN, 6, 6),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_0, 0, 5),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_0, 6, 11),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_0, 12, 17),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_0, 18, 23),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_4, 0, 5),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_4, 6, 11),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CORING_TH_0_4, 12, 17),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_0, 0, 5),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_0, 6, 11),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_0, 12, 17),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_0, 18, 23),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_4, 0, 5),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_4, 6, 11),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_CLIP_TH_0_4, 12, 17),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_0, 0, 7),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_0, 8, 15),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_0, 16, 23),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_0, 24, 31),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_4, 0, 7),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_4, 8, 15),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_CONFMAP_GAIN_0_4, 16, 23),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_0, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_0, 14, 27),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_2, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_2, 14, 27),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_4, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_4, 14, 27),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_6, 0, 13),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_SLOPE_0_6, 14, 27),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_0] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_0_0, 0, 11),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_1] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_0_0, 12, 23),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_2] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_0_2, 0, 11),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_3] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_0_2, 12, 23),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_4] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_0_4, 0, 11),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_5] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_0_4, 12, 23),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_6] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_0_6, 0, 11),
	[MTNR1_F_YUV_MIXERL4_SEGVEC_THRESH_0_7] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_SEGVEC_THRESH_0_6, 12, 23),
	[MTNR1_F_YUV_MIXERL4_MOTION_UNCERT_RADIAL_OFF_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MOTION_UNCERT_RADIAL_OFF_EN, 0, 0),
	[MTNR1_F_YUV_MIXERL4_MOTION_UNCERT_RADIAL_SCALE] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MOTION_UNCERT_RADIAL_SCALE, 0, 11),
	[MTNR1_F_YUV_MIXERL4_MOTION_UNCERT_RADIAL_SHIFT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MOTION_UNCERT_RADIAL_SCALE, 12, 15),
	[MTNR1_F_YUV_MIXERL4_MOTION_UNCERT_RADIAL_LIMIT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MOTION_UNCERT_RADIAL_SCALE, 16, 28),
	[MTNR1_F_YUV_MIXERL4_MOTION_UNCERT_MERGE_BYPASS_EN] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_MIXERL4_MOTION_UNCERT_RADIAL_SCALE, 29, 29),
	[MTNR1_F_YUV_MIXERL1_LBCTRL_IN_CURR_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_LBCTRL_IN_CURR_IMG, 0, 7),
	[MTNR1_F_YUV_MIXERL1_LBCTRL_IN_CURR_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_LBCTRL_IN_CURR_IMG, 8, 15),
	[MTNR1_F_YUV_MIXERL1_LBCTRL_IN_CURR_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_LBCTRL_IN_CURR_IMG, 16, 23),
	[MTNR1_F_YUV_DATASHIFTERCURRRDMAL2_LBCTRL_IN_CURR_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_LBCTRL_IN_CURR_IMG, 0, 7),
	[MTNR1_F_YUV_MIXERL2_LBCTRL_IN_CURR_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_LBCTRL_IN_CURR_IMG, 8, 15),
	[MTNR1_F_YUV_MIXERL2_LBCTRL_IN_CURR_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_LBCTRL_IN_CURR_IMG, 16, 23),
	[MTNR1_F_YUV_DATASHIFTERCURRRDMAL3_LBCTRL_IN_CURR_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_LBCTRL_IN_CURR_IMG, 0, 7),
	[MTNR1_F_YUV_MIXERL3_LBCTRL_IN_CURR_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_LBCTRL_IN_CURR_IMG, 8, 15),
	[MTNR1_F_YUV_MIXERL3_LBCTRL_IN_CURR_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_LBCTRL_IN_CURR_IMG, 16, 23),
	[MTNR1_F_YUV_DATASHIFTERCURRRDMAL4_LBCTRL_IN_CURR_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_LBCTRL_IN_CURR_IMG, 0, 7),
	[MTNR1_F_YUV_MIXERL4_LBCTRL_IN_CURR_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_LBCTRL_IN_CURR_IMG, 8, 15),
	[MTNR1_F_YUV_MIXERL4_LBCTRL_IN_CURR_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_LBCTRL_IN_CURR_IMG, 16, 23),
	[MTNR1_F_YUV_GEOMATCHL1_LBCTRL_IN_PREV_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_LBCTRL_IN_PREV_IMG, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL1_LBCTRL_IN_PREV_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_LBCTRL_IN_PREV_IMG, 8, 15),
	[MTNR1_F_YUV_GEOMATCHL1_LBCTRL_IN_PREV_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_LBCTRL_IN_PREV_IMG, 16, 23),
	[MTNR1_F_YUV_GEOMATCHL1_LBCTRL_IN_PREV_OOB_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_LBCTRL_IN_PREV_IMG, 24, 31),
	[MTNR1_F_YUV_GEOMATCHL1_LBCTRL_IN_PREV_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_LBCTRL_IN_PREV_WGT, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL2_LBCTRL_IN_PREV_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_LBCTRL_IN_PREV_IMG, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL2_LBCTRL_IN_PREV_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_LBCTRL_IN_PREV_IMG, 8, 15),
	[MTNR1_F_YUV_GEOMATCHL2_LBCTRL_IN_PREV_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_LBCTRL_IN_PREV_IMG, 16, 23),
	[MTNR1_F_YUV_GEOMATCHL2_LBCTRL_IN_PREV_OOB_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_LBCTRL_IN_PREV_IMG, 24, 31),
	[MTNR1_F_YUV_GEOMATCHL2_LBCTRL_IN_PREV_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_LBCTRL_IN_PREV_WGT, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL3_LBCTRL_IN_PREV_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_LBCTRL_IN_PREV_IMG, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL3_LBCTRL_IN_PREV_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_LBCTRL_IN_PREV_IMG, 8, 15),
	[MTNR1_F_YUV_GEOMATCHL3_LBCTRL_IN_PREV_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_LBCTRL_IN_PREV_IMG, 16, 23),
	[MTNR1_F_YUV_GEOMATCHL3_LBCTRL_IN_PREV_OOB_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_LBCTRL_IN_PREV_IMG, 24, 31),
	[MTNR1_F_YUV_GEOMATCHL3_LBCTRL_IN_PREV_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_LBCTRL_IN_PREV_WGT, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL4_LBCTRL_IN_PREV_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_LBCTRL_IN_PREV_IMG, 0, 7),
	[MTNR1_F_YUV_GEOMATCHL4_LBCTRL_IN_PREV_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_LBCTRL_IN_PREV_IMG, 8, 15),
	[MTNR1_F_YUV_GEOMATCHL4_LBCTRL_IN_PREV_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_LBCTRL_IN_PREV_IMG, 16, 23),
	[MTNR1_F_YUV_GEOMATCHL4_LBCTRL_IN_PREV_OOB_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_LBCTRL_IN_PREV_IMG, 24, 31),
	[MTNR1_F_YUV_GEOMATCHL4_LBCTRL_IN_PREV_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_LBCTRL_IN_PREV_WGT, 0, 7),
	[MTNR1_F_YUV_MIXERL1_OTF_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_MIXER_OUT_OTF_0, 0, 7),
	[MTNR1_F_YUV_MIXERL1_OTF_CLEAN_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_MIXER_OUT_OTF_0, 8, 15),
	[MTNR1_F_YUV_MIXERL1_OTF_CLEAN_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_MIXER_OUT_OTF_0, 16, 23),
	[MTNR1_F_YUV_MIXERL1_OTF_DIRTY_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_MIXER_OUT_OTF_0, 24, 31),
	[MTNR1_F_YUV_MIXERL1_OTF_DIRTY_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_MIXER_OUT_OTF_1, 0, 7),
	[MTNR1_F_YUV_MIXERL1_OTF_DIRTY_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_MIXER_OUT_OTF_1, 8, 15),
	[MTNR1_F_YUV_MIXERL1_OTF_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_MIXER_OUT_OTF_1, 16, 23),
	[MTNR1_F_YUV_MIXERL1_OTF_SEG_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_MIXER_OUT_OTF_1, 24, 31),
	[MTNR1_F_YUV_MIXERL2_OTF_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_MIXER_OUT_OTF_0, 0, 7),
	[MTNR1_F_YUV_MIXERL2_OTF_CLEAN_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_MIXER_OUT_OTF_0, 8, 15),
	[MTNR1_F_YUV_MIXERL2_OTF_CLEAN_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_MIXER_OUT_OTF_0, 16, 23),
	[MTNR1_F_YUV_MIXERL2_OTF_DIRTY_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_MIXER_OUT_OTF_0, 24, 31),
	[MTNR1_F_YUV_MIXERL2_OTF_DIRTY_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_MIXER_OUT_OTF_1, 0, 7),
	[MTNR1_F_YUV_MIXERL2_OTF_DIRTY_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_MIXER_OUT_OTF_1, 8, 15),
	[MTNR1_F_YUV_MIXERL2_OTF_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_MIXER_OUT_OTF_1, 16, 23),
	[MTNR1_F_YUV_MIXERL2_OTF_SEG_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_MIXER_OUT_OTF_1, 24, 31),
	[MTNR1_F_YUV_MIXERL3_OTF_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_MIXER_OUT_OTF_0, 0, 7),
	[MTNR1_F_YUV_MIXERL3_OTF_CLEAN_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_MIXER_OUT_OTF_0, 8, 15),
	[MTNR1_F_YUV_MIXERL3_OTF_CLEAN_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_MIXER_OUT_OTF_0, 16, 23),
	[MTNR1_F_YUV_MIXERL3_OTF_DIRTY_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_MIXER_OUT_OTF_0, 24, 31),
	[MTNR1_F_YUV_MIXERL3_OTF_DIRTY_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_MIXER_OUT_OTF_1, 0, 7),
	[MTNR1_F_YUV_MIXERL3_OTF_DIRTY_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_MIXER_OUT_OTF_1, 8, 15),
	[MTNR1_F_YUV_MIXERL3_OTF_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_MIXER_OUT_OTF_1, 16, 23),
	[MTNR1_F_YUV_MIXERL3_OTF_SEG_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_MIXER_OUT_OTF_1, 24, 31),
	[MTNR1_F_YUV_MIXERL4_OTF_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_MIXER_OUT_OTF_0, 0, 7),
	[MTNR1_F_YUV_MIXERL4_OTF_CLEAN_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_MIXER_OUT_OTF_0, 8, 15),
	[MTNR1_F_YUV_MIXERL4_OTF_CLEAN_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_MIXER_OUT_OTF_0, 16, 23),
	[MTNR1_F_YUV_MIXERL4_OTF_DIRTY_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_MIXER_OUT_OTF_0, 24, 31),
	[MTNR1_F_YUV_MIXERL4_OTF_DIRTY_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_MIXER_OUT_OTF_1, 0, 7),
	[MTNR1_F_YUV_MIXERL4_OTF_DIRTY_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_MIXER_OUT_OTF_1, 8, 15),
	[MTNR1_F_YUV_MIXERL4_OTF_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_MIXER_OUT_OTF_1, 16, 23),
	[MTNR1_F_YUV_MIXERL4_OTF_SEG_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_MIXER_OUT_OTF_1, 24, 31),
	[MTNR1_F_YUV_MIXERL1_DMA_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_MIXER_OUT_DMA, 0, 7),
	[MTNR1_F_YUV_MIXERL1_DMA_CLEAN_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_MIXER_OUT_DMA, 8, 15),
	[MTNR1_F_YUV_MIXERL1_DMA_CLEAN_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_MIXER_OUT_DMA, 16, 23),
	[MTNR1_F_YUV_MIXERL1_DMA_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_MIXER_OUT_DMA, 24, 31),
	[MTNR1_F_YUV_MIXERL2_DMA_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_MIXER_OUT_DMA, 0, 7),
	[MTNR1_F_YUV_MIXERL2_DMA_CLEAN_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_MIXER_OUT_DMA, 8, 15),
	[MTNR1_F_YUV_MIXERL2_DMA_CLEAN_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_MIXER_OUT_DMA, 16, 23),
	[MTNR1_F_YUV_MIXERL2_DMA_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_MIXER_OUT_DMA, 24, 31),
	[MTNR1_F_YUV_MIXERL3_DMA_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_MIXER_OUT_DMA, 0, 7),
	[MTNR1_F_YUV_MIXERL3_DMA_CLEAN_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_MIXER_OUT_DMA, 8, 15),
	[MTNR1_F_YUV_MIXERL3_DMA_CLEAN_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_MIXER_OUT_DMA, 16, 23),
	[MTNR1_F_YUV_MIXERL3_DMA_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_MIXER_OUT_DMA, 24, 31),
	[MTNR1_F_YUV_MIXERL4_DMA_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_MIXER_OUT_DMA, 0, 7),
	[MTNR1_F_YUV_MIXERL4_DMA_CLEAN_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_MIXER_OUT_DMA, 8, 15),
	[MTNR1_F_YUV_MIXERL4_DMA_CLEAN_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_MIXER_OUT_DMA, 16, 23),
	[MTNR1_F_YUV_MIXERL4_DMA_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_MIXER_OUT_DMA, 24, 31),
	[MTNR1_F_YUV_DATASHIFTERWDMAL1_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_WDMA_IN, 0, 7),
	[MTNR1_F_YUV_DATASHIFTERWDMAL1_CLEAN_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_WDMA_IN, 8, 15),
	[MTNR1_F_YUV_DATASHIFTERWDMAL1_CLEAN_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_WDMA_IN, 16, 23),
	[MTNR1_F_STAT_OTF2TILEL1_DMA_WEIGHT_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L1_WDMA_IN, 24, 31),
	[MTNR1_F_STAT_PACKERL2_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_WDMA_IN, 0, 7),
	[MTNR1_F_YUV_DATASHIFTERWDMAL2_CLEAN_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_WDMA_IN, 8, 15),
	[MTNR1_F_YUV_DATASHIFTERWDMAL2_CLEAN_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L2_WDMA_IN, 16, 23),
	[MTNR1_F_STAT_PACKERL3_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_WDMA_IN, 0, 7),
	[MTNR1_F_YUV_DATASHIFTERWDMAL3_CLEAN_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_WDMA_IN, 8, 15),
	[MTNR1_F_YUV_DATASHIFTERWDMAL3_CLEAN_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L3_WDMA_IN, 16, 23),
	[MTNR1_F_STAT_PACKERL4_CLEAN_IMG_Y_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_WDMA_IN, 0, 7),
	[MTNR1_F_YUV_DATASHIFTERWDMAL4_CLEAN_IMG_U_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_WDMA_IN, 8, 15),
	[MTNR1_F_YUV_DATASHIFTERWDMAL4_CLEAN_IMG_V_CRC_RESULT] =
		PMIO_FIELD_DESC(MTNR1_R_YUV_CRC_L4_WDMA_IN, 16, 23),
};

static const struct pmio_range mtnr1_volatile_ranges[] = {
	pmio_reg_range(MTNR1_R_YUV_RDMACL_EN, MTNR1_R_YUV_RDMACL_EN),
};

static const struct pmio_access_table mtnr1_volatile_ranges_table = {
	.yes_ranges = mtnr1_volatile_ranges,
	.n_yes_ranges = ARRAY_SIZE(mtnr1_volatile_ranges),
};

static const struct pmio_range mtnr1_wr_noinc_ranges[] = {};

static const struct pmio_access_table mtnr1_wr_noinc_ranges_table = {
	.yes_ranges = mtnr1_wr_noinc_ranges,
	.n_yes_ranges = ARRAY_SIZE(mtnr1_wr_noinc_ranges),
};

static const struct pmio_range_cfg mtnr1_range_cfgs[] = {};
#endif
