* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Mar 18 2025 23:48:46

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : delay_measurement_inst.delay_tr_timer.N_396_i
T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_19_lc_trk_g3_3
T_18_19_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_sp4_v_t_38
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_sp4_v_t_38
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_sp4_v_t_38
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_sp4_v_t_38
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_sp4_v_t_38
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_sp4_v_t_38
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_sp4_v_t_38
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_sp4_v_t_38
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_0
T_18_18_sp4_v_t_43
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_0/out
T_15_18_sp4_h_l_0
T_19_18_sp4_h_l_3
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_0/cen

End 

Net : delay_measurement_inst.start_timer_trZ0
T_12_6_wire_logic_cluster/lc_5/out
T_4_6_sp12_h_l_1
T_15_6_sp12_v_t_22
T_15_15_sp4_v_t_36
T_14_18_lc_trk_g2_4
T_14_18_wire_logic_cluster/lc_0/in_0

T_12_6_wire_logic_cluster/lc_5/out
T_4_6_sp12_h_l_1
T_15_6_sp12_v_t_22
T_15_11_sp4_v_t_40
T_12_15_sp4_h_l_5
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_5/in_1

T_12_6_wire_logic_cluster/lc_5/out
T_12_6_lc_trk_g1_5
T_12_6_wire_logic_cluster/lc_5/in_3

T_12_6_wire_logic_cluster/lc_5/out
T_12_6_lc_trk_g1_5
T_12_6_wire_logic_cluster/lc_7/in_3

End 

Net : delay_measurement_inst.stop_timer_hcZ0
T_8_6_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_40
T_8_9_sp4_v_t_40
T_8_13_sp4_v_t_36
T_7_15_lc_trk_g1_1
T_7_15_wire_logic_cluster/lc_7/in_3

T_8_6_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_40
T_8_9_sp4_v_t_40
T_8_13_lc_trk_g0_5
T_8_13_wire_logic_cluster/lc_0/in_3

T_8_6_wire_logic_cluster/lc_4/out
T_8_5_sp4_v_t_40
T_8_9_sp4_v_t_40
T_7_13_lc_trk_g1_5
T_7_13_wire_logic_cluster/lc_2/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.N_393_i_g
T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_22_wire_logic_cluster/lc_6/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_22_wire_logic_cluster/lc_6/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_22_wire_logic_cluster/lc_6/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_22_wire_logic_cluster/lc_6/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_22_wire_logic_cluster/lc_6/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_21_wire_logic_cluster/lc_0/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_8_19_wire_logic_cluster/lc_3/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_20_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_20_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_20_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_20_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_20_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_20_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_20_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_20_wire_logic_cluster/lc_5/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_19_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_19_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_19_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_19_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_19_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_19_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_19_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_19_wire_logic_cluster/lc_1/cen

T_6_31_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_10_13_wire_logic_cluster/lc_0/cen

End 

Net : delay_measurement_inst.delay_hc_timer.N_393_i
T_7_15_wire_logic_cluster/lc_7/out
T_7_15_sp4_h_l_3
T_6_15_sp4_v_t_44
T_6_19_sp4_v_t_37
T_6_23_sp4_v_t_38
T_6_27_sp4_v_t_43
T_6_31_lc_trk_g1_6
T_6_31_wire_gbuf/in

End 

Net : delay_measurement_inst.stop_timer_trZ0
T_12_6_wire_logic_cluster/lc_7/out
T_12_6_sp4_h_l_3
T_15_6_sp4_v_t_45
T_15_10_sp4_v_t_41
T_15_14_sp4_v_t_41
T_14_18_lc_trk_g1_4
T_14_18_wire_logic_cluster/lc_0/in_3

T_12_6_wire_logic_cluster/lc_7/out
T_12_5_lc_trk_g1_7
T_12_5_wire_logic_cluster/lc_1/in_3

T_12_6_wire_logic_cluster/lc_7/out
T_2_6_sp12_h_l_1
T_13_6_sp12_v_t_22
T_13_15_lc_trk_g2_6
T_13_15_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.N_395_i_g
T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_19_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_19_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_19_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_19_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_19_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_19_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_19_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_19_wire_logic_cluster/lc_2/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_20_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_21_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_21_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_21_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_21_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_21_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_21_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_21_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_21_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_18_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_20_18_wire_logic_cluster/lc_1/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_22_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_22_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_22_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_22_wire_logic_cluster/lc_0/cen

T_12_0_wire_gbuf/out
T_0_0_fabout_5
T_0_0_glb_netwk_5
T_17_22_wire_logic_cluster/lc_0/cen

End 

Net : delay_measurement_inst.delay_tr_timer.N_395_i
T_12_5_wire_logic_cluster/lc_1/out
T_12_2_sp4_v_t_42
T_12_0_span4_vert_23
T_12_0_lc_trk_g0_7
T_12_0_wire_gbuf/in

End 

Net : delay_measurement_inst.delay_hc_timer.N_394_i
T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_5_15_sp4_h_l_1
T_8_15_sp4_v_t_43
T_8_18_lc_trk_g1_3
T_8_18_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_5_15_sp4_h_l_1
T_8_15_sp4_v_t_43
T_8_18_lc_trk_g1_3
T_8_18_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_5_15_sp4_h_l_1
T_8_15_sp4_v_t_43
T_8_18_lc_trk_g1_3
T_8_18_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_5_15_sp4_h_l_1
T_8_15_sp4_v_t_43
T_8_18_lc_trk_g1_3
T_8_18_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_5_15_sp4_h_l_1
T_8_15_sp4_v_t_43
T_8_18_lc_trk_g1_3
T_8_18_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_5_15_sp4_h_l_1
T_8_15_sp4_v_t_43
T_8_18_lc_trk_g1_3
T_8_18_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_8_15_sp4_v_t_46
T_8_17_lc_trk_g3_3
T_8_17_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_8_15_sp4_v_t_46
T_8_17_lc_trk_g3_3
T_8_17_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_8_15_sp4_v_t_46
T_8_17_lc_trk_g3_3
T_8_17_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_8_15_sp4_v_t_46
T_8_17_lc_trk_g3_3
T_8_17_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_8_15_sp4_v_t_46
T_8_17_lc_trk_g3_3
T_8_17_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_8_15_sp4_v_t_46
T_8_17_lc_trk_g3_3
T_8_17_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_8_15_sp4_v_t_46
T_8_17_lc_trk_g3_3
T_8_17_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_8_15_sp4_v_t_46
T_8_17_lc_trk_g3_3
T_8_17_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_9_15_sp4_h_l_2
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_9_15_sp4_h_l_2
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_9_15_sp4_h_l_2
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_9_15_sp4_h_l_2
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_9_15_sp4_h_l_2
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_9_15_sp4_h_l_2
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_9_15_sp4_h_l_2
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_11_sp4_v_t_45
T_9_15_sp4_h_l_2
T_8_15_lc_trk_g0_2
T_8_15_wire_logic_cluster/lc_1/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_9_sp12_v_t_23
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_9_sp12_v_t_23
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_9_sp12_v_t_23
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_9_sp12_v_t_23
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_9_sp12_v_t_23
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_9_sp12_v_t_23
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_9_sp12_v_t_23
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

T_8_13_wire_logic_cluster/lc_0/out
T_8_9_sp12_v_t_23
T_8_16_lc_trk_g3_3
T_8_16_wire_logic_cluster/lc_0/cen

End 

Net : delay_measurement_inst.start_timer_hcZ0
T_9_6_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_42
T_9_9_sp4_v_t_42
T_8_13_lc_trk_g1_7
T_8_13_wire_logic_cluster/lc_0/in_0

T_9_6_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_42
T_9_9_sp4_v_t_42
T_6_13_sp4_h_l_0
T_7_13_lc_trk_g3_0
T_7_13_wire_logic_cluster/lc_2/in_3

T_9_6_wire_logic_cluster/lc_5/out
T_9_6_lc_trk_g1_5
T_9_6_wire_logic_cluster/lc_5/in_3

T_9_6_wire_logic_cluster/lc_5/out
T_8_6_lc_trk_g2_5
T_8_6_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.un10_control_input_cry_6_c_RNOZ0
T_14_10_wire_logic_cluster/lc_2/out
T_15_7_sp4_v_t_45
T_15_8_lc_trk_g2_5
T_15_8_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.control_input_cry_12
T_13_12_wire_logic_cluster/lc_4/cout
T_13_12_wire_logic_cluster/lc_5/in_3

End 

Net : current_shift_inst.PI_CTRL.error_control_2_cry_13
T_12_11_wire_logic_cluster/lc_5/cout
T_12_11_wire_logic_cluster/lc_6/in_3

End 

Net : current_shift_inst.un10_control_input_cry_30_c_RNI4B5IZ0
T_15_11_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g2_7
T_14_10_wire_logic_cluster/lc_6/in_3

T_15_11_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g0_7
T_14_12_wire_logic_cluster/lc_2/in_3

T_15_11_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g0_7
T_14_12_wire_logic_cluster/lc_0/in_3

T_15_11_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g0_7
T_14_12_wire_logic_cluster/lc_3/in_0

T_15_11_wire_logic_cluster/lc_7/out
T_15_10_sp4_v_t_46
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_0/in_3

T_15_11_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g0_7
T_14_12_wire_logic_cluster/lc_4/in_3

T_15_11_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_5/in_1

T_15_11_wire_logic_cluster/lc_7/out
T_15_10_sp4_v_t_46
T_15_14_sp4_v_t_42
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_7/in_1

T_15_11_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_6/in_0

T_15_11_wire_logic_cluster/lc_7/out
T_15_10_sp4_v_t_46
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_1/in_0

T_15_11_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g0_7
T_14_12_wire_logic_cluster/lc_7/in_0

T_15_11_wire_logic_cluster/lc_7/out
T_15_10_sp4_v_t_46
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_2/in_3

T_15_11_wire_logic_cluster/lc_7/out
T_15_10_sp4_v_t_46
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_3/in_0

T_15_11_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_1/in_3

T_15_11_wire_logic_cluster/lc_7/out
T_15_8_sp4_v_t_38
T_12_12_sp4_h_l_3
T_13_12_lc_trk_g3_3
T_13_12_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.error_control_2_axbZ0Z_13
T_12_12_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g1_3
T_12_11_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.control_input_axb_0
T_14_10_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g1_6
T_13_11_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.un4_control_input_1_axb_3
T_15_7_wire_logic_cluster/lc_5/out
T_15_7_sp12_h_l_1
T_17_7_lc_trk_g1_6
T_17_7_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.un4_control_input1_7
T_17_7_wire_logic_cluster/lc_5/out
T_17_6_sp4_v_t_42
T_14_10_sp4_h_l_7
T_14_10_lc_trk_g1_2
T_14_10_wire_logic_cluster/lc_2/in_3

T_17_7_wire_logic_cluster/lc_5/out
T_18_7_lc_trk_g1_5
T_18_7_wire_logic_cluster/lc_5/in_3

T_17_7_wire_logic_cluster/lc_5/out
T_17_6_sp4_v_t_42
T_17_10_sp4_v_t_42
T_16_12_lc_trk_g0_7
T_16_12_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.elapsed_time_ns_s1_4
T_13_7_wire_logic_cluster/lc_1/out
T_13_7_sp4_h_l_7
T_15_7_lc_trk_g2_2
T_15_7_wire_logic_cluster/lc_5/in_3

T_13_7_wire_logic_cluster/lc_1/out
T_13_7_sp4_h_l_7
T_17_7_sp4_h_l_10
T_16_7_lc_trk_g1_2
T_16_7_wire_logic_cluster/lc_5/in_0

T_13_7_wire_logic_cluster/lc_1/out
T_13_7_sp4_h_l_7
T_16_3_sp4_v_t_36
T_16_6_lc_trk_g1_4
T_16_6_input_2_7
T_16_6_wire_logic_cluster/lc_7/in_2

T_13_7_wire_logic_cluster/lc_1/out
T_13_7_sp4_h_l_7
T_16_7_sp4_v_t_37
T_16_11_sp4_v_t_45
T_16_12_lc_trk_g3_5
T_16_12_input_2_6
T_16_12_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.un4_control_input_1_cry_5
T_17_7_wire_logic_cluster/lc_4/cout
T_17_7_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.control_input_31
T_13_12_wire_logic_cluster/lc_5/out
T_12_12_lc_trk_g3_5
T_12_12_wire_logic_cluster/lc_3/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_12_11_lc_trk_g2_5
T_12_11_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.un10_control_input_cry_30
T_15_11_wire_logic_cluster/lc_6/cout
T_15_11_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.N_1460_i
T_14_12_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g2_2
T_13_11_input_2_0
T_13_11_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_2/out
T_13_11_lc_trk_g3_2
T_13_11_wire_logic_cluster/lc_0/in_3

T_14_12_wire_logic_cluster/lc_2/out
T_14_9_sp4_v_t_44
T_14_10_lc_trk_g2_4
T_14_10_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.un4_control_input_1_axb_2
T_16_7_wire_logic_cluster/lc_2/out
T_16_7_sp4_h_l_9
T_17_7_lc_trk_g3_1
T_17_7_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_3
T_13_7_wire_logic_cluster/lc_0/out
T_14_7_sp4_h_l_0
T_16_7_lc_trk_g2_5
T_16_7_wire_logic_cluster/lc_2/in_3

T_13_7_wire_logic_cluster/lc_0/out
T_14_7_sp4_h_l_0
T_16_7_lc_trk_g2_5
T_16_7_wire_logic_cluster/lc_1/in_0

T_13_7_wire_logic_cluster/lc_0/out
T_14_7_sp4_h_l_0
T_17_7_sp4_v_t_37
T_16_11_lc_trk_g1_0
T_16_11_wire_logic_cluster/lc_4/in_1

T_13_7_wire_logic_cluster/lc_0/out
T_14_7_sp4_h_l_0
T_17_7_sp4_v_t_37
T_16_11_lc_trk_g1_0
T_16_11_input_2_3
T_16_11_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.control_input_axb_1
T_14_12_wire_logic_cluster/lc_0/out
T_13_11_lc_trk_g2_0
T_13_11_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.un10_control_input_cry_30_c_RNOZ0
T_18_8_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_42
T_15_11_sp4_h_l_0
T_15_11_lc_trk_g1_5
T_15_11_input_2_6
T_15_11_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.un4_control_input1_31_THRU_CO
T_17_10_wire_logic_cluster/lc_5/out
T_18_6_sp4_v_t_46
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_5/in_3

T_17_10_wire_logic_cluster/lc_5/out
T_18_6_sp4_v_t_46
T_18_8_lc_trk_g2_3
T_18_8_wire_logic_cluster/lc_6/in_1

T_17_10_wire_logic_cluster/lc_5/out
T_18_6_sp4_v_t_46
T_18_8_lc_trk_g3_3
T_18_8_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.un4_control_input1_31
T_17_10_wire_logic_cluster/lc_4/cout
T_17_10_wire_logic_cluster/lc_5/in_3

End 

Net : current_shift_inst.un38_control_input_0_s1_31
T_17_14_wire_logic_cluster/lc_7/out
T_17_11_sp4_v_t_38
T_14_15_sp4_h_l_8
T_15_15_lc_trk_g3_0
T_15_15_input_2_7
T_15_15_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.control_input_axb_11
T_15_15_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_38
T_12_12_sp4_h_l_9
T_13_12_lc_trk_g3_1
T_13_12_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.un38_control_input_cry_30_s1
T_17_14_wire_logic_cluster/lc_6/cout
T_17_14_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.un4_control_input_1_cry_29_c_RNIN5LNZ0
T_18_8_wire_logic_cluster/lc_6/out
T_18_2_sp12_v_t_23
T_7_14_sp12_h_l_0
T_17_14_lc_trk_g1_7
T_17_14_input_2_6
T_17_14_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.elapsed_time_ns_s1_2
T_18_8_wire_logic_cluster/lc_1/out
T_18_7_lc_trk_g0_1
T_18_7_wire_logic_cluster/lc_2/in_1

T_18_8_wire_logic_cluster/lc_1/out
T_18_8_lc_trk_g2_1
T_18_8_wire_logic_cluster/lc_4/in_3

T_18_8_wire_logic_cluster/lc_1/out
T_18_8_lc_trk_g2_1
T_18_8_wire_logic_cluster/lc_3/in_0

T_18_8_wire_logic_cluster/lc_1/out
T_18_8_lc_trk_g2_1
T_18_8_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.un4_control_input_1_axb_1
T_18_7_wire_logic_cluster/lc_2/out
T_18_7_sp4_h_l_9
T_17_7_lc_trk_g0_1
T_17_7_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.control_input_axb_2
T_14_12_wire_logic_cluster/lc_3/out
T_13_11_lc_trk_g2_3
T_13_11_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.un4_control_input_1_cry_10
T_17_8_wire_logic_cluster/lc_1/cout
T_17_8_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.un10_control_input_cry_11_c_RNOZ0
T_14_9_wire_logic_cluster/lc_6/out
T_15_9_lc_trk_g0_6
T_15_9_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.un4_control_input1_10
T_17_8_wire_logic_cluster/lc_0/out
T_17_6_sp4_v_t_45
T_14_10_sp4_h_l_1
T_14_10_lc_trk_g1_4
T_14_10_wire_logic_cluster/lc_4/in_3

T_17_8_wire_logic_cluster/lc_0/out
T_16_7_lc_trk_g3_0
T_16_7_wire_logic_cluster/lc_6/in_1

T_17_8_wire_logic_cluster/lc_0/out
T_16_7_lc_trk_g3_0
T_16_7_input_2_7
T_16_7_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.un10_control_input_cry_9_c_RNOZ0
T_14_10_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g2_4
T_15_9_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_17_8_0_
T_17_8_wire_logic_cluster/carry_in_mux/cout
T_17_8_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.un4_control_input1_12
T_17_8_wire_logic_cluster/lc_2/out
T_17_5_sp4_v_t_44
T_14_9_sp4_h_l_2
T_14_9_lc_trk_g0_7
T_14_9_wire_logic_cluster/lc_6/in_3

T_17_8_wire_logic_cluster/lc_2/out
T_18_7_sp4_v_t_37
T_17_10_lc_trk_g2_5
T_17_10_wire_logic_cluster/lc_6/in_3

T_17_8_wire_logic_cluster/lc_2/out
T_17_5_sp4_v_t_44
T_14_9_sp4_h_l_2
T_17_9_sp4_v_t_39
T_16_13_lc_trk_g1_2
T_16_13_wire_logic_cluster/lc_6/in_3

End 

Net : current_shift_inst.un4_control_input1_26
T_17_10_wire_logic_cluster/lc_0/out
T_14_10_sp12_h_l_0
T_14_10_lc_trk_g0_3
T_14_10_wire_logic_cluster/lc_0/in_3

T_17_10_wire_logic_cluster/lc_0/out
T_17_10_sp4_h_l_5
T_16_10_sp4_v_t_40
T_16_13_lc_trk_g1_0
T_16_13_wire_logic_cluster/lc_2/in_3

T_17_10_wire_logic_cluster/lc_0/out
T_17_10_sp4_h_l_5
T_16_10_sp4_v_t_40
T_16_14_lc_trk_g0_5
T_16_14_input_2_1
T_16_14_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.un10_control_input_cry_25_c_RNOZ0
T_14_10_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_17_10_0_
T_17_10_wire_logic_cluster/carry_in_mux/cout
T_17_10_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.control_input_18
T_13_11_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g2_0
T_12_10_wire_logic_cluster/lc_0/in_0

End 

Net : current_shift_inst.PI_CTRL.error_control_2_axb_0
T_12_10_wire_logic_cluster/lc_0/out
T_12_10_lc_trk_g3_0
T_12_10_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_5
T_13_7_wire_logic_cluster/lc_2/out
T_13_7_sp4_h_l_9
T_15_7_lc_trk_g3_4
T_15_7_wire_logic_cluster/lc_6/in_3

T_13_7_wire_logic_cluster/lc_2/out
T_13_7_sp4_h_l_9
T_17_7_sp4_h_l_0
T_16_7_lc_trk_g1_0
T_16_7_wire_logic_cluster/lc_3/in_0

T_13_7_wire_logic_cluster/lc_2/out
T_13_7_sp4_h_l_9
T_17_7_sp4_h_l_0
T_16_7_lc_trk_g1_0
T_16_7_wire_logic_cluster/lc_0/in_3

T_13_7_wire_logic_cluster/lc_2/out
T_13_7_sp4_h_l_9
T_16_3_sp4_v_t_38
T_15_6_lc_trk_g2_6
T_15_6_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.un4_control_input_1_axb_4
T_15_7_wire_logic_cluster/lc_6/out
T_15_7_sp4_h_l_1
T_17_7_lc_trk_g2_4
T_17_7_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.control_input_axb_7
T_14_13_wire_logic_cluster/lc_0/out
T_14_9_sp4_v_t_37
T_13_11_lc_trk_g0_0
T_13_11_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.control_input_axb_3
T_14_12_wire_logic_cluster/lc_4/out
T_13_11_lc_trk_g2_4
T_13_11_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.error_control_2_cry_12
T_12_11_wire_logic_cluster/lc_4/cout
T_12_11_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.un4_control_input_1_axb_5
T_15_7_wire_logic_cluster/lc_2/out
T_15_7_sp4_h_l_9
T_17_7_lc_trk_g3_4
T_17_7_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_6
T_13_7_wire_logic_cluster/lc_3/out
T_13_7_sp4_h_l_11
T_15_7_lc_trk_g3_6
T_15_7_wire_logic_cluster/lc_2/in_3

T_13_7_wire_logic_cluster/lc_3/out
T_13_7_sp4_h_l_11
T_17_7_sp4_h_l_11
T_16_7_lc_trk_g0_3
T_16_7_wire_logic_cluster/lc_4/in_1

T_13_7_wire_logic_cluster/lc_3/out
T_14_7_sp4_h_l_6
T_17_3_sp4_v_t_37
T_17_6_lc_trk_g0_5
T_17_6_input_2_1
T_17_6_wire_logic_cluster/lc_1/in_2

T_13_7_wire_logic_cluster/lc_3/out
T_13_7_sp4_h_l_11
T_15_7_lc_trk_g3_6
T_15_7_input_2_3
T_15_7_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.un4_control_input_1_cry_28
T_17_10_wire_logic_cluster/lc_3/cout
T_17_10_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.un10_control_input_cry_29_c_RNOZ0
T_16_12_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g2_2
T_15_11_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.un4_control_input1_30
T_17_10_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_40
T_16_12_lc_trk_g3_0
T_16_12_wire_logic_cluster/lc_2/in_3

T_17_10_wire_logic_cluster/lc_4/out
T_18_9_lc_trk_g3_4
T_18_9_wire_logic_cluster/lc_4/in_3

T_17_10_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_40
T_16_12_lc_trk_g3_0
T_16_12_input_2_3
T_16_12_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.un10_control_input_cry_15_c_RNOZ0
T_16_8_wire_logic_cluster/lc_5/out
T_15_9_lc_trk_g1_5
T_15_9_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.un4_control_input1_16
T_17_8_wire_logic_cluster/lc_6/out
T_17_8_sp4_h_l_1
T_16_8_lc_trk_g1_1
T_16_8_wire_logic_cluster/lc_5/in_3

T_17_8_wire_logic_cluster/lc_6/out
T_17_8_sp4_h_l_1
T_16_4_sp4_v_t_43
T_15_6_lc_trk_g0_6
T_15_6_input_2_4
T_15_6_wire_logic_cluster/lc_4/in_2

T_17_8_wire_logic_cluster/lc_6/out
T_18_9_lc_trk_g3_6
T_18_9_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.un4_control_input_1_cry_14
T_17_8_wire_logic_cluster/lc_5/cout
T_17_8_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.un10_control_input_cry_7_c_RNOZ0
T_15_7_wire_logic_cluster/lc_7/out
T_15_8_lc_trk_g0_7
T_15_8_input_2_7
T_15_8_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.elapsed_time_ns_s1_7
T_13_7_wire_logic_cluster/lc_4/out
T_14_6_sp4_v_t_41
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_3/in_3

T_13_7_wire_logic_cluster/lc_4/out
T_14_6_sp4_v_t_41
T_14_10_lc_trk_g0_4
T_14_10_wire_logic_cluster/lc_2/in_0

T_13_7_wire_logic_cluster/lc_4/out
T_14_7_sp12_h_l_0
T_18_7_lc_trk_g0_3
T_18_7_input_2_5
T_18_7_wire_logic_cluster/lc_5/in_2

T_13_7_wire_logic_cluster/lc_4/out
T_13_6_sp4_v_t_40
T_14_10_sp4_h_l_5
T_17_10_sp4_v_t_40
T_16_12_lc_trk_g1_5
T_16_12_input_2_0
T_16_12_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.un4_control_input_1_cry_25
T_17_10_wire_logic_cluster/lc_0/cout
T_17_10_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.un4_control_input_1_cry_6
T_17_7_wire_logic_cluster/lc_5/cout
T_17_7_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.un4_control_input_1_axb_6
T_14_10_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_46
T_15_7_sp4_h_l_11
T_17_7_lc_trk_g2_6
T_17_7_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_1
T_17_5_wire_logic_cluster/lc_0/out
T_17_6_lc_trk_g1_0
T_17_6_wire_logic_cluster/lc_2/in_3

T_17_5_wire_logic_cluster/lc_0/out
T_16_5_sp4_h_l_8
T_15_5_sp4_v_t_39
T_14_9_lc_trk_g1_2
T_14_9_wire_logic_cluster/lc_2/in_3

T_17_5_wire_logic_cluster/lc_0/out
T_17_3_sp4_v_t_45
T_17_7_sp4_v_t_45
T_16_11_lc_trk_g2_0
T_16_11_wire_logic_cluster/lc_7/in_3

T_17_5_wire_logic_cluster/lc_0/out
T_17_3_sp4_v_t_45
T_17_7_sp4_v_t_45
T_16_11_lc_trk_g2_0
T_16_11_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.control_input_axb_4
T_14_12_wire_logic_cluster/lc_5/out
T_13_11_lc_trk_g2_5
T_13_11_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.un4_control_input1_27
T_17_10_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_47
T_16_12_lc_trk_g2_2
T_16_12_wire_logic_cluster/lc_7/in_3

T_17_10_wire_logic_cluster/lc_1/out
T_17_8_sp4_v_t_47
T_17_12_sp4_v_t_36
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_1/in_3

T_17_10_wire_logic_cluster/lc_1/out
T_17_7_sp12_v_t_22
T_17_12_sp4_v_t_40
T_16_14_lc_trk_g1_5
T_16_14_input_2_2
T_16_14_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.un4_control_input1_8
T_17_7_wire_logic_cluster/lc_6/out
T_16_7_sp4_h_l_4
T_15_7_lc_trk_g0_4
T_15_7_wire_logic_cluster/lc_7/in_3

T_17_7_wire_logic_cluster/lc_6/out
T_16_7_sp4_h_l_4
T_15_3_sp4_v_t_44
T_15_6_lc_trk_g0_4
T_15_6_wire_logic_cluster/lc_5/in_3

T_17_7_wire_logic_cluster/lc_6/out
T_17_6_lc_trk_g1_6
T_17_6_wire_logic_cluster/lc_6/in_3

End 

Net : current_shift_inst.un10_control_input_cry_26_c_RNOZ0
T_16_12_wire_logic_cluster/lc_7/out
T_15_11_lc_trk_g3_7
T_15_11_input_2_2
T_15_11_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.elapsed_time_ns_s1_i_1
T_17_6_wire_logic_cluster/lc_2/out
T_17_7_lc_trk_g0_2
T_17_7_input_2_0
T_17_7_wire_logic_cluster/lc_0/in_2

T_17_6_wire_logic_cluster/lc_2/out
T_17_7_lc_trk_g1_2
T_17_7_wire_logic_cluster/lc_0/in_3

T_17_6_wire_logic_cluster/lc_2/out
T_17_5_sp4_v_t_36
T_17_9_sp4_v_t_44
T_16_11_lc_trk_g2_1
T_16_11_wire_logic_cluster/lc_6/in_3

T_17_6_wire_logic_cluster/lc_2/out
T_17_5_sp4_v_t_36
T_14_9_sp4_h_l_6
T_14_9_lc_trk_g0_3
T_14_9_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIJJU21_23
T_17_6_wire_logic_cluster/lc_3/out
T_18_5_sp4_v_t_39
T_18_9_sp4_v_t_40
T_17_13_lc_trk_g1_5
T_17_13_input_2_6
T_17_13_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.un38_control_input_cry_26_s1
T_17_14_wire_logic_cluster/lc_2/cout
T_17_14_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.un4_control_input_1_cry_21
T_17_9_wire_logic_cluster/lc_4/cout
T_17_9_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.un4_control_input1_23
T_17_9_wire_logic_cluster/lc_5/out
T_17_5_sp4_v_t_47
T_17_6_lc_trk_g3_7
T_17_6_wire_logic_cluster/lc_3/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_16_9_lc_trk_g2_5
T_16_9_wire_logic_cluster/lc_0/in_3

T_17_9_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_2/in_3

End 

Net : current_shift_inst.un38_control_input_0_s1_27
T_17_14_wire_logic_cluster/lc_3/out
T_15_14_sp4_h_l_3
T_14_10_sp4_v_t_45
T_14_13_lc_trk_g1_5
T_14_13_wire_logic_cluster/lc_0/in_0

End 

Net : current_shift_inst.un38_control_input_cry_15_s0_c_RNOZ0
T_15_6_wire_logic_cluster/lc_4/out
T_15_5_sp4_v_t_40
T_15_9_sp4_v_t_40
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.un38_control_input_0_s0_27
T_15_15_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_43
T_14_13_lc_trk_g1_6
T_14_13_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.un38_control_input_cry_7_s0_c_RNOZ0
T_15_6_wire_logic_cluster/lc_5/out
T_15_5_sp4_v_t_42
T_15_9_sp4_v_t_47
T_15_12_lc_trk_g1_7
T_15_12_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.un38_control_input_cry_26_s0
T_15_15_wire_logic_cluster/lc_2/cout
T_15_15_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.error_control_2_cry_11
T_12_11_wire_logic_cluster/lc_3/cout
T_12_11_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.un4_control_input_1_cry_13
T_17_8_wire_logic_cluster/lc_4/cout
T_17_8_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.un38_control_input_cry_14_s1_c_RNOZ0
T_18_10_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_41
T_15_12_sp4_h_l_4
T_17_12_lc_trk_g3_1
T_17_12_input_2_6
T_17_12_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.un4_control_input1_9
T_17_7_wire_logic_cluster/lc_7/out
T_16_7_sp4_h_l_6
T_18_7_lc_trk_g2_3
T_18_7_input_2_7
T_18_7_wire_logic_cluster/lc_7/in_2

T_17_7_wire_logic_cluster/lc_7/out
T_16_8_lc_trk_g0_7
T_16_8_wire_logic_cluster/lc_6/in_3

T_17_7_wire_logic_cluster/lc_7/out
T_16_7_sp4_h_l_6
T_15_7_lc_trk_g1_6
T_15_7_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.un4_control_input_1_cry_7
T_17_7_wire_logic_cluster/lc_6/cout
T_17_7_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.un38_control_input_cry_8_s1_c_RNOZ0
T_18_7_wire_logic_cluster/lc_7/out
T_18_2_sp12_v_t_22
T_18_9_sp4_v_t_38
T_17_12_lc_trk_g2_6
T_17_12_input_2_0
T_17_12_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.un4_control_input1_21
T_17_9_wire_logic_cluster/lc_3/out
T_18_8_sp4_v_t_39
T_18_10_lc_trk_g3_2
T_18_10_input_2_7
T_18_10_wire_logic_cluster/lc_7/in_2

T_17_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_wire_logic_cluster/lc_3/in_3

T_17_9_wire_logic_cluster/lc_3/out
T_16_9_lc_trk_g3_3
T_16_9_input_2_2
T_16_9_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.un4_control_input1_15
T_17_8_wire_logic_cluster/lc_5/out
T_18_7_sp4_v_t_43
T_18_10_lc_trk_g0_3
T_18_10_wire_logic_cluster/lc_6/in_3

T_17_8_wire_logic_cluster/lc_5/out
T_16_8_lc_trk_g3_5
T_16_8_wire_logic_cluster/lc_3/in_3

T_17_8_wire_logic_cluster/lc_5/out
T_17_7_sp4_v_t_42
T_17_11_sp4_v_t_47
T_16_12_lc_trk_g3_7
T_16_12_wire_logic_cluster/lc_1/in_3

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIMS321_21
T_18_10_wire_logic_cluster/lc_7/out
T_18_9_sp4_v_t_46
T_15_13_sp4_h_l_4
T_17_13_lc_trk_g3_1
T_17_13_input_2_4
T_17_13_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.un4_control_input_1_cry_19
T_17_9_wire_logic_cluster/lc_2/cout
T_17_9_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.un4_control_input1_13
T_17_8_wire_logic_cluster/lc_3/out
T_17_5_sp4_v_t_46
T_17_6_lc_trk_g2_6
T_17_6_wire_logic_cluster/lc_7/in_3

T_17_8_wire_logic_cluster/lc_3/out
T_16_8_lc_trk_g2_3
T_16_8_wire_logic_cluster/lc_2/in_3

T_17_8_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g3_3
T_18_9_wire_logic_cluster/lc_1/in_3

End 

Net : current_shift_inst.un4_control_input_1_cry_11
T_17_8_wire_logic_cluster/lc_2/cout
T_17_8_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.un38_control_input_cry_12_s1_c_RNOZ0
T_17_6_wire_logic_cluster/lc_7/out
T_17_1_sp12_v_t_22
T_17_12_lc_trk_g2_2
T_17_12_input_2_4
T_17_12_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.control_input_axb_5
T_14_12_wire_logic_cluster/lc_6/out
T_13_11_lc_trk_g2_6
T_13_11_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.un4_control_input1_20
T_17_9_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_44
T_14_6_sp4_h_l_9
T_15_6_lc_trk_g2_1
T_15_6_wire_logic_cluster/lc_2/in_3

T_17_9_wire_logic_cluster/lc_2/out
T_16_9_lc_trk_g2_2
T_16_9_wire_logic_cluster/lc_7/in_3

T_17_9_wire_logic_cluster/lc_2/out
T_18_9_lc_trk_g0_2
T_18_9_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.un4_control_input_1_cry_18
T_17_9_wire_logic_cluster/lc_1/cout
T_17_9_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.un38_control_input_cry_19_s0_c_RNOZ0
T_15_6_wire_logic_cluster/lc_2/out
T_15_4_sp12_v_t_23
T_15_14_lc_trk_g2_4
T_15_14_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.un38_control_input_cry_9_s0_c_RNOZ0
T_16_7_wire_logic_cluster/lc_6/out
T_16_1_sp12_v_t_23
T_5_13_sp12_h_l_0
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.un4_control_input1_5
T_17_7_wire_logic_cluster/lc_3/out
T_17_6_sp4_v_t_38
T_14_6_sp4_h_l_3
T_15_6_lc_trk_g2_3
T_15_6_input_2_3
T_15_6_wire_logic_cluster/lc_3/in_2

T_17_7_wire_logic_cluster/lc_3/out
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_3/in_3

T_17_7_wire_logic_cluster/lc_3/out
T_16_7_lc_trk_g3_3
T_16_7_wire_logic_cluster/lc_0/in_0

End 

Net : current_shift_inst.un38_control_input_cry_4_s0_c_RNOZ0
T_15_6_wire_logic_cluster/lc_3/out
T_15_5_sp12_v_t_22
T_15_12_lc_trk_g2_2
T_15_12_input_2_4
T_15_12_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.un4_control_input_1_cry_3
T_17_7_wire_logic_cluster/lc_2/cout
T_17_7_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.error_control_2_cry_10
T_12_11_wire_logic_cluster/lc_2/cout
T_12_11_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.control_input_axb_8
T_14_13_wire_logic_cluster/lc_1/out
T_14_10_sp4_v_t_42
T_13_12_lc_trk_g0_7
T_13_12_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.un4_control_input_1_cry_12
T_17_8_wire_logic_cluster/lc_3/cout
T_17_8_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.un4_control_input1_14
T_17_8_wire_logic_cluster/lc_4/out
T_16_8_lc_trk_g2_4
T_16_8_wire_logic_cluster/lc_4/in_0

T_17_8_wire_logic_cluster/lc_4/out
T_18_7_lc_trk_g3_4
T_18_7_wire_logic_cluster/lc_4/in_3

T_17_8_wire_logic_cluster/lc_4/out
T_18_8_sp4_h_l_8
T_17_8_sp4_v_t_39
T_16_12_lc_trk_g1_2
T_16_12_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.un10_control_input_cry_13_c_RNOZ0
T_16_8_wire_logic_cluster/lc_4/out
T_15_9_lc_trk_g0_4
T_15_9_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.control_input_axb_6
T_14_12_wire_logic_cluster/lc_7/out
T_13_11_lc_trk_g2_7
T_13_11_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.un4_control_input_1_cry_23
T_17_9_wire_logic_cluster/lc_6/cout
T_17_9_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.un4_control_input1_25
T_17_9_wire_logic_cluster/lc_7/out
T_17_8_sp4_v_t_46
T_16_12_lc_trk_g2_3
T_16_12_wire_logic_cluster/lc_5/in_0

T_17_9_wire_logic_cluster/lc_7/out
T_17_10_lc_trk_g1_7
T_17_10_wire_logic_cluster/lc_7/in_3

T_17_9_wire_logic_cluster/lc_7/out
T_17_8_sp4_v_t_46
T_17_12_sp4_v_t_39
T_16_14_lc_trk_g0_2
T_16_14_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.un10_control_input_cry_24_c_RNOZ0
T_16_12_wire_logic_cluster/lc_5/out
T_15_11_lc_trk_g3_5
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.un4_control_input_1_cry_26
T_17_10_wire_logic_cluster/lc_1/cout
T_17_10_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.un10_control_input_cry_21_c_RNOZ0
T_16_10_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g2_6
T_15_10_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.un4_control_input1_24
T_17_9_wire_logic_cluster/lc_6/out
T_16_9_lc_trk_g3_6
T_16_9_wire_logic_cluster/lc_6/in_3

T_17_9_wire_logic_cluster/lc_6/out
T_18_9_lc_trk_g1_6
T_18_9_wire_logic_cluster/lc_2/in_3

T_17_9_wire_logic_cluster/lc_6/out
T_17_9_sp4_h_l_1
T_16_9_sp4_v_t_42
T_16_13_lc_trk_g1_7
T_16_13_wire_logic_cluster/lc_5/in_3

End 

Net : bfn_17_9_0_
T_17_9_wire_logic_cluster/carry_in_mux/cout
T_17_9_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.un4_control_input1_18
T_17_9_wire_logic_cluster/lc_0/out
T_16_9_lc_trk_g2_0
T_16_9_wire_logic_cluster/lc_5/in_3

T_17_9_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g2_0
T_18_10_wire_logic_cluster/lc_5/in_3

T_17_9_wire_logic_cluster/lc_0/out
T_17_9_sp4_h_l_5
T_16_9_sp4_v_t_46
T_16_13_lc_trk_g0_3
T_16_13_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.un4_control_input1_22
T_17_9_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g1_4
T_16_10_wire_logic_cluster/lc_6/in_3

T_17_9_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g1_4
T_16_10_wire_logic_cluster/lc_5/in_0

T_17_9_wire_logic_cluster/lc_4/out
T_16_10_lc_trk_g1_4
T_16_10_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.un10_control_input_cry_4_c_RNOZ0
T_16_7_wire_logic_cluster/lc_3/out
T_15_8_lc_trk_g0_3
T_15_8_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.un4_control_input1_28
T_17_10_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_1/in_3

T_17_10_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g0_2
T_16_11_input_2_0
T_16_11_wire_logic_cluster/lc_0/in_2

T_17_10_wire_logic_cluster/lc_2/out
T_17_10_sp4_h_l_9
T_16_10_sp4_v_t_44
T_16_14_lc_trk_g0_1
T_16_14_input_2_7
T_16_14_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.un10_control_input_cry_27_c_RNOZ0
T_16_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.un10_control_input_cry_19_c_RNOZ0
T_16_9_wire_logic_cluster/lc_7/out
T_15_10_lc_trk_g1_7
T_15_10_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.un10_control_input_cry_23_c_RNOZ0
T_16_9_wire_logic_cluster/lc_6/out
T_15_10_lc_trk_g0_6
T_15_10_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.un10_control_input_cry_17_c_RNOZ0
T_16_9_wire_logic_cluster/lc_5/out
T_15_10_lc_trk_g1_5
T_15_10_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.un4_control_input_1_cry_20
T_17_9_wire_logic_cluster/lc_3/cout
T_17_9_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.un4_control_input_1_cry_22
T_17_9_wire_logic_cluster/lc_5/cout
T_17_9_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.un10_control_input_cry_8_c_RNOZ0
T_16_8_wire_logic_cluster/lc_6/out
T_16_6_sp4_v_t_41
T_15_9_lc_trk_g3_1
T_15_9_input_2_0
T_15_9_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.un10_control_input_cry_18_c_RNOZ0
T_16_9_wire_logic_cluster/lc_1/out
T_15_10_lc_trk_g1_1
T_15_10_input_2_2
T_15_10_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.un10_control_input_cry_20_c_RNOZ0
T_16_9_wire_logic_cluster/lc_3/out
T_15_10_lc_trk_g1_3
T_15_10_input_2_4
T_15_10_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.un10_control_input_cry_14_c_RNOZ0
T_16_8_wire_logic_cluster/lc_3/out
T_15_9_lc_trk_g1_3
T_15_9_input_2_6
T_15_9_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.un4_control_input_1_cry_27
T_17_10_wire_logic_cluster/lc_2/cout
T_17_10_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.un4_control_input1_29
T_17_10_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_2/in_3

T_17_10_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_1/in_0

T_17_10_wire_logic_cluster/lc_3/out
T_16_10_lc_trk_g2_3
T_16_10_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.un4_control_input_1_cry_9
T_17_8_wire_logic_cluster/lc_0/cout
T_17_8_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.un10_control_input_cry_12_c_RNOZ0
T_16_8_wire_logic_cluster/lc_2/out
T_15_9_lc_trk_g0_2
T_15_9_input_2_4
T_15_9_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.un4_control_input_1_cry_17
T_17_9_wire_logic_cluster/lc_0/cout
T_17_9_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.un10_control_input_cry_22_c_RNOZ0
T_16_9_wire_logic_cluster/lc_0/out
T_15_10_lc_trk_g0_0
T_15_10_input_2_6
T_15_10_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.un4_control_input1_6
T_17_7_wire_logic_cluster/lc_4/out
T_16_7_lc_trk_g3_4
T_16_7_wire_logic_cluster/lc_4/in_3

T_17_7_wire_logic_cluster/lc_4/out
T_16_7_sp4_h_l_0
T_15_7_lc_trk_g0_0
T_15_7_wire_logic_cluster/lc_3/in_1

T_17_7_wire_logic_cluster/lc_4/out
T_17_6_lc_trk_g0_4
T_17_6_wire_logic_cluster/lc_1/in_3

End 

Net : current_shift_inst.un10_control_input_cry_10_c_RNOZ0
T_16_8_wire_logic_cluster/lc_7/out
T_15_9_lc_trk_g1_7
T_15_9_input_2_2
T_15_9_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.un4_control_input_1_cry_4
T_17_7_wire_logic_cluster/lc_3/cout
T_17_7_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.un10_control_input_cry_5_c_RNOZ0
T_16_7_wire_logic_cluster/lc_4/out
T_15_8_lc_trk_g1_4
T_15_8_input_2_5
T_15_8_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.un4_control_input1_19
T_17_9_wire_logic_cluster/lc_1/out
T_16_9_lc_trk_g3_1
T_16_9_wire_logic_cluster/lc_1/in_3

T_17_9_wire_logic_cluster/lc_1/out
T_18_10_lc_trk_g2_1
T_18_10_input_2_1
T_18_10_wire_logic_cluster/lc_1/in_2

T_17_9_wire_logic_cluster/lc_1/out
T_17_9_sp4_h_l_7
T_16_9_sp4_v_t_36
T_16_13_lc_trk_g1_1
T_16_13_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.un10_control_input_cry_28_c_RNOZ0
T_16_10_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g0_2
T_15_11_input_2_4
T_15_11_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.un4_control_input1_11
T_17_8_wire_logic_cluster/lc_1/out
T_16_8_lc_trk_g3_1
T_16_8_wire_logic_cluster/lc_7/in_3

T_17_8_wire_logic_cluster/lc_1/out
T_18_9_lc_trk_g3_1
T_18_9_wire_logic_cluster/lc_5/in_3

T_17_8_wire_logic_cluster/lc_1/out
T_17_6_sp4_v_t_47
T_17_10_sp4_v_t_47
T_16_13_lc_trk_g3_7
T_16_13_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.elapsed_time_ns_1_RNISV131_26
T_16_13_wire_logic_cluster/lc_2/out
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_15_15_0_
T_15_15_wire_logic_cluster/carry_in_mux/cout
T_15_15_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.un38_control_input_cry_4_s1_c_RNOZ0
T_16_7_wire_logic_cluster/lc_0/out
T_15_7_sp4_h_l_8
T_18_7_sp4_v_t_36
T_17_11_lc_trk_g1_1
T_17_11_input_2_4
T_17_11_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.un38_control_input_cry_9_s1_c_RNOZ0
T_16_7_wire_logic_cluster/lc_7/out
T_17_5_sp4_v_t_42
T_17_9_sp4_v_t_42
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.un38_control_input_cry_15_s1_c_RNOZ0
T_18_9_wire_logic_cluster/lc_0/out
T_18_9_sp4_h_l_5
T_17_9_sp4_v_t_46
T_17_12_lc_trk_g0_6
T_17_12_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.un38_control_input_cry_13_s1_c_RNOZ0
T_18_7_wire_logic_cluster/lc_4/out
T_18_6_sp4_v_t_40
T_18_10_sp4_v_t_36
T_17_12_lc_trk_g1_1
T_17_12_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIMNV21_24
T_18_9_wire_logic_cluster/lc_2/out
T_19_9_sp4_h_l_4
T_18_9_sp4_v_t_47
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.un38_control_input_cry_19_s1_c_RNOZ0
T_18_9_wire_logic_cluster/lc_7/out
T_18_9_sp4_h_l_3
T_17_9_sp4_v_t_38
T_17_13_lc_trk_g1_3
T_17_13_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.un38_control_input_0_s0_24
T_15_15_wire_logic_cluster/lc_0/out
T_15_11_sp4_v_t_37
T_14_12_lc_trk_g2_5
T_14_12_wire_logic_cluster/lc_5/in_0

End 

Net : current_shift_inst.un38_control_input_cry_11_s1_c_RNOZ0
T_17_10_wire_logic_cluster/lc_6/out
T_18_9_sp4_v_t_45
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.un38_control_input_0_s0_28
T_15_15_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_45
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_1/in_3

End 

Net : current_shift_inst.un38_control_input_cry_27_s0
T_15_15_wire_logic_cluster/lc_3/cout
T_15_15_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.un38_control_input_0_s0_26
T_15_15_wire_logic_cluster/lc_2/out
T_15_11_sp4_v_t_41
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIV3331_27
T_16_13_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g3_1
T_17_14_input_2_2
T_17_14_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.un38_control_input_cry_25_s0
T_15_15_wire_logic_cluster/lc_1/cout
T_15_15_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.un38_control_input_cry_6_s1_c_RNOZ0
T_18_7_wire_logic_cluster/lc_5/out
T_19_7_sp4_h_l_10
T_18_7_sp4_v_t_47
T_17_11_lc_trk_g2_2
T_17_11_input_2_6
T_17_11_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.un38_control_input_0_s0_25
T_15_15_wire_logic_cluster/lc_1/out
T_15_11_sp4_v_t_39
T_14_12_lc_trk_g2_7
T_14_12_wire_logic_cluster/lc_6/in_3

End 

Net : current_shift_inst.un38_control_input_cry_24_s0
T_15_15_wire_logic_cluster/lc_0/cout
T_15_15_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.un38_control_input_cry_18_s1_c_RNOZ0
T_18_10_wire_logic_cluster/lc_1/out
T_18_10_sp4_h_l_7
T_17_10_sp4_v_t_36
T_17_13_lc_trk_g0_4
T_17_13_input_2_2
T_17_13_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.un38_control_input_cry_5_s0_c_RNOZ0
T_15_7_wire_logic_cluster/lc_3/out
T_15_6_sp4_v_t_38
T_15_10_sp4_v_t_38
T_15_12_lc_trk_g3_3
T_15_12_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.error_control_2_cry_9
T_12_11_wire_logic_cluster/lc_1/cout
T_12_11_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.un38_control_input_cry_19_s0
T_15_14_wire_logic_cluster/lc_3/cout
T_15_14_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.un38_control_input_0_s0_20
T_15_14_wire_logic_cluster/lc_4/out
T_15_10_sp4_v_t_45
T_12_10_sp4_h_l_8
T_14_10_lc_trk_g2_5
T_14_10_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.un38_control_input_cry_7_s1_c_RNOZ0
T_17_6_wire_logic_cluster/lc_6/out
T_17_0_span12_vert_23
T_17_11_lc_trk_g3_3
T_17_11_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.un38_control_input_cry_5_s1_c_RNOZ0
T_17_6_wire_logic_cluster/lc_1/out
T_17_3_sp12_v_t_22
T_17_11_lc_trk_g3_1
T_17_11_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.un38_control_input_cry_25_s1
T_17_14_wire_logic_cluster/lc_1/cout
T_17_14_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.un10_control_input_cry_1_c_RNOZ0
T_18_8_wire_logic_cluster/lc_4/out
T_17_8_sp4_h_l_0
T_13_8_sp4_h_l_3
T_15_8_lc_trk_g3_6
T_15_8_input_2_1
T_15_8_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.un38_control_input_0_s1_26
T_17_14_wire_logic_cluster/lc_2/out
T_15_14_sp4_h_l_1
T_14_10_sp4_v_t_43
T_14_12_lc_trk_g3_6
T_14_12_input_2_7
T_14_12_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.un4_control_input1_2
T_17_7_wire_logic_cluster/lc_0/out
T_18_8_lc_trk_g3_0
T_18_8_wire_logic_cluster/lc_4/in_1

T_17_7_wire_logic_cluster/lc_0/out
T_18_8_lc_trk_g3_0
T_18_8_input_2_3
T_18_8_wire_logic_cluster/lc_3/in_2

T_17_7_wire_logic_cluster/lc_0/out
T_18_8_lc_trk_g3_0
T_18_8_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.un4_control_input_1_cry_15
T_17_8_wire_logic_cluster/lc_6/cout
T_17_8_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.un4_control_input1_17
T_17_8_wire_logic_cluster/lc_7/out
T_18_7_lc_trk_g2_7
T_18_7_wire_logic_cluster/lc_0/in_3

T_17_8_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g0_7
T_16_9_wire_logic_cluster/lc_4/in_3

T_17_8_wire_logic_cluster/lc_7/out
T_17_7_sp4_v_t_46
T_17_11_sp4_v_t_39
T_16_14_lc_trk_g2_7
T_16_14_input_2_5
T_16_14_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.un38_control_input_cry_16_s1_c_RNOZ0
T_18_7_wire_logic_cluster/lc_0/out
T_18_3_sp12_v_t_23
T_18_11_sp4_v_t_37
T_17_13_lc_trk_g0_0
T_17_13_input_2_0
T_17_13_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.un38_control_input_cry_11_s0_c_RNOZ0
T_16_13_wire_logic_cluster/lc_6/out
T_15_13_lc_trk_g2_6
T_15_13_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.un38_control_input_0_s1_28
T_17_14_wire_logic_cluster/lc_4/out
T_18_13_sp4_v_t_41
T_15_13_sp4_h_l_10
T_14_13_lc_trk_g0_2
T_14_13_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.un38_control_input_cry_27_s1
T_17_14_wire_logic_cluster/lc_3/cout
T_17_14_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.elapsed_time_ns_1_RNIMV731_30
T_18_9_wire_logic_cluster/lc_4/out
T_18_8_sp4_v_t_40
T_18_12_sp4_v_t_40
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.un4_control_input1_4
T_17_7_wire_logic_cluster/lc_2/out
T_16_7_lc_trk_g2_2
T_16_7_wire_logic_cluster/lc_5/in_3

T_17_7_wire_logic_cluster/lc_2/out
T_16_6_lc_trk_g2_2
T_16_6_wire_logic_cluster/lc_7/in_3

T_17_7_wire_logic_cluster/lc_2/out
T_17_6_sp4_v_t_36
T_17_10_sp4_v_t_44
T_16_12_lc_trk_g2_1
T_16_12_wire_logic_cluster/lc_6/in_3

End 

Net : current_shift_inst.elapsed_time_ns_1_RNI5C531_29
T_16_10_wire_logic_cluster/lc_1/out
T_15_10_sp4_h_l_10
T_18_10_sp4_v_t_38
T_17_14_lc_trk_g1_3
T_17_14_input_2_4
T_17_14_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.elapsed_time_ns_1_RNI28431_28
T_16_11_wire_logic_cluster/lc_0/out
T_15_11_sp4_h_l_8
T_18_11_sp4_v_t_45
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_10
T_13_7_wire_logic_cluster/lc_7/out
T_12_7_sp4_h_l_6
T_15_7_sp4_v_t_43
T_14_10_lc_trk_g3_3
T_14_10_wire_logic_cluster/lc_5/in_3

T_13_7_wire_logic_cluster/lc_7/out
T_11_7_sp12_h_l_1
T_16_7_lc_trk_g1_5
T_16_7_input_2_6
T_16_7_wire_logic_cluster/lc_6/in_2

T_13_7_wire_logic_cluster/lc_7/out
T_12_7_sp4_h_l_6
T_15_7_sp4_v_t_43
T_14_10_lc_trk_g3_3
T_14_10_wire_logic_cluster/lc_4/in_0

T_13_7_wire_logic_cluster/lc_7/out
T_11_7_sp12_h_l_1
T_16_7_lc_trk_g1_5
T_16_7_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.un4_control_input_1_cry_2
T_17_7_wire_logic_cluster/lc_1/cout
T_17_7_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.un4_control_input_1_axb_9
T_14_10_wire_logic_cluster/lc_5/out
T_14_8_sp4_v_t_39
T_15_8_sp4_h_l_2
T_17_8_lc_trk_g2_7
T_17_8_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.un4_control_input_1_axb_7
T_15_7_wire_logic_cluster/lc_1/out
T_15_7_sp4_h_l_7
T_17_7_lc_trk_g3_2
T_17_7_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_8
T_13_7_wire_logic_cluster/lc_5/out
T_14_7_sp4_h_l_10
T_15_7_lc_trk_g3_2
T_15_7_wire_logic_cluster/lc_1/in_0

T_13_7_wire_logic_cluster/lc_5/out
T_14_7_sp4_h_l_10
T_17_3_sp4_v_t_41
T_17_6_lc_trk_g1_1
T_17_6_input_2_6
T_17_6_wire_logic_cluster/lc_6/in_2

T_13_7_wire_logic_cluster/lc_5/out
T_14_7_sp4_h_l_10
T_15_7_lc_trk_g3_2
T_15_7_wire_logic_cluster/lc_7/in_0

T_13_7_wire_logic_cluster/lc_5/out
T_13_6_sp4_v_t_42
T_14_6_sp4_h_l_0
T_15_6_lc_trk_g3_0
T_15_6_input_2_5
T_15_6_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.un10_control_input_cry_3_c_RNOZ0
T_16_7_wire_logic_cluster/lc_5/out
T_15_8_lc_trk_g0_5
T_15_8_input_2_3
T_15_8_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.un38_control_input_cry_3_s1_c_RNOZ0
T_16_6_wire_logic_cluster/lc_7/out
T_17_4_sp4_v_t_42
T_17_8_sp4_v_t_42
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.un38_control_input_cry_24_s1
T_17_14_wire_logic_cluster/lc_0/cout
T_17_14_wire_logic_cluster/lc_1/in_3

Net : bfn_17_14_0_
T_17_14_wire_logic_cluster/carry_in_mux/cout
T_17_14_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.un38_control_input_0_s1_25
T_17_14_wire_logic_cluster/lc_1/out
T_17_12_sp4_v_t_47
T_14_12_sp4_h_l_4
T_14_12_lc_trk_g0_1
T_14_12_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.un38_control_input_0_s1_24
T_17_14_wire_logic_cluster/lc_0/out
T_17_12_sp4_v_t_45
T_14_12_sp4_h_l_8
T_14_12_lc_trk_g1_5
T_14_12_wire_logic_cluster/lc_5/in_3

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_8
T_1_15_wire_logic_cluster/lc_0/cout
T_1_15_wire_logic_cluster/lc_1/in_3

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_8_sZ0
T_1_15_wire_logic_cluster/lc_0/out
T_2_15_lc_trk_g1_0
T_2_15_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_generator_inst.un3_threshold_acc_cry_19
T_2_16_wire_logic_cluster/lc_3/cout
T_2_16_wire_logic_cluster/lc_4/in_3

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_axb_16_RNI164LZ0
T_1_16_wire_logic_cluster/lc_0/out
T_0_16_sp12_h_l_4
T_3_16_lc_trk_g1_4
T_3_16_wire_logic_cluster/lc_3/in_0

T_1_16_wire_logic_cluster/lc_0/out
T_1_17_lc_trk_g1_0
T_1_17_wire_logic_cluster/lc_6/in_3

T_1_16_wire_logic_cluster/lc_0/out
T_1_17_lc_trk_g1_0
T_1_17_wire_logic_cluster/lc_2/in_3

T_1_16_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g2_0
T_2_17_wire_logic_cluster/lc_0/in_0

T_1_16_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g2_0
T_2_17_wire_logic_cluster/lc_7/in_3

T_1_16_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g2_0
T_2_17_wire_logic_cluster/lc_2/in_0

T_1_16_wire_logic_cluster/lc_0/out
T_2_14_sp4_v_t_44
T_2_17_lc_trk_g1_4
T_2_17_wire_logic_cluster/lc_6/in_1

T_1_16_wire_logic_cluster/lc_0/out
T_2_14_sp4_v_t_44
T_2_17_lc_trk_g1_4
T_2_17_wire_logic_cluster/lc_4/in_3

T_1_16_wire_logic_cluster/lc_0/out
T_0_16_sp4_h_l_8
T_3_16_sp4_v_t_45
T_2_19_lc_trk_g3_5
T_2_19_wire_logic_cluster/lc_3/in_1

T_1_16_wire_logic_cluster/lc_0/out
T_0_16_sp4_h_l_8
T_3_16_sp4_v_t_45
T_2_18_lc_trk_g2_0
T_2_18_input_2_0
T_2_18_wire_logic_cluster/lc_0/in_2

T_1_16_wire_logic_cluster/lc_0/out
T_2_14_sp4_v_t_44
T_2_18_sp4_v_t_44
T_2_19_lc_trk_g3_4
T_2_19_input_2_1
T_2_19_wire_logic_cluster/lc_1/in_2

T_1_16_wire_logic_cluster/lc_0/out
T_0_16_sp4_h_l_8
T_3_16_sp4_v_t_45
T_2_18_lc_trk_g0_3
T_2_18_wire_logic_cluster/lc_0/in_3

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_9
T_1_15_wire_logic_cluster/lc_1/cout
T_1_15_wire_logic_cluster/lc_2/in_3

Net : pwm_generator_inst.un2_threshold_acc_1_16
T_0_7_wire_mult/lc_0/out
T_1_5_sp4_v_t_44
T_1_9_sp4_v_t_37
T_1_13_sp4_v_t_37
T_1_14_lc_trk_g2_5
T_1_14_input_2_1
T_1_14_wire_logic_cluster/lc_1/in_2

End 

Net : pwm_generator_inst.un3_threshold_acc_cry_19_THRU_CO
T_2_16_wire_logic_cluster/lc_4/out
T_1_16_lc_trk_g2_4
T_1_16_wire_logic_cluster/lc_0/in_0

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_11_sZ0
T_1_15_wire_logic_cluster/lc_3/out
T_2_15_lc_trk_g1_3
T_2_15_wire_logic_cluster/lc_7/in_1

End 

Net : bfn_1_15_0_
T_1_15_wire_logic_cluster/carry_in_mux/cout
T_1_15_wire_logic_cluster/lc_0/in_3

Net : pwm_duty_input_5
T_1_5_wire_logic_cluster/lc_7/out
T_1_3_sp4_v_t_43
T_0_7_sp4_h_l_30
T_0_7_lc_trk_g3_3
T_0_7_wire_mult/lc_5/in_3

T_1_5_wire_logic_cluster/lc_7/out
T_2_6_lc_trk_g2_7
T_2_6_wire_logic_cluster/lc_6/in_3

T_1_5_wire_logic_cluster/lc_7/out
T_1_3_sp4_v_t_43
T_2_7_sp4_h_l_0
T_2_7_lc_trk_g1_5
T_2_7_input_2_4
T_2_7_wire_logic_cluster/lc_4/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_10_sZ0
T_1_15_wire_logic_cluster/lc_2/out
T_2_15_lc_trk_g1_2
T_2_15_wire_logic_cluster/lc_6/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_9_sZ0
T_1_15_wire_logic_cluster/lc_1/out
T_2_15_lc_trk_g1_1
T_2_15_wire_logic_cluster/lc_5/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_10
T_1_15_wire_logic_cluster/lc_2/cout
T_1_15_wire_logic_cluster/lc_3/in_3

Net : pwm_generator_inst.un19_threshold_acc_cry_8
T_2_19_wire_logic_cluster/lc_0/cout
T_2_19_wire_logic_cluster/lc_1/in_3

End 

Net : pwm_generator_inst.un19_threshold_acc_axb_1
T_3_16_wire_logic_cluster/lc_3/out
T_3_15_sp4_v_t_38
T_2_18_lc_trk_g2_6
T_2_18_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_generator_inst.threshold_ACC_RNO_0Z0Z_9
T_2_19_wire_logic_cluster/lc_1/out
T_3_19_lc_trk_g0_1
T_3_19_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIV3331_0_27
T_16_14_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g0_2
T_15_15_input_2_2
T_15_15_wire_logic_cluster/lc_2/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_3_sZ0
T_1_14_wire_logic_cluster/lc_3/out
T_2_14_lc_trk_g0_3
T_2_14_input_2_7
T_2_14_wire_logic_cluster/lc_7/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_2_sZ0
T_1_14_wire_logic_cluster/lc_2/out
T_2_14_lc_trk_g0_2
T_2_14_input_2_6
T_2_14_wire_logic_cluster/lc_6/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_2
T_1_14_wire_logic_cluster/lc_2/cout
T_1_14_wire_logic_cluster/lc_3/in_3

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_1
T_1_14_wire_logic_cluster/lc_1/cout
T_1_14_wire_logic_cluster/lc_2/in_3

Net : pwm_generator_inst.un2_threshold_acc_1_15
T_0_6_wire_mult/lc_7/out
T_0_6_sp4_h_l_35
T_1_6_sp4_v_t_46
T_1_10_sp4_v_t_39
T_1_14_lc_trk_g0_2
T_1_14_input_2_0
T_1_14_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.PI_CTRL.error_control_2_cry_8
T_12_11_wire_logic_cluster/lc_0/cout
T_12_11_wire_logic_cluster/lc_1/in_3

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_0
T_1_14_wire_logic_cluster/lc_0/cout
T_1_14_wire_logic_cluster/lc_1/in_3

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_1_sZ0
T_1_14_wire_logic_cluster/lc_1/out
T_2_14_lc_trk_g0_1
T_2_14_input_2_5
T_2_14_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.un10_control_input_cry_2_c_RNOZ0
T_16_7_wire_logic_cluster/lc_1/out
T_15_8_lc_trk_g0_1
T_15_8_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.un4_control_input1_3
T_17_7_wire_logic_cluster/lc_1/out
T_16_7_lc_trk_g3_1
T_16_7_wire_logic_cluster/lc_1/in_3

T_17_7_wire_logic_cluster/lc_1/out
T_17_7_sp4_h_l_7
T_16_7_sp4_v_t_36
T_16_11_lc_trk_g1_1
T_16_11_wire_logic_cluster/lc_4/in_0

T_17_7_wire_logic_cluster/lc_1/out
T_17_7_sp4_h_l_7
T_16_7_sp4_v_t_36
T_16_11_lc_trk_g1_1
T_16_11_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.un4_control_input_1_cry_1
T_17_7_wire_logic_cluster/lc_0/cout
T_17_7_wire_logic_cluster/lc_1/in_3

Net : pwm_duty_input_7
T_1_6_wire_logic_cluster/lc_2/out
T_2_3_sp4_v_t_45
T_0_7_sp4_h_l_12
T_0_7_lc_trk_g3_1
T_0_7_wire_mult/mult/A_7

T_1_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g1_2
T_2_6_wire_logic_cluster/lc_6/in_1

T_1_6_wire_logic_cluster/lc_2/out
T_2_6_lc_trk_g1_2
T_2_6_input_2_5
T_2_6_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.un4_control_input_1_axb_8
T_15_7_wire_logic_cluster/lc_0/out
T_15_7_sp4_h_l_5
T_17_7_lc_trk_g2_0
T_17_7_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_9
T_13_7_wire_logic_cluster/lc_6/out
T_13_7_sp4_h_l_1
T_15_7_lc_trk_g2_4
T_15_7_wire_logic_cluster/lc_0/in_0

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_sp4_h_l_1
T_16_7_sp4_v_t_43
T_16_8_lc_trk_g3_3
T_16_8_wire_logic_cluster/lc_6/in_0

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_sp4_h_l_1
T_17_7_sp4_h_l_1
T_18_7_lc_trk_g3_1
T_18_7_wire_logic_cluster/lc_7/in_3

T_13_7_wire_logic_cluster/lc_6/out
T_13_7_sp4_h_l_1
T_15_7_lc_trk_g2_4
T_15_7_input_2_4
T_15_7_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.un38_control_input_0_s1_30
T_17_14_wire_logic_cluster/lc_6/out
T_17_13_sp4_v_t_44
T_14_13_sp4_h_l_9
T_14_13_lc_trk_g0_4
T_14_13_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.control_input_axb_10
T_14_13_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g2_3
T_13_12_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.un38_control_input_cry_2_s1_c_RNOZ0
T_16_11_wire_logic_cluster/lc_4/out
T_17_11_lc_trk_g0_4
T_17_11_input_2_2
T_17_11_wire_logic_cluster/lc_2/in_2

End 

Net : pwm_generator_inst.un19_threshold_acc_cry_5
T_2_18_wire_logic_cluster/lc_5/cout
T_2_18_wire_logic_cluster/lc_6/in_3

Net : pwm_generator_inst.threshold_ACC_RNO_0Z0Z_6
T_2_18_wire_logic_cluster/lc_6/out
T_2_15_sp4_v_t_36
T_2_11_sp4_v_t_44
T_2_12_lc_trk_g3_4
T_2_12_input_2_7
T_2_12_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIGFT21_22
T_16_10_wire_logic_cluster/lc_5/out
T_17_9_sp4_v_t_43
T_17_13_lc_trk_g0_6
T_17_13_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.un10_control_input_cry_16_c_RNOZ0
T_16_9_wire_logic_cluster/lc_4/out
T_15_10_lc_trk_g0_4
T_15_10_input_2_0
T_15_10_wire_logic_cluster/lc_0/in_2

End 

Net : pwm_duty_input_6
T_1_5_wire_logic_cluster/lc_1/out
T_1_3_sp4_v_t_47
T_0_7_sp4_h_l_34
T_0_7_lc_trk_g2_7
T_0_7_wire_mult/lc_6/in_3

T_1_5_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_7/in_3

T_1_5_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g3_1
T_2_6_wire_logic_cluster/lc_5/in_3

End 

Net : current_shift_inst.un38_control_input_cry_20_s0
T_15_14_wire_logic_cluster/lc_4/cout
T_15_14_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.un38_control_input_0_s0_23
T_15_14_wire_logic_cluster/lc_7/out
T_15_11_sp4_v_t_38
T_14_12_lc_trk_g2_6
T_14_12_wire_logic_cluster/lc_4/in_0

End 

Net : current_shift_inst.un38_control_input_cry_22_s0
T_15_14_wire_logic_cluster/lc_6/cout
T_15_14_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.un38_control_input_0_s0_21
T_15_14_wire_logic_cluster/lc_5/out
T_15_10_sp4_v_t_47
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/in_0

End 

Net : pwm_generator_inst.un2_threshold_acc_1_17
T_0_7_wire_mult/mult/O_17
T_1_5_sp4_v_t_46
T_1_9_sp4_v_t_46
T_1_13_sp4_v_t_46
T_1_14_lc_trk_g2_6
T_1_14_input_2_2
T_1_14_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.un38_control_input_cry_17_s1_c_RNOZ0
T_18_10_wire_logic_cluster/lc_5/out
T_18_9_sp4_v_t_42
T_17_13_lc_trk_g1_7
T_17_13_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_2_19_0_
T_2_19_wire_logic_cluster/carry_in_mux/cout
T_2_19_wire_logic_cluster/lc_0/in_3

Net : pwm_generator_inst.threshold_ACC_RNO_0Z0Z_8
T_2_19_wire_logic_cluster/lc_0/out
T_3_19_lc_trk_g1_0
T_3_19_input_2_7
T_3_19_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.un38_control_input_cry_29_s0
T_15_15_wire_logic_cluster/lc_5/cout
T_15_15_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.un38_control_input_0_s0_30
T_15_15_wire_logic_cluster/lc_6/out
T_15_12_sp4_v_t_36
T_14_13_lc_trk_g2_4
T_14_13_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.un38_control_input_cry_28_s0
T_15_15_wire_logic_cluster/lc_4/cout
T_15_15_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.un38_control_input_0_s0_29
T_15_15_wire_logic_cluster/lc_5/out
T_15_11_sp4_v_t_47
T_14_13_lc_trk_g0_1
T_14_13_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.un38_control_input_cry_21_s0
T_15_14_wire_logic_cluster/lc_5/cout
T_15_14_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.control_input_axb_9
T_14_13_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g2_2
T_13_12_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.un38_control_input_0_s0_22
T_15_14_wire_logic_cluster/lc_6/out
T_15_11_sp4_v_t_36
T_14_12_lc_trk_g2_4
T_14_12_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_12_11_0_
T_12_11_wire_logic_cluster/carry_in_mux/cout
T_12_11_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.un38_control_input_cry_17_s0_c_RNOZ0
T_16_13_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g0_4
T_15_14_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.un38_control_input_cry_13_s0_c_RNOZ0
T_16_12_wire_logic_cluster/lc_4/out
T_15_13_lc_trk_g0_4
T_15_13_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.elapsed_time_ns_1_RNISV131_0_26
T_16_14_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g1_1
T_15_15_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIGFT21_0_22
T_16_10_wire_logic_cluster/lc_4/out
T_17_10_sp4_h_l_8
T_16_10_sp4_v_t_45
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.un38_control_input_cry_10_s1_c_RNOZ0
T_18_9_wire_logic_cluster/lc_5/out
T_18_8_sp4_v_t_42
T_17_12_lc_trk_g1_7
T_17_12_input_2_2
T_17_12_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIMNV21_0_24
T_16_13_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.un38_control_input_cry_8_s0_c_RNOZ0
T_15_7_wire_logic_cluster/lc_4/out
T_15_6_sp4_v_t_40
T_15_10_sp4_v_t_40
T_15_13_lc_trk_g0_0
T_15_13_input_2_0
T_15_13_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.un38_control_input_cry_28_s1
T_17_14_wire_logic_cluster/lc_4/cout
T_17_14_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.un38_control_input_0_s1_29
T_17_14_wire_logic_cluster/lc_5/out
T_18_13_sp4_v_t_43
T_15_13_sp4_h_l_6
T_14_13_lc_trk_g0_6
T_14_13_wire_logic_cluster/lc_2/in_0

End 

Net : current_shift_inst.un38_control_input_0_s1_20
T_17_13_wire_logic_cluster/lc_4/out
T_15_13_sp4_h_l_5
T_14_9_sp4_v_t_40
T_14_10_lc_trk_g2_0
T_14_10_wire_logic_cluster/lc_6/in_0

End 

Net : current_shift_inst.un38_control_input_cry_19_s1
T_17_13_wire_logic_cluster/lc_3/cout
T_17_13_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.un38_control_input_cry_12_s0_c_RNOZ0
T_18_9_wire_logic_cluster/lc_1/out
T_17_9_sp4_h_l_10
T_16_9_sp4_v_t_47
T_15_13_lc_trk_g2_2
T_15_13_input_2_4
T_15_13_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.un38_control_input_cry_10_s0_c_RNOZ0
T_16_13_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g3_7
T_15_13_input_2_2
T_15_13_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.un38_control_input_cry_14_s0_c_RNOZ0
T_16_12_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g1_1
T_15_13_input_2_6
T_15_13_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.un38_control_input_cry_6_s0_c_RNOZ0
T_16_12_wire_logic_cluster/lc_0/out
T_15_12_lc_trk_g2_0
T_15_12_input_2_6
T_15_12_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIMS321_0_21
T_16_9_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_36
T_16_12_sp4_v_t_36
T_15_14_lc_trk_g1_1
T_15_14_input_2_4
T_15_14_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.un38_control_input_cry_18_s0_c_RNOZ0
T_16_13_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g1_3
T_15_14_input_2_2
T_15_14_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIJJU21_0_23
T_18_10_wire_logic_cluster/lc_2/out
T_16_10_sp4_h_l_1
T_15_10_sp4_v_t_42
T_15_14_lc_trk_g1_7
T_15_14_input_2_6
T_15_14_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIPR031_25
T_17_10_wire_logic_cluster/lc_7/out
T_17_5_sp12_v_t_22
T_17_14_lc_trk_g2_6
T_17_14_input_2_0
T_17_14_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.un38_control_input_cry_29_s1
T_17_14_wire_logic_cluster/lc_5/cout
T_17_14_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.un38_control_input_cry_22_s1
T_17_13_wire_logic_cluster/lc_6/cout
T_17_13_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.un38_control_input_0_s1_23
T_17_13_wire_logic_cluster/lc_7/out
T_17_12_sp4_v_t_46
T_14_12_sp4_h_l_11
T_14_12_lc_trk_g1_6
T_14_12_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_15_sZ0
T_1_15_wire_logic_cluster/lc_7/out
T_2_16_lc_trk_g3_7
T_2_16_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_4
T_1_14_wire_logic_cluster/lc_4/cout
T_1_14_wire_logic_cluster/lc_5/in_3

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_5
T_1_14_wire_logic_cluster/lc_5/cout
T_1_14_wire_logic_cluster/lc_6/in_3

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_12
T_1_15_wire_logic_cluster/lc_4/cout
T_1_15_wire_logic_cluster/lc_5/in_3

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_6
T_1_14_wire_logic_cluster/lc_6/cout
T_1_14_wire_logic_cluster/lc_7/in_3

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_5_sZ0
T_1_14_wire_logic_cluster/lc_5/out
T_2_15_lc_trk_g3_5
T_2_15_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_14
T_1_15_wire_logic_cluster/lc_6/cout
T_1_15_wire_logic_cluster/lc_7/in_3

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_13
T_1_15_wire_logic_cluster/lc_5/cout
T_1_15_wire_logic_cluster/lc_6/in_3

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_7_sZ0
T_1_14_wire_logic_cluster/lc_7/out
T_2_15_lc_trk_g3_7
T_2_15_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_4_sZ0
T_1_14_wire_logic_cluster/lc_4/out
T_2_15_lc_trk_g3_4
T_2_15_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_13_sZ0
T_1_15_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g3_5
T_2_16_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_14_sZ0
T_1_15_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g3_6
T_2_16_wire_logic_cluster/lc_2/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_11
T_1_15_wire_logic_cluster/lc_3/cout
T_1_15_wire_logic_cluster/lc_4/in_3

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_12_sZ0
T_1_15_wire_logic_cluster/lc_4/out
T_2_16_lc_trk_g3_4
T_2_16_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_3
T_1_14_wire_logic_cluster/lc_3/cout
T_1_14_wire_logic_cluster/lc_4/in_3

Net : pwm_generator_inst.un2_threshold_acc_add_1_cry_6_sZ0
T_1_14_wire_logic_cluster/lc_6/out
T_2_15_lc_trk_g3_6
T_2_15_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.un38_control_input_cry_21_s1
T_17_13_wire_logic_cluster/lc_5/cout
T_17_13_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.un38_control_input_0_s1_22
T_17_13_wire_logic_cluster/lc_6/out
T_17_12_sp4_v_t_44
T_14_12_sp4_h_l_9
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.un38_control_input_cry_20_s1
T_17_13_wire_logic_cluster/lc_4/cout
T_17_13_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.un38_control_input_0_s1_21
T_17_13_wire_logic_cluster/lc_5/out
T_17_12_sp4_v_t_42
T_14_12_sp4_h_l_7
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.un38_control_input_cry_3_s0_c_RNOZ0
T_16_12_wire_logic_cluster/lc_6/out
T_15_12_lc_trk_g2_6
T_15_12_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_1_19
T_0_7_wire_mult/mult/O_19
T_0_6_sp4_v_t_38
T_0_10_sp4_v_t_46
T_1_14_sp4_h_l_11
T_1_14_lc_trk_g0_6
T_1_14_input_2_4
T_1_14_wire_logic_cluster/lc_4/in_2

End 

Net : pwm_generator_inst.un3_threshold_acc_axbZ0Z_4
T_1_14_wire_logic_cluster/lc_0/out
T_2_14_lc_trk_g1_0
T_2_14_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_duty_input_3
T_1_6_wire_logic_cluster/lc_0/out
T_1_4_sp4_v_t_45
T_0_7_lc_trk_g3_5
T_0_7_wire_mult/lc_3/in_3

T_1_6_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g2_0
T_2_7_wire_logic_cluster/lc_4/in_0

T_1_6_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g2_0
T_2_7_input_2_6
T_2_7_wire_logic_cluster/lc_6/in_2

End 

Net : pwm_duty_input_1
T_1_5_wire_logic_cluster/lc_2/out
T_1_4_sp4_v_t_36
T_0_7_lc_trk_g2_4
T_0_7_wire_mult/mult/A_1

T_1_5_wire_logic_cluster/lc_2/out
T_2_5_lc_trk_g0_2
T_2_5_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.elapsed_time_ns_1_RNI28431_0_28
T_16_14_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.control_input_cry_3
T_13_11_wire_logic_cluster/lc_3/cout
T_13_11_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.error_control_2_axbZ0Z_5
T_13_11_wire_logic_cluster/lc_5/out
T_12_10_lc_trk_g3_5
T_12_10_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.error_control_2_axbZ0Z_6
T_13_11_wire_logic_cluster/lc_6/out
T_12_10_lc_trk_g3_6
T_12_10_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.control_input_cry_9
T_13_12_wire_logic_cluster/lc_1/cout
T_13_12_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.control_input_cry_4
T_13_11_wire_logic_cluster/lc_4/cout
T_13_11_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.control_input_cry_2
T_13_11_wire_logic_cluster/lc_2/cout
T_13_11_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.error_control_2_axbZ0Z_1
T_13_11_wire_logic_cluster/lc_1/out
T_12_10_lc_trk_g3_1
T_12_10_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.control_input_cry_11
T_13_12_wire_logic_cluster/lc_3/cout
T_13_12_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.control_input_cry_10
T_13_12_wire_logic_cluster/lc_2/cout
T_13_12_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.control_input_cry_6
T_13_11_wire_logic_cluster/lc_6/cout
T_13_11_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.error_control_2_axbZ0Z_8
T_13_12_wire_logic_cluster/lc_0/out
T_12_11_lc_trk_g3_0
T_12_11_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.PI_CTRL.error_control_2_axbZ0Z_3
T_13_11_wire_logic_cluster/lc_3/out
T_12_10_lc_trk_g3_3
T_12_10_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.error_control_2_axbZ0Z_4
T_13_11_wire_logic_cluster/lc_4/out
T_12_10_lc_trk_g3_4
T_12_10_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.control_input_cry_5
T_13_11_wire_logic_cluster/lc_5/cout
T_13_11_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.control_input_cry_8
T_13_12_wire_logic_cluster/lc_0/cout
T_13_12_wire_logic_cluster/lc_1/in_3

Net : bfn_13_12_0_
T_13_12_wire_logic_cluster/carry_in_mux/cout
T_13_12_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.PI_CTRL.error_control_2_axbZ0Z_10
T_13_12_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g3_2
T_12_11_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.PI_CTRL.error_control_2_axbZ0Z_11
T_13_12_wire_logic_cluster/lc_3/out
T_12_11_lc_trk_g3_3
T_12_11_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.control_input_cry_1
T_13_11_wire_logic_cluster/lc_1/cout
T_13_11_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.control_input_cry_0
T_13_11_wire_logic_cluster/lc_0/cout
T_13_11_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.error_control_2_axbZ0Z_12
T_13_12_wire_logic_cluster/lc_4/out
T_12_11_lc_trk_g3_4
T_12_11_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.error_control_2_axbZ0Z_2
T_13_11_wire_logic_cluster/lc_2/out
T_12_10_lc_trk_g3_2
T_12_10_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.PI_CTRL.error_control_2_axbZ0Z_7
T_13_11_wire_logic_cluster/lc_7/out
T_12_10_lc_trk_g3_7
T_12_10_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.PI_CTRL.error_control_2_axbZ0Z_9
T_13_12_wire_logic_cluster/lc_1/out
T_12_11_lc_trk_g3_1
T_12_11_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.elapsed_time_ns_1_RNITRK61_3
T_16_11_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g1_3
T_15_12_input_2_2
T_15_12_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIPR031_0_25
T_16_14_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_input_2_0
T_15_15_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.un38_control_input_cry_16_s0_c_RNOZ0
T_16_14_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g3_5
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIMV731_0_30
T_16_12_wire_logic_cluster/lc_3/out
T_16_11_sp4_v_t_38
T_13_15_sp4_h_l_8
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_5/in_1

End 

Net : pwm_generator_inst.un19_threshold_acc_cry_6
T_2_18_wire_logic_cluster/lc_6/cout
T_2_18_wire_logic_cluster/lc_7/in_3

Net : pwm_generator_inst.threshold_ACC_RNO_0Z0Z_7
T_2_18_wire_logic_cluster/lc_7/out
T_1_18_lc_trk_g3_7
T_1_18_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.elapsed_time_ns_1_RNI5C531_0_29
T_16_10_wire_logic_cluster/lc_0/out
T_16_7_sp4_v_t_40
T_16_11_sp4_v_t_40
T_13_15_sp4_h_l_10
T_15_15_lc_trk_g3_7
T_15_15_input_2_4
T_15_15_wire_logic_cluster/lc_4/in_2

End 

Net : pwm_duty_input_0
T_1_5_wire_logic_cluster/lc_6/out
T_1_4_sp4_v_t_44
T_0_7_lc_trk_g3_4
T_0_7_wire_mult/lc_0/in_3

T_1_5_wire_logic_cluster/lc_6/out
T_2_5_lc_trk_g1_6
T_2_5_wire_logic_cluster/lc_3/in_0

End 

Net : current_shift_inst.un38_control_input_cry_1_s1_c_RNOZ0
T_18_8_wire_logic_cluster/lc_3/out
T_18_7_sp4_v_t_38
T_15_11_sp4_h_l_3
T_17_11_lc_trk_g3_6
T_17_11_input_2_1
T_17_11_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.un4_control_input_1_cry_29_c_RNIN5LNZ0Z_0
T_18_8_wire_logic_cluster/lc_7/out
T_18_7_sp4_v_t_46
T_18_11_sp4_v_t_42
T_15_15_sp4_h_l_0
T_15_15_lc_trk_g1_5
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_1_18
T_0_7_wire_mult/lc_2/out
T_1_6_sp4_v_t_37
T_1_10_sp4_v_t_45
T_1_14_lc_trk_g1_0
T_1_14_input_2_3
T_1_14_wire_logic_cluster/lc_3/in_2

End 

Net : pwm_generator_inst.threshold_ACC_RNO_0Z0Z_4
T_2_18_wire_logic_cluster/lc_4/out
T_2_10_sp12_v_t_23
T_2_13_lc_trk_g2_3
T_2_13_wire_logic_cluster/lc_6/in_3

End 

Net : pwm_generator_inst.un19_threshold_acc_cry_3
T_2_18_wire_logic_cluster/lc_3/cout
T_2_18_wire_logic_cluster/lc_4/in_3

Net : pwm_duty_input_4
T_1_6_wire_logic_cluster/lc_6/out
T_0_7_lc_trk_g1_6
T_0_7_wire_mult/lc_4/in_3

T_1_6_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g3_6
T_2_7_wire_logic_cluster/lc_4/in_1

T_1_6_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g3_6
T_2_7_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.error_control_2_cry_6
T_12_10_wire_logic_cluster/lc_6/cout
T_12_10_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.elapsed_time_ns_1_RNITDHV_0_2
T_18_8_wire_logic_cluster/lc_0/out
T_18_8_sp4_h_l_5
T_17_8_sp4_v_t_40
T_14_12_sp4_h_l_10
T_15_12_lc_trk_g3_2
T_15_12_input_2_1
T_15_12_wire_logic_cluster/lc_1/in_2

End 

Net : pwm_generator_inst.un19_threshold_acc_cry_2
T_2_18_wire_logic_cluster/lc_2/cout
T_2_18_wire_logic_cluster/lc_3/in_3

Net : pwm_generator_inst.threshold_ACC_RNO_0Z0Z_3
T_2_18_wire_logic_cluster/lc_3/out
T_2_9_sp12_v_t_22
T_2_10_lc_trk_g3_6
T_2_10_wire_logic_cluster/lc_2/in_3

End 

Net : current_shift_inst.PI_CTRL.error_control_2_cry_5
T_12_10_wire_logic_cluster/lc_5/cout
T_12_10_wire_logic_cluster/lc_6/in_3

Net : pwm_generator_inst.un19_threshold_acc_cry_1
T_2_18_wire_logic_cluster/lc_1/cout
T_2_18_wire_logic_cluster/lc_2/in_3

Net : pwm_generator_inst.threshold_ACC_RNO_0Z0Z_2
T_2_18_wire_logic_cluster/lc_2/out
T_2_8_sp12_v_t_23
T_2_10_lc_trk_g3_4
T_2_10_input_2_1
T_2_10_wire_logic_cluster/lc_1/in_2

End 

Net : pwm_duty_input_2
T_1_6_wire_logic_cluster/lc_5/out
T_0_7_lc_trk_g0_5
T_0_7_wire_mult/mult/A_2

T_1_6_wire_logic_cluster/lc_5/out
T_2_5_lc_trk_g3_5
T_2_5_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.un4_control_input_1_axb_12
T_18_7_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g0_1
T_17_8_input_2_3
T_17_8_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.elapsed_time_ns_s1_13
T_13_8_wire_logic_cluster/lc_2/out
T_13_7_sp4_v_t_36
T_14_7_sp4_h_l_1
T_18_7_sp4_h_l_1
T_18_7_lc_trk_g0_4
T_18_7_wire_logic_cluster/lc_1/in_3

T_13_8_wire_logic_cluster/lc_2/out
T_13_7_sp4_v_t_36
T_14_7_sp4_h_l_1
T_17_3_sp4_v_t_42
T_17_6_lc_trk_g1_2
T_17_6_input_2_7
T_17_6_wire_logic_cluster/lc_7/in_2

T_13_8_wire_logic_cluster/lc_2/out
T_8_8_sp12_h_l_0
T_16_8_lc_trk_g1_3
T_16_8_wire_logic_cluster/lc_2/in_0

T_13_8_wire_logic_cluster/lc_2/out
T_13_5_sp4_v_t_44
T_14_9_sp4_h_l_9
T_18_9_sp4_h_l_9
T_18_9_lc_trk_g1_4
T_18_9_input_2_1
T_18_9_wire_logic_cluster/lc_1/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_1_20
T_0_7_wire_mult/lc_4/out
T_1_6_sp4_v_t_41
T_1_10_sp4_v_t_42
T_1_14_lc_trk_g0_7
T_1_14_input_2_5
T_1_14_wire_logic_cluster/lc_5/in_2

End 

Net : pwm_generator_inst.un19_threshold_acc_cry_4
T_2_18_wire_logic_cluster/lc_4/cout
T_2_18_wire_logic_cluster/lc_5/in_3

Net : pwm_generator_inst.threshold_ACC_RNO_0Z0Z_5
T_2_18_wire_logic_cluster/lc_5/out
T_3_18_lc_trk_g1_5
T_3_18_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.un4_control_input_1_axb_15
T_15_6_wire_logic_cluster/lc_6/out
T_15_4_sp4_v_t_41
T_16_8_sp4_h_l_4
T_17_8_lc_trk_g3_4
T_17_8_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_16
T_13_8_wire_logic_cluster/lc_5/out
T_13_6_sp4_v_t_39
T_14_6_sp4_h_l_2
T_15_6_lc_trk_g3_2
T_15_6_wire_logic_cluster/lc_6/in_3

T_13_8_wire_logic_cluster/lc_5/out
T_12_8_sp4_h_l_2
T_16_8_sp4_h_l_10
T_19_8_sp4_v_t_47
T_18_9_lc_trk_g3_7
T_18_9_input_2_0
T_18_9_wire_logic_cluster/lc_0/in_2

T_13_8_wire_logic_cluster/lc_5/out
T_14_8_sp4_h_l_10
T_16_8_lc_trk_g3_7
T_16_8_wire_logic_cluster/lc_5/in_1

T_13_8_wire_logic_cluster/lc_5/out
T_13_6_sp4_v_t_39
T_14_6_sp4_h_l_2
T_15_6_lc_trk_g3_2
T_15_6_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.un4_control_input_1_axb_11
T_14_9_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_46
T_15_8_sp4_h_l_4
T_17_8_lc_trk_g2_1
T_17_8_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_12
T_13_8_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g3_1
T_14_9_wire_logic_cluster/lc_7/in_3

T_13_8_wire_logic_cluster/lc_1/out
T_13_6_sp4_v_t_47
T_14_10_sp4_h_l_10
T_18_10_sp4_h_l_1
T_17_10_lc_trk_g1_1
T_17_10_input_2_6
T_17_10_wire_logic_cluster/lc_6/in_2

T_13_8_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g3_1
T_14_9_input_2_6
T_14_9_wire_logic_cluster/lc_6/in_2

T_13_8_wire_logic_cluster/lc_1/out
T_13_6_sp4_v_t_47
T_14_10_sp4_h_l_10
T_17_10_sp4_v_t_38
T_16_13_lc_trk_g2_6
T_16_13_input_2_6
T_16_13_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.PI_CTRL.error_control_2_cry_4
T_12_10_wire_logic_cluster/lc_4/cout
T_12_10_wire_logic_cluster/lc_5/in_3

Net : pwm_generator_inst.un19_threshold_acc_axb_0
T_1_17_wire_logic_cluster/lc_6/out
T_2_18_lc_trk_g3_6
T_2_18_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.control_input_axb_12
T_14_12_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g2_1
T_13_12_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_1_21
T_0_7_wire_mult/lc_5/out
T_1_6_sp4_v_t_43
T_1_10_sp4_v_t_44
T_1_14_lc_trk_g1_1
T_1_14_input_2_6
T_1_14_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.un4_control_input1_1
T_16_11_wire_logic_cluster/lc_6/out
T_16_11_lc_trk_g3_6
T_16_11_wire_logic_cluster/lc_5/in_0

End 

Net : current_shift_inst.un38_control_input_cry_0_s0_sf
T_16_11_wire_logic_cluster/lc_5/out
T_15_12_lc_trk_g1_5
T_15_12_input_2_0
T_15_12_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.un4_control_input_1_axb_10
T_16_8_wire_logic_cluster/lc_1/out
T_17_8_lc_trk_g1_1
T_17_8_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_11
T_13_8_wire_logic_cluster/lc_0/out
T_14_8_sp4_h_l_0
T_16_8_lc_trk_g2_5
T_16_8_wire_logic_cluster/lc_1/in_0

T_13_8_wire_logic_cluster/lc_0/out
T_13_5_sp4_v_t_40
T_14_9_sp4_h_l_11
T_18_9_sp4_h_l_2
T_18_9_lc_trk_g0_7
T_18_9_input_2_5
T_18_9_wire_logic_cluster/lc_5/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_14_8_sp4_h_l_0
T_16_8_lc_trk_g2_5
T_16_8_input_2_7
T_16_8_wire_logic_cluster/lc_7/in_2

T_13_8_wire_logic_cluster/lc_0/out
T_13_5_sp4_v_t_40
T_14_9_sp4_h_l_11
T_13_9_sp4_v_t_40
T_14_13_sp4_h_l_11
T_16_13_lc_trk_g3_6
T_16_13_input_2_7
T_16_13_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.un4_control_input_1_axb_14
T_18_7_wire_logic_cluster/lc_6/out
T_17_8_lc_trk_g0_6
T_17_8_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_15
T_13_8_wire_logic_cluster/lc_4/out
T_13_7_sp4_v_t_40
T_14_7_sp4_h_l_5
T_18_7_sp4_h_l_8
T_18_7_lc_trk_g0_5
T_18_7_wire_logic_cluster/lc_6/in_3

T_13_8_wire_logic_cluster/lc_4/out
T_14_6_sp4_v_t_36
T_15_10_sp4_h_l_1
T_19_10_sp4_h_l_1
T_18_10_lc_trk_g1_1
T_18_10_input_2_6
T_18_10_wire_logic_cluster/lc_6/in_2

T_13_8_wire_logic_cluster/lc_4/out
T_14_8_sp12_h_l_0
T_16_8_lc_trk_g1_7
T_16_8_wire_logic_cluster/lc_3/in_1

T_13_8_wire_logic_cluster/lc_4/out
T_13_7_sp4_v_t_40
T_14_11_sp4_h_l_11
T_17_11_sp4_v_t_46
T_16_12_lc_trk_g3_6
T_16_12_input_2_1
T_16_12_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.PI_CTRL.error_control_2_cry_3
T_12_10_wire_logic_cluster/lc_3/cout
T_12_10_wire_logic_cluster/lc_4/in_3

Net : pwm_generator_inst.un2_threshold_acc_1_22
T_0_7_wire_mult/mult/O_22
T_1_6_sp4_v_t_45
T_1_10_sp4_v_t_46
T_1_14_lc_trk_g0_3
T_1_14_input_2_7
T_1_14_wire_logic_cluster/lc_7/in_2

End 

Net : N_19_1
T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_0_7_lc_trk_g3_2
T_0_7_wire_mult/lc_6/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_1_5_sp4_v_t_39
T_0_7_lc_trk_g0_2
T_0_7_wire_mult/lc_5/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_0_7_lc_trk_g3_2
T_0_7_wire_mult/mult/A_12

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_0_7_lc_trk_g3_2
T_0_7_wire_mult/lc_2/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_1_5_sp4_v_t_39
T_0_7_lc_trk_g0_2
T_0_7_wire_mult/lc_3/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g1_3
T_0_12_wire_mult/lc_5/in_3

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g1_3
T_0_12_wire_mult/mult/A_7

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g0_3
T_0_12_wire_mult/lc_6/in_3

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g0_3
T_0_12_wire_mult/lc_4/in_3

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g1_3
T_0_12_wire_mult/lc_3/in_3

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g0_3
T_0_12_wire_mult/mult/A_2

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g1_3
T_0_12_wire_mult/mult/A_1

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g0_3
T_0_12_wire_mult/lc_0/in_3

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g1_3
T_0_12_wire_mult/lc_1/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g0_3
T_0_12_wire_mult/mult/A_12

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g0_3
T_0_12_wire_mult/lc_2/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g0_3
T_0_12_wire_mult/lc_6/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g1_3
T_0_12_wire_mult/lc_3/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g0_3
T_0_12_wire_mult/mult/A_8

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_0_12_lc_trk_g1_3
T_0_12_wire_mult/lc_5/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp4_v_t_42
T_1_10_sp4_v_t_38
T_1_11_lc_trk_g2_6
T_1_11_wire_logic_cluster/lc_3/in_3

T_1_9_wire_logic_cluster/lc_1/out
T_1_10_lc_trk_g1_1
T_1_10_input_2_6
T_1_10_wire_logic_cluster/lc_6/in_2

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp12_v_t_22
T_1_15_sp4_v_t_36
T_2_19_sp4_h_l_1
T_3_19_lc_trk_g3_1
T_3_19_wire_logic_cluster/lc_7/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp12_v_t_22
T_1_15_sp4_v_t_36
T_2_19_sp4_h_l_1
T_3_19_lc_trk_g3_1
T_3_19_input_2_2
T_3_19_wire_logic_cluster/lc_2/in_2

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp12_v_t_22
T_2_18_sp12_h_l_1
T_3_18_lc_trk_g0_5
T_3_18_input_2_1
T_3_18_wire_logic_cluster/lc_1/in_2

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp12_v_t_22
T_2_18_sp12_h_l_1
T_3_18_lc_trk_g0_5
T_3_18_input_2_7
T_3_18_wire_logic_cluster/lc_7/in_2

T_1_9_wire_logic_cluster/lc_1/out
T_0_9_sp4_h_l_10
T_3_9_sp4_v_t_47
T_2_12_lc_trk_g3_7
T_2_12_wire_logic_cluster/lc_7/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_0_9_sp4_h_l_10
T_3_9_sp4_v_t_47
T_2_13_lc_trk_g2_2
T_2_13_input_2_6
T_2_13_wire_logic_cluster/lc_6/in_2

T_1_9_wire_logic_cluster/lc_1/out
T_1_6_sp12_v_t_22
T_1_18_lc_trk_g2_1
T_1_18_input_2_7
T_1_18_wire_logic_cluster/lc_7/in_2

T_1_9_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_7/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_wire_logic_cluster/lc_1/in_1

T_1_9_wire_logic_cluster/lc_1/out
T_2_10_lc_trk_g3_1
T_2_10_input_2_2
T_2_10_wire_logic_cluster/lc_2/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_1_23
T_0_7_wire_mult/lc_7/out
T_0_7_sp4_h_l_35
T_1_7_sp4_v_t_46
T_1_11_sp4_v_t_39
T_1_15_lc_trk_g0_2
T_1_15_input_2_0
T_1_15_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.un4_control_input_1_axb_13
T_16_8_wire_logic_cluster/lc_0/out
T_17_8_lc_trk_g1_0
T_17_8_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_14
T_13_8_wire_logic_cluster/lc_3/out
T_7_8_sp12_h_l_1
T_16_8_lc_trk_g0_5
T_16_8_wire_logic_cluster/lc_0/in_3

T_13_8_wire_logic_cluster/lc_3/out
T_7_8_sp12_h_l_1
T_18_0_span12_vert_14
T_18_7_lc_trk_g2_2
T_18_7_input_2_4
T_18_7_wire_logic_cluster/lc_4/in_2

T_13_8_wire_logic_cluster/lc_3/out
T_7_8_sp12_h_l_1
T_16_8_lc_trk_g0_5
T_16_8_wire_logic_cluster/lc_4/in_3

T_13_8_wire_logic_cluster/lc_3/out
T_13_8_sp4_h_l_11
T_16_8_sp4_v_t_41
T_16_12_lc_trk_g0_4
T_16_12_input_2_4
T_16_12_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.PI_CTRL.error_control_2_cry_2
T_12_10_wire_logic_cluster/lc_2/cout
T_12_10_wire_logic_cluster/lc_3/in_3

Net : pwm_generator_inst.un19_threshold_acc_axb_2
T_1_17_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g3_2
T_2_18_wire_logic_cluster/lc_2/in_1

End 

Net : pwm_generator_inst.un19_threshold_acc_axb_4
T_2_17_wire_logic_cluster/lc_0/out
T_2_18_lc_trk_g1_0
T_2_18_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_generator_inst.threshold_ACC_RNO_0Z0Z_1
T_2_18_wire_logic_cluster/lc_1/out
T_2_7_sp12_v_t_22
T_2_10_lc_trk_g3_2
T_2_10_input_2_7
T_2_10_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.PI_CTRL.error_control_2_cry_1
T_12_10_wire_logic_cluster/lc_1/cout
T_12_10_wire_logic_cluster/lc_2/in_3

Net : pwm_generator_inst.un19_threshold_acc_axb_3
T_2_17_wire_logic_cluster/lc_7/out
T_2_18_lc_trk_g1_7
T_2_18_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_1_24
T_0_8_wire_mult/mult/O_24
T_0_8_sp4_h_l_21
T_2_8_sp4_v_t_36
T_2_12_sp4_v_t_44
T_1_15_lc_trk_g3_4
T_1_15_input_2_1
T_1_15_wire_logic_cluster/lc_1/in_2

End 

Net : pwm_generator_inst.un19_threshold_acc_axb_5
T_2_17_wire_logic_cluster/lc_2/out
T_2_18_lc_trk_g0_2
T_2_18_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.un38_control_input_cry_30_s0
T_15_15_wire_logic_cluster/lc_6/cout
T_15_15_wire_logic_cluster/lc_7/in_3

End 

Net : pwm_generator_inst.un2_threshold_acc_1_25
T_0_8_wire_mult/lc_1/out
T_0_8_sp4_h_l_23
T_2_8_sp4_v_t_38
T_2_12_sp4_v_t_43
T_1_15_lc_trk_g3_3
T_1_15_input_2_2
T_1_15_wire_logic_cluster/lc_2/in_2

T_0_8_wire_mult/lc_1/out
T_0_8_sp4_h_l_23
T_2_8_sp4_v_t_38
T_2_12_sp4_v_t_43
T_1_15_lc_trk_g3_3
T_1_15_wire_logic_cluster/lc_3/in_1

T_0_8_wire_mult/lc_1/out
T_0_8_sp4_h_l_23
T_2_8_sp4_v_t_38
T_2_12_sp4_v_t_43
T_1_15_lc_trk_g3_3
T_1_15_input_2_4
T_1_15_wire_logic_cluster/lc_4/in_2

T_0_8_wire_mult/lc_1/out
T_0_8_sp4_h_l_23
T_2_8_sp4_v_t_38
T_2_12_sp4_v_t_43
T_1_15_lc_trk_g3_3
T_1_15_wire_logic_cluster/lc_5/in_1

T_0_8_wire_mult/lc_1/out
T_0_8_sp4_h_l_23
T_2_8_sp4_v_t_38
T_2_12_sp4_v_t_43
T_1_15_lc_trk_g3_3
T_1_15_input_2_6
T_1_15_wire_logic_cluster/lc_6/in_2

T_0_8_wire_mult/lc_1/out
T_0_8_sp4_h_l_23
T_2_8_sp4_v_t_38
T_2_12_sp4_v_t_43
T_1_15_lc_trk_g3_3
T_1_15_wire_logic_cluster/lc_7/in_1

T_0_8_wire_mult/lc_1/out
T_0_8_sp4_h_l_23
T_2_8_sp4_v_t_38
T_1_10_lc_trk_g0_3
T_1_10_wire_logic_cluster/lc_6/in_3

T_0_8_wire_mult/lc_1/out
T_0_8_sp4_h_l_23
T_2_8_sp4_v_t_47
T_1_11_lc_trk_g3_7
T_1_11_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_generator_inst.un19_threshold_acc_axb_7
T_2_17_wire_logic_cluster/lc_6/out
T_2_18_lc_trk_g0_6
T_2_18_wire_logic_cluster/lc_7/in_1

End 

Net : pwm_generator_inst.un19_threshold_acc_axb_6
T_2_17_wire_logic_cluster/lc_4/out
T_2_18_lc_trk_g1_4
T_2_18_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.error_control_2_cry_0
T_12_10_wire_logic_cluster/lc_0/cout
T_12_10_wire_logic_cluster/lc_1/in_3

Net : pwm_duty_input_9
T_1_6_wire_logic_cluster/lc_1/out
T_0_7_lc_trk_g1_1
T_0_7_wire_mult/lc_1/in_1

T_1_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_7/in_1

T_1_6_wire_logic_cluster/lc_1/out
T_2_6_lc_trk_g1_1
T_2_6_wire_logic_cluster/lc_5/in_1

End 

Net : pwm_generator_inst.O_14
T_0_6_wire_mult/lc_6/out
T_0_6_sp12_h_l_19
T_2_6_sp12_v_t_23
T_2_14_lc_trk_g2_0
T_2_14_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_generator_inst.un19_threshold_acc_axb_8
T_2_19_wire_logic_cluster/lc_3/out
T_2_19_lc_trk_g2_3
T_2_19_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.un4_control_input_1_axb_16
T_12_8_wire_logic_cluster/lc_5/out
T_12_8_sp12_h_l_1
T_17_8_lc_trk_g1_5
T_17_8_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_17
T_13_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g2_6
T_12_8_wire_logic_cluster/lc_5/in_3

T_13_8_wire_logic_cluster/lc_6/out
T_13_7_sp4_v_t_44
T_14_7_sp4_h_l_2
T_18_7_sp4_h_l_5
T_18_7_lc_trk_g0_0
T_18_7_input_2_0
T_18_7_wire_logic_cluster/lc_0/in_2

T_13_8_wire_logic_cluster/lc_6/out
T_13_7_sp4_v_t_44
T_14_7_sp4_h_l_2
T_17_7_sp4_v_t_39
T_16_9_lc_trk_g1_2
T_16_9_wire_logic_cluster/lc_4/in_1

T_13_8_wire_logic_cluster/lc_6/out
T_13_2_sp12_v_t_23
T_14_14_sp12_h_l_0
T_16_14_lc_trk_g1_7
T_16_14_wire_logic_cluster/lc_5/in_3

End 

Net : current_shift_inst.elapsed_time_ns_1_RNINRRH_1
T_14_9_wire_logic_cluster/lc_2/out
T_15_8_lc_trk_g2_2
T_15_8_input_2_0
T_15_8_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.un4_control_input_1_axb_18
T_10_9_wire_logic_cluster/lc_4/out
T_11_9_sp12_h_l_0
T_17_9_lc_trk_g1_7
T_17_9_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_19
T_13_9_wire_logic_cluster/lc_0/out
T_10_9_sp12_h_l_0
T_10_9_lc_trk_g0_3
T_10_9_wire_logic_cluster/lc_4/in_3

T_13_9_wire_logic_cluster/lc_0/out
T_10_9_sp12_h_l_0
T_15_9_sp4_h_l_7
T_18_9_sp4_v_t_37
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_1/in_3

T_13_9_wire_logic_cluster/lc_0/out
T_10_9_sp12_h_l_0
T_17_9_sp4_h_l_9
T_16_9_lc_trk_g0_1
T_16_9_wire_logic_cluster/lc_1/in_0

T_13_9_wire_logic_cluster/lc_0/out
T_10_9_sp12_h_l_0
T_17_9_sp4_h_l_9
T_16_9_sp4_v_t_44
T_16_13_lc_trk_g0_1
T_16_13_input_2_3
T_16_13_wire_logic_cluster/lc_3/in_2

End 

Net : pwm_generator_inst.O_12
T_0_6_wire_mult/mult/O_12
T_0_6_sp4_h_l_13
T_2_6_sp4_v_t_37
T_2_10_sp4_v_t_37
T_2_14_lc_trk_g0_0
T_2_14_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_generator_inst.O_13
T_0_6_wire_mult/lc_5/out
T_0_6_sp4_h_l_15
T_2_6_sp4_v_t_39
T_2_10_sp4_v_t_40
T_2_14_lc_trk_g0_5
T_2_14_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.un38_control_input_5_1
T_15_12_wire_logic_cluster/lc_1/out
T_15_12_sp4_h_l_7
T_18_8_sp4_v_t_36
T_17_11_lc_trk_g2_4
T_17_11_wire_logic_cluster/lc_1/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g3_1
T_15_12_wire_logic_cluster/lc_1/in_1

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_sp4_h_l_7
T_18_8_sp4_v_t_36
T_19_8_sp4_h_l_1
T_18_8_lc_trk_g1_1
T_18_8_input_2_0
T_18_8_wire_logic_cluster/lc_0/in_2

T_15_12_wire_logic_cluster/lc_1/out
T_15_12_sp4_h_l_7
T_18_8_sp4_v_t_36
T_19_8_sp4_h_l_1
T_18_8_lc_trk_g1_1
T_18_8_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.elapsed_time_ns_s1_i_31
T_14_9_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_39
T_15_12_lc_trk_g0_2
T_15_12_wire_logic_cluster/lc_1/in_3

T_14_9_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_39
T_15_12_lc_trk_g0_2
T_15_12_wire_logic_cluster/lc_2/in_0

T_14_9_wire_logic_cluster/lc_3/out
T_15_8_lc_trk_g2_3
T_15_8_wire_logic_cluster/lc_0/in_1

T_14_9_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_39
T_16_8_sp4_h_l_7
T_18_8_lc_trk_g3_2
T_18_8_wire_logic_cluster/lc_7/in_0

T_14_9_wire_logic_cluster/lc_3/out
T_15_8_sp4_v_t_39
T_16_8_sp4_h_l_7
T_18_8_lc_trk_g2_2
T_18_8_input_2_6
T_18_8_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.elapsed_time_ns_s1_fast_31
T_14_11_wire_logic_cluster/lc_1/out
T_14_8_sp4_v_t_42
T_14_9_lc_trk_g2_2
T_14_9_wire_logic_cluster/lc_3/in_3

End 

Net : pwm_duty_input_8
T_1_7_wire_logic_cluster/lc_0/out
T_0_7_lc_trk_g3_0
T_0_7_wire_mult/mult/A_8

T_1_7_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_7/in_0

T_1_7_wire_logic_cluster/lc_0/out
T_2_6_lc_trk_g3_0
T_2_6_wire_logic_cluster/lc_5/in_0

End 

Net : pwm_generator_inst.un3_threshold_acc
T_0_6_wire_mult/lc_3/out
T_0_6_sp4_h_l_11
T_3_6_sp4_v_t_41
T_3_10_sp4_v_t_41
T_2_14_lc_trk_g1_4
T_2_14_wire_logic_cluster/lc_0/in_1

T_0_6_wire_mult/lc_3/out
T_0_6_sp4_h_l_11
T_3_6_sp4_v_t_41
T_3_10_sp4_v_t_41
T_3_14_sp4_v_t_42
T_3_16_lc_trk_g3_7
T_3_16_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.elapsed_time_ns_1_RNIP7EO_1
T_16_11_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g1_7
T_17_11_input_2_0
T_17_11_wire_logic_cluster/lc_0/in_2

T_16_11_wire_logic_cluster/lc_7/out
T_15_11_sp4_h_l_6
T_14_7_sp4_v_t_43
T_14_9_lc_trk_g3_6
T_14_9_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.un4_control_input1_1_cascade_
T_16_11_wire_logic_cluster/lc_6/ltout
T_16_11_wire_logic_cluster/lc_7/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_axb_15_l_ofxZ0
T_1_11_wire_logic_cluster/lc_3/out
T_1_10_sp12_v_t_22
T_1_15_lc_trk_g3_6
T_1_15_input_2_7
T_1_15_wire_logic_cluster/lc_7/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_2_1_15
T_0_11_wire_mult/lc_7/out
T_1_11_lc_trk_g0_7
T_1_11_wire_logic_cluster/lc_3/in_0

T_0_11_wire_mult/lc_7/out
T_1_10_lc_trk_g3_7
T_1_10_wire_logic_cluster/lc_6/in_0

End 

Net : pwm_generator_inst.un19_threshold_acc_cry_0
T_2_18_wire_logic_cluster/lc_0/cout
T_2_18_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.un38_control_input_5_2
T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_17_11_sp4_h_l_5
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_17_11_sp4_h_l_5
T_17_11_lc_trk_g1_0
T_17_11_input_2_3
T_17_11_wire_logic_cluster/lc_3/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_17_11_sp4_h_l_5
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_17_11_sp4_h_l_5
T_17_11_lc_trk_g1_0
T_17_11_input_2_5
T_17_11_wire_logic_cluster/lc_5/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_17_11_sp4_h_l_5
T_17_11_lc_trk_g1_0
T_17_11_wire_logic_cluster/lc_6/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_17_11_sp4_h_l_5
T_17_11_lc_trk_g1_0
T_17_11_input_2_7
T_17_11_wire_logic_cluster/lc_7/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g1_2
T_15_12_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g1_2
T_15_12_input_2_3
T_15_12_wire_logic_cluster/lc_3/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g1_2
T_15_12_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g1_2
T_15_12_input_2_5
T_15_12_wire_logic_cluster/lc_5/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_0/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g1_2
T_15_12_wire_logic_cluster/lc_6/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_17_12_lc_trk_g3_4
T_17_12_input_2_1
T_17_12_wire_logic_cluster/lc_1/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g1_2
T_15_12_input_2_7
T_15_12_wire_logic_cluster/lc_7/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_17_12_lc_trk_g3_4
T_17_12_input_2_3
T_17_12_wire_logic_cluster/lc_3/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g1_2
T_15_13_wire_logic_cluster/lc_0/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_17_12_lc_trk_g3_4
T_17_12_input_2_5
T_17_12_wire_logic_cluster/lc_5/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g1_2
T_15_13_input_2_1
T_15_13_wire_logic_cluster/lc_1/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_17_12_lc_trk_g3_4
T_17_12_wire_logic_cluster/lc_6/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g1_2
T_15_13_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_17_12_lc_trk_g3_4
T_17_12_input_2_7
T_17_12_wire_logic_cluster/lc_7/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g1_2
T_15_13_input_2_3
T_15_13_wire_logic_cluster/lc_3/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_0/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g1_2
T_15_13_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_13_lc_trk_g3_4
T_17_13_input_2_1
T_17_13_wire_logic_cluster/lc_1/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g1_2
T_15_13_input_2_5
T_15_13_wire_logic_cluster/lc_5/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g1_2
T_15_13_wire_logic_cluster/lc_6/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_13_lc_trk_g3_4
T_17_13_input_2_3
T_17_13_wire_logic_cluster/lc_3/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g1_2
T_15_13_input_2_7
T_15_13_wire_logic_cluster/lc_7/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_14_lc_trk_g2_5
T_15_14_wire_logic_cluster/lc_0/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_13_lc_trk_g3_4
T_17_13_input_2_5
T_17_13_wire_logic_cluster/lc_5/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_14_lc_trk_g2_5
T_15_14_input_2_1
T_15_14_wire_logic_cluster/lc_1/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_13_lc_trk_g3_4
T_17_13_wire_logic_cluster/lc_6/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_14_lc_trk_g2_5
T_15_14_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_13_lc_trk_g3_4
T_17_13_input_2_7
T_17_13_wire_logic_cluster/lc_7/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_14_lc_trk_g2_5
T_15_14_input_2_3
T_15_14_wire_logic_cluster/lc_3/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_14_lc_trk_g2_5
T_15_14_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_14_lc_trk_g2_5
T_15_14_input_2_5
T_15_14_wire_logic_cluster/lc_5/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_0/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_14_lc_trk_g2_5
T_15_14_wire_logic_cluster/lc_6/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_14_lc_trk_g2_1
T_17_14_input_2_1
T_17_14_wire_logic_cluster/lc_1/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_14_lc_trk_g2_5
T_15_14_input_2_7
T_15_14_wire_logic_cluster/lc_7/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_14_lc_trk_g2_1
T_17_14_input_2_3
T_17_14_wire_logic_cluster/lc_3/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_0/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_15_lc_trk_g1_0
T_15_15_input_2_1
T_15_15_wire_logic_cluster/lc_1/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_14_lc_trk_g2_1
T_17_14_input_2_5
T_17_14_wire_logic_cluster/lc_5/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_6/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_15_lc_trk_g1_0
T_15_15_input_2_3
T_15_15_wire_logic_cluster/lc_3/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_12_sp4_v_t_44
T_17_14_lc_trk_g2_1
T_17_14_wire_logic_cluster/lc_7/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_10_lc_trk_g3_5
T_16_10_wire_logic_cluster/lc_3/in_3

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_4/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_15_lc_trk_g1_0
T_15_15_input_2_5
T_15_15_wire_logic_cluster/lc_5/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_sp4_v_t_37
T_15_15_lc_trk_g1_0
T_15_15_wire_logic_cluster/lc_6/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_3/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_4/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_1/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_6/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_16_12_lc_trk_g3_1
T_16_12_wire_logic_cluster/lc_0/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_0/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_5/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g2_2
T_16_13_input_2_2
T_16_13_wire_logic_cluster/lc_2/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_3/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_1/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_7/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_6/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g2_2
T_16_13_input_2_4
T_16_13_wire_logic_cluster/lc_4/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_13_lc_trk_g2_2
T_16_13_wire_logic_cluster/lc_3/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g3_2
T_16_11_wire_logic_cluster/lc_4/in_3

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_13_sp4_v_t_41
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_7/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_10_lc_trk_g3_5
T_16_10_input_2_0
T_16_10_wire_logic_cluster/lc_0/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_10_lc_trk_g3_5
T_16_10_wire_logic_cluster/lc_1/in_3

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_10_lc_trk_g3_5
T_16_10_input_2_4
T_16_10_wire_logic_cluster/lc_4/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_10_lc_trk_g3_5
T_16_10_wire_logic_cluster/lc_5/in_3

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_13_sp4_v_t_41
T_16_14_lc_trk_g2_1
T_16_14_input_2_3
T_16_14_wire_logic_cluster/lc_3/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_13_sp4_v_t_41
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_1/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_13_sp4_v_t_41
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_13_sp4_v_t_41
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_5/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_40
T_16_9_lc_trk_g3_0
T_16_9_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_17_10_lc_trk_g0_3
T_17_10_wire_logic_cluster/lc_7/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_17_10_lc_trk_g0_3
T_17_10_wire_logic_cluster/lc_6/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_2_sp12_v_t_23
T_15_7_lc_trk_g3_7
T_15_7_wire_logic_cluster/lc_3/in_3

T_15_12_wire_logic_cluster/lc_2/out
T_15_2_sp12_v_t_23
T_15_7_lc_trk_g3_7
T_15_7_wire_logic_cluster/lc_4/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_10_lc_trk_g2_3
T_18_10_wire_logic_cluster/lc_2/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_10_lc_trk_g2_3
T_18_10_wire_logic_cluster/lc_7/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_10_lc_trk_g2_3
T_18_10_wire_logic_cluster/lc_6/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_10_lc_trk_g2_3
T_18_10_wire_logic_cluster/lc_5/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_10_lc_trk_g2_3
T_18_10_wire_logic_cluster/lc_1/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_2_sp12_v_t_23
T_15_6_lc_trk_g2_0
T_15_6_wire_logic_cluster/lc_4/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_2_sp12_v_t_23
T_15_6_lc_trk_g2_0
T_15_6_wire_logic_cluster/lc_2/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_2_sp12_v_t_23
T_15_6_lc_trk_g2_0
T_15_6_wire_logic_cluster/lc_3/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_2_sp12_v_t_23
T_15_6_lc_trk_g2_0
T_15_6_wire_logic_cluster/lc_5/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_9_lc_trk_g2_6
T_18_9_wire_logic_cluster/lc_2/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_9_lc_trk_g2_6
T_18_9_input_2_4
T_18_9_wire_logic_cluster/lc_4/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_9_lc_trk_g2_6
T_18_9_wire_logic_cluster/lc_5/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_9_lc_trk_g2_6
T_18_9_wire_logic_cluster/lc_1/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_9_lc_trk_g2_6
T_18_9_wire_logic_cluster/lc_0/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_9_lc_trk_g2_6
T_18_9_wire_logic_cluster/lc_7/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_5_sp4_v_t_45
T_16_7_lc_trk_g2_0
T_16_7_input_2_0
T_16_7_wire_logic_cluster/lc_0/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_5_sp4_v_t_45
T_16_7_lc_trk_g2_0
T_16_7_wire_logic_cluster/lc_6/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_5_sp4_v_t_45
T_16_7_lc_trk_g2_0
T_16_7_wire_logic_cluster/lc_7/in_3

T_15_12_wire_logic_cluster/lc_2/out
T_16_9_sp4_v_t_45
T_16_5_sp4_v_t_45
T_16_6_lc_trk_g3_5
T_16_6_wire_logic_cluster/lc_7/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_40
T_17_8_sp4_h_l_5
T_18_8_lc_trk_g2_5
T_18_8_input_2_7
T_18_8_wire_logic_cluster/lc_7/in_2

T_15_12_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_40
T_17_8_sp4_h_l_5
T_18_8_lc_trk_g2_5
T_18_8_wire_logic_cluster/lc_6/in_3

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_4_sp4_v_t_43
T_17_6_lc_trk_g0_6
T_17_6_wire_logic_cluster/lc_3/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_4_sp4_v_t_43
T_17_6_lc_trk_g0_6
T_17_6_wire_logic_cluster/lc_7/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_4_sp4_v_t_43
T_18_7_lc_trk_g1_3
T_18_7_wire_logic_cluster/lc_4/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_4_sp4_v_t_43
T_18_7_lc_trk_g1_3
T_18_7_wire_logic_cluster/lc_0/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_4_sp4_v_t_43
T_17_6_lc_trk_g0_6
T_17_6_wire_logic_cluster/lc_1/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_4_sp4_v_t_43
T_18_7_lc_trk_g1_3
T_18_7_wire_logic_cluster/lc_5/in_1

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_4_sp4_v_t_43
T_17_6_lc_trk_g0_6
T_17_6_wire_logic_cluster/lc_6/in_0

T_15_12_wire_logic_cluster/lc_2/out
T_15_12_sp4_h_l_9
T_18_8_sp4_v_t_38
T_18_4_sp4_v_t_43
T_18_7_lc_trk_g1_3
T_18_7_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_25
T_13_9_wire_logic_cluster/lc_6/out
T_13_7_sp4_v_t_41
T_10_11_sp4_h_l_9
T_10_11_lc_trk_g0_4
T_10_11_wire_logic_cluster/lc_5/in_3

T_13_9_wire_logic_cluster/lc_6/out
T_13_7_sp4_v_t_41
T_14_11_sp4_h_l_10
T_17_7_sp4_v_t_47
T_17_10_lc_trk_g0_7
T_17_10_input_2_7
T_17_10_wire_logic_cluster/lc_7/in_2

T_13_9_wire_logic_cluster/lc_6/out
T_13_8_sp4_v_t_44
T_14_12_sp4_h_l_3
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_5/in_3

T_13_9_wire_logic_cluster/lc_6/out
T_13_8_sp4_v_t_44
T_14_12_sp4_h_l_3
T_17_12_sp4_v_t_38
T_16_14_lc_trk_g0_3
T_16_14_wire_logic_cluster/lc_3/in_0

End 

Net : current_shift_inst.un4_control_input_1_axb_20
T_18_10_wire_logic_cluster/lc_3/out
T_17_9_lc_trk_g3_3
T_17_9_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.un4_control_input_1_axb_24
T_10_11_wire_logic_cluster/lc_5/out
T_11_9_sp4_v_t_38
T_12_9_sp4_h_l_8
T_16_9_sp4_h_l_8
T_17_9_lc_trk_g2_0
T_17_9_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_21
T_13_9_wire_logic_cluster/lc_2/out
T_13_6_sp4_v_t_44
T_14_10_sp4_h_l_9
T_18_10_sp4_h_l_9
T_18_10_lc_trk_g0_4
T_18_10_wire_logic_cluster/lc_3/in_3

T_13_9_wire_logic_cluster/lc_2/out
T_13_6_sp4_v_t_44
T_14_10_sp4_h_l_9
T_18_10_sp4_h_l_9
T_18_10_lc_trk_g0_4
T_18_10_wire_logic_cluster/lc_7/in_3

T_13_9_wire_logic_cluster/lc_2/out
T_14_9_sp4_h_l_4
T_16_9_lc_trk_g2_1
T_16_9_wire_logic_cluster/lc_3/in_0

T_13_9_wire_logic_cluster/lc_2/out
T_14_9_sp4_h_l_4
T_16_9_lc_trk_g2_1
T_16_9_wire_logic_cluster/lc_2/in_3

End 

Net : current_shift_inst.elapsed_time_ns_s1_18
T_13_8_wire_logic_cluster/lc_7/out
T_14_9_lc_trk_g3_7
T_14_9_wire_logic_cluster/lc_5/in_3

T_13_8_wire_logic_cluster/lc_7/out
T_13_7_sp4_v_t_46
T_14_7_sp4_h_l_11
T_17_7_sp4_v_t_41
T_16_9_lc_trk_g1_4
T_16_9_wire_logic_cluster/lc_5/in_0

T_13_8_wire_logic_cluster/lc_7/out
T_13_6_sp4_v_t_43
T_14_10_sp4_h_l_6
T_18_10_sp4_h_l_2
T_18_10_lc_trk_g0_7
T_18_10_input_2_5
T_18_10_wire_logic_cluster/lc_5/in_2

T_13_8_wire_logic_cluster/lc_7/out
T_13_6_sp4_v_t_43
T_14_10_sp4_h_l_6
T_17_10_sp4_v_t_43
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_4/in_0

End 

Net : current_shift_inst.un4_control_input_1_axb_17
T_14_9_wire_logic_cluster/lc_5/out
T_15_9_sp4_h_l_10
T_17_9_lc_trk_g2_7
T_17_9_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.un4_control_input_1_axb_19
T_14_9_wire_logic_cluster/lc_1/out
T_10_9_sp12_h_l_1
T_17_9_lc_trk_g0_1
T_17_9_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_20
T_13_9_wire_logic_cluster/lc_1/out
T_14_9_lc_trk_g1_1
T_14_9_wire_logic_cluster/lc_1/in_3

T_13_9_wire_logic_cluster/lc_1/out
T_13_9_sp4_h_l_7
T_17_9_sp4_h_l_3
T_16_9_lc_trk_g0_3
T_16_9_wire_logic_cluster/lc_7/in_0

T_13_9_wire_logic_cluster/lc_1/out
T_9_9_sp12_h_l_1
T_18_9_lc_trk_g0_5
T_18_9_input_2_7
T_18_9_wire_logic_cluster/lc_7/in_2

T_13_9_wire_logic_cluster/lc_1/out
T_13_9_sp4_h_l_7
T_16_5_sp4_v_t_36
T_15_6_lc_trk_g2_4
T_15_6_input_2_2
T_15_6_wire_logic_cluster/lc_2/in_2

End 

Net : pwm_generator_inst.un15_threshold_acc_1_cry_17
T_3_17_wire_logic_cluster/lc_1/cout
T_3_17_wire_logic_cluster/lc_2/in_3

Net : pwm_generator_inst.un15_threshold_acc_1_axb_17
T_2_17_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g1_5
T_3_17_wire_logic_cluster/lc_1/in_1

T_2_17_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g2_5
T_2_17_wire_logic_cluster/lc_5/in_0

End 

Net : pwm_generator_inst.un3_threshold_acc_cry_5_c_RNI4UQFZ0
T_2_14_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_44
T_2_17_lc_trk_g1_1
T_2_17_wire_logic_cluster/lc_5/in_3

T_2_14_wire_logic_cluster/lc_6/out
T_2_13_sp4_v_t_44
T_2_17_lc_trk_g1_1
T_2_17_wire_logic_cluster/lc_6/in_0

End 

Net : pwm_generator_inst.un3_threshold_acc_cry_5
T_2_14_wire_logic_cluster/lc_5/cout
T_2_14_wire_logic_cluster/lc_6/in_3

Net : pwm_generator_inst.un15_threshold_acc_1_cry_17_THRU_CO
T_3_17_wire_logic_cluster/lc_2/out
T_3_16_sp4_v_t_36
T_2_19_lc_trk_g2_4
T_2_19_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.un4_control_input_1_axb_22
T_17_6_wire_logic_cluster/lc_4/out
T_17_5_sp4_v_t_40
T_17_9_lc_trk_g1_5
T_17_9_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_23
T_13_9_wire_logic_cluster/lc_4/out
T_14_9_sp4_h_l_8
T_17_5_sp4_v_t_39
T_17_6_lc_trk_g2_7
T_17_6_wire_logic_cluster/lc_4/in_3

T_13_9_wire_logic_cluster/lc_4/out
T_14_9_sp4_h_l_8
T_17_5_sp4_v_t_39
T_17_6_lc_trk_g2_7
T_17_6_input_2_3
T_17_6_wire_logic_cluster/lc_3/in_2

T_13_9_wire_logic_cluster/lc_4/out
T_11_9_sp4_h_l_5
T_15_9_sp4_h_l_1
T_18_9_sp4_v_t_36
T_18_10_lc_trk_g2_4
T_18_10_input_2_2
T_18_10_wire_logic_cluster/lc_2/in_2

T_13_9_wire_logic_cluster/lc_4/out
T_14_9_sp4_h_l_8
T_16_9_lc_trk_g3_5
T_16_9_input_2_0
T_16_9_wire_logic_cluster/lc_0/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_2_10
T_0_11_wire_mult/lc_2/out
T_0_11_sp4_h_l_25
T_1_11_sp4_v_t_36
T_1_15_lc_trk_g0_1
T_1_15_wire_logic_cluster/lc_2/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_2_8
T_0_11_wire_mult/lc_0/out
T_1_9_sp4_v_t_44
T_1_13_sp4_v_t_40
T_1_15_lc_trk_g2_5
T_1_15_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_2_9
T_0_11_wire_mult/lc_1/out
T_0_11_sp4_h_l_23
T_2_11_sp4_v_t_38
T_1_15_lc_trk_g1_3
T_1_15_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.un4_control_input_1_axb_23
T_17_6_wire_logic_cluster/lc_5/out
T_18_5_sp4_v_t_43
T_17_9_lc_trk_g1_6
T_17_9_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_24
T_13_9_wire_logic_cluster/lc_5/out
T_14_9_sp4_h_l_10
T_17_5_sp4_v_t_41
T_17_6_lc_trk_g3_1
T_17_6_wire_logic_cluster/lc_5/in_3

T_13_9_wire_logic_cluster/lc_5/out
T_13_9_sp12_h_l_1
T_18_9_lc_trk_g1_5
T_18_9_input_2_2
T_18_9_wire_logic_cluster/lc_2/in_2

T_13_9_wire_logic_cluster/lc_5/out
T_14_9_sp4_h_l_10
T_16_9_lc_trk_g2_7
T_16_9_wire_logic_cluster/lc_6/in_1

T_13_9_wire_logic_cluster/lc_5/out
T_14_9_sp4_h_l_10
T_17_5_sp4_v_t_41
T_17_9_sp4_v_t_41
T_16_13_lc_trk_g1_4
T_16_13_input_2_5
T_16_13_wire_logic_cluster/lc_5/in_2

End 

Net : pwm_generator_inst.un15_threshold_acc_1_cry_15_THRU_CO
T_3_17_wire_logic_cluster/lc_0/out
T_2_17_lc_trk_g3_0
T_2_17_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_15
T_2_17_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g3_1
T_3_16_wire_logic_cluster/lc_7/in_1

T_2_17_wire_logic_cluster/lc_1/out
T_2_17_lc_trk_g3_1
T_2_17_wire_logic_cluster/lc_1/in_1

End 

Net : bfn_3_17_0_
T_3_17_wire_logic_cluster/carry_in_mux/cout
T_3_17_wire_logic_cluster/lc_0/in_3

Net : pwm_generator_inst.un3_threshold_acc_cry_3_c_RNI5LDOZ0
T_2_14_wire_logic_cluster/lc_4/out
T_2_13_sp4_v_t_40
T_2_17_lc_trk_g0_5
T_2_17_wire_logic_cluster/lc_1/in_0

T_2_14_wire_logic_cluster/lc_4/out
T_2_13_sp4_v_t_40
T_2_17_lc_trk_g0_5
T_2_17_wire_logic_cluster/lc_2/in_3

End 

Net : pwm_generator_inst.un2_threshold_acc_2_12
T_0_11_wire_mult/lc_4/out
T_0_11_sp4_h_l_29
T_1_11_sp4_v_t_47
T_1_15_lc_trk_g1_2
T_1_15_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_2_14
T_0_11_wire_mult/lc_6/out
T_1_9_sp4_v_t_40
T_1_13_sp4_v_t_45
T_1_15_lc_trk_g3_0
T_1_15_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_31_rep1
T_16_10_wire_logic_cluster/lc_7/out
T_15_10_sp4_h_l_6
T_18_6_sp4_v_t_43
T_18_8_lc_trk_g2_6
T_18_8_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_7/out
T_15_10_sp4_h_l_6
T_14_6_sp4_v_t_46
T_14_9_lc_trk_g0_6
T_14_9_wire_logic_cluster/lc_2/in_0

T_16_10_wire_logic_cluster/lc_7/out
T_16_5_sp12_v_t_22
T_16_7_lc_trk_g3_5
T_16_7_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_16_5_sp12_v_t_22
T_16_7_lc_trk_g3_5
T_16_7_wire_logic_cluster/lc_5/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_16_5_sp12_v_t_22
T_16_7_lc_trk_g3_5
T_16_7_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_16_5_sp12_v_t_22
T_16_7_lc_trk_g3_5
T_16_7_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_7/out
T_15_10_sp4_h_l_6
T_14_10_lc_trk_g1_6
T_14_10_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_16_7_sp4_v_t_38
T_13_7_sp4_h_l_3
T_15_7_lc_trk_g2_6
T_15_7_wire_logic_cluster/lc_7/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_16_7_sp4_v_t_38
T_16_8_lc_trk_g3_6
T_16_8_wire_logic_cluster/lc_6/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_15_10_sp4_h_l_6
T_14_6_sp4_v_t_46
T_14_9_lc_trk_g0_6
T_14_9_wire_logic_cluster/lc_6/in_0

T_16_10_wire_logic_cluster/lc_7/out
T_15_10_sp4_h_l_6
T_14_10_lc_trk_g1_6
T_14_10_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_16_7_sp4_v_t_38
T_16_8_lc_trk_g3_6
T_16_8_wire_logic_cluster/lc_7/in_0

T_16_10_wire_logic_cluster/lc_7/out
T_16_7_sp4_v_t_38
T_16_8_lc_trk_g3_6
T_16_8_wire_logic_cluster/lc_2/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_16_7_sp4_v_t_38
T_16_8_lc_trk_g3_6
T_16_8_wire_logic_cluster/lc_4/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_16_7_sp4_v_t_38
T_16_8_lc_trk_g3_6
T_16_8_wire_logic_cluster/lc_3/in_0

T_16_10_wire_logic_cluster/lc_7/out
T_16_7_sp4_v_t_38
T_16_8_lc_trk_g3_6
T_16_8_wire_logic_cluster/lc_5/in_0

T_16_10_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_4/in_0

T_16_10_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_5/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_1/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_7/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_3/in_1

T_16_10_wire_logic_cluster/lc_7/out
T_16_10_lc_trk_g1_7
T_16_10_wire_logic_cluster/lc_6/in_0

T_16_10_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_0/in_0

T_16_10_wire_logic_cluster/lc_7/out
T_16_9_lc_trk_g1_7
T_16_9_wire_logic_cluster/lc_6/in_0

T_16_10_wire_logic_cluster/lc_7/out
T_16_8_sp4_v_t_43
T_16_12_lc_trk_g0_6
T_16_12_wire_logic_cluster/lc_5/in_1

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_16
T_2_17_wire_logic_cluster/lc_3/out
T_3_17_lc_trk_g0_3
T_3_17_wire_logic_cluster/lc_0/in_1

T_2_17_wire_logic_cluster/lc_3/out
T_2_17_lc_trk_g1_3
T_2_17_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_generator_inst.un3_threshold_acc_cry_4_c_RNI2QOFZ0
T_2_14_wire_logic_cluster/lc_5/out
T_2_13_sp4_v_t_42
T_2_17_lc_trk_g1_7
T_2_17_wire_logic_cluster/lc_3/in_3

T_2_14_wire_logic_cluster/lc_5/out
T_2_13_sp4_v_t_42
T_2_17_lc_trk_g1_7
T_2_17_wire_logic_cluster/lc_4/in_0

End 

Net : pwm_generator_inst.un3_threshold_acc_cry_4
T_2_14_wire_logic_cluster/lc_4/cout
T_2_14_wire_logic_cluster/lc_5/in_3

Net : pwm_generator_inst.un15_threshold_acc_1_cry_16
T_3_17_wire_logic_cluster/lc_0/cout
T_3_17_wire_logic_cluster/lc_1/in_3

Net : pwm_generator_inst.un15_threshold_acc_1_cry_16_THRU_CO
T_3_17_wire_logic_cluster/lc_1/out
T_2_17_lc_trk_g2_1
T_2_17_wire_logic_cluster/lc_6/in_3

End 

Net : pwm_generator_inst.un2_threshold_acc_2_13
T_0_11_wire_mult/mult/O_13
T_0_11_sp4_h_l_31
T_1_11_sp4_v_t_42
T_1_15_lc_trk_g0_7
T_1_15_input_2_5
T_1_15_wire_logic_cluster/lc_5/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_2_11
T_0_11_wire_mult/lc_3/out
T_0_11_sp4_h_l_27
T_1_11_sp4_v_t_45
T_1_15_lc_trk_g1_0
T_1_15_input_2_3
T_1_15_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.N_356
T_16_19_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g1_0
T_16_18_wire_logic_cluster/lc_6/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g1_0
T_16_18_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_f0_0_0Z0Z_1
T_20_15_wire_logic_cluster/lc_1/out
T_20_16_lc_trk_g0_1
T_20_16_input_2_3
T_20_16_wire_logic_cluster/lc_3/in_2

T_20_15_wire_logic_cluster/lc_1/out
T_21_16_lc_trk_g3_1
T_21_16_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_f0_i_o2_0_9
T_17_16_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_3/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_16_16_sp4_h_l_0
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_2/in_1

T_17_16_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_41
T_15_19_sp4_h_l_4
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_41
T_15_19_sp4_h_l_4
T_15_19_lc_trk_g1_1
T_15_19_input_2_4
T_15_19_wire_logic_cluster/lc_4/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_28
T_17_22_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g2_1
T_16_21_wire_logic_cluster/lc_5/in_0

T_17_22_wire_logic_cluster/lc_1/out
T_17_19_sp4_v_t_42
T_17_15_sp4_v_t_47
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_7/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr9lto31_0_o2_1_5
T_16_21_wire_logic_cluster/lc_5/out
T_16_19_sp4_v_t_39
T_17_19_sp4_h_l_2
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_0/in_0

End 

Net : elapsed_time_ns_1_RNIBA65M1_0_19_cascade_
T_17_16_wire_logic_cluster/lc_3/ltout
T_17_16_wire_logic_cluster/lc_4/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr_1_sqmuxa
T_16_18_wire_logic_cluster/lc_3/out
T_17_17_sp4_v_t_39
T_17_13_sp4_v_t_47
T_17_16_lc_trk_g1_7
T_17_16_wire_logic_cluster/lc_3/in_1

T_16_18_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g2_3
T_15_18_wire_logic_cluster/lc_6/in_1

T_16_18_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_3/out
T_16_18_sp4_h_l_11
T_19_14_sp4_v_t_40
T_18_16_lc_trk_g0_5
T_18_16_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_4/in_0

T_16_18_wire_logic_cluster/lc_3/out
T_16_17_lc_trk_g1_3
T_16_17_wire_logic_cluster/lc_5/in_3

T_16_18_wire_logic_cluster/lc_3/out
T_17_17_sp4_v_t_39
T_18_17_sp4_h_l_7
T_21_13_sp4_v_t_42
T_20_15_lc_trk_g0_7
T_20_15_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_3/out
T_17_17_sp4_v_t_39
T_17_13_sp4_v_t_47
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.N_382
T_16_18_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g1_6
T_16_17_input_2_1
T_16_17_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_f0_i_a2_0Z0Z_6
T_17_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_6
T_20_15_lc_trk_g3_3
T_20_15_wire_logic_cluster/lc_1/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_sp4_h_l_11
T_16_15_sp4_v_t_46
T_15_19_lc_trk_g2_3
T_15_19_wire_logic_cluster/lc_2/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_18_15_sp4_v_t_45
T_18_17_lc_trk_g3_0
T_18_17_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_18_15_sp4_v_t_45
T_18_17_lc_trk_g3_0
T_18_17_wire_logic_cluster/lc_6/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_sp4_h_l_11
T_20_15_sp4_v_t_41
T_20_16_lc_trk_g3_1
T_20_16_input_2_6
T_20_16_wire_logic_cluster/lc_6/in_2

T_17_15_wire_logic_cluster/lc_3/out
T_15_15_sp4_h_l_3
T_18_15_sp4_v_t_45
T_18_17_lc_trk_g3_0
T_18_17_input_2_3
T_18_17_wire_logic_cluster/lc_3/in_2

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_sp4_h_l_11
T_20_15_sp4_v_t_41
T_20_16_lc_trk_g3_1
T_20_16_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_sp4_h_l_11
T_20_15_sp4_v_t_41
T_20_16_lc_trk_g2_1
T_20_16_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_sp4_h_l_11
T_16_15_sp4_v_t_40
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_17_15_sp4_h_l_11
T_16_15_sp4_v_t_40
T_15_19_lc_trk_g1_5
T_15_19_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_18_12_sp4_v_t_47
T_18_13_lc_trk_g3_7
T_18_13_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_18_12_sp4_v_t_47
T_18_16_lc_trk_g0_2
T_18_16_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g0_3
T_18_15_wire_logic_cluster/lc_3/in_0

T_17_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g0_3
T_18_15_wire_logic_cluster/lc_4/in_1

T_17_15_wire_logic_cluster/lc_3/out
T_18_15_lc_trk_g0_3
T_18_15_input_2_5
T_18_15_wire_logic_cluster/lc_5/in_2

End 

Net : elapsed_time_ns_1_RNIBA65M1_0_19
T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp4_v_t_38
T_18_15_sp4_h_l_3
T_20_15_lc_trk_g2_6
T_20_15_wire_logic_cluster/lc_6/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp12_v_t_22
T_17_20_sp4_v_t_40
T_16_22_lc_trk_g0_5
T_16_22_wire_logic_cluster/lc_6/in_1

T_17_16_wire_logic_cluster/lc_3/out
T_18_13_sp4_v_t_47
T_15_17_sp4_h_l_3
T_15_17_lc_trk_g1_6
T_15_17_wire_logic_cluster/lc_1/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_19
T_20_15_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_36
T_17_16_sp4_h_l_1
T_17_16_lc_trk_g0_4
T_17_16_wire_logic_cluster/lc_3/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.N_391_cascade_
T_16_18_wire_logic_cluster/lc_2/ltout
T_16_18_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_26
T_17_21_wire_logic_cluster/lc_7/out
T_16_21_lc_trk_g3_7
T_16_21_wire_logic_cluster/lc_5/in_1

T_17_21_wire_logic_cluster/lc_7/out
T_17_20_sp4_v_t_46
T_17_16_sp4_v_t_39
T_16_17_lc_trk_g2_7
T_16_17_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_27
T_17_22_wire_logic_cluster/lc_0/out
T_16_21_lc_trk_g3_0
T_16_21_input_2_5
T_16_21_wire_logic_cluster/lc_5/in_2

T_17_22_wire_logic_cluster/lc_0/out
T_17_18_sp4_v_t_37
T_17_14_sp4_v_t_45
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.un4_control_input_1_axb_21
T_14_9_wire_logic_cluster/lc_0/out
T_15_9_sp4_h_l_0
T_17_9_lc_trk_g2_5
T_17_9_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_22
T_13_9_wire_logic_cluster/lc_3/out
T_14_9_lc_trk_g1_3
T_14_9_wire_logic_cluster/lc_0/in_0

T_13_9_wire_logic_cluster/lc_3/out
T_13_6_sp4_v_t_46
T_14_10_sp4_h_l_11
T_16_10_lc_trk_g3_6
T_16_10_wire_logic_cluster/lc_6/in_1

T_13_9_wire_logic_cluster/lc_3/out
T_13_6_sp4_v_t_46
T_14_10_sp4_h_l_11
T_16_10_lc_trk_g3_6
T_16_10_input_2_5
T_16_10_wire_logic_cluster/lc_5/in_2

T_13_9_wire_logic_cluster/lc_3/out
T_13_6_sp4_v_t_46
T_14_10_sp4_h_l_11
T_16_10_lc_trk_g3_6
T_16_10_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_generator_inst.threshold_ACC_RNO_0Z0Z_0
T_2_18_wire_logic_cluster/lc_0/out
T_3_18_lc_trk_g0_0
T_3_18_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_tr9
T_16_17_wire_logic_cluster/lc_6/out
T_7_17_sp12_h_l_0
T_10_17_lc_trk_g0_0
T_10_17_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_6/out
T_7_17_sp12_h_l_0
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_7_17_sp12_h_l_0
T_10_17_lc_trk_g0_0
T_10_17_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_6/out
T_7_17_sp12_h_l_0
T_9_17_lc_trk_g1_7
T_9_17_wire_logic_cluster/lc_7/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_41
T_17_15_sp4_h_l_4
T_21_15_sp4_h_l_4
T_20_15_lc_trk_g0_4
T_20_15_input_2_6
T_20_15_wire_logic_cluster/lc_6/in_2

T_16_17_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_7/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_44
T_10_13_sp4_h_l_3
T_9_13_lc_trk_g1_3
T_9_13_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_7_17_sp12_h_l_0
T_18_5_sp12_v_t_23
T_18_16_lc_trk_g2_3
T_18_16_wire_logic_cluster/lc_3/in_0

T_16_17_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_41
T_17_15_sp4_h_l_4
T_21_15_sp4_h_l_4
T_20_15_lc_trk_g0_4
T_20_15_wire_logic_cluster/lc_7/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_41
T_17_15_sp4_h_l_4
T_17_15_lc_trk_g1_1
T_17_15_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_44
T_10_13_sp4_h_l_3
T_9_13_sp4_v_t_44
T_9_16_lc_trk_g1_4
T_9_16_wire_logic_cluster/lc_0/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_14_17_sp4_h_l_9
T_13_13_sp4_v_t_44
T_10_13_sp4_h_l_3
T_9_13_sp4_v_t_44
T_9_14_lc_trk_g2_4
T_9_14_wire_logic_cluster/lc_3/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g3_6
T_17_18_wire_logic_cluster/lc_0/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g0_6
T_15_18_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_15_18_lc_trk_g0_6
T_15_18_input_2_0
T_15_18_wire_logic_cluster/lc_0/in_2

T_16_17_wire_logic_cluster/lc_6/out
T_14_17_sp4_h_l_9
T_10_17_sp4_h_l_9
T_11_17_lc_trk_g3_1
T_11_17_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_6/out
T_7_17_sp12_h_l_0
T_10_17_lc_trk_g0_0
T_10_17_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_6/out
T_16_17_sp4_h_l_1
T_12_17_sp4_h_l_4
T_11_17_sp4_v_t_47
T_11_20_lc_trk_g0_7
T_11_20_wire_logic_cluster/lc_4/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_14_17_sp4_h_l_9
T_10_17_sp4_h_l_9
T_9_17_sp4_v_t_44
T_9_19_lc_trk_g3_1
T_9_19_wire_logic_cluster/lc_3/in_3

T_16_17_wire_logic_cluster/lc_6/out
T_14_17_sp4_h_l_9
T_10_17_sp4_h_l_9
T_9_13_sp4_v_t_39
T_8_14_lc_trk_g2_7
T_8_14_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.delay_hc_1_latch_18
T_9_17_wire_logic_cluster/lc_7/out
T_9_17_lc_trk_g2_7
T_9_17_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_i_a2_1_3Z0Z_2_cascade_
T_9_17_wire_logic_cluster/lc_1/ltout
T_9_17_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr9lto31_0_o2_0
T_16_18_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_6/in_1

End 

Net : elapsed_time_ns_1_RNIHHC6P1_0_18
T_9_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_9_17_lc_trk_g2_6
T_9_17_wire_logic_cluster/lc_3/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_10_16_sp4_v_t_45
T_10_20_sp4_v_t_45
T_10_23_lc_trk_g0_5
T_10_23_wire_logic_cluster/lc_0/in_3

T_9_17_wire_logic_cluster/lc_6/out
T_9_14_sp4_v_t_36
T_10_18_sp4_h_l_1
T_11_18_lc_trk_g2_1
T_11_18_wire_logic_cluster/lc_4/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.N_365_clk
T_10_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_7/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_46
T_10_15_lc_trk_g3_6
T_10_15_wire_logic_cluster/lc_1/in_0

T_10_17_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g3_3
T_9_17_wire_logic_cluster/lc_0/in_0

T_10_17_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g3_3
T_11_16_input_2_0
T_11_16_wire_logic_cluster/lc_0/in_2

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_wire_logic_cluster/lc_0/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_5/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_10_13_sp4_v_t_43
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_0/in_0

T_10_17_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_4/in_0

T_10_17_wire_logic_cluster/lc_3/out
T_11_16_lc_trk_g3_3
T_11_16_wire_logic_cluster/lc_7/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g0_3
T_10_16_input_2_7
T_10_16_wire_logic_cluster/lc_7/in_2

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_wire_logic_cluster/lc_6/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_46
T_10_15_lc_trk_g2_6
T_10_15_wire_logic_cluster/lc_4/in_0

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_input_2_1
T_10_17_wire_logic_cluster/lc_1/in_2

T_10_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_6/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g0_3
T_10_16_wire_logic_cluster/lc_0/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_2/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_10_8_sp12_v_t_22
T_10_13_lc_trk_g3_6
T_10_13_wire_logic_cluster/lc_4/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_46
T_10_15_lc_trk_g3_6
T_10_15_input_2_3
T_10_15_wire_logic_cluster/lc_3/in_2

T_10_17_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g0_3
T_10_16_wire_logic_cluster/lc_6/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_input_2_3
T_11_17_wire_logic_cluster/lc_3/in_2

T_10_17_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g0_3
T_10_16_wire_logic_cluster/lc_4/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_10_16_lc_trk_g0_3
T_10_16_input_2_5
T_10_16_wire_logic_cluster/lc_5/in_2

T_10_17_wire_logic_cluster/lc_3/out
T_10_18_lc_trk_g0_3
T_10_18_wire_logic_cluster/lc_6/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_10_13_sp4_v_t_43
T_9_14_lc_trk_g3_3
T_9_14_wire_logic_cluster/lc_3/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_9_16_lc_trk_g2_3
T_9_16_wire_logic_cluster/lc_0/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g0_3
T_10_17_input_2_7
T_10_17_wire_logic_cluster/lc_7/in_2

T_10_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_0/in_3

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_sp4_h_l_11
T_9_17_sp4_v_t_40
T_9_19_lc_trk_g2_5
T_9_19_wire_logic_cluster/lc_3/in_0

T_10_17_wire_logic_cluster/lc_3/out
T_10_8_sp12_v_t_22
T_11_20_sp12_h_l_1
T_11_20_lc_trk_g1_2
T_11_20_wire_logic_cluster/lc_4/in_1

T_10_17_wire_logic_cluster/lc_3/out
T_10_17_sp4_h_l_11
T_9_17_sp4_v_t_40
T_9_13_sp4_v_t_36
T_8_14_lc_trk_g2_4
T_8_14_wire_logic_cluster/lc_0/in_0

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_i_a2_1_4Z0Z_2
T_9_17_wire_logic_cluster/lc_2/out
T_9_13_sp4_v_t_41
T_10_13_sp4_h_l_9
T_10_13_lc_trk_g1_4
T_10_13_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_i_a2_1Z0Z_2
T_10_13_wire_logic_cluster/lc_2/out
T_11_14_lc_trk_g2_2
T_11_14_wire_logic_cluster/lc_3/in_3

T_10_13_wire_logic_cluster/lc_2/out
T_10_13_lc_trk_g3_2
T_10_13_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_f0_0_0Z0Z_3
T_11_14_wire_logic_cluster/lc_3/out
T_9_14_sp4_h_l_3
T_9_14_lc_trk_g0_6
T_9_14_input_2_2
T_9_14_wire_logic_cluster/lc_2/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_2_5
T_0_10_wire_mult/mult/O_5
T_1_9_sp4_v_t_43
T_1_13_sp4_v_t_43
T_1_14_lc_trk_g3_3
T_1_14_wire_logic_cluster/lc_5/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_2_2
T_0_10_wire_mult/lc_2/out
T_0_10_sp4_h_l_25
T_1_10_sp4_v_t_36
T_1_14_lc_trk_g0_1
T_1_14_wire_logic_cluster/lc_2/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_2_4
T_0_10_wire_mult/lc_4/out
T_0_10_sp4_h_l_29
T_1_10_sp4_v_t_40
T_1_14_lc_trk_g0_5
T_1_14_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.N_382_cascade_
T_16_18_wire_logic_cluster/lc_6/ltout
T_16_18_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.N_371
T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g1_7
T_16_18_wire_logic_cluster/lc_3/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g0_7
T_16_17_wire_logic_cluster/lc_1/in_0

End 

Net : pwm_generator_inst.un2_threshold_acc_2_3
T_0_10_wire_mult/mult/O_3
T_1_9_sp4_v_t_39
T_1_13_sp4_v_t_47
T_1_14_lc_trk_g3_7
T_1_14_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_2_0
T_0_10_wire_mult/lc_0/out
T_1_8_sp4_v_t_44
T_1_12_sp4_v_t_37
T_1_14_lc_trk_g3_0
T_1_14_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_2_7
T_0_10_wire_mult/mult/O_7
T_1_9_sp4_v_t_47
T_1_13_sp4_v_t_36
T_1_14_lc_trk_g2_4
T_1_14_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_20
T_17_21_wire_logic_cluster/lc_1/out
T_16_21_lc_trk_g3_1
T_16_21_wire_logic_cluster/lc_5/in_3

T_17_21_wire_logic_cluster/lc_1/out
T_17_19_sp4_v_t_47
T_17_15_sp4_v_t_43
T_17_16_lc_trk_g2_3
T_17_16_input_2_5
T_17_16_wire_logic_cluster/lc_5/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_2_6
T_0_10_wire_mult/lc_6/out
T_0_10_sp4_h_l_17
T_2_10_sp4_v_t_41
T_1_14_lc_trk_g1_4
T_1_14_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.un38_control_input_5_0
T_14_9_wire_logic_cluster/lc_4/out
T_15_7_sp4_v_t_36
T_16_11_sp4_h_l_1
T_17_11_lc_trk_g2_1
T_17_11_wire_logic_cluster/lc_0/in_1

T_14_9_wire_logic_cluster/lc_4/out
T_15_8_sp4_v_t_41
T_15_12_lc_trk_g1_4
T_15_12_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_i_31_cascade_
T_14_9_wire_logic_cluster/lc_3/ltout
T_14_9_wire_logic_cluster/lc_4/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_2_1
T_0_10_wire_mult/mult/O_1
T_0_10_sp4_h_l_23
T_2_10_sp4_v_t_38
T_1_14_lc_trk_g1_3
T_1_14_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_i_0Z0Z_2
T_10_13_wire_logic_cluster/lc_6/out
T_10_13_sp4_h_l_1
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_1/in_3

T_10_13_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g0_6
T_11_13_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_30
T_17_22_wire_logic_cluster/lc_3/out
T_17_19_sp4_v_t_46
T_16_20_lc_trk_g3_6
T_16_20_wire_logic_cluster/lc_3/in_0

T_17_22_wire_logic_cluster/lc_3/out
T_17_13_sp12_v_t_22
T_17_17_lc_trk_g2_1
T_17_17_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr9lto31_0_o2_1_4
T_16_20_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g0_3
T_16_19_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_29
T_17_22_wire_logic_cluster/lc_2/out
T_17_18_sp4_v_t_41
T_16_20_lc_trk_g0_4
T_16_20_wire_logic_cluster/lc_3/in_1

T_17_22_wire_logic_cluster/lc_2/out
T_17_12_sp12_v_t_23
T_17_17_lc_trk_g2_7
T_17_17_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.N_348
T_17_18_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g1_7
T_16_19_wire_logic_cluster/lc_5/in_3

T_17_18_wire_logic_cluster/lc_7/out
T_17_18_lc_trk_g1_7
T_17_18_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_7
T_17_19_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g0_4
T_17_18_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_41
T_18_14_sp4_v_t_41
T_18_15_lc_trk_g3_1
T_18_15_input_2_0
T_18_15_wire_logic_cluster/lc_0/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.N_378
T_16_19_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g1_5
T_16_18_input_2_6
T_16_18_wire_logic_cluster/lc_6/in_2

T_16_19_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_46
T_16_17_lc_trk_g0_0
T_16_17_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_8
T_17_19_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g1_5
T_17_18_wire_logic_cluster/lc_7/in_1

T_17_19_wire_logic_cluster/lc_5/out
T_9_19_sp12_h_l_1
T_20_7_sp12_v_t_22
T_20_13_lc_trk_g3_5
T_20_13_input_2_4
T_20_13_wire_logic_cluster/lc_4/in_2

End 

Net : delay_measurement_inst.delay_tr9_cascade_
T_16_17_wire_logic_cluster/lc_6/ltout
T_16_17_wire_logic_cluster/lc_7/in_2

End 

Net : elapsed_time_ns_1_RNIQ9IF91_0_20_cascade_
T_17_16_wire_logic_cluster/lc_5/ltout
T_17_16_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_i_o5_7Z0Z_15
T_17_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_6/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK4GOJZ0Z_31
T_17_16_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_5/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g0_1
T_17_15_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_6/in_0

T_17_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_3/in_0

T_17_16_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_0/in_0

T_17_16_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g3_1
T_16_15_wire_logic_cluster/lc_3/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_2/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g2_1
T_16_16_input_2_7
T_16_16_wire_logic_cluster/lc_7/in_2

T_17_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g2_1
T_16_16_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_2/in_1

T_17_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g2_1
T_16_16_input_2_1
T_16_16_wire_logic_cluster/lc_1/in_2

T_17_16_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_42
T_18_13_sp4_h_l_0
T_20_13_lc_trk_g2_5
T_20_13_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_3/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_7/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g2_1
T_18_15_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g0_1
T_17_15_input_2_7
T_17_15_wire_logic_cluster/lc_7/in_2

T_17_16_wire_logic_cluster/lc_1/out
T_13_16_sp12_h_l_1
T_21_16_lc_trk_g0_2
T_21_16_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_i_o5_0Z0Z_15
T_16_16_wire_logic_cluster/lc_6/out
T_17_15_lc_trk_g2_6
T_17_15_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_18_16_lc_trk_g3_4
T_18_16_input_2_1
T_18_16_wire_logic_cluster/lc_1/in_2

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_2/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_36
T_15_20_sp4_v_t_44
T_15_23_lc_trk_g0_4
T_15_23_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_19_sp4_v_t_44
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_42
T_15_19_lc_trk_g0_2
T_15_19_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_19_sp4_v_t_44
T_16_23_lc_trk_g1_1
T_16_23_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_19_12_sp4_v_t_42
T_18_15_lc_trk_g3_2
T_18_15_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_42
T_15_19_lc_trk_g1_2
T_15_19_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_42
T_15_19_lc_trk_g1_2
T_15_19_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_42
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_42
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_15_16_sp4_v_t_42
T_14_19_lc_trk_g3_2
T_14_19_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_19_sp4_v_t_44
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_44
T_16_19_sp4_v_t_44
T_16_22_lc_trk_g0_4
T_16_22_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_13_sp4_v_t_36
T_13_13_sp4_h_l_1
T_13_13_lc_trk_g0_4
T_13_13_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_4/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g0_6
T_15_17_input_2_4
T_15_17_wire_logic_cluster/lc_4/in_2

T_16_16_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g0_6
T_15_17_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g0_6
T_15_17_wire_logic_cluster/lc_1/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g1_6
T_16_15_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_1/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.un1_delay_tr_0_sqmuxa_i_0
T_16_17_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g2_7
T_17_16_input_2_1
T_17_16_wire_logic_cluster/lc_1/in_2

End 

Net : elapsed_time_ns_1_RNIQ9IF91_0_20
T_17_16_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_5/in_1

End 

Net : pwm_generator_inst.un3_threshold_acc_cry_3
T_2_14_wire_logic_cluster/lc_3/cout
T_2_14_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_2
T_12_14_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g0_1
T_12_14_input_2_1
T_12_14_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.elapsed_time_ns_s1_31
T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_17_8_sp4_h_l_9
T_18_8_lc_trk_g3_1
T_18_8_wire_logic_cluster/lc_0/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_17_8_sp4_h_l_9
T_18_8_lc_trk_g3_1
T_18_8_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_4_sp4_v_t_44
T_16_6_lc_trk_g2_1
T_16_6_wire_logic_cluster/lc_7/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_4_sp4_v_t_44
T_16_7_lc_trk_g1_4
T_16_7_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_45
T_17_4_sp4_v_t_46
T_17_6_lc_trk_g2_3
T_17_6_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_7_sp4_v_t_41
T_17_7_sp4_h_l_9
T_18_7_lc_trk_g2_1
T_18_7_wire_logic_cluster/lc_5/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_4_sp4_v_t_40
T_15_6_lc_trk_g0_5
T_15_6_wire_logic_cluster/lc_3/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_4_sp4_v_t_40
T_15_7_lc_trk_g3_0
T_15_7_wire_logic_cluster/lc_3/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_45
T_17_4_sp4_v_t_46
T_17_6_lc_trk_g2_3
T_17_6_wire_logic_cluster/lc_6/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_7_sp4_v_t_41
T_17_7_sp4_h_l_9
T_18_7_lc_trk_g2_1
T_18_7_wire_logic_cluster/lc_7/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_4_sp4_v_t_40
T_15_6_lc_trk_g0_5
T_15_6_wire_logic_cluster/lc_5/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_4_sp4_v_t_44
T_16_7_lc_trk_g1_4
T_16_7_wire_logic_cluster/lc_6/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_4_sp4_v_t_44
T_16_7_lc_trk_g1_4
T_16_7_wire_logic_cluster/lc_7/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g2_2
T_16_11_input_2_4
T_16_11_wire_logic_cluster/lc_4/in_2

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_5/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_6/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_4_sp4_v_t_40
T_15_7_lc_trk_g3_0
T_15_7_wire_logic_cluster/lc_4/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_38
T_18_9_lc_trk_g0_3
T_18_9_wire_logic_cluster/lc_5/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_45
T_17_4_sp4_v_t_46
T_17_6_lc_trk_g2_3
T_17_6_wire_logic_cluster/lc_7/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_7_sp4_v_t_41
T_17_7_sp4_h_l_9
T_18_7_lc_trk_g2_1
T_18_7_wire_logic_cluster/lc_4/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_38
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_6/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_38
T_18_9_lc_trk_g0_3
T_18_9_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_38
T_18_9_lc_trk_g0_3
T_18_9_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_7_sp4_v_t_41
T_17_7_sp4_h_l_9
T_18_7_lc_trk_g2_1
T_18_7_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_6/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_4_sp4_v_t_40
T_15_6_lc_trk_g0_5
T_15_6_wire_logic_cluster/lc_4/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_sp4_v_t_37
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_7/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_sp4_v_t_37
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_6/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_38
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_38
T_18_9_lc_trk_g0_3
T_18_9_wire_logic_cluster/lc_7/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_38
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_5/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_4/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_38
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_4_sp4_v_t_40
T_15_6_lc_trk_g0_5
T_15_6_wire_logic_cluster/lc_2/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_8_sp4_v_t_45
T_17_4_sp4_v_t_46
T_17_6_lc_trk_g2_3
T_17_6_wire_logic_cluster/lc_3/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_38
T_18_9_lc_trk_g0_3
T_18_9_wire_logic_cluster/lc_2/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_38
T_18_10_lc_trk_g2_6
T_18_10_wire_logic_cluster/lc_2/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_9_lc_trk_g2_4
T_16_9_wire_logic_cluster/lc_2/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_5/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_sp4_v_t_37
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_4/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_15_7_sp4_v_t_44
T_14_10_lc_trk_g3_4
T_14_10_wire_logic_cluster/lc_0/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_sp4_v_t_37
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_3/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_4/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_5/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_17_8_sp4_h_l_9
T_18_8_lc_trk_g3_1
T_18_8_wire_logic_cluster/lc_5/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_17_8_sp4_h_l_9
T_18_8_lc_trk_g3_1
T_18_8_wire_logic_cluster/lc_6/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_7/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_16_11_lc_trk_g1_4
T_16_11_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_lc_trk_g2_2
T_17_10_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_sp4_v_t_37
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_5/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_19_7_sp4_v_t_38
T_18_9_lc_trk_g0_3
T_18_9_wire_logic_cluster/lc_4/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_2/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_sp4_v_t_37
T_16_13_lc_trk_g2_5
T_16_13_wire_logic_cluster/lc_2/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_0/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_2/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_sp4_v_t_37
T_16_13_lc_trk_g2_5
T_16_13_input_2_1
T_16_13_wire_logic_cluster/lc_1/in_2

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_3/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_1/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_1/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_2/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_0/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_17_8_sp4_h_l_9
T_18_8_lc_trk_g3_1
T_18_8_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_8_sp4_v_t_44
T_16_12_lc_trk_g0_1
T_16_12_wire_logic_cluster/lc_3/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_sp4_v_t_36
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_7/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_sp4_h_l_9
T_15_11_lc_trk_g1_1
T_15_11_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_17_10_sp4_v_t_37
T_17_14_lc_trk_g0_0
T_17_14_wire_logic_cluster/lc_7/in_1

T_16_11_wire_logic_cluster/lc_2/out
T_16_10_lc_trk_g0_2
T_16_10_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_0_0_c_RNO_1
T_11_15_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_44
T_12_17_lc_trk_g1_1
T_12_17_input_2_0
T_12_17_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.stoper_hc.un4_running_cry_28_THRU_CO
T_12_16_wire_logic_cluster/lc_6/out
T_3_16_sp12_h_l_0
T_11_16_lc_trk_g1_3
T_11_16_input_2_2
T_11_16_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst2.stoper_hc.un4_running_cry_28
T_12_16_wire_logic_cluster/lc_5/cout
T_12_16_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst2.stoper_hc.running_0_sqmuxa_i
T_11_16_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_0/in_3

T_11_16_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g1_2
T_11_15_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_29
T_12_20_wire_logic_cluster/lc_5/cout
T_12_20_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_2
T_12_17_wire_logic_cluster/lc_1/out
T_12_13_sp4_v_t_39
T_12_14_lc_trk_g3_7
T_12_14_wire_logic_cluster/lc_1/in_3

T_12_17_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.N_242
T_15_16_wire_logic_cluster/lc_2/out
T_13_16_sp4_h_l_1
T_16_16_sp4_v_t_36
T_16_20_sp4_v_t_41
T_16_22_lc_trk_g3_4
T_16_22_input_2_1
T_16_22_wire_logic_cluster/lc_1/in_2

T_15_16_wire_logic_cluster/lc_2/out
T_16_16_sp4_h_l_4
T_15_16_sp4_v_t_41
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_2/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_16_16_sp4_h_l_4
T_15_16_sp4_v_t_41
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_6/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_13_16_sp4_h_l_1
T_16_16_sp4_v_t_36
T_15_19_lc_trk_g2_4
T_15_19_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_15_13_sp4_v_t_44
T_12_13_sp4_h_l_9
T_13_13_lc_trk_g2_1
T_13_13_wire_logic_cluster/lc_7/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_13_16_sp4_h_l_1
T_16_16_sp4_v_t_36
T_15_19_lc_trk_g2_4
T_15_19_wire_logic_cluster/lc_7/in_3

T_15_16_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g2_2
T_16_15_wire_logic_cluster/lc_4/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_6/in_1

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_input_2_4
T_15_16_wire_logic_cluster/lc_4/in_2

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g3_2
T_15_16_input_2_1
T_15_16_wire_logic_cluster/lc_1/in_2

T_15_16_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g2_2
T_16_15_input_2_6
T_16_15_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_1_16_0_
T_1_16_wire_logic_cluster/carry_in_mux/cout
T_1_16_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.un4_control_input_1_axb_29
T_17_6_wire_logic_cluster/lc_0/out
T_17_2_sp12_v_t_23
T_17_10_lc_trk_g3_0
T_17_10_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_30
T_13_10_wire_logic_cluster/lc_3/out
T_14_6_sp4_v_t_42
T_15_6_sp4_h_l_7
T_17_6_lc_trk_g3_2
T_17_6_wire_logic_cluster/lc_0/in_3

T_13_10_wire_logic_cluster/lc_3/out
T_7_10_sp12_h_l_1
T_18_0_span12_vert_18
T_18_9_lc_trk_g2_2
T_18_9_wire_logic_cluster/lc_4/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_16_10_sp4_v_t_41
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_2/in_0

T_13_10_wire_logic_cluster/lc_3/out
T_13_10_sp4_h_l_11
T_16_10_sp4_v_t_41
T_16_12_lc_trk_g2_4
T_16_12_wire_logic_cluster/lc_3/in_3

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_13
T_2_16_wire_logic_cluster/lc_7/out
T_3_16_lc_trk_g1_7
T_3_16_wire_logic_cluster/lc_5/in_1

T_2_16_wire_logic_cluster/lc_7/out
T_2_15_sp4_v_t_46
T_2_17_lc_trk_g2_3
T_2_17_wire_logic_cluster/lc_7/in_0

T_2_16_wire_logic_cluster/lc_7/out
T_2_16_lc_trk_g2_7
T_2_16_wire_logic_cluster/lc_7/in_0

End 

Net : pwm_generator_inst.un3_threshold_acc_cry_1_c_RNIF9UFZ0
T_2_14_wire_logic_cluster/lc_2/out
T_2_13_sp4_v_t_36
T_2_16_lc_trk_g0_4
T_2_16_wire_logic_cluster/lc_7/in_3

T_2_14_wire_logic_cluster/lc_2/out
T_2_13_sp4_v_t_36
T_2_17_lc_trk_g0_1
T_2_17_input_2_7
T_2_17_wire_logic_cluster/lc_7/in_2

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_14
T_3_14_wire_logic_cluster/lc_5/out
T_3_13_sp4_v_t_42
T_3_16_lc_trk_g1_2
T_3_16_wire_logic_cluster/lc_6/in_1

T_3_14_wire_logic_cluster/lc_5/out
T_3_13_sp4_v_t_42
T_0_17_sp4_h_l_7
T_2_17_lc_trk_g3_2
T_2_17_wire_logic_cluster/lc_0/in_3

T_3_14_wire_logic_cluster/lc_5/out
T_3_14_lc_trk_g1_5
T_3_14_wire_logic_cluster/lc_5/in_3

End 

Net : pwm_generator_inst.un3_threshold_acc_cry_1
T_2_14_wire_logic_cluster/lc_1/cout
T_2_14_wire_logic_cluster/lc_2/in_3

Net : pwm_generator_inst.un3_threshold_acc_cry_2_c_RNIGBVFZ0
T_2_14_wire_logic_cluster/lc_3/out
T_3_14_lc_trk_g1_3
T_3_14_wire_logic_cluster/lc_5/in_1

T_2_14_wire_logic_cluster/lc_3/out
T_0_14_sp4_h_l_3
T_3_14_sp4_v_t_45
T_2_17_lc_trk_g3_5
T_2_17_input_2_0
T_2_17_wire_logic_cluster/lc_0/in_2

End 

Net : pwm_generator_inst.un3_threshold_acc_cry_2
T_2_14_wire_logic_cluster/lc_2/cout
T_2_14_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst1.stoper_tr.target_time_4_i_o5_0_0_15
T_17_17_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_6/in_3

End 

Net : elapsed_time_ns_1_RNITCIF91_0_23_cascade_
T_17_17_wire_logic_cluster/lc_1/ltout
T_17_17_wire_logic_cluster/lc_2/in_2

End 

Net : elapsed_time_ns_1_RNITCIF91_0_23
T_17_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g3_1
T_17_17_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_23
T_17_21_wire_logic_cluster/lc_4/out
T_16_20_lc_trk_g2_4
T_16_20_wire_logic_cluster/lc_3/in_3

T_17_21_wire_logic_cluster/lc_4/out
T_17_13_sp12_v_t_23
T_17_17_lc_trk_g3_0
T_17_17_input_2_1
T_17_17_wire_logic_cluster/lc_1/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.N_342_i_cascade_
T_9_17_wire_logic_cluster/lc_5/ltout
T_9_17_wire_logic_cluster/lc_6/in_2

End 

Net : elapsed_time_ns_1_RNIHHC6P1_0_18_cascade_
T_9_17_wire_logic_cluster/lc_6/ltout
T_9_17_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_3
T_12_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g0_2
T_12_14_input_2_2
T_12_14_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_28
T_12_20_wire_logic_cluster/lc_4/cout
T_12_20_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_3
T_12_17_wire_logic_cluster/lc_2/out
T_12_13_sp4_v_t_41
T_12_14_lc_trk_g2_1
T_12_14_wire_logic_cluster/lc_2/in_3

T_12_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g0_2
T_12_17_input_2_2
T_12_17_wire_logic_cluster/lc_2/in_2

End 

Net : pwm_generator_inst.un3_threshold_acc_cry_0
T_2_14_wire_logic_cluster/lc_0/cout
T_2_14_wire_logic_cluster/lc_1/in_3

Net : pwm_generator_inst.un3_threshold_acc_cry_0_c_RNIE7TFZ0
T_2_14_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_47
T_2_16_lc_trk_g1_2
T_2_16_wire_logic_cluster/lc_6/in_3

T_2_14_wire_logic_cluster/lc_1/out
T_2_12_sp4_v_t_47
T_2_16_sp4_v_t_47
T_1_17_lc_trk_g3_7
T_1_17_input_2_2
T_1_17_wire_logic_cluster/lc_2/in_2

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_12
T_2_16_wire_logic_cluster/lc_6/out
T_3_16_lc_trk_g1_6
T_3_16_wire_logic_cluster/lc_4/in_1

T_2_16_wire_logic_cluster/lc_6/out
T_1_17_lc_trk_g1_6
T_1_17_wire_logic_cluster/lc_2/in_1

T_2_16_wire_logic_cluster/lc_6/out
T_2_16_lc_trk_g2_6
T_2_16_wire_logic_cluster/lc_6/in_0

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_1
T_11_15_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g3_2
T_12_14_wire_logic_cluster/lc_0/in_3

T_11_15_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_37
T_12_17_lc_trk_g0_5
T_12_17_wire_logic_cluster/lc_0/in_1

T_11_15_wire_logic_cluster/lc_2/out
T_11_15_lc_trk_g0_2
T_11_15_input_2_2
T_11_15_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_7
T_12_17_wire_logic_cluster/lc_6/out
T_12_11_sp12_v_t_23
T_12_14_lc_trk_g2_3
T_12_14_wire_logic_cluster/lc_6/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g1_6
T_12_17_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_7
T_12_14_wire_logic_cluster/lc_6/out
T_12_14_sp4_h_l_1
T_12_14_lc_trk_g0_4
T_12_14_input_2_6
T_12_14_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_1
T_12_14_wire_logic_cluster/lc_0/out
T_12_14_lc_trk_g0_0
T_12_14_input_2_0
T_12_14_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_f0_i_1Z0Z_9
T_15_16_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g2_5
T_16_15_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_f0_i_a5_1_0Z0Z_9
T_11_19_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_39
T_13_16_sp4_h_l_2
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_i_a2_2_0_2
T_17_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_7
T_13_15_sp4_h_l_3
T_12_15_sp4_v_t_38
T_11_19_lc_trk_g1_3
T_11_19_wire_logic_cluster/lc_7/in_3

T_17_15_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g3_1
T_18_16_wire_logic_cluster/lc_5/in_3

End 

Net : elapsed_time_ns_1_RNIP7HF91_0_10_cascade_
T_17_15_wire_logic_cluster/lc_0/ltout
T_17_15_wire_logic_cluster/lc_1/in_2

End 

Net : elapsed_time_ns_1_RNIP7HF91_0_10
T_17_15_wire_logic_cluster/lc_0/out
T_17_15_lc_trk_g0_0
T_17_15_input_2_0
T_17_15_wire_logic_cluster/lc_0/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_16_15_sp4_h_l_8
T_15_15_sp4_v_t_45
T_14_19_lc_trk_g2_0
T_14_19_input_2_2
T_14_19_wire_logic_cluster/lc_2/in_2

T_17_15_wire_logic_cluster/lc_0/out
T_16_15_sp4_h_l_8
T_15_15_sp4_v_t_45
T_15_19_lc_trk_g0_0
T_15_19_input_2_0
T_15_19_wire_logic_cluster/lc_0/in_2

End 

Net : elapsed_time_ns_1_RNI3JIF91_0_29
T_17_17_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g0_0
T_17_16_wire_logic_cluster/lc_6/in_0

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g2_0
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.un4_control_input_1_axb_26
T_13_10_wire_logic_cluster/lc_5/out
T_13_10_sp12_h_l_1
T_17_10_lc_trk_g0_2
T_17_10_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_27
T_13_10_wire_logic_cluster/lc_0/out
T_13_10_lc_trk_g2_0
T_13_10_wire_logic_cluster/lc_5/in_3

T_13_10_wire_logic_cluster/lc_0/out
T_14_8_sp4_v_t_44
T_15_12_sp4_h_l_3
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_7/in_1

T_13_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_5
T_16_10_sp4_v_t_47
T_16_13_lc_trk_g0_7
T_16_13_wire_logic_cluster/lc_1/in_0

T_13_10_wire_logic_cluster/lc_0/out
T_13_10_sp4_h_l_5
T_16_10_sp4_v_t_47
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_inst1.stoper_hc.N_308
T_10_13_wire_logic_cluster/lc_3/out
T_10_12_sp4_v_t_38
T_9_15_lc_trk_g2_6
T_9_15_wire_logic_cluster/lc_2/in_0

T_10_13_wire_logic_cluster/lc_3/out
T_10_14_lc_trk_g1_3
T_10_14_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_i_a2_1Z0Z_2_cascade_
T_10_13_wire_logic_cluster/lc_2/ltout
T_10_13_wire_logic_cluster/lc_3/in_2

End 

Net : elapsed_time_ns_1_RNIRBJF91_0_30
T_17_17_wire_logic_cluster/lc_6/out
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g2_6
T_17_17_input_2_6
T_17_17_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_8
T_12_14_wire_logic_cluster/lc_7/out
T_12_14_sp4_h_l_3
T_12_14_lc_trk_g1_6
T_12_14_input_2_7
T_12_14_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_8
T_12_17_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_46
T_12_12_sp4_v_t_39
T_12_14_lc_trk_g2_2
T_12_14_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g3_7
T_12_17_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_4
T_12_14_wire_logic_cluster/lc_3/out
T_12_14_lc_trk_g0_3
T_12_14_input_2_3
T_12_14_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_27
T_12_20_wire_logic_cluster/lc_3/cout
T_12_20_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_4
T_12_17_wire_logic_cluster/lc_3/out
T_12_13_sp4_v_t_43
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_26
T_13_9_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g3_7
T_14_10_wire_logic_cluster/lc_1/in_3

T_13_9_wire_logic_cluster/lc_7/out
T_14_10_lc_trk_g3_7
T_14_10_wire_logic_cluster/lc_0/in_0

T_13_9_wire_logic_cluster/lc_7/out
T_13_9_sp4_h_l_3
T_16_9_sp4_v_t_38
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_2/in_0

T_13_9_wire_logic_cluster/lc_7/out
T_13_9_sp4_h_l_3
T_16_9_sp4_v_t_38
T_16_13_sp4_v_t_38
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.un4_control_input_1_axb_25
T_14_10_wire_logic_cluster/lc_1/out
T_15_10_sp4_h_l_2
T_17_10_lc_trk_g2_7
T_17_10_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.un4_control_input_1_axb_27
T_13_10_wire_logic_cluster/lc_6/out
T_12_10_sp12_h_l_0
T_17_10_lc_trk_g1_4
T_17_10_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.elapsed_time_ns_s1_28
T_13_10_wire_logic_cluster/lc_1/out
T_13_10_lc_trk_g2_1
T_13_10_wire_logic_cluster/lc_6/in_3

T_13_10_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_42
T_14_11_sp4_h_l_1
T_16_11_lc_trk_g2_4
T_16_11_wire_logic_cluster/lc_1/in_1

T_13_10_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_42
T_14_11_sp4_h_l_1
T_16_11_lc_trk_g3_4
T_16_11_wire_logic_cluster/lc_0/in_3

T_13_10_wire_logic_cluster/lc_1/out
T_13_7_sp4_v_t_42
T_14_11_sp4_h_l_1
T_17_11_sp4_v_t_36
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_7/in_1

End 

Net : elapsed_time_ns_1_RNIR9HF91_0_12
T_16_16_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g2_3
T_17_15_wire_logic_cluster/lc_1/in_0

T_16_16_wire_logic_cluster/lc_3/out
T_16_7_sp12_v_t_22
T_16_19_sp12_v_t_22
T_16_22_lc_trk_g2_2
T_16_22_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g2_3
T_15_16_wire_logic_cluster/lc_4/in_1

T_16_16_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g1_3
T_16_16_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_1
T_9_22_wire_logic_cluster/lc_0/out
T_9_22_lc_trk_g0_0
T_9_22_input_2_0
T_9_22_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_hc.un4_running_cry_28
T_9_24_wire_logic_cluster/lc_5/cout
T_9_24_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_0_0_c_RNOZ0
T_8_22_wire_logic_cluster/lc_0/out
T_8_23_lc_trk_g0_0
T_8_23_input_2_0
T_8_23_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_hc.running_0_sqmuxa_i
T_8_22_wire_logic_cluster/lc_2/out
T_8_22_lc_trk_g1_2
T_8_22_wire_logic_cluster/lc_0/in_3

T_8_22_wire_logic_cluster/lc_2/out
T_8_21_lc_trk_g1_2
T_8_21_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_29
T_8_26_wire_logic_cluster/lc_5/cout
T_8_26_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_hc.un4_running_cry_28_THRU_CO
T_9_24_wire_logic_cluster/lc_6/out
T_9_21_sp4_v_t_36
T_8_22_lc_trk_g2_4
T_8_22_wire_logic_cluster/lc_2/in_0

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_1
T_8_21_wire_logic_cluster/lc_4/out
T_9_19_sp4_v_t_36
T_9_22_lc_trk_g0_4
T_9_22_wire_logic_cluster/lc_0/in_0

T_8_21_wire_logic_cluster/lc_4/out
T_8_20_sp4_v_t_40
T_8_23_lc_trk_g1_0
T_8_23_wire_logic_cluster/lc_0/in_1

T_8_21_wire_logic_cluster/lc_4/out
T_8_21_lc_trk_g0_4
T_8_21_input_2_4
T_8_21_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_i_o5Z0Z_15
T_10_15_wire_logic_cluster/lc_6/out
T_10_14_lc_trk_g0_6
T_10_14_wire_logic_cluster/lc_1/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_6/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_13_lc_trk_g2_4
T_10_13_wire_logic_cluster/lc_3/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_3/in_0

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_16_sp4_v_t_44
T_10_20_sp4_v_t_40
T_10_23_lc_trk_g1_0
T_10_23_wire_logic_cluster/lc_5/in_0

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_16_sp4_v_t_44
T_10_20_sp4_v_t_40
T_9_21_lc_trk_g3_0
T_9_21_wire_logic_cluster/lc_1/in_0

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_16_sp4_v_t_44
T_10_20_sp4_v_t_40
T_9_21_lc_trk_g3_0
T_9_21_wire_logic_cluster/lc_3/in_0

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_16_sp4_v_t_44
T_10_20_sp4_v_t_40
T_10_23_lc_trk_g1_0
T_10_23_wire_logic_cluster/lc_0/in_1

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_16_sp4_v_t_44
T_10_20_sp4_v_t_40
T_9_21_lc_trk_g3_0
T_9_21_input_2_5
T_9_21_wire_logic_cluster/lc_5/in_2

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_16_sp4_v_t_44
T_10_20_sp4_v_t_40
T_10_23_lc_trk_g1_0
T_10_23_wire_logic_cluster/lc_2/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_16_sp4_v_t_44
T_10_20_sp4_v_t_40
T_10_23_lc_trk_g1_0
T_10_23_wire_logic_cluster/lc_4/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_16_sp4_v_t_44
T_10_20_sp4_v_t_40
T_9_21_lc_trk_g3_0
T_9_21_wire_logic_cluster/lc_2/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_16_sp4_v_t_44
T_9_18_lc_trk_g2_1
T_9_18_wire_logic_cluster/lc_5/in_0

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_16_sp4_v_t_44
T_9_19_lc_trk_g3_4
T_9_19_input_2_7
T_9_19_wire_logic_cluster/lc_7/in_2

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_16_sp4_v_t_44
T_9_19_lc_trk_g3_4
T_9_19_input_2_5
T_9_19_wire_logic_cluster/lc_5/in_2

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_16_sp4_v_t_44
T_9_20_lc_trk_g2_1
T_9_20_input_2_5
T_9_20_wire_logic_cluster/lc_5/in_2

T_10_15_wire_logic_cluster/lc_6/out
T_10_12_sp4_v_t_36
T_10_16_sp4_v_t_44
T_9_19_lc_trk_g3_4
T_9_19_wire_logic_cluster/lc_2/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_45
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_1/in_0

T_10_15_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_45
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_3/in_0

T_10_15_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_45
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_4/in_1

T_10_15_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_45
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_0/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_45
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_2/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_5/in_0

T_10_15_wire_logic_cluster/lc_6/out
T_9_15_lc_trk_g3_6
T_9_15_input_2_1
T_9_15_wire_logic_cluster/lc_1/in_2

T_10_15_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_2/in_3

T_10_15_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g1_6
T_9_16_wire_logic_cluster/lc_6/in_3

End 

Net : elapsed_time_ns_1_RNIAMU8E1_0_27_cascade_
T_10_15_wire_logic_cluster/lc_1/ltout
T_10_15_wire_logic_cluster/lc_2/in_2

End 

Net : elapsed_time_ns_1_RNIAMU8E1_0_27
T_10_15_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g3_1
T_10_15_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_i_o5_6Z0Z_15
T_10_15_wire_logic_cluster/lc_2/out
T_10_15_lc_trk_g3_2
T_10_15_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_hc.N_326
T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_9_14_sp4_v_t_42
T_10_18_sp4_h_l_7
T_10_18_lc_trk_g1_2
T_10_18_wire_logic_cluster/lc_7/in_0

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_9_14_sp4_v_t_42
T_10_18_sp4_h_l_7
T_11_18_lc_trk_g2_7
T_11_18_wire_logic_cluster/lc_6/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_9_14_sp4_v_t_42
T_10_18_sp4_h_l_7
T_10_18_lc_trk_g1_2
T_10_18_input_2_5
T_10_18_wire_logic_cluster/lc_5/in_2

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_6_14_sp4_h_l_7
T_5_14_sp4_v_t_36
T_4_17_lc_trk_g2_4
T_4_17_wire_logic_cluster/lc_5/in_3

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_13_10_sp4_v_t_42
T_12_13_lc_trk_g3_2
T_12_13_input_2_1
T_12_13_wire_logic_cluster/lc_1/in_2

T_10_14_wire_logic_cluster/lc_1/out
T_10_11_sp12_v_t_22
T_10_23_lc_trk_g3_1
T_10_23_wire_logic_cluster/lc_7/in_3

T_10_14_wire_logic_cluster/lc_1/out
T_10_14_sp4_h_l_7
T_10_14_lc_trk_g1_2
T_10_14_input_2_7
T_10_14_wire_logic_cluster/lc_7/in_2

T_10_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g2_1
T_9_14_wire_logic_cluster/lc_7/in_0

T_10_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g2_1
T_9_14_wire_logic_cluster/lc_5/in_0

T_10_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g1_1
T_11_14_wire_logic_cluster/lc_7/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_11_14_lc_trk_g0_1
T_11_14_wire_logic_cluster/lc_4/in_1

T_10_14_wire_logic_cluster/lc_1/out
T_11_13_lc_trk_g2_1
T_11_13_input_2_5
T_11_13_wire_logic_cluster/lc_5/in_2

T_10_14_wire_logic_cluster/lc_1/out
T_9_14_lc_trk_g2_1
T_9_14_wire_logic_cluster/lc_2/in_3

T_10_14_wire_logic_cluster/lc_1/out
T_9_15_lc_trk_g1_1
T_9_15_wire_logic_cluster/lc_3/in_3

End 

Net : pwm_generator_inst.un15_threshold_acc_1_cry_13_THRU_CO
T_3_16_wire_logic_cluster/lc_6/out
T_2_17_lc_trk_g1_6
T_2_17_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_generator_inst.un15_threshold_acc_1_cry_13
T_3_16_wire_logic_cluster/lc_5/cout
T_3_16_wire_logic_cluster/lc_6/in_3

Net : pwm_generator_inst.un15_threshold_acc_1_cry_14_THRU_CO
T_3_16_wire_logic_cluster/lc_7/out
T_2_17_lc_trk_g0_7
T_2_17_wire_logic_cluster/lc_2/in_1

End 

Net : pwm_generator_inst.un15_threshold_acc_1_cry_14
T_3_16_wire_logic_cluster/lc_6/cout
T_3_16_wire_logic_cluster/lc_7/in_3

Net : elapsed_time_ns_1_RNIRAIF91_0_21
T_17_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g1_0
T_17_16_wire_logic_cluster/lc_6/in_3

T_17_16_wire_logic_cluster/lc_0/out
T_18_14_sp4_v_t_44
T_17_16_lc_trk_g0_2
T_17_16_input_2_0
T_17_16_wire_logic_cluster/lc_0/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI76C4NZ0Z_31
T_10_17_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_46
T_10_15_lc_trk_g2_3
T_10_15_input_2_1
T_10_15_wire_logic_cluster/lc_1/in_2

T_10_17_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g2_5
T_9_17_wire_logic_cluster/lc_0/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_5/in_0

T_10_17_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_0/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g2_5
T_11_16_input_2_7
T_11_16_wire_logic_cluster/lc_7/in_2

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_0/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_7/in_0

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_1/in_0

T_10_17_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_46
T_10_15_lc_trk_g0_0
T_10_15_input_2_4
T_10_15_wire_logic_cluster/lc_4/in_2

T_10_17_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g2_5
T_11_16_wire_logic_cluster/lc_4/in_3

T_10_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g0_5
T_11_17_wire_logic_cluster/lc_6/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g2_5
T_10_17_wire_logic_cluster/lc_4/in_3

T_10_17_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_0/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g0_5
T_11_17_wire_logic_cluster/lc_2/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_46
T_8_13_sp4_h_l_5
T_10_13_lc_trk_g2_0
T_10_13_input_2_4
T_10_13_wire_logic_cluster/lc_4/in_2

T_10_17_wire_logic_cluster/lc_5/out
T_11_13_sp4_v_t_46
T_10_15_lc_trk_g2_3
T_10_15_wire_logic_cluster/lc_3/in_0

T_10_17_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_6/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_11_17_lc_trk_g0_5
T_11_17_wire_logic_cluster/lc_3/in_0

T_10_17_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_4/in_1

T_10_17_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g0_5
T_10_16_wire_logic_cluster/lc_5/in_0

T_10_17_wire_logic_cluster/lc_5/out
T_10_18_lc_trk_g0_5
T_10_18_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_5
T_12_17_wire_logic_cluster/lc_4/out
T_12_13_sp4_v_t_45
T_12_14_lc_trk_g2_5
T_12_14_wire_logic_cluster/lc_4/in_3

T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_5
T_12_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g2_4
T_12_14_input_2_4
T_12_14_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_26
T_12_20_wire_logic_cluster/lc_2/cout
T_12_20_wire_logic_cluster/lc_3/in_3

Net : pwm_generator_inst.un15_threshold_acc_1_cry_12
T_3_16_wire_logic_cluster/lc_4/cout
T_3_16_wire_logic_cluster/lc_5/in_3

Net : pwm_generator_inst.un15_threshold_acc_1_cry_12_THRU_CO
T_3_16_wire_logic_cluster/lc_5/out
T_2_17_lc_trk_g1_5
T_2_17_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.un6_elapsed_time_trlto30_1
T_10_15_wire_logic_cluster/lc_7/out
T_11_12_sp4_v_t_39
T_10_13_lc_trk_g2_7
T_10_13_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.N_367
T_10_16_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_3/in_3

T_10_16_wire_logic_cluster/lc_3/out
T_9_17_lc_trk_g1_3
T_9_17_wire_logic_cluster/lc_5/in_1

T_10_16_wire_logic_cluster/lc_3/out
T_10_17_lc_trk_g1_3
T_10_17_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.un6_elapsed_time_trlt31_0_cascade_
T_10_16_wire_logic_cluster/lc_2/ltout
T_10_16_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un6_elapsed_time_trlto30_14
T_10_13_wire_logic_cluster/lc_0/out
T_10_9_sp12_v_t_23
T_10_16_lc_trk_g3_3
T_10_16_input_2_2
T_10_16_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_6
T_10_19_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_46
T_10_12_sp4_v_t_42
T_10_15_lc_trk_g1_2
T_10_15_wire_logic_cluster/lc_7/in_0

T_10_19_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_46
T_10_12_sp4_v_t_42
T_9_14_lc_trk_g0_7
T_9_14_input_2_3
T_9_14_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_0_0_c_RNO_2
T_13_14_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g0_0
T_14_14_input_2_0
T_14_14_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.stoper_tr.un4_running_cry_28_THRU_CO
T_13_18_wire_logic_cluster/lc_6/out
T_13_12_sp12_v_t_23
T_13_14_lc_trk_g2_4
T_13_14_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_2
T_14_14_wire_logic_cluster/lc_1/out
T_14_12_sp4_v_t_47
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g3_1
T_14_14_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_29
T_14_17_wire_logic_cluster/lc_5/cout
T_14_17_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst2.stoper_tr.running_0_sqmuxa_i
T_13_14_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g2_1
T_13_14_wire_logic_cluster/lc_0/in_3

T_13_14_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g0_1
T_13_15_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst2.stoper_tr.un4_running_cry_28
T_13_18_wire_logic_cluster/lc_5/cout
T_13_18_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_2
T_13_16_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g2_1
T_13_16_input_2_1
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : elapsed_time_ns_1_RNILGKEE1_0_4
T_9_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g0_0
T_9_17_input_2_0
T_9_17_wire_logic_cluster/lc_0/in_2

T_9_17_wire_logic_cluster/lc_0/out
T_10_14_sp4_v_t_41
T_11_14_sp4_h_l_4
T_10_14_lc_trk_g0_4
T_10_14_wire_logic_cluster/lc_7/in_3

T_9_17_wire_logic_cluster/lc_0/out
T_9_13_sp4_v_t_37
T_9_14_lc_trk_g3_5
T_9_14_wire_logic_cluster/lc_7/in_1

End 

Net : elapsed_time_ns_1_RNILGKEE1_0_4_cascade_
T_9_17_wire_logic_cluster/lc_0/ltout
T_9_17_wire_logic_cluster/lc_1/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_5
T_10_19_wire_logic_cluster/lc_2/out
T_10_15_sp4_v_t_41
T_11_15_sp4_h_l_9
T_10_15_lc_trk_g1_1
T_10_15_wire_logic_cluster/lc_7/in_3

T_10_19_wire_logic_cluster/lc_2/out
T_10_15_sp4_v_t_41
T_10_17_lc_trk_g2_4
T_10_17_input_2_0
T_10_17_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.elapsed_time_ns_s1_29
T_13_10_wire_logic_cluster/lc_2/out
T_13_10_lc_trk_g0_2
T_13_10_wire_logic_cluster/lc_7/in_3

T_13_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_4
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_2/in_1

T_13_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_4
T_16_10_lc_trk_g2_1
T_16_10_input_2_1
T_16_10_wire_logic_cluster/lc_1/in_2

T_13_10_wire_logic_cluster/lc_2/out
T_14_10_sp4_h_l_4
T_16_10_lc_trk_g2_1
T_16_10_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.un4_control_input_1_axb_28
T_13_10_wire_logic_cluster/lc_7/out
T_11_10_sp12_h_l_1
T_17_10_lc_trk_g0_6
T_17_10_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_28
T_8_26_wire_logic_cluster/lc_4/cout
T_8_26_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_6
T_12_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_6
T_12_17_wire_logic_cluster/lc_5/out
T_12_13_sp4_v_t_47
T_12_14_lc_trk_g2_7
T_12_14_wire_logic_cluster/lc_5/in_0

T_12_17_wire_logic_cluster/lc_5/out
T_12_17_lc_trk_g1_5
T_12_17_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_25
T_12_20_wire_logic_cluster/lc_1/cout
T_12_20_wire_logic_cluster/lc_2/in_3

Net : phase_controller_inst1.stoper_hc.N_328
T_11_14_wire_logic_cluster/lc_6/out
T_11_14_sp4_h_l_1
T_10_14_sp4_v_t_42
T_10_18_lc_trk_g1_7
T_10_18_wire_logic_cluster/lc_5/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_sp4_h_l_1
T_10_14_sp4_v_t_42
T_9_15_lc_trk_g3_2
T_9_15_input_2_3
T_9_15_wire_logic_cluster/lc_3/in_2

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_sp4_h_l_1
T_10_14_sp4_v_t_42
T_9_15_lc_trk_g3_2
T_9_15_wire_logic_cluster/lc_2/in_3

T_11_14_wire_logic_cluster/lc_6/out
T_10_14_sp4_h_l_4
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_2/in_0

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_sp4_h_l_1
T_10_14_lc_trk_g1_1
T_10_14_wire_logic_cluster/lc_3/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_sp4_h_l_1
T_10_14_lc_trk_g1_1
T_10_14_wire_logic_cluster/lc_7/in_1

T_11_14_wire_logic_cluster/lc_6/out
T_10_14_sp4_h_l_4
T_9_14_lc_trk_g1_4
T_9_14_input_2_7
T_9_14_wire_logic_cluster/lc_7/in_2

T_11_14_wire_logic_cluster/lc_6/out
T_10_14_sp4_h_l_4
T_9_14_lc_trk_g0_4
T_9_14_wire_logic_cluster/lc_5/in_3

T_11_14_wire_logic_cluster/lc_6/out
T_11_14_sp4_h_l_1
T_11_14_lc_trk_g1_4
T_11_14_wire_logic_cluster/lc_4/in_3

T_11_14_wire_logic_cluster/lc_6/out
T_11_13_lc_trk_g1_6
T_11_13_wire_logic_cluster/lc_5/in_0

T_11_14_wire_logic_cluster/lc_6/out
T_12_13_lc_trk_g3_6
T_12_13_wire_logic_cluster/lc_1/in_0

End 

Net : elapsed_time_ns_1_RNISAHF91_0_13
T_16_15_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g1_3
T_17_15_wire_logic_cluster/lc_1/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g0_3
T_16_15_input_2_3
T_16_15_wire_logic_cluster/lc_3/in_2

T_16_15_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g1_3
T_15_16_wire_logic_cluster/lc_1/in_1

End 

Net : elapsed_time_ns_1_RNIUDIF91_0_24
T_16_16_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_2/in_3

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g2_2
T_16_16_wire_logic_cluster/lc_2/in_0

End 

Net : pwm_generator_inst.un3_threshold_acc_cry_6
T_2_14_wire_logic_cluster/lc_6/cout
T_2_14_wire_logic_cluster/lc_7/in_3

Net : pwm_generator_inst.un15_threshold_acc_1_axb_18
T_2_16_wire_logic_cluster/lc_5/out
T_2_15_sp4_v_t_42
T_2_19_lc_trk_g0_7
T_2_19_wire_logic_cluster/lc_3/in_0

T_2_16_wire_logic_cluster/lc_5/out
T_3_17_lc_trk_g2_5
T_3_17_wire_logic_cluster/lc_2/in_1

T_2_16_wire_logic_cluster/lc_5/out
T_2_16_lc_trk_g2_5
T_2_16_wire_logic_cluster/lc_5/in_0

End 

Net : pwm_generator_inst.un3_threshold_acc_cry_6_c_RNI62TFZ0
T_2_14_wire_logic_cluster/lc_7/out
T_2_13_sp4_v_t_46
T_2_16_lc_trk_g0_6
T_2_16_wire_logic_cluster/lc_5/in_3

T_2_14_wire_logic_cluster/lc_7/out
T_2_13_sp4_v_t_46
T_2_17_sp4_v_t_42
T_2_19_lc_trk_g2_7
T_2_19_input_2_3
T_2_19_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_28
T_14_17_wire_logic_cluster/lc_4/cout
T_14_17_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_3
T_13_16_wire_logic_cluster/lc_2/out
T_13_16_lc_trk_g0_2
T_13_16_input_2_2
T_13_16_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_3
T_14_14_wire_logic_cluster/lc_2/out
T_14_13_sp4_v_t_36
T_13_16_lc_trk_g2_4
T_13_16_wire_logic_cluster/lc_2/in_0

T_14_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g1_2
T_14_14_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_1
T_13_15_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_0/in_3

T_13_15_wire_logic_cluster/lc_0/out
T_14_14_lc_trk_g3_0
T_14_14_wire_logic_cluster/lc_0/in_1

T_13_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g0_0
T_13_15_input_2_0
T_13_15_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_1
T_13_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g0_0
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

End 

Net : pwm_generator_inst.un15_threshold_acc_1_cry_18_THRU_CO
T_3_17_wire_logic_cluster/lc_3/out
T_3_16_sp4_v_t_38
T_2_19_lc_trk_g2_6
T_2_19_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_generator_inst.un15_threshold_acc_1_cry_18
T_3_17_wire_logic_cluster/lc_2/cout
T_3_17_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_27
T_8_26_wire_logic_cluster/lc_3/cout
T_8_26_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst1.stoper_tr.target_time_4_f0_i_a2Z0Z_6
T_18_16_wire_logic_cluster/lc_6/out
T_18_16_sp4_h_l_1
T_22_16_sp4_h_l_1
T_21_16_lc_trk_g0_1
T_21_16_wire_logic_cluster/lc_5/in_0

T_18_16_wire_logic_cluster/lc_6/out
T_18_15_sp4_v_t_44
T_18_11_sp4_v_t_40
T_18_13_lc_trk_g3_5
T_18_13_wire_logic_cluster/lc_5/in_1

T_18_16_wire_logic_cluster/lc_6/out
T_18_15_sp4_v_t_44
T_15_19_sp4_h_l_9
T_15_19_lc_trk_g0_4
T_15_19_wire_logic_cluster/lc_3/in_1

T_18_16_wire_logic_cluster/lc_6/out
T_18_16_sp4_h_l_1
T_20_16_lc_trk_g3_4
T_20_16_wire_logic_cluster/lc_3/in_0

T_18_16_wire_logic_cluster/lc_6/out
T_18_16_sp4_h_l_1
T_20_16_lc_trk_g3_4
T_20_16_wire_logic_cluster/lc_7/in_0

T_18_16_wire_logic_cluster/lc_6/out
T_18_16_sp4_h_l_1
T_20_16_lc_trk_g3_4
T_20_16_wire_logic_cluster/lc_6/in_1

T_18_16_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g0_6
T_18_17_wire_logic_cluster/lc_0/in_0

T_18_16_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g0_6
T_18_17_wire_logic_cluster/lc_6/in_0

T_18_16_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_4/in_0

T_18_16_wire_logic_cluster/lc_6/out
T_18_17_lc_trk_g0_6
T_18_17_wire_logic_cluster/lc_3/in_1

T_18_16_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g0_6
T_18_15_wire_logic_cluster/lc_5/in_1

End 

Net : elapsed_time_ns_1_RNICOU8E1_0_29
T_11_16_wire_logic_cluster/lc_0/out
T_11_16_lc_trk_g1_0
T_11_16_wire_logic_cluster/lc_0/in_3

End 

Net : elapsed_time_ns_1_RNICOU8E1_0_29_cascade_
T_11_16_wire_logic_cluster/lc_0/ltout
T_11_16_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_i_o5_7Z0Z_15
T_11_16_wire_logic_cluster/lc_1/out
T_10_15_lc_trk_g2_1
T_10_15_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_f0_i_o2Z0Z_9
T_9_17_wire_logic_cluster/lc_3/out
T_10_13_sp4_v_t_42
T_10_14_lc_trk_g2_2
T_10_14_wire_logic_cluster/lc_1/in_1

T_9_17_wire_logic_cluster/lc_3/out
T_9_16_sp4_v_t_38
T_9_19_lc_trk_g0_6
T_9_19_wire_logic_cluster/lc_1/in_1

T_9_17_wire_logic_cluster/lc_3/out
T_10_13_sp4_v_t_42
T_9_15_lc_trk_g1_7
T_9_15_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_3/out
T_9_16_sp4_v_t_38
T_9_19_lc_trk_g0_6
T_9_19_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_24
T_12_20_wire_logic_cluster/lc_0/cout
T_12_20_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_4
T_13_16_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g2_3
T_13_16_input_2_3
T_13_16_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_4
T_14_14_wire_logic_cluster/lc_3/out
T_14_13_sp4_v_t_38
T_13_16_lc_trk_g2_6
T_13_16_wire_logic_cluster/lc_3/in_3

T_14_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_27
T_14_17_wire_logic_cluster/lc_3/cout
T_14_17_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.N_363
T_16_19_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g0_2
T_16_18_wire_logic_cluster/lc_7/in_3

T_16_19_wire_logic_cluster/lc_2/out
T_11_19_sp12_h_l_0
T_10_7_sp12_v_t_23
T_10_16_lc_trk_g3_7
T_10_16_wire_logic_cluster/lc_3/in_3

T_16_19_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_40
T_17_16_lc_trk_g3_0
T_17_16_wire_logic_cluster/lc_1/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_18
T_17_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g2_7
T_16_20_wire_logic_cluster/lc_5/in_0

T_17_20_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g3_7
T_16_19_wire_logic_cluster/lc_3/in_3

T_17_20_wire_logic_cluster/lc_7/out
T_17_20_sp4_h_l_3
T_16_16_sp4_v_t_45
T_15_18_lc_trk_g0_3
T_15_18_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.N_360
T_16_20_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g0_5
T_16_19_wire_logic_cluster/lc_2/in_3

T_16_20_wire_logic_cluster/lc_5/out
T_16_16_sp4_v_t_47
T_16_17_lc_trk_g3_7
T_16_17_wire_logic_cluster/lc_6/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.N_342_i
T_9_17_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g1_5
T_9_16_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_10_17_lc_trk_g0_5
T_10_17_wire_logic_cluster/lc_2/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_47
T_9_14_lc_trk_g3_7
T_9_14_input_2_0
T_9_14_wire_logic_cluster/lc_0/in_2

T_9_17_wire_logic_cluster/lc_5/out
T_9_18_lc_trk_g1_5
T_9_18_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_9_16_sp4_v_t_42
T_9_19_lc_trk_g1_2
T_9_19_wire_logic_cluster/lc_4/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_9_13_sp4_v_t_47
T_9_14_lc_trk_g3_7
T_9_14_wire_logic_cluster/lc_4/in_0

T_9_17_wire_logic_cluster/lc_5/out
T_10_13_sp4_v_t_46
T_10_16_lc_trk_g0_6
T_10_16_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_5/out
T_10_17_sp4_h_l_10
T_11_17_lc_trk_g2_2
T_11_17_wire_logic_cluster/lc_1/in_3

End 

Net : elapsed_time_ns_1_RNIFFC6P1_0_16
T_9_16_wire_logic_cluster/lc_1/out
T_9_13_sp12_v_t_22
T_9_17_lc_trk_g2_1
T_9_17_wire_logic_cluster/lc_2/in_3

T_9_16_wire_logic_cluster/lc_1/out
T_9_13_sp12_v_t_22
T_9_17_lc_trk_g2_1
T_9_17_wire_logic_cluster/lc_3/in_0

T_9_16_wire_logic_cluster/lc_1/out
T_9_16_lc_trk_g3_1
T_9_16_input_2_0
T_9_16_wire_logic_cluster/lc_0/in_2

T_9_16_wire_logic_cluster/lc_1/out
T_9_14_sp4_v_t_47
T_9_18_lc_trk_g0_2
T_9_18_wire_logic_cluster/lc_5/in_3

End 

Net : elapsed_time_ns_1_RNIQ8HF91_0_11
T_17_16_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g1_7
T_17_15_wire_logic_cluster/lc_1/in_3

T_17_16_wire_logic_cluster/lc_7/out
T_17_13_sp4_v_t_38
T_14_13_sp4_h_l_3
T_13_13_lc_trk_g0_3
T_13_13_input_2_7
T_13_13_wire_logic_cluster/lc_7/in_2

T_17_16_wire_logic_cluster/lc_7/out
T_16_16_sp4_h_l_6
T_15_16_lc_trk_g0_6
T_15_16_wire_logic_cluster/lc_3/in_1

T_17_16_wire_logic_cluster/lc_7/out
T_17_16_lc_trk_g0_7
T_17_16_input_2_7
T_17_16_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_16
T_17_20_wire_logic_cluster/lc_5/out
T_16_20_lc_trk_g2_5
T_16_20_input_2_5
T_16_20_wire_logic_cluster/lc_5/in_2

T_17_20_wire_logic_cluster/lc_5/out
T_16_19_lc_trk_g2_5
T_16_19_input_2_3
T_16_19_wire_logic_cluster/lc_3/in_2

T_17_20_wire_logic_cluster/lc_5/out
T_17_16_sp4_v_t_47
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_0/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_17
T_17_20_wire_logic_cluster/lc_6/out
T_16_20_lc_trk_g2_6
T_16_20_wire_logic_cluster/lc_5/in_1

T_17_20_wire_logic_cluster/lc_6/out
T_17_17_sp4_v_t_36
T_16_18_lc_trk_g2_4
T_16_18_wire_logic_cluster/lc_1/in_1

T_17_20_wire_logic_cluster/lc_6/out
T_17_20_sp4_h_l_1
T_16_16_sp4_v_t_43
T_15_18_lc_trk_g1_6
T_15_18_wire_logic_cluster/lc_5/in_0

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_26
T_8_26_wire_logic_cluster/lc_2/cout
T_8_26_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_2
T_8_23_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g3_1
T_9_22_wire_logic_cluster/lc_1/in_3

T_8_23_wire_logic_cluster/lc_1/out
T_8_23_lc_trk_g3_1
T_8_23_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_2
T_9_22_wire_logic_cluster/lc_1/out
T_9_22_lc_trk_g0_1
T_9_22_input_2_1
T_9_22_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_f0_0_0Z0Z_3_cascade_
T_11_14_wire_logic_cluster/lc_3/ltout
T_11_14_wire_logic_cluster/lc_4/in_2

End 

Net : elapsed_time_ns_1_RNIIIC6P1_0_19
T_10_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g3_2
T_9_17_wire_logic_cluster/lc_1/in_0

T_10_17_wire_logic_cluster/lc_2/out
T_9_17_lc_trk_g3_2
T_9_17_input_2_3
T_9_17_wire_logic_cluster/lc_3/in_2

T_10_17_wire_logic_cluster/lc_2/out
T_10_15_sp12_v_t_23
T_10_23_lc_trk_g2_0
T_10_23_wire_logic_cluster/lc_5/in_3

T_10_17_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g3_2
T_9_16_wire_logic_cluster/lc_6/in_1

T_10_17_wire_logic_cluster/lc_2/out
T_11_16_sp4_v_t_37
T_11_20_lc_trk_g0_0
T_11_20_input_2_4
T_11_20_wire_logic_cluster/lc_4/in_2

End 

Net : elapsed_time_ns_1_RNI2DT8E1_0_10
T_11_16_wire_logic_cluster/lc_5/out
T_11_16_lc_trk_g0_5
T_11_16_input_2_5
T_11_16_wire_logic_cluster/lc_5/in_2

T_11_16_wire_logic_cluster/lc_5/out
T_11_15_sp4_v_t_42
T_11_19_sp4_v_t_38
T_10_23_lc_trk_g1_3
T_10_23_input_2_4
T_10_23_wire_logic_cluster/lc_4/in_2

T_11_16_wire_logic_cluster/lc_5/out
T_11_15_sp4_v_t_42
T_11_18_lc_trk_g1_2
T_11_18_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_i_a2_2Z0Z_2
T_11_16_wire_logic_cluster/lc_6/out
T_11_13_sp4_v_t_36
T_11_14_lc_trk_g2_4
T_11_14_wire_logic_cluster/lc_5/in_3

T_11_16_wire_logic_cluster/lc_6/out
T_11_13_sp4_v_t_36
T_10_14_lc_trk_g2_4
T_10_14_wire_logic_cluster/lc_0/in_0

T_11_16_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_44
T_8_19_sp4_h_l_2
T_9_19_lc_trk_g3_2
T_9_19_input_2_1
T_9_19_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_i_a2_0Z0Z_2
T_11_14_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g3_5
T_10_13_wire_logic_cluster/lc_3/in_1

T_11_14_wire_logic_cluster/lc_5/out
T_11_14_lc_trk_g0_5
T_11_14_input_2_3
T_11_14_wire_logic_cluster/lc_3/in_2

T_11_14_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g2_5
T_10_13_wire_logic_cluster/lc_6/in_1

End 

Net : elapsed_time_ns_1_RNI2DT8E1_0_10_cascade_
T_11_16_wire_logic_cluster/lc_5/ltout
T_11_16_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_12_20_0_
T_12_20_wire_logic_cluster/carry_in_mux/cout
T_12_20_wire_logic_cluster/lc_0/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_5
T_13_16_wire_logic_cluster/lc_4/out
T_13_16_lc_trk_g0_4
T_13_16_input_2_4
T_13_16_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_26
T_14_17_wire_logic_cluster/lc_2/cout
T_14_17_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_5
T_14_14_wire_logic_cluster/lc_4/out
T_14_13_sp4_v_t_40
T_13_16_lc_trk_g3_0
T_13_16_wire_logic_cluster/lc_4/in_3

T_14_14_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g3_4
T_14_14_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_f0_0_0Z0Z_1
T_10_14_wire_logic_cluster/lc_2/out
T_9_15_lc_trk_g0_2
T_9_15_input_2_2
T_9_15_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_hc.N_326_cascade_
T_10_14_wire_logic_cluster/lc_1/ltout
T_10_14_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_5
T_9_22_wire_logic_cluster/lc_4/out
T_8_22_sp4_h_l_0
T_9_22_lc_trk_g2_0
T_9_22_input_2_4
T_9_22_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_5
T_8_23_wire_logic_cluster/lc_4/out
T_9_22_lc_trk_g2_4
T_9_22_wire_logic_cluster/lc_4/in_0

T_8_23_wire_logic_cluster/lc_4/out
T_8_23_lc_trk_g3_4
T_8_23_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_25
T_8_26_wire_logic_cluster/lc_1/cout
T_8_26_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_19
T_17_21_wire_logic_cluster/lc_0/out
T_16_20_lc_trk_g2_0
T_16_20_wire_logic_cluster/lc_5/in_3

T_17_21_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_37
T_16_19_lc_trk_g0_0
T_16_19_wire_logic_cluster/lc_3/in_1

T_17_21_wire_logic_cluster/lc_0/out
T_17_17_sp4_v_t_37
T_18_17_sp4_h_l_5
T_21_13_sp4_v_t_40
T_20_15_lc_trk_g0_5
T_20_15_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_1
T_14_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_0/in_0

T_14_20_wire_logic_cluster/lc_3/out
T_14_19_sp4_v_t_38
T_14_21_lc_trk_g3_3
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

T_14_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g2_3
T_14_20_input_2_3
T_14_20_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_29
T_14_24_wire_logic_cluster/lc_5/cout
T_14_24_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_tr.un4_running_cry_28_THRU_CO
T_15_22_wire_logic_cluster/lc_6/out
T_15_19_sp4_v_t_36
T_14_20_lc_trk_g2_4
T_14_20_wire_logic_cluster/lc_0/in_0

End 

Net : phase_controller_inst1.stoper_tr.un4_running_cry_28
T_15_22_wire_logic_cluster/lc_5/cout
T_15_22_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_3
T_8_23_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g3_2
T_9_22_wire_logic_cluster/lc_2/in_3

T_8_23_wire_logic_cluster/lc_2/out
T_8_23_lc_trk_g0_2
T_8_23_input_2_2
T_8_23_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_tr.un4_running_cry_c_RNIJF7V2Z0Z_28
T_14_20_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g0_2
T_14_21_input_2_2
T_14_21_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_tr.running_0_sqmuxa_i
T_14_20_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_2/in_3

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g1_0
T_14_20_wire_logic_cluster/lc_3/in_0

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_1
T_15_20_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g0_0
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_3
T_9_22_wire_logic_cluster/lc_2/out
T_9_22_lc_trk_g2_2
T_9_22_input_2_2
T_9_22_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_9
T_12_15_wire_logic_cluster/lc_0/out
T_12_15_lc_trk_g0_0
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_9
T_12_18_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_45
T_12_12_sp4_v_t_46
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_0/in_3

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_0/in_1

End 

Net : elapsed_time_ns_1_RNI4HV8E1_0_30
T_11_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_1/in_0

T_11_16_wire_logic_cluster/lc_7/out
T_11_16_lc_trk_g2_7
T_11_16_wire_logic_cluster/lc_7/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_13
T_10_20_wire_logic_cluster/lc_2/out
T_11_19_lc_trk_g3_2
T_11_19_wire_logic_cluster/lc_3/in_0

T_10_20_wire_logic_cluster/lc_2/out
T_10_16_sp4_v_t_41
T_10_17_lc_trk_g3_1
T_10_17_wire_logic_cluster/lc_1/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.un6_elapsed_time_trlto30_17
T_11_19_wire_logic_cluster/lc_3/out
T_11_10_sp12_v_t_22
T_11_15_sp4_v_t_40
T_11_17_lc_trk_g3_5
T_11_17_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.un6_elapsed_time_trlto30_25
T_11_17_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g2_5
T_10_16_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_6
T_13_16_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_6
T_14_14_wire_logic_cluster/lc_5/out
T_14_13_sp4_v_t_42
T_13_16_lc_trk_g3_2
T_13_16_wire_logic_cluster/lc_5/in_0

T_14_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g1_5
T_14_14_wire_logic_cluster/lc_5/in_1

End 

Net : elapsed_time_ns_1_RNIMHKEE1_0_5
T_10_17_wire_logic_cluster/lc_0/out
T_9_17_lc_trk_g2_0
T_9_17_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_0/out
T_10_13_sp4_v_t_37
T_9_15_lc_trk_g0_0
T_9_15_wire_logic_cluster/lc_3/in_1

T_10_17_wire_logic_cluster/lc_0/out
T_10_18_lc_trk_g1_0
T_10_18_wire_logic_cluster/lc_5/in_0

T_10_17_wire_logic_cluster/lc_0/out
T_10_17_lc_trk_g2_0
T_10_17_wire_logic_cluster/lc_0/in_0

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_25
T_14_17_wire_logic_cluster/lc_1/cout
T_14_17_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_12
T_10_20_wire_logic_cluster/lc_1/out
T_11_19_lc_trk_g2_1
T_11_19_input_2_3
T_11_19_wire_logic_cluster/lc_3/in_2

T_10_20_wire_logic_cluster/lc_1/out
T_10_16_sp4_v_t_39
T_10_17_lc_trk_g2_7
T_10_17_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_14
T_10_20_wire_logic_cluster/lc_3/out
T_11_19_lc_trk_g3_3
T_11_19_wire_logic_cluster/lc_3/in_1

T_10_20_wire_logic_cluster/lc_3/out
T_10_16_sp4_v_t_43
T_10_17_lc_trk_g3_3
T_10_17_wire_logic_cluster/lc_7/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.delay_hc_1_latch_3
T_9_14_wire_logic_cluster/lc_0/out
T_9_13_lc_trk_g0_0
T_9_13_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_13
T_17_20_wire_logic_cluster/lc_2/out
T_16_19_lc_trk_g2_2
T_16_19_wire_logic_cluster/lc_4/in_0

T_17_20_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_44
T_17_13_sp4_v_t_40
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_3/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.N_351_cascade_
T_16_19_wire_logic_cluster/lc_4/ltout
T_16_19_wire_logic_cluster/lc_5/in_2

End 

Net : elapsed_time_ns_1_RNIRB3CP1_0_3
T_9_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g1_5
T_10_13_wire_logic_cluster/lc_5/in_3

T_9_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g1_5
T_10_13_wire_logic_cluster/lc_6/in_0

T_9_13_wire_logic_cluster/lc_5/out
T_8_13_sp4_h_l_2
T_12_13_sp4_h_l_10
T_11_13_sp4_v_t_47
T_11_14_lc_trk_g3_7
T_11_14_wire_logic_cluster/lc_4/in_0

T_9_13_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_2/in_1

T_9_13_wire_logic_cluster/lc_5/out
T_9_14_lc_trk_g0_5
T_9_14_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_f0_0_a5Z0Z_1
T_18_16_wire_logic_cluster/lc_2/out
T_19_16_sp4_h_l_4
T_21_16_lc_trk_g2_1
T_21_16_input_2_5
T_21_16_wire_logic_cluster/lc_5/in_2

T_18_16_wire_logic_cluster/lc_2/out
T_19_16_sp4_h_l_4
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_f0_0_0Z0Z_3
T_18_16_wire_logic_cluster/lc_1/out
T_18_12_sp4_v_t_39
T_18_13_lc_trk_g2_7
T_18_13_input_2_5
T_18_13_wire_logic_cluster/lc_5/in_2

T_18_16_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_5/in_0

End 

Net : phase_controller_inst1.stoper_hc.N_284
T_10_13_wire_logic_cluster/lc_5/out
T_10_13_lc_trk_g0_5
T_10_13_wire_logic_cluster/lc_3/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_11
T_17_20_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g3_0
T_16_19_wire_logic_cluster/lc_4/in_1

T_17_20_wire_logic_cluster/lc_0/out
T_17_8_sp12_v_t_23
T_17_16_lc_trk_g2_0
T_17_16_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_9
T_15_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_f0_i_a2Z0Z_9
T_16_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g0_0
T_17_17_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g3_0
T_15_16_input_2_5
T_15_16_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_i_a2_1_0_2
T_17_17_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_2/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_1/in_3

End 

Net : elapsed_time_ns_1_RNIQENQL1_0_9
T_15_18_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g2_6
T_16_17_wire_logic_cluster/lc_0/in_0

T_15_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_0
T_17_15_lc_trk_g0_5
T_17_15_wire_logic_cluster/lc_2/in_3

T_15_18_wire_logic_cluster/lc_6/out
T_13_18_sp4_h_l_9
T_12_18_sp4_v_t_38
T_11_19_lc_trk_g2_6
T_11_19_wire_logic_cluster/lc_7/in_1

T_15_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_37
T_17_15_sp4_h_l_0
T_16_15_lc_trk_g0_0
T_16_15_wire_logic_cluster/lc_6/in_0

T_15_18_wire_logic_cluster/lc_6/out
T_16_15_sp4_v_t_37
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_6/in_3

End 

Net : elapsed_time_ns_1_RNIQENQL1_0_9_cascade_
T_15_18_wire_logic_cluster/lc_6/ltout
T_15_18_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_i_0Z0Z_2
T_18_16_wire_logic_cluster/lc_0/out
T_18_16_sp4_h_l_5
T_20_16_lc_trk_g2_0
T_20_16_wire_logic_cluster/lc_6/in_0

T_18_16_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_3/in_0

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_i_o5_6Z0Z_15_cascade_
T_16_16_wire_logic_cluster/lc_5/ltout
T_16_16_wire_logic_cluster/lc_6/in_2

End 

Net : elapsed_time_ns_1_RNIVEIF91_0_25_cascade_
T_16_16_wire_logic_cluster/lc_4/ltout
T_16_16_wire_logic_cluster/lc_5/in_2

End 

Net : elapsed_time_ns_1_RNIVEIF91_0_25
T_16_16_wire_logic_cluster/lc_4/out
T_16_16_lc_trk_g1_4
T_16_16_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_24
T_8_26_wire_logic_cluster/lc_0/cout
T_8_26_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_28
T_14_24_wire_logic_cluster/lc_4/cout
T_14_24_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_4
T_9_22_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g0_3
T_9_22_input_2_3
T_9_22_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_2
T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g2_1
T_15_20_input_2_1
T_15_20_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_2
T_14_21_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_1/in_3

T_14_21_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g3_1
T_14_21_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_4
T_8_23_wire_logic_cluster/lc_3/out
T_9_22_lc_trk_g3_3
T_9_22_wire_logic_cluster/lc_3/in_3

T_8_23_wire_logic_cluster/lc_3/out
T_8_23_lc_trk_g1_3
T_8_23_wire_logic_cluster/lc_3/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_21
T_10_21_wire_logic_cluster/lc_2/out
T_11_20_lc_trk_g2_2
T_11_20_wire_logic_cluster/lc_6/in_0

T_10_21_wire_logic_cluster/lc_2/out
T_10_11_sp12_v_t_23
T_10_17_lc_trk_g3_4
T_10_17_wire_logic_cluster/lc_6/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.un6_elapsed_time_trlto30_19
T_11_20_wire_logic_cluster/lc_6/out
T_11_14_sp12_v_t_23
T_11_17_lc_trk_g2_3
T_11_17_wire_logic_cluster/lc_5/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_12
T_17_20_wire_logic_cluster/lc_1/out
T_16_19_lc_trk_g3_1
T_16_19_input_2_4
T_16_19_wire_logic_cluster/lc_4/in_2

T_17_20_wire_logic_cluster/lc_1/out
T_18_16_sp4_v_t_38
T_15_16_sp4_h_l_3
T_16_16_lc_trk_g3_3
T_16_16_wire_logic_cluster/lc_3/in_3

End 

Net : elapsed_time_ns_1_RNI8KU8E1_0_25
T_11_16_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g2_4
T_10_15_wire_logic_cluster/lc_2/in_0

T_11_16_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g0_4
T_11_16_input_2_4
T_11_16_wire_logic_cluster/lc_4/in_2

End 

Net : elapsed_time_ns_1_RNIBNU8E1_0_28
T_10_16_wire_logic_cluster/lc_7/out
T_10_15_lc_trk_g0_7
T_10_15_wire_logic_cluster/lc_2/in_1

T_10_16_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g1_7
T_10_16_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_2
T_12_13_wire_logic_cluster/lc_1/out
T_13_11_sp4_v_t_46
T_13_15_sp4_v_t_42
T_10_19_sp4_h_l_0
T_9_19_sp4_v_t_43
T_9_22_lc_trk_g1_3
T_9_22_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_20
T_10_21_wire_logic_cluster/lc_1/out
T_11_20_lc_trk_g2_1
T_11_20_wire_logic_cluster/lc_6/in_1

T_10_21_wire_logic_cluster/lc_1/out
T_10_17_sp4_v_t_39
T_11_17_sp4_h_l_2
T_11_17_lc_trk_g1_7
T_11_17_input_2_6
T_11_17_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_19
T_10_21_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g2_0
T_11_20_input_2_6
T_11_20_wire_logic_cluster/lc_6/in_2

T_10_21_wire_logic_cluster/lc_0/out
T_11_20_lc_trk_g2_0
T_11_20_wire_logic_cluster/lc_4/in_0

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_f0_i_o2_0Z0Z_6_cascade_
T_10_14_wire_logic_cluster/lc_0/ltout
T_10_14_wire_logic_cluster/lc_1/in_2

End 

Net : elapsed_time_ns_1_RNI4GU8E1_0_21
T_10_17_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g2_6
T_11_16_wire_logic_cluster/lc_1/in_1

T_10_17_wire_logic_cluster/lc_6/out
T_10_17_lc_trk_g2_6
T_10_17_wire_logic_cluster/lc_6/in_0

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_24
T_14_17_wire_logic_cluster/lc_0/cout
T_14_17_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_7
T_13_16_wire_logic_cluster/lc_6/out
T_13_16_lc_trk_g0_6
T_13_16_input_2_6
T_13_16_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_7
T_14_14_wire_logic_cluster/lc_6/out
T_14_12_sp4_v_t_41
T_13_16_lc_trk_g1_4
T_13_16_wire_logic_cluster/lc_6/in_3

T_14_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g1_6
T_14_14_wire_logic_cluster/lc_6/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.un4_elapsed_time_tr_1_0_i
T_16_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_43
T_17_15_lc_trk_g3_3
T_17_15_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g0_1
T_17_17_wire_logic_cluster/lc_1/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g1_1
T_15_18_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_2
T_20_13_sp4_v_t_45
T_20_15_lc_trk_g3_0
T_20_15_wire_logic_cluster/lc_6/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g1_1
T_16_18_wire_logic_cluster/lc_5/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_16_14_sp4_v_t_42
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_3/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g0_1
T_17_17_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g0_1
T_17_17_wire_logic_cluster/lc_6/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g0_1
T_16_16_input_2_3
T_16_16_wire_logic_cluster/lc_3/in_2

T_16_17_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_2/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_0/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_7/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g1_1
T_16_16_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g1_1
T_16_16_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g1_1
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

T_16_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_2
T_20_13_sp4_v_t_45
T_21_13_sp4_h_l_1
T_20_13_lc_trk_g0_1
T_20_13_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_17_16_lc_trk_g2_1
T_17_16_wire_logic_cluster/lc_2/in_3

T_16_17_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g1_1
T_16_16_wire_logic_cluster/lc_1/in_3

T_16_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g0_1
T_17_17_input_2_3
T_17_17_wire_logic_cluster/lc_3/in_2

T_16_17_wire_logic_cluster/lc_1/out
T_16_15_sp4_v_t_47
T_17_15_sp4_h_l_3
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_0/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g0_1
T_17_17_input_2_7
T_17_17_wire_logic_cluster/lc_7/in_2

T_16_17_wire_logic_cluster/lc_1/out
T_15_17_sp4_h_l_10
T_19_17_sp4_h_l_6
T_18_13_sp4_v_t_46
T_18_16_lc_trk_g1_6
T_18_16_input_2_3
T_18_16_wire_logic_cluster/lc_3/in_2

T_16_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_43
T_17_15_lc_trk_g3_3
T_17_15_wire_logic_cluster/lc_7/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_15_17_sp4_h_l_10
T_19_17_sp4_h_l_6
T_22_13_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_43
T_17_15_lc_trk_g3_3
T_17_15_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_17_17_sp4_h_l_2
T_20_13_sp4_v_t_45
T_20_15_lc_trk_g3_0
T_20_15_wire_logic_cluster/lc_7/in_0

T_16_17_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g3_1
T_17_18_input_2_0
T_17_18_wire_logic_cluster/lc_0/in_2

T_16_17_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g0_1
T_15_18_input_2_5
T_15_18_wire_logic_cluster/lc_5/in_2

T_16_17_wire_logic_cluster/lc_1/out
T_15_18_lc_trk_g0_1
T_15_18_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_10
T_17_19_wire_logic_cluster/lc_7/out
T_16_19_lc_trk_g2_7
T_16_19_wire_logic_cluster/lc_4/in_3

T_17_19_wire_logic_cluster/lc_7/out
T_17_14_sp12_v_t_22
T_17_15_lc_trk_g3_6
T_17_15_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_11
T_10_20_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_3/in_3

T_10_20_wire_logic_cluster/lc_0/out
T_11_16_sp4_v_t_36
T_11_17_lc_trk_g2_4
T_11_17_wire_logic_cluster/lc_2/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_25
T_17_21_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_36
T_16_19_lc_trk_g2_4
T_16_19_input_2_0
T_16_19_wire_logic_cluster/lc_0/in_2

T_17_21_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_36
T_17_14_sp4_v_t_41
T_16_16_lc_trk_g0_4
T_16_16_input_2_4
T_16_16_wire_logic_cluster/lc_4/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_24
T_17_21_wire_logic_cluster/lc_5/out
T_17_17_sp4_v_t_47
T_16_19_lc_trk_g0_1
T_16_19_wire_logic_cluster/lc_0/in_1

T_17_21_wire_logic_cluster/lc_5/out
T_17_17_sp4_v_t_47
T_17_13_sp4_v_t_36
T_16_16_lc_trk_g2_4
T_16_16_input_2_2
T_16_16_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_5
T_15_20_wire_logic_cluster/lc_4/out
T_14_20_sp4_h_l_0
T_15_20_lc_trk_g2_0
T_15_20_input_2_4
T_15_20_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_5
T_14_21_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g2_4
T_15_20_wire_logic_cluster/lc_4/in_0

T_14_21_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g3_4
T_14_21_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_8_26_0_
T_8_26_wire_logic_cluster/carry_in_mux/cout
T_8_26_wire_logic_cluster/lc_0/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_3
T_15_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g2_2
T_15_20_input_2_2
T_15_20_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_3
T_14_21_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g3_2
T_15_20_wire_logic_cluster/lc_2/in_3

T_14_21_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g3_2
T_14_21_wire_logic_cluster/lc_2/in_1

End 

Net : elapsed_time_ns_1_RNI5GT8E1_0_13
T_10_17_wire_logic_cluster/lc_1/out
T_11_16_lc_trk_g2_1
T_11_16_wire_logic_cluster/lc_6/in_1

T_10_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_7
T_9_17_sp4_v_t_36
T_9_21_lc_trk_g0_1
T_9_21_wire_logic_cluster/lc_2/in_1

T_10_17_wire_logic_cluster/lc_1/out
T_11_14_sp4_v_t_43
T_11_18_lc_trk_g1_6
T_11_18_input_2_3
T_11_18_wire_logic_cluster/lc_3/in_2

T_10_17_wire_logic_cluster/lc_1/out
T_10_17_sp4_h_l_7
T_10_17_lc_trk_g0_2
T_10_17_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_27
T_14_24_wire_logic_cluster/lc_3/cout
T_14_24_wire_logic_cluster/lc_4/in_3

Net : elapsed_time_ns_1_RNI6IU8E1_0_23_cascade_
T_10_15_wire_logic_cluster/lc_4/ltout
T_10_15_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_i_o5_0Z0Z_15_cascade_
T_10_15_wire_logic_cluster/lc_5/ltout
T_10_15_wire_logic_cluster/lc_6/in_2

End 

Net : elapsed_time_ns_1_RNI6IU8E1_0_23
T_10_15_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g1_4
T_10_15_wire_logic_cluster/lc_4/in_1

End 

Net : elapsed_time_ns_1_RNIGGC6P1_0_17
T_9_18_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g1_1
T_9_17_wire_logic_cluster/lc_2/in_0

T_9_18_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g1_1
T_9_17_wire_logic_cluster/lc_3/in_1

T_9_18_wire_logic_cluster/lc_1/out
T_10_15_sp4_v_t_43
T_10_19_sp4_v_t_39
T_10_15_sp4_v_t_47
T_9_16_lc_trk_g3_7
T_9_16_wire_logic_cluster/lc_5/in_3

T_9_18_wire_logic_cluster/lc_1/out
T_10_15_sp4_v_t_43
T_10_19_sp4_v_t_39
T_10_23_lc_trk_g1_2
T_10_23_wire_logic_cluster/lc_2/in_1

T_9_18_wire_logic_cluster/lc_1/out
T_9_16_sp4_v_t_47
T_9_12_sp4_v_t_47
T_8_14_lc_trk_g2_2
T_8_14_input_2_0
T_8_14_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_22
T_12_19_wire_logic_cluster/lc_6/cout
T_12_19_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_3
T_18_15_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_42
T_19_14_sp4_h_l_0
T_15_14_sp4_h_l_8
T_14_14_sp4_v_t_39
T_13_16_lc_trk_g1_2
T_13_16_wire_logic_cluster/lc_2/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_22
T_10_21_wire_logic_cluster/lc_3/out
T_11_20_lc_trk_g2_3
T_11_20_wire_logic_cluster/lc_6/in_3

T_10_21_wire_logic_cluster/lc_3/out
T_10_12_sp12_v_t_22
T_10_16_lc_trk_g3_1
T_10_16_input_2_4
T_10_16_wire_logic_cluster/lc_4/in_2

End 

Net : elapsed_time_ns_1_RNI2IIF91_0_28
T_16_16_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_5/in_0

T_16_16_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g2_7
T_16_16_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_14_17_0_
T_14_17_wire_logic_cluster/carry_in_mux/cout
T_14_17_wire_logic_cluster/lc_0/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_8
T_13_16_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g0_7
T_13_16_input_2_7
T_13_16_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_8
T_14_14_wire_logic_cluster/lc_7/out
T_14_13_sp4_v_t_46
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_7/in_0

T_14_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g3_7
T_14_14_wire_logic_cluster/lc_7/in_1

End 

Net : elapsed_time_ns_1_RNI3FU8E1_0_20
T_11_17_wire_logic_cluster/lc_6/out
T_11_16_lc_trk_g0_6
T_11_16_wire_logic_cluster/lc_1/in_3

T_11_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_6/in_0

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_f0_i_1Z0Z_9_cascade_
T_15_16_wire_logic_cluster/lc_5/ltout
T_15_16_wire_logic_cluster/lc_6/in_2

End 

Net : pwm_generator_inst.un2_threshold_acc_add_1_axbZ0Z_16
T_1_10_wire_logic_cluster/lc_6/out
T_1_4_sp12_v_t_23
T_1_16_lc_trk_g3_0
T_1_16_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_1
T_10_14_wire_logic_cluster/lc_3/out
T_10_14_sp4_h_l_11
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_6
T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g2_5
T_15_20_input_2_5
T_15_20_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_6
T_14_21_wire_logic_cluster/lc_5/out
T_15_17_sp4_v_t_46
T_15_20_lc_trk_g0_6
T_15_20_wire_logic_cluster/lc_5/in_3

T_14_21_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g1_5
T_14_21_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.un6_elapsed_time_trlto30_18
T_11_20_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_47
T_11_17_lc_trk_g3_7
T_11_17_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_25
T_10_21_wire_logic_cluster/lc_6/out
T_11_20_lc_trk_g3_6
T_11_20_wire_logic_cluster/lc_5/in_0

T_10_21_wire_logic_cluster/lc_6/out
T_11_19_sp4_v_t_40
T_11_15_sp4_v_t_36
T_11_16_lc_trk_g3_4
T_11_16_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_26
T_14_24_wire_logic_cluster/lc_2/cout
T_14_24_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_4
T_14_21_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g3_3
T_15_20_wire_logic_cluster/lc_3/in_3

T_14_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_4
T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g2_3
T_15_20_input_2_3
T_15_20_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_6
T_8_23_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g3_5
T_9_22_wire_logic_cluster/lc_5/in_3

T_8_23_wire_logic_cluster/lc_5/out
T_8_23_lc_trk_g1_5
T_8_23_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_6
T_9_22_wire_logic_cluster/lc_5/out
T_9_22_lc_trk_g0_5
T_9_22_input_2_5
T_9_22_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst2.stoper_hc.un4_running_lt16
T_9_16_wire_logic_cluster/lc_4/out
T_10_16_sp4_h_l_8
T_13_12_sp4_v_t_45
T_12_15_lc_trk_g3_5
T_12_15_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_16
T_12_18_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_43
T_9_16_sp4_h_l_6
T_9_16_lc_trk_g1_3
T_9_16_input_2_4
T_9_16_wire_logic_cluster/lc_4/in_2

T_12_18_wire_logic_cluster/lc_7/out
T_12_16_sp4_v_t_43
T_9_16_sp4_h_l_6
T_9_16_lc_trk_g1_3
T_9_16_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_7/out
T_12_18_lc_trk_g3_7
T_12_18_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_5
T_10_18_wire_logic_cluster/lc_5/out
T_11_14_sp4_v_t_46
T_8_14_sp4_h_l_11
T_12_14_sp4_h_l_7
T_12_14_lc_trk_g1_2
T_12_14_wire_logic_cluster/lc_4/in_1

End 

Net : elapsed_time_ns_1_RNI4FT8E1_0_12
T_10_17_wire_logic_cluster/lc_4/out
T_11_16_lc_trk_g2_4
T_11_16_wire_logic_cluster/lc_6/in_0

T_10_17_wire_logic_cluster/lc_4/out
T_10_13_sp4_v_t_45
T_10_17_sp4_v_t_41
T_9_21_lc_trk_g1_4
T_9_21_input_2_1
T_9_21_wire_logic_cluster/lc_1/in_2

T_10_17_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g3_4
T_11_18_wire_logic_cluster/lc_2/in_1

T_10_17_wire_logic_cluster/lc_4/out
T_10_17_lc_trk_g0_4
T_10_17_wire_logic_cluster/lc_4/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_24
T_10_21_wire_logic_cluster/lc_5/out
T_11_20_lc_trk_g3_5
T_11_20_wire_logic_cluster/lc_5/in_1

T_10_21_wire_logic_cluster/lc_5/out
T_10_14_sp12_v_t_22
T_10_16_lc_trk_g3_5
T_10_16_input_2_6
T_10_16_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_23
T_10_21_wire_logic_cluster/lc_4/out
T_11_20_lc_trk_g3_4
T_11_20_input_2_5
T_11_20_wire_logic_cluster/lc_5/in_2

T_10_21_wire_logic_cluster/lc_4/out
T_10_13_sp12_v_t_23
T_10_15_lc_trk_g3_4
T_10_15_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_21
T_12_19_wire_logic_cluster/lc_5/cout
T_12_19_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_10
T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g0_1
T_12_15_input_2_1
T_12_15_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_10
T_12_18_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_39
T_12_15_lc_trk_g3_7
T_12_15_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_lc_trk_g3_1
T_12_18_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst2.stoper_hc.un4_running_cry_c_RNO_1_16
T_9_16_wire_logic_cluster/lc_3/out
T_9_16_sp4_h_l_11
T_12_12_sp4_v_t_40
T_12_15_lc_trk_g1_0
T_12_15_input_2_7
T_12_15_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_17
T_12_19_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_40
T_9_16_sp4_h_l_5
T_9_16_lc_trk_g1_0
T_9_16_input_2_3
T_9_16_wire_logic_cluster/lc_3/in_2

T_12_19_wire_logic_cluster/lc_0/out
T_12_16_sp4_v_t_40
T_9_16_sp4_h_l_5
T_9_16_lc_trk_g1_0
T_9_16_wire_logic_cluster/lc_4/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g3_0
T_12_19_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_i_a2_0_0_2
T_18_16_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g1_5
T_18_16_input_2_0
T_18_16_wire_logic_cluster/lc_0/in_2

T_18_16_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g1_5
T_18_16_input_2_2
T_18_16_wire_logic_cluster/lc_2/in_2

T_18_16_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_generator_inst.un2_threshold_acc_2_1_16
T_0_12_wire_mult/mult/O_16
T_1_9_sp4_v_t_41
T_1_10_lc_trk_g2_1
T_1_10_wire_logic_cluster/lc_6/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr9lto15
T_17_20_wire_logic_cluster/lc_4/out
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_5/in_0

T_17_20_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_36
T_15_18_sp4_h_l_1
T_17_18_lc_trk_g2_4
T_17_18_wire_logic_cluster/lc_6/in_0

T_17_20_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_36
T_18_14_sp4_v_t_36
T_17_16_lc_trk_g0_1
T_17_16_wire_logic_cluster/lc_2/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.N_353
T_17_18_wire_logic_cluster/lc_6/out
T_16_17_lc_trk_g3_6
T_16_17_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_14
T_16_18_wire_logic_cluster/lc_5/out
T_16_18_lc_trk_g2_5
T_16_18_wire_logic_cluster/lc_4/in_3

End 

Net : elapsed_time_ns_1_RNI1HIF91_0_27
T_16_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g0_0
T_16_16_wire_logic_cluster/lc_5/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_16_16_lc_trk_g0_0
T_16_16_wire_logic_cluster/lc_0/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.N_373_cascade_
T_17_18_wire_logic_cluster/lc_5/ltout
T_17_18_wire_logic_cluster/lc_6/in_2

End 

Net : elapsed_time_ns_1_RNI6565M1_0_14
T_16_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_0/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_17_14_sp4_v_t_44
T_17_15_lc_trk_g3_4
T_17_15_wire_logic_cluster/lc_2/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_16_14_sp4_v_t_45
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_2/in_3

T_16_18_wire_logic_cluster/lc_4/out
T_9_18_sp12_h_l_0
T_16_18_sp4_h_l_9
T_15_18_sp4_v_t_38
T_14_19_lc_trk_g2_6
T_14_19_input_2_6
T_14_19_wire_logic_cluster/lc_6/in_2

T_16_18_wire_logic_cluster/lc_4/out
T_15_19_lc_trk_g1_4
T_15_19_wire_logic_cluster/lc_7/in_0

End 

Net : elapsed_time_ns_1_RNI9LU8E1_0_26
T_10_16_wire_logic_cluster/lc_0/out
T_10_15_lc_trk_g1_0
T_10_15_wire_logic_cluster/lc_2/in_3

T_10_16_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g0_0
T_10_16_input_2_0
T_10_16_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_11
T_12_18_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_41
T_12_15_lc_trk_g2_1
T_12_15_wire_logic_cluster/lc_2/in_3

T_12_18_wire_logic_cluster/lc_2/out
T_12_18_lc_trk_g1_2
T_12_18_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_7
T_8_23_wire_logic_cluster/lc_6/out
T_9_22_lc_trk_g3_6
T_9_22_wire_logic_cluster/lc_6/in_3

T_8_23_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g1_6
T_8_23_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_11
T_12_15_wire_logic_cluster/lc_2/out
T_12_15_lc_trk_g1_2
T_12_15_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_7
T_9_22_wire_logic_cluster/lc_6/out
T_9_22_lc_trk_g0_6
T_9_22_input_2_6
T_9_22_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_25
T_14_24_wire_logic_cluster/lc_1/cout
T_14_24_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.N_347
T_17_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g3_4
T_16_18_wire_logic_cluster/lc_7/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_2
T_20_18_wire_logic_cluster/lc_1/out
T_16_18_sp12_h_l_1
T_17_18_lc_trk_g0_5
T_17_18_wire_logic_cluster/lc_4/in_1

T_20_18_wire_logic_cluster/lc_1/out
T_16_18_sp12_h_l_1
T_17_18_lc_trk_g0_5
T_17_18_wire_logic_cluster/lc_2/in_1

T_20_18_wire_logic_cluster/lc_1/out
T_19_18_sp4_h_l_10
T_18_14_sp4_v_t_47
T_17_15_lc_trk_g3_7
T_17_15_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_20
T_12_19_wire_logic_cluster/lc_4/cout
T_12_19_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_1
T_9_15_wire_logic_cluster/lc_2/out
T_10_14_sp4_v_t_37
T_10_18_sp4_v_t_37
T_9_22_lc_trk_g1_0
T_9_22_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_26
T_10_21_wire_logic_cluster/lc_7/out
T_11_20_lc_trk_g3_7
T_11_20_wire_logic_cluster/lc_5/in_3

T_10_21_wire_logic_cluster/lc_7/out
T_11_18_sp4_v_t_39
T_11_14_sp4_v_t_39
T_10_16_lc_trk_g0_2
T_10_16_wire_logic_cluster/lc_0/in_0

End 

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_10
T_13_17_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g2_1
T_13_17_input_2_1
T_13_17_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_10
T_14_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_7
T_13_15_sp4_v_t_36
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_1/in_3

T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g3_1
T_14_15_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_1
T_20_16_wire_logic_cluster/lc_3/out
T_14_16_sp12_h_l_1
T_13_16_lc_trk_g0_1
T_13_16_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_1
T_21_16_wire_logic_cluster/lc_5/out
T_20_16_sp4_h_l_2
T_19_16_sp4_v_t_45
T_16_20_sp4_h_l_1
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_0/in_1

End 

Net : elapsed_time_ns_1_RNI3ET8E1_0_11
T_11_17_wire_logic_cluster/lc_2/out
T_11_16_lc_trk_g1_2
T_11_16_wire_logic_cluster/lc_6/in_3

T_11_17_wire_logic_cluster/lc_2/out
T_11_17_sp4_h_l_9
T_10_17_sp4_v_t_44
T_9_21_lc_trk_g2_1
T_9_21_wire_logic_cluster/lc_5/in_0

T_11_17_wire_logic_cluster/lc_2/out
T_11_15_sp12_v_t_23
T_11_18_lc_trk_g2_3
T_11_18_input_2_1
T_11_18_wire_logic_cluster/lc_1/in_2

T_11_17_wire_logic_cluster/lc_2/out
T_11_17_lc_trk_g0_2
T_11_17_input_2_2
T_11_17_wire_logic_cluster/lc_2/in_2

End 

Net : elapsed_time_ns_1_RNI0GIF91_0_26
T_16_17_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g2_2
T_16_17_wire_logic_cluster/lc_2/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_4
T_17_19_wire_logic_cluster/lc_1/out
T_17_18_lc_trk_g1_1
T_17_18_wire_logic_cluster/lc_3/in_3

T_17_19_wire_logic_cluster/lc_1/out
T_17_16_sp4_v_t_42
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_3/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.N_344_cascade_
T_17_18_wire_logic_cluster/lc_3/ltout
T_17_18_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst2.stoper_tr.un4_running_cry_c_RNO_2_16
T_15_17_wire_logic_cluster/lc_6/out
T_14_17_sp4_h_l_4
T_18_17_sp4_h_l_0
T_14_17_sp4_h_l_3
T_13_17_lc_trk_g1_3
T_13_17_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_7
T_10_18_wire_logic_cluster/lc_7/out
T_8_18_sp4_h_l_11
T_11_14_sp4_v_t_40
T_12_14_sp4_h_l_5
T_12_14_lc_trk_g1_0
T_12_14_wire_logic_cluster/lc_6/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_5
T_17_19_wire_logic_cluster/lc_2/out
T_17_18_lc_trk_g0_2
T_17_18_wire_logic_cluster/lc_3/in_1

T_17_19_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_44
T_17_17_lc_trk_g2_4
T_17_17_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_16
T_18_15_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_40
T_16_17_sp4_h_l_10
T_15_17_lc_trk_g0_2
T_15_17_input_2_6
T_15_17_wire_logic_cluster/lc_6/in_2

T_18_15_wire_logic_cluster/lc_6/out
T_19_13_sp4_v_t_40
T_16_17_sp4_h_l_10
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_22
T_8_25_wire_logic_cluster/lc_6/cout
T_8_25_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst2.stoper_hc.un4_running_cry_c_RNITOIN1Z0Z_28
T_11_16_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g2_3
T_12_17_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst2.stoper_hc.running_0_sqmuxa_i_cascade_
T_11_16_wire_logic_cluster/lc_2/ltout
T_11_16_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_i_a2_0Z0Z_2_cascade_
T_11_14_wire_logic_cluster/lc_5/ltout
T_11_14_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_8
T_8_23_wire_logic_cluster/lc_7/out
T_9_22_lc_trk_g2_7
T_9_22_wire_logic_cluster/lc_7/in_0

T_8_23_wire_logic_cluster/lc_7/out
T_8_23_lc_trk_g3_7
T_8_23_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_8
T_9_22_wire_logic_cluster/lc_7/out
T_9_22_lc_trk_g0_7
T_9_22_input_2_7
T_9_22_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_4
T_9_14_wire_logic_cluster/lc_7/out
T_9_9_sp12_v_t_22
T_9_21_sp12_v_t_22
T_9_22_lc_trk_g2_6
T_9_22_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_hc.N_267_iZ0Z_1
T_9_19_wire_logic_cluster/lc_1/out
T_9_20_lc_trk_g1_1
T_9_20_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_24
T_14_24_wire_logic_cluster/lc_0/cout
T_14_24_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst1.stoper_hc.running_0_sqmuxa_i_cascade_
T_8_22_wire_logic_cluster/lc_2/ltout
T_8_22_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_hc.un4_running_cry_c_RNIM9HS1Z0Z_28
T_8_22_wire_logic_cluster/lc_3/out
T_8_23_lc_trk_g0_3
T_8_23_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_19
T_12_19_wire_logic_cluster/lc_3/cout
T_12_19_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_12
T_12_18_wire_logic_cluster/lc_3/out
T_12_14_sp4_v_t_43
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_3/in_3

T_12_18_wire_logic_cluster/lc_3/out
T_12_18_lc_trk_g1_3
T_12_18_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_12
T_12_15_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g0_3
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_1
T_20_18_wire_logic_cluster/lc_0/out
T_17_18_sp12_h_l_0
T_17_18_lc_trk_g0_3
T_17_18_wire_logic_cluster/lc_4/in_3

T_20_18_wire_logic_cluster/lc_0/out
T_20_14_sp4_v_t_37
T_20_15_lc_trk_g2_5
T_20_15_input_2_7
T_20_15_wire_logic_cluster/lc_7/in_2

End 

Net : pwm_generator_inst.O_10
T_0_6_wire_mult/mult/O_10
T_0_5_sp4_v_t_36
T_0_9_sp4_v_t_36
T_1_13_sp4_h_l_7
T_4_13_sp4_v_t_42
T_4_17_lc_trk_g1_7
T_4_17_wire_logic_cluster/lc_1/in_3

T_0_6_wire_mult/mult/O_10
T_0_5_sp4_v_t_36
T_0_9_sp4_v_t_36
T_1_13_sp4_h_l_7
T_4_13_sp4_v_t_42
T_1_17_sp4_h_l_7
T_1_17_lc_trk_g0_2
T_1_17_input_2_6
T_1_17_wire_logic_cluster/lc_6/in_2

End 

Net : pwm_generator_inst.un15_threshold_acc_1_cry_11
T_3_16_wire_logic_cluster/lc_3/cout
T_3_16_wire_logic_cluster/lc_4/in_3

Net : pwm_generator_inst.un15_threshold_acc_1_cry_11_THRU_CO
T_3_16_wire_logic_cluster/lc_4/out
T_2_16_sp4_h_l_0
T_1_16_sp4_v_t_43
T_1_17_lc_trk_g3_3
T_1_17_wire_logic_cluster/lc_2/in_0

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_10
T_4_17_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g2_1
T_3_16_wire_logic_cluster/lc_2/in_1

T_4_17_wire_logic_cluster/lc_1/out
T_0_17_sp12_h_l_1
T_1_17_lc_trk_g1_5
T_1_17_wire_logic_cluster/lc_6/in_0

T_4_17_wire_logic_cluster/lc_1/out
T_4_17_lc_trk_g0_1
T_4_17_wire_logic_cluster/lc_1/in_0

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_f0_i_o2_0_0_6_cascade_
T_17_15_wire_logic_cluster/lc_2/ltout
T_17_15_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_0_0_c_RNO_0
T_14_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.running_0_sqmuxa_i_cascade_
T_14_20_wire_logic_cluster/lc_0/ltout
T_14_20_wire_logic_cluster/lc_1/in_2

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_8
T_3_16_wire_logic_cluster/lc_0/out
T_3_16_lc_trk_g3_0
T_3_16_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_generator_inst.O_8
T_0_6_wire_mult/mult/O_8
T_0_4_sp4_v_t_45
T_0_8_sp4_v_t_41
T_0_12_sp4_v_t_37
T_1_16_sp4_h_l_6
T_3_16_lc_trk_g2_3
T_3_16_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_2
T_20_16_wire_logic_cluster/lc_6/out
T_11_16_sp12_h_l_0
T_13_16_lc_trk_g1_7
T_13_16_wire_logic_cluster/lc_1/in_1

End 

Net : elapsed_time_ns_1_RNISBIF91_0_22
T_16_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_9
T_13_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g0_0
T_13_17_input_2_0
T_13_17_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_22
T_14_16_wire_logic_cluster/lc_6/cout
T_14_16_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_9
T_14_15_wire_logic_cluster/lc_0/out
T_14_13_sp4_v_t_45
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_0/in_0

T_14_15_wire_logic_cluster/lc_0/out
T_14_15_lc_trk_g3_0
T_14_15_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_7
T_15_20_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g1_6
T_15_20_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_7
T_14_21_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g3_6
T_15_20_wire_logic_cluster/lc_6/in_3

T_14_21_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g1_6
T_14_21_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst2.stoper_tr.un4_running_cry_c_RNIQU8A2Z0Z_28
T_13_14_wire_logic_cluster/lc_2/out
T_14_14_lc_trk_g0_2
T_14_14_input_2_2
T_14_14_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst2.stoper_tr.running_0_sqmuxa_i_cascade_
T_13_14_wire_logic_cluster/lc_1/ltout
T_13_14_wire_logic_cluster/lc_2/in_2

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_17_cascade_
T_2_17_wire_logic_cluster/lc_5/ltout
T_2_17_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_4
T_10_14_wire_logic_cluster/lc_7/out
T_10_14_sp4_h_l_3
T_12_14_lc_trk_g2_6
T_12_14_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_21
T_8_25_wire_logic_cluster/lc_5/cout
T_8_25_wire_logic_cluster/lc_6/in_3

Net : pwm_generator_inst.O_9
T_0_6_wire_mult/lc_1/out
T_0_3_sp12_v_t_22
T_0_12_sp4_v_t_36
T_1_16_sp4_h_l_7
T_3_16_lc_trk_g2_2
T_3_16_wire_logic_cluster/lc_1/in_3

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_9
T_3_16_wire_logic_cluster/lc_1/out
T_3_16_lc_trk_g1_1
T_3_16_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_2
T_11_13_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_13
T_12_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_13
T_12_18_wire_logic_cluster/lc_4/out
T_12_14_sp4_v_t_45
T_12_15_lc_trk_g2_5
T_12_15_wire_logic_cluster/lc_4/in_3

T_12_18_wire_logic_cluster/lc_4/out
T_12_18_lc_trk_g3_4
T_12_18_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_14_24_0_
T_14_24_wire_logic_cluster/carry_in_mux/cout
T_14_24_wire_logic_cluster/lc_0/in_3

Net : elapsed_time_ns_1_RNIJEKEE1_0_2_cascade_
T_10_13_wire_logic_cluster/lc_4/ltout
T_10_13_wire_logic_cluster/lc_5/in_2

End 

Net : elapsed_time_ns_1_RNIJEKEE1_0_2
T_10_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g0_4
T_10_13_wire_logic_cluster/lc_4/in_0

T_10_13_wire_logic_cluster/lc_4/out
T_10_13_lc_trk_g0_4
T_10_13_input_2_6
T_10_13_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_5
T_18_15_wire_logic_cluster/lc_4/out
T_19_15_sp4_h_l_8
T_15_15_sp4_h_l_8
T_14_15_sp4_v_t_39
T_13_16_lc_trk_g2_7
T_13_16_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_18
T_12_19_wire_logic_cluster/lc_2/cout
T_12_19_wire_logic_cluster/lc_3/in_3

Net : pwm_generator_inst.un15_threshold_acc_1_cry_9_THRU_CO
T_3_16_wire_logic_cluster/lc_2/out
T_3_13_sp4_v_t_44
T_0_17_sp4_h_l_2
T_1_17_lc_trk_g3_2
T_1_17_wire_logic_cluster/lc_6/in_1

End 

Net : pwm_generator_inst.un15_threshold_acc_1_cry_9
T_3_16_wire_logic_cluster/lc_1/cout
T_3_16_wire_logic_cluster/lc_2/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_12
T_14_15_wire_logic_cluster/lc_3/out
T_14_14_sp4_v_t_38
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_3/in_3

T_14_15_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g1_3
T_14_15_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_12
T_13_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_39
T_13_17_lc_trk_g2_7
T_13_17_input_2_3
T_13_17_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_3
T_18_13_wire_logic_cluster/lc_5/out
T_18_12_sp4_v_t_42
T_18_16_sp4_v_t_47
T_15_20_sp4_h_l_10
T_15_20_lc_trk_g0_7
T_15_20_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_19
T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_9_15_sp4_v_t_36
T_9_16_lc_trk_g3_4
T_9_16_input_2_7
T_9_16_wire_logic_cluster/lc_7/in_2

T_12_19_wire_logic_cluster/lc_2/out
T_11_18_lc_trk_g3_2
T_11_18_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_2/out
T_12_19_lc_trk_g1_2
T_12_19_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst2.stoper_hc.un4_running_cry_c_RNO_1_18
T_9_16_wire_logic_cluster/lc_7/out
T_7_16_sp12_h_l_1
T_12_16_lc_trk_g1_5
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_15
T_12_18_wire_logic_cluster/lc_6/out
T_12_12_sp12_v_t_23
T_12_15_lc_trk_g2_3
T_12_15_wire_logic_cluster/lc_6/in_3

T_12_18_wire_logic_cluster/lc_6/out
T_12_18_lc_trk_g1_6
T_12_18_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_15
T_12_15_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g0_6
T_12_15_input_2_6
T_12_15_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_18
T_11_18_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_36
T_9_16_sp4_h_l_7
T_9_16_lc_trk_g1_2
T_9_16_wire_logic_cluster/lc_7/in_0

T_11_18_wire_logic_cluster/lc_4/out
T_11_18_lc_trk_g0_4
T_11_18_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_21
T_14_16_wire_logic_cluster/lc_5/cout
T_14_16_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_7
T_20_16_wire_logic_cluster/lc_0/out
T_17_16_sp12_h_l_0
T_5_16_sp12_h_l_0
T_13_16_lc_trk_g0_3
T_13_16_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_hc.un4_running_lt16
T_9_25_wire_logic_cluster/lc_3/out
T_9_24_sp4_v_t_38
T_9_20_sp4_v_t_43
T_9_23_lc_trk_g0_3
T_9_23_input_2_7
T_9_23_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_16
T_9_18_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_43
T_10_21_sp4_v_t_43
T_9_25_lc_trk_g1_6
T_9_25_input_2_3
T_9_25_wire_logic_cluster/lc_3/in_2

T_9_18_wire_logic_cluster/lc_5/out
T_10_17_sp4_v_t_43
T_10_21_sp4_v_t_43
T_9_25_lc_trk_g1_6
T_9_25_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_16
T_14_15_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_47
T_15_17_lc_trk_g0_7
T_15_17_wire_logic_cluster/lc_6/in_1

T_14_15_wire_logic_cluster/lc_7/out
T_15_14_sp4_v_t_47
T_15_17_lc_trk_g0_7
T_15_17_wire_logic_cluster/lc_7/in_0

T_14_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g3_7
T_14_15_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_3
T_9_14_wire_logic_cluster/lc_2/out
T_9_12_sp12_v_t_23
T_9_22_lc_trk_g3_4
T_9_22_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_18
T_12_19_wire_logic_cluster/lc_1/out
T_12_16_sp4_v_t_42
T_9_16_sp4_h_l_1
T_9_16_lc_trk_g0_4
T_9_16_wire_logic_cluster/lc_7/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_12_16_sp4_v_t_42
T_11_18_lc_trk_g0_7
T_11_18_input_2_5
T_11_18_wire_logic_cluster/lc_5/in_2

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g3_1
T_12_19_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_8
T_14_21_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g2_7
T_15_20_wire_logic_cluster/lc_7/in_0

T_14_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g3_7
T_14_21_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_8
T_15_20_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.N_347_cascade_
T_17_18_wire_logic_cluster/lc_4/ltout
T_17_18_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_hc.un4_running_cry_c_RNOZ0Z_16
T_9_25_wire_logic_cluster/lc_6/out
T_9_19_sp12_v_t_23
T_9_23_lc_trk_g2_0
T_9_23_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_20
T_8_25_wire_logic_cluster/lc_4/cout
T_8_25_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_16
T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_4/in_0

T_9_16_wire_logic_cluster/lc_2/out
T_9_16_lc_trk_g0_2
T_9_16_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_3
T_11_14_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g1_4
T_12_14_wire_logic_cluster/lc_2/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.N_351
T_16_19_wire_logic_cluster/lc_4/out
T_17_18_lc_trk_g3_4
T_17_18_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst2.stoper_tr.un4_running_lt16
T_15_17_wire_logic_cluster/lc_7/out
T_13_17_sp12_h_l_1
T_13_17_lc_trk_g1_2
T_13_17_input_2_7
T_13_17_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_17
T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g2_5
T_9_16_wire_logic_cluster/lc_3/in_0

T_9_16_wire_logic_cluster/lc_5/out
T_9_16_lc_trk_g2_5
T_9_16_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_6
T_9_14_wire_logic_cluster/lc_5/out
T_10_14_sp4_h_l_10
T_9_14_sp4_v_t_41
T_9_18_sp4_v_t_42
T_9_22_lc_trk_g1_7
T_9_22_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_9_13_0_
T_9_13_wire_logic_cluster/carry_in_mux/cout
T_9_13_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_31
T_9_13_wire_logic_cluster/lc_0/out
T_8_12_lc_trk_g2_0
T_8_12_input_2_6
T_8_12_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator1_10
T_11_9_wire_logic_cluster/lc_2/out
T_11_8_sp4_v_t_36
T_10_12_lc_trk_g1_1
T_10_12_input_2_0
T_10_12_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.PI_CTRL.error_control_RNI7T941Z0Z_10
T_10_12_wire_logic_cluster/lc_0/out
T_10_9_sp4_v_t_40
T_7_9_sp4_h_l_11
T_9_9_lc_trk_g3_6
T_9_9_input_2_7
T_9_9_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_9
T_11_9_wire_logic_cluster/lc_1/cout
T_11_9_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_0
T_11_8_wire_logic_cluster/lc_0/out
T_11_8_lc_trk_g3_0
T_11_8_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_0
T_14_10_wire_logic_cluster/lc_7/out
T_14_8_sp4_v_t_43
T_11_8_sp4_h_l_6
T_11_8_lc_trk_g0_3
T_11_8_wire_logic_cluster/lc_0/in_3

T_14_10_wire_logic_cluster/lc_7/out
T_14_9_sp4_v_t_46
T_11_9_sp4_h_l_11
T_7_9_sp4_h_l_7
T_7_9_lc_trk_g1_2
T_7_9_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_17
T_12_19_wire_logic_cluster/lc_1/cout
T_12_19_wire_logic_cluster/lc_2/in_3

Net : phase_controller_inst2.stoper_hc.accumulated_time_i_14
T_12_15_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g0_5
T_12_15_input_2_5
T_12_15_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_14
T_12_18_wire_logic_cluster/lc_5/out
T_13_14_sp4_v_t_46
T_12_15_lc_trk_g3_6
T_12_15_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_5/out
T_12_18_lc_trk_g1_5
T_12_18_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.un1_delay_tr_0_sqmuxa_i_a2_1_4
T_17_18_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g3_2
T_16_18_wire_logic_cluster/lc_1/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.N_390_cascade_
T_16_18_wire_logic_cluster/lc_1/ltout
T_16_18_wire_logic_cluster/lc_2/in_2

End 

Net : elapsed_time_ns_1_RNIGK2591_0_8
T_20_13_wire_logic_cluster/lc_4/out
T_20_12_sp4_v_t_40
T_17_16_sp4_h_l_10
T_18_16_lc_trk_g3_2
T_18_16_wire_logic_cluster/lc_5/in_0

T_20_13_wire_logic_cluster/lc_4/out
T_20_12_sp4_v_t_40
T_17_16_sp4_h_l_10
T_16_16_sp4_v_t_41
T_15_19_lc_trk_g3_1
T_15_19_wire_logic_cluster/lc_5/in_1

T_20_13_wire_logic_cluster/lc_4/out
T_20_11_sp4_v_t_37
T_17_15_sp4_h_l_5
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_3/in_3

T_20_13_wire_logic_cluster/lc_4/out
T_20_13_lc_trk_g0_4
T_20_13_wire_logic_cluster/lc_4/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_9
T_10_19_wire_logic_cluster/lc_6/out
T_11_17_sp4_v_t_40
T_11_13_sp4_v_t_40
T_11_14_lc_trk_g2_0
T_11_14_wire_logic_cluster/lc_0/in_0

T_10_19_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g3_6
T_9_19_input_2_3
T_9_19_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un6_elapsed_time_trlto30_15
T_11_14_wire_logic_cluster/lc_0/out
T_11_12_sp4_v_t_45
T_8_16_sp4_h_l_1
T_10_16_lc_trk_g2_4
T_10_16_wire_logic_cluster/lc_2/in_0

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_13
T_14_15_wire_logic_cluster/lc_4/out
T_14_13_sp4_v_t_37
T_13_17_lc_trk_g1_0
T_13_17_wire_logic_cluster/lc_4/in_3

T_14_15_wire_logic_cluster/lc_4/out
T_14_15_lc_trk_g3_4
T_14_15_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_4
T_20_16_wire_logic_cluster/lc_7/out
T_10_16_sp12_h_l_1
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_13
T_13_17_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_36
T_13_17_lc_trk_g1_1
T_13_17_input_2_4
T_13_17_wire_logic_cluster/lc_4/in_2

End 

Net : elapsed_time_ns_1_RNIOJKEE1_0_7
T_10_15_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_38
T_11_14_sp4_h_l_8
T_11_14_lc_trk_g1_5
T_11_14_wire_logic_cluster/lc_5/in_1

T_10_15_wire_logic_cluster/lc_3/out
T_10_15_sp4_h_l_11
T_6_15_sp4_h_l_11
T_5_15_sp4_v_t_46
T_4_17_lc_trk_g0_0
T_4_17_wire_logic_cluster/lc_5/in_1

T_10_15_wire_logic_cluster/lc_3/out
T_10_14_sp4_v_t_38
T_10_18_lc_trk_g1_3
T_10_18_wire_logic_cluster/lc_7/in_3

T_10_15_wire_logic_cluster/lc_3/out
T_10_15_lc_trk_g1_3
T_10_15_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_11
T_13_17_wire_logic_cluster/lc_2/out
T_13_17_lc_trk_g0_2
T_13_17_input_2_2
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_20
T_14_16_wire_logic_cluster/lc_4/cout
T_14_16_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_11
T_14_15_wire_logic_cluster/lc_2/out
T_14_14_sp4_v_t_36
T_13_17_lc_trk_g2_4
T_13_17_wire_logic_cluster/lc_2/in_0

T_14_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_2
T_18_17_wire_logic_cluster/lc_3/out
T_19_16_sp4_v_t_39
T_16_20_sp4_h_l_7
T_15_20_lc_trk_g1_7
T_15_20_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_8
T_10_19_wire_logic_cluster/lc_5/out
T_11_17_sp4_v_t_38
T_11_13_sp4_v_t_38
T_11_14_lc_trk_g2_6
T_11_14_input_2_0
T_11_14_wire_logic_cluster/lc_0/in_2

T_10_19_wire_logic_cluster/lc_5/out
T_11_15_sp4_v_t_46
T_11_17_lc_trk_g3_3
T_11_17_wire_logic_cluster/lc_3/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_7
T_10_19_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_36
T_11_13_sp4_v_t_41
T_11_14_lc_trk_g2_1
T_11_14_wire_logic_cluster/lc_0/in_1

T_10_19_wire_logic_cluster/lc_4/out
T_11_17_sp4_v_t_36
T_11_13_sp4_v_t_44
T_10_15_lc_trk_g0_2
T_10_15_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst1.stoper_tr.N_242_cascade_
T_15_16_wire_logic_cluster/lc_2/ltout
T_15_16_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_8
T_11_18_wire_logic_cluster/lc_6/out
T_12_15_sp4_v_t_37
T_12_11_sp4_v_t_38
T_12_14_lc_trk_g0_6
T_12_14_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_f0_0_0Z0Z_1_cascade_
T_10_14_wire_logic_cluster/lc_2/ltout
T_10_14_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_ns_1_RNI76C4NZ0Z_31_cascade_
T_10_17_wire_logic_cluster/lc_5/ltout
T_10_17_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_3
T_17_19_wire_logic_cluster/lc_0/out
T_17_18_lc_trk_g0_0
T_17_18_wire_logic_cluster/lc_4/in_0

T_17_19_wire_logic_cluster/lc_0/out
T_17_18_lc_trk_g0_0
T_17_18_wire_logic_cluster/lc_2/in_0

T_17_19_wire_logic_cluster/lc_0/out
T_17_7_sp12_v_t_23
T_17_15_lc_trk_g2_0
T_17_15_input_2_4
T_17_15_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_i_a2_2_0_2_cascade_
T_17_15_wire_logic_cluster/lc_1/ltout
T_17_15_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_19
T_8_25_wire_logic_cluster/lc_3/cout
T_8_25_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_3
T_10_19_wire_logic_cluster/lc_0/out
T_10_15_sp4_v_t_37
T_10_11_sp4_v_t_38
T_10_13_lc_trk_g3_3
T_10_13_wire_logic_cluster/lc_0/in_0

T_10_19_wire_logic_cluster/lc_0/out
T_10_15_sp4_v_t_37
T_10_11_sp4_v_t_37
T_9_14_lc_trk_g2_5
T_9_14_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_16_cascade_
T_2_17_wire_logic_cluster/lc_3/ltout
T_2_17_wire_logic_cluster/lc_4/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr9lto14
T_17_20_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g3_3
T_16_19_wire_logic_cluster/lc_2/in_0

T_17_20_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_42
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_2/in_3

T_17_20_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_42
T_17_18_lc_trk_g0_7
T_17_18_wire_logic_cluster/lc_6/in_1

T_17_20_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_43
T_16_18_lc_trk_g1_6
T_16_18_wire_logic_cluster/lc_5/in_0

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_9
T_8_24_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g3_0
T_9_23_wire_logic_cluster/lc_0/in_3

T_8_24_wire_logic_cluster/lc_0/out
T_8_24_lc_trk_g3_0
T_8_24_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_9
T_9_23_wire_logic_cluster/lc_0/out
T_9_23_lc_trk_g0_0
T_9_23_input_2_0
T_9_23_wire_logic_cluster/lc_0/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_4
T_10_19_wire_logic_cluster/lc_1/out
T_11_15_sp4_v_t_38
T_11_11_sp4_v_t_43
T_10_13_lc_trk_g0_6
T_10_13_input_2_0
T_10_13_wire_logic_cluster/lc_0/in_2

T_10_19_wire_logic_cluster/lc_1/out
T_10_19_sp4_h_l_7
T_9_15_sp4_v_t_37
T_9_17_lc_trk_g3_0
T_9_17_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr9lto9
T_17_19_wire_logic_cluster/lc_6/out
T_16_19_lc_trk_g2_6
T_16_19_input_2_2
T_16_19_wire_logic_cluster/lc_2/in_2

T_17_19_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g0_6
T_17_18_input_2_2
T_17_18_wire_logic_cluster/lc_2/in_2

T_17_19_wire_logic_cluster/lc_6/out
T_17_18_lc_trk_g1_6
T_17_18_wire_logic_cluster/lc_5/in_0

T_17_19_wire_logic_cluster/lc_6/out
T_17_18_sp4_v_t_44
T_14_18_sp4_h_l_9
T_15_18_lc_trk_g2_1
T_15_18_wire_logic_cluster/lc_7/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr9lto6
T_17_19_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_2/in_1

T_17_19_wire_logic_cluster/lc_3/out
T_16_19_lc_trk_g2_3
T_16_19_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_5/in_1

T_17_19_wire_logic_cluster/lc_3/out
T_18_15_sp4_v_t_42
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_16
T_12_19_wire_logic_cluster/lc_0/cout
T_12_19_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator1_9
T_11_9_wire_logic_cluster/lc_1/out
T_11_7_sp4_v_t_47
T_8_11_sp4_h_l_10
T_8_11_lc_trk_g0_7
T_8_11_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_8
T_11_9_wire_logic_cluster/lc_0/cout
T_11_9_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.error_control_RNILF8UZ0Z_9
T_8_11_wire_logic_cluster/lc_0/out
T_9_8_sp4_v_t_41
T_9_9_lc_trk_g3_1
T_9_9_input_2_6
T_9_9_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_7
T_4_17_wire_logic_cluster/lc_5/out
T_5_16_sp4_v_t_43
T_6_20_sp4_h_l_0
T_9_20_sp4_v_t_37
T_9_22_lc_trk_g3_0
T_9_22_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_19
T_14_16_wire_logic_cluster/lc_3/cout
T_14_16_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_17
T_14_16_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g2_0
T_15_17_wire_logic_cluster/lc_6/in_0

T_14_16_wire_logic_cluster/lc_0/out
T_15_17_lc_trk_g2_0
T_15_17_wire_logic_cluster/lc_7/in_3

T_14_16_wire_logic_cluster/lc_0/out
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.N_390
T_16_18_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_7/in_3

T_16_18_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g1_1
T_16_17_wire_logic_cluster/lc_1/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.un6_elapsed_time_trlto30_16_cascade_
T_11_17_wire_logic_cluster/lc_4/ltout
T_11_17_wire_logic_cluster/lc_5/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_17
T_10_20_wire_logic_cluster/lc_6/out
T_10_17_sp4_v_t_36
T_11_17_sp4_h_l_1
T_11_17_lc_trk_g0_4
T_11_17_wire_logic_cluster/lc_4/in_0

T_10_20_wire_logic_cluster/lc_6/out
T_9_20_sp12_h_l_0
T_8_8_sp12_v_t_23
T_8_14_lc_trk_g3_4
T_8_14_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_5
T_9_15_wire_logic_cluster/lc_3/out
T_9_14_sp12_v_t_22
T_9_22_lc_trk_g2_1
T_9_22_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_i_a2_0_0_2_cascade_
T_18_16_wire_logic_cluster/lc_5/ltout
T_18_16_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_10
T_10_19_wire_logic_cluster/lc_7/out
T_11_17_sp4_v_t_42
T_11_13_sp4_v_t_42
T_11_14_lc_trk_g3_2
T_11_14_wire_logic_cluster/lc_0/in_3

T_10_19_wire_logic_cluster/lc_7/out
T_11_17_sp4_v_t_42
T_11_13_sp4_v_t_42
T_11_16_lc_trk_g0_2
T_11_16_wire_logic_cluster/lc_5/in_3

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_4
T_3_15_wire_logic_cluster/lc_4/out
T_3_15_lc_trk_g3_4
T_3_15_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_generator_inst.O_4
T_0_5_wire_mult/mult/O_4
T_0_5_sp12_h_l_15
T_4_5_sp12_v_t_23
T_4_13_sp4_v_t_37
T_3_15_lc_trk_g1_0
T_3_15_wire_logic_cluster/lc_4/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr_1_sqmuxa_cascade_
T_16_18_wire_logic_cluster/lc_3/ltout
T_16_18_wire_logic_cluster/lc_4/in_2

End 

Net : elapsed_time_ns_1_RNI6565M1_0_14_cascade_
T_16_18_wire_logic_cluster/lc_4/ltout
T_16_18_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_18
T_8_25_wire_logic_cluster/lc_2/cout
T_8_25_wire_logic_cluster/lc_3/in_3

Net : elapsed_time_ns_1_RNI7JU8E1_0_24
T_10_16_wire_logic_cluster/lc_6/out
T_10_15_lc_trk_g0_6
T_10_15_wire_logic_cluster/lc_5/in_3

T_10_16_wire_logic_cluster/lc_6/out
T_10_16_lc_trk_g2_6
T_10_16_wire_logic_cluster/lc_6/in_0

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_10
T_8_24_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g3_1
T_9_23_wire_logic_cluster/lc_1/in_3

T_8_24_wire_logic_cluster/lc_1/out
T_8_24_lc_trk_g3_1
T_8_24_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_10
T_9_23_wire_logic_cluster/lc_1/out
T_9_23_lc_trk_g2_1
T_9_23_input_2_1
T_9_23_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_17
T_10_23_wire_logic_cluster/lc_2/out
T_10_22_sp4_v_t_36
T_9_25_lc_trk_g2_4
T_9_25_input_2_6
T_9_25_wire_logic_cluster/lc_6/in_2

T_10_23_wire_logic_cluster/lc_2/out
T_10_22_sp4_v_t_36
T_9_25_lc_trk_g2_4
T_9_25_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_22
T_14_23_wire_logic_cluster/lc_6/cout
T_14_23_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_19
T_9_16_wire_logic_cluster/lc_6/out
T_8_16_sp4_h_l_4
T_11_16_sp4_v_t_41
T_11_18_lc_trk_g2_4
T_11_18_wire_logic_cluster/lc_5/in_3

T_9_16_wire_logic_cluster/lc_6/out
T_9_16_lc_trk_g2_6
T_9_16_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst2.stoper_hc.un4_running_lt18
T_11_18_wire_logic_cluster/lc_5/out
T_12_14_sp4_v_t_46
T_12_16_lc_trk_g2_3
T_12_16_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_7
T_3_15_wire_logic_cluster/lc_7/out
T_3_15_lc_trk_g3_7
T_3_15_wire_logic_cluster/lc_7/in_1

End 

Net : pwm_generator_inst.O_7
T_0_5_wire_mult/lc_7/out
T_0_4_sp4_v_t_46
T_0_8_sp4_v_t_42
T_1_12_sp4_h_l_1
T_4_12_sp4_v_t_43
T_3_15_lc_trk_g3_3
T_3_15_wire_logic_cluster/lc_7/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_18
T_10_20_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_38
T_11_17_sp4_h_l_8
T_11_17_lc_trk_g1_5
T_11_17_input_2_4
T_11_17_wire_logic_cluster/lc_4/in_2

T_10_20_wire_logic_cluster/lc_7/out
T_10_17_sp4_v_t_38
T_7_17_sp4_h_l_9
T_9_17_lc_trk_g3_4
T_9_17_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_12_19_0_
T_12_19_wire_logic_cluster/carry_in_mux/cout
T_12_19_wire_logic_cluster/lc_0/in_3

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_4
T_18_17_wire_logic_cluster/lc_0/out
T_17_17_sp4_h_l_8
T_16_17_sp4_v_t_45
T_15_20_lc_trk_g3_5
T_15_20_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_generator_inst.O_6
T_0_5_wire_mult/lc_6/out
T_0_4_sp4_v_t_44
T_0_8_sp4_v_t_40
T_1_12_sp4_h_l_11
T_4_12_sp4_v_t_46
T_3_15_lc_trk_g3_6
T_3_15_wire_logic_cluster/lc_6/in_3

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_6
T_3_15_wire_logic_cluster/lc_6/out
T_3_15_lc_trk_g1_6
T_3_15_wire_logic_cluster/lc_6/in_1

End 

Net : elapsed_time_ns_1_RNICG2591_0_4
T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g2_3
T_17_17_wire_logic_cluster/lc_3/in_0

T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp4_v_t_38
T_18_16_sp4_h_l_8
T_20_16_lc_trk_g2_5
T_20_16_input_2_7
T_20_16_wire_logic_cluster/lc_7/in_2

T_17_17_wire_logic_cluster/lc_3/out
T_18_17_lc_trk_g0_3
T_18_17_wire_logic_cluster/lc_0/in_3

End 

Net : elapsed_time_ns_1_RNICG2591_0_4_cascade_
T_17_17_wire_logic_cluster/lc_3/ltout
T_17_17_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_i_a2_1_3Z0Z_2_cascade_
T_17_17_wire_logic_cluster/lc_4/ltout
T_17_17_wire_logic_cluster/lc_5/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.N_365_clk_cascade_
T_10_17_wire_logic_cluster/lc_3/ltout
T_10_17_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_8
T_18_15_wire_logic_cluster/lc_3/out
T_18_12_sp4_v_t_46
T_15_16_sp4_h_l_4
T_11_16_sp4_h_l_0
T_13_16_lc_trk_g3_5
T_13_16_wire_logic_cluster/lc_7/in_1

End 

Net : elapsed_time_ns_1_RNI1I3CP1_0_9
T_9_19_wire_logic_cluster/lc_4/out
T_10_15_sp4_v_t_44
T_10_11_sp4_v_t_44
T_10_13_lc_trk_g2_1
T_10_13_wire_logic_cluster/lc_2/in_1

T_9_19_wire_logic_cluster/lc_4/out
T_10_15_sp4_v_t_44
T_10_11_sp4_v_t_44
T_10_14_lc_trk_g1_4
T_10_14_wire_logic_cluster/lc_0/in_3

T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g2_4
T_9_19_wire_logic_cluster/lc_2/in_0

T_9_19_wire_logic_cluster/lc_4/out
T_9_20_lc_trk_g0_4
T_9_20_wire_logic_cluster/lc_5/in_3

T_9_19_wire_logic_cluster/lc_4/out
T_9_19_lc_trk_g2_4
T_9_19_wire_logic_cluster/lc_3/in_1

End 

Net : elapsed_time_ns_1_RNIPKKEE1_0_8
T_11_17_wire_logic_cluster/lc_3/out
T_11_8_sp12_v_t_22
T_11_14_lc_trk_g2_5
T_11_14_wire_logic_cluster/lc_5/in_0

T_11_17_wire_logic_cluster/lc_3/out
T_11_16_sp4_v_t_38
T_11_20_sp4_v_t_46
T_10_23_lc_trk_g3_6
T_10_23_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_3/out
T_11_18_lc_trk_g0_3
T_11_18_wire_logic_cluster/lc_6/in_3

T_11_17_wire_logic_cluster/lc_3/out
T_11_16_sp4_v_t_38
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_3/in_1

End 

Net : elapsed_time_ns_1_RNIUE3CP1_0_6
T_9_14_wire_logic_cluster/lc_4/out
T_10_14_sp4_h_l_8
T_11_14_lc_trk_g3_0
T_11_14_input_2_5
T_11_14_wire_logic_cluster/lc_5/in_2

T_9_14_wire_logic_cluster/lc_4/out
T_9_14_lc_trk_g3_4
T_9_14_wire_logic_cluster/lc_3/in_0

T_9_14_wire_logic_cluster/lc_4/out
T_10_14_sp4_h_l_8
T_11_14_lc_trk_g3_0
T_11_14_wire_logic_cluster/lc_7/in_0

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_18
T_14_16_wire_logic_cluster/lc_2/cout
T_14_16_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_6
T_18_16_wire_logic_cluster/lc_7/out
T_8_16_sp12_h_l_1
T_13_16_lc_trk_g0_5
T_13_16_input_2_5
T_13_16_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_hc.N_328_cascade_
T_11_14_wire_logic_cluster/lc_6/ltout
T_11_14_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_11
T_9_23_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g1_2
T_9_23_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_11
T_8_24_wire_logic_cluster/lc_2/out
T_9_23_lc_trk_g3_2
T_9_23_wire_logic_cluster/lc_2/in_3

T_8_24_wire_logic_cluster/lc_2/out
T_8_24_lc_trk_g1_2
T_8_24_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_17
T_8_25_wire_logic_cluster/lc_1/cout
T_8_25_wire_logic_cluster/lc_2/in_3

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_17
T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g0_5
T_15_17_wire_logic_cluster/lc_6/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g0_5
T_15_17_input_2_7
T_15_17_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_9
T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g0_0
T_15_21_input_2_0
T_15_21_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_9
T_14_22_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g2_0
T_15_21_wire_logic_cluster/lc_0/in_0

T_14_22_wire_logic_cluster/lc_0/out
T_14_22_lc_trk_g3_0
T_14_22_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_21
T_14_23_wire_logic_cluster/lc_5/cout
T_14_23_wire_logic_cluster/lc_6/in_3

Net : pwm_generator_inst.O_5
T_0_5_wire_mult/lc_5/out
T_0_5_sp12_h_l_17
T_3_5_sp12_v_t_22
T_3_15_lc_trk_g3_5
T_3_15_wire_logic_cluster/lc_5/in_3

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_5
T_3_15_wire_logic_cluster/lc_5/out
T_3_15_lc_trk_g1_5
T_3_15_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_1
T_12_10_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_39
T_11_8_lc_trk_g0_2
T_11_8_wire_logic_cluster/lc_1/in_3

T_12_10_wire_logic_cluster/lc_1/out
T_12_6_sp4_v_t_39
T_9_6_sp4_h_l_2
T_5_6_sp4_h_l_5
T_5_6_lc_trk_g1_0
T_5_6_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst1.stoper_hc.N_316
T_9_17_wire_logic_cluster/lc_4/out
T_10_15_sp4_v_t_36
T_10_19_sp4_v_t_44
T_10_23_lc_trk_g0_1
T_10_23_wire_logic_cluster/lc_4/in_1

T_9_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_0
T_11_17_sp4_v_t_37
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_1/in_1

T_9_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_0
T_11_17_sp4_v_t_37
T_11_18_lc_trk_g3_5
T_11_18_input_2_0
T_11_18_wire_logic_cluster/lc_0/in_2

T_9_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_0
T_11_17_sp4_v_t_37
T_11_18_lc_trk_g3_5
T_11_18_input_2_2
T_11_18_wire_logic_cluster/lc_2/in_2

T_9_17_wire_logic_cluster/lc_4/out
T_10_15_sp4_v_t_36
T_10_19_sp4_v_t_44
T_9_21_lc_trk_g0_2
T_9_21_input_2_2
T_9_21_wire_logic_cluster/lc_2/in_2

T_9_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_0
T_11_17_sp4_v_t_37
T_11_18_lc_trk_g3_5
T_11_18_wire_logic_cluster/lc_3/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_10_15_sp4_v_t_36
T_10_19_sp4_v_t_44
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_5/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_10_15_sp4_v_t_36
T_10_19_sp4_v_t_44
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_1/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_10_15_sp4_v_t_36
T_10_19_sp4_v_t_44
T_9_21_lc_trk_g0_2
T_9_21_wire_logic_cluster/lc_3/in_3

T_9_17_wire_logic_cluster/lc_4/out
T_10_15_sp4_v_t_36
T_9_19_lc_trk_g1_1
T_9_19_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst1.stoper_hc.target_time_4_f0_i_o2Z0Z_9_cascade_
T_9_17_wire_logic_cluster/lc_3/ltout
T_9_17_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_1
T_11_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g1_1
T_11_8_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.un1_delay_tr_0_sqmuxa_i_a2_1_5
T_16_19_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g1_3
T_16_18_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_6
T_11_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g0_7
T_12_14_input_2_5
T_12_14_wire_logic_cluster/lc_5/in_2

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_0
T_3_15_wire_logic_cluster/lc_0/out
T_3_15_lc_trk_g3_0
T_3_15_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_generator_inst.O_0
T_0_5_wire_mult/mult/O_0
T_0_3_sp4_v_t_45
T_0_7_sp4_v_t_41
T_0_11_sp4_v_t_41
T_1_15_sp4_h_l_4
T_3_15_lc_trk_g2_1
T_3_15_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_16_THRU_CO
T_11_10_wire_logic_cluster/lc_1/out
T_11_10_sp4_h_l_7
T_10_10_lc_trk_g1_7
T_10_10_input_2_2
T_10_10_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_16
T_11_10_wire_logic_cluster/lc_0/cout
T_11_10_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_16_c_RNIH73IZ0
T_10_10_wire_logic_cluster/lc_2/out
T_10_9_sp4_v_t_36
T_9_10_lc_trk_g2_4
T_9_10_input_2_6
T_9_10_wire_logic_cluster/lc_6/in_2

End 

Net : pwm_generator_inst.O_3
T_0_5_wire_mult/lc_3/out
T_0_4_sp12_v_t_22
T_0_11_sp4_v_t_38
T_1_15_sp4_h_l_9
T_3_15_lc_trk_g2_4
T_3_15_wire_logic_cluster/lc_3/in_3

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_3
T_3_15_wire_logic_cluster/lc_3/out
T_3_15_lc_trk_g1_3
T_3_15_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_14
T_13_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g0_5
T_13_17_input_2_5
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_17
T_14_16_wire_logic_cluster/lc_1/cout
T_14_16_wire_logic_cluster/lc_2/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_14
T_14_15_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_42
T_13_17_lc_trk_g3_2
T_13_17_wire_logic_cluster/lc_5/in_0

T_14_15_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g1_5
T_14_15_wire_logic_cluster/lc_5/in_1

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_2
T_3_15_wire_logic_cluster/lc_2/out
T_3_15_lc_trk_g1_2
T_3_15_wire_logic_cluster/lc_2/in_1

End 

Net : pwm_generator_inst.O_2
T_0_5_wire_mult/mult/O_2
T_0_3_sp12_v_t_23
T_1_15_sp12_h_l_0
T_3_15_lc_trk_g0_7
T_3_15_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_f0_i_a2Z0Z_6_cascade_
T_18_16_wire_logic_cluster/lc_6/ltout
T_18_16_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_16
T_10_20_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_46
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_4/in_1

T_10_20_wire_logic_cluster/lc_5/out
T_11_16_sp4_v_t_46
T_8_16_sp4_h_l_5
T_9_16_lc_trk_g3_5
T_9_16_wire_logic_cluster/lc_0/in_0

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_15_cascade_
T_2_17_wire_logic_cluster/lc_1/ltout
T_2_17_wire_logic_cluster/lc_2/in_2

End 

Net : pwm_generator_inst.un15_threshold_acc_1_axb_1
T_3_15_wire_logic_cluster/lc_1/out
T_3_15_lc_trk_g3_1
T_3_15_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_generator_inst.O_1
T_0_5_wire_mult/lc_1/out
T_0_2_sp12_v_t_22
T_0_11_sp4_v_t_36
T_1_15_sp4_h_l_7
T_3_15_lc_trk_g2_2
T_3_15_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst2.stoper_tr.un4_running_df26
T_12_12_wire_logic_cluster/lc_0/out
T_13_10_sp4_v_t_44
T_13_14_sp4_v_t_37
T_13_18_lc_trk_g1_0
T_13_18_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_26
T_14_17_wire_logic_cluster/lc_1/out
T_13_17_sp4_h_l_10
T_12_13_sp4_v_t_38
T_12_9_sp4_v_t_43
T_12_12_lc_trk_g0_3
T_12_12_wire_logic_cluster/lc_0/in_3

T_14_17_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g3_1
T_14_17_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_16
T_8_24_wire_logic_cluster/lc_7/out
T_9_25_lc_trk_g2_7
T_9_25_wire_logic_cluster/lc_3/in_0

T_8_24_wire_logic_cluster/lc_7/out
T_9_25_lc_trk_g2_7
T_9_25_wire_logic_cluster/lc_6/in_3

T_8_24_wire_logic_cluster/lc_7/out
T_8_24_lc_trk_g3_7
T_8_24_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_12
T_8_24_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g3_3
T_9_23_wire_logic_cluster/lc_3/in_3

T_8_24_wire_logic_cluster/lc_3/out
T_8_24_lc_trk_g1_3
T_8_24_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_12
T_9_23_wire_logic_cluster/lc_3/out
T_9_23_lc_trk_g1_3
T_9_23_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.stoper_hc.un4_running_df20
T_13_20_wire_logic_cluster/lc_7/out
T_13_18_sp4_v_t_43
T_13_14_sp4_v_t_43
T_12_16_lc_trk_g0_6
T_12_16_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.un4_running_cry_c_RNO_0Z0Z_16
T_15_23_wire_logic_cluster/lc_1/out
T_15_21_sp4_v_t_47
T_16_21_sp4_h_l_10
T_15_21_lc_trk_g1_2
T_15_21_input_2_7
T_15_21_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_16
T_14_22_wire_logic_cluster/lc_7/out
T_15_20_sp4_v_t_42
T_15_23_lc_trk_g1_2
T_15_23_wire_logic_cluster/lc_1/in_0

T_14_22_wire_logic_cluster/lc_7/out
T_15_20_sp4_v_t_42
T_15_23_lc_trk_g1_2
T_15_23_wire_logic_cluster/lc_0/in_3

T_14_22_wire_logic_cluster/lc_7/out
T_14_22_lc_trk_g3_7
T_14_22_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_20
T_12_19_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g3_3
T_13_20_wire_logic_cluster/lc_7/in_3

T_12_19_wire_logic_cluster/lc_3/out
T_12_19_lc_trk_g1_3
T_12_19_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_16
T_8_25_wire_logic_cluster/lc_0/cout
T_8_25_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_17
T_8_25_wire_logic_cluster/lc_0/out
T_9_25_lc_trk_g0_0
T_9_25_wire_logic_cluster/lc_6/in_0

T_8_25_wire_logic_cluster/lc_0/out
T_9_25_lc_trk_g0_0
T_9_25_wire_logic_cluster/lc_3/in_1

T_8_25_wire_logic_cluster/lc_0/out
T_8_25_lc_trk_g3_0
T_8_25_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_9
T_9_19_wire_logic_cluster/lc_2/out
T_10_15_sp4_v_t_40
T_11_15_sp4_h_l_10
T_12_15_lc_trk_g3_2
T_12_15_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_10
T_14_22_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g2_1
T_15_21_wire_logic_cluster/lc_1/in_0

T_14_22_wire_logic_cluster/lc_1/out
T_14_22_lc_trk_g3_1
T_14_22_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_10
T_15_21_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g0_1
T_15_21_input_2_1
T_15_21_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_20
T_14_23_wire_logic_cluster/lc_4/cout
T_14_23_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_26
T_9_12_wire_logic_cluster/lc_3/cout
T_9_12_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_27
T_9_12_wire_logic_cluster/lc_4/out
T_9_10_sp4_v_t_37
T_8_11_lc_trk_g2_5
T_8_11_input_2_5
T_8_11_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_2
T_12_10_wire_logic_cluster/lc_2/out
T_12_6_sp4_v_t_41
T_11_8_lc_trk_g1_4
T_11_8_wire_logic_cluster/lc_2/in_3

T_12_10_wire_logic_cluster/lc_2/out
T_12_6_sp4_v_t_41
T_9_6_sp4_h_l_10
T_8_6_sp4_v_t_47
T_7_9_lc_trk_g3_7
T_7_9_wire_logic_cluster/lc_4/in_0

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_2
T_11_8_wire_logic_cluster/lc_2/out
T_11_8_lc_trk_g1_2
T_11_8_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_21
T_12_19_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g2_4
T_13_20_wire_logic_cluster/lc_7/in_1

T_12_19_wire_logic_cluster/lc_4/out
T_12_19_lc_trk_g3_4
T_12_19_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_30
T_9_12_wire_logic_cluster/lc_7/out
T_10_12_lc_trk_g0_7
T_10_12_wire_logic_cluster/lc_6/in_3

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_29
T_9_12_wire_logic_cluster/lc_6/cout
T_9_12_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_4
T_10_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g0_1
T_11_8_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_27
T_14_17_wire_logic_cluster/lc_2/out
T_14_16_sp4_v_t_36
T_14_12_sp4_v_t_36
T_11_12_sp4_h_l_1
T_12_12_lc_trk_g2_1
T_12_12_wire_logic_cluster/lc_0/in_1

T_14_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g1_2
T_14_17_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_12
T_15_16_wire_logic_cluster/lc_4/out
T_16_16_sp12_h_l_0
T_15_16_sp4_h_l_1
T_11_16_sp4_h_l_1
T_14_16_sp4_v_t_43
T_13_17_lc_trk_g3_3
T_13_17_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_4
T_12_10_wire_logic_cluster/lc_4/out
T_12_8_sp4_v_t_37
T_9_8_sp4_h_l_6
T_10_8_lc_trk_g2_6
T_10_8_wire_logic_cluster/lc_1/in_3

T_12_10_wire_logic_cluster/lc_4/out
T_12_8_sp4_v_t_37
T_9_8_sp4_h_l_6
T_10_8_lc_trk_g3_6
T_10_8_wire_logic_cluster/lc_3/in_0

T_12_10_wire_logic_cluster/lc_4/out
T_12_8_sp4_v_t_37
T_9_8_sp4_h_l_6
T_8_8_sp4_v_t_37
T_7_9_lc_trk_g2_5
T_7_9_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_15
T_14_15_wire_logic_cluster/lc_6/out
T_14_13_sp4_v_t_41
T_13_17_lc_trk_g1_4
T_13_17_wire_logic_cluster/lc_6/in_3

T_14_15_wire_logic_cluster/lc_6/out
T_14_15_lc_trk_g1_6
T_14_15_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_time_i_15
T_13_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g1_6
T_13_17_wire_logic_cluster/lc_6/in_1

End 

Net : elapsed_time_ns_1_RNIDDC6P1_0_14
T_10_16_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_38
T_10_13_lc_trk_g2_6
T_10_13_wire_logic_cluster/lc_2/in_0

T_10_16_wire_logic_cluster/lc_1/out
T_11_12_sp4_v_t_38
T_10_14_lc_trk_g0_3
T_10_14_wire_logic_cluster/lc_0/in_1

T_10_16_wire_logic_cluster/lc_1/out
T_10_16_sp4_h_l_7
T_9_16_sp4_v_t_36
T_9_19_lc_trk_g1_4
T_9_19_wire_logic_cluster/lc_1/in_0

T_10_16_wire_logic_cluster/lc_1/out
T_9_17_lc_trk_g0_1
T_9_17_wire_logic_cluster/lc_4/in_1

T_10_16_wire_logic_cluster/lc_1/out
T_10_16_sp4_h_l_7
T_9_16_sp4_v_t_36
T_9_20_sp4_v_t_44
T_9_21_lc_trk_g3_4
T_9_21_input_2_3
T_9_21_wire_logic_cluster/lc_3/in_2

T_10_16_wire_logic_cluster/lc_1/out
T_10_16_sp4_h_l_7
T_9_16_sp4_v_t_36
T_9_19_lc_trk_g0_4
T_9_19_wire_logic_cluster/lc_7/in_1

T_10_16_wire_logic_cluster/lc_1/out
T_10_17_lc_trk_g0_1
T_10_17_wire_logic_cluster/lc_7/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.N_344
T_17_18_wire_logic_cluster/lc_3/out
T_16_18_lc_trk_g2_3
T_16_18_input_2_1
T_16_18_wire_logic_cluster/lc_1/in_2

End 

Net : elapsed_time_ns_1_RNIUCHF91_0_15
T_17_16_wire_logic_cluster/lc_2/out
T_16_17_lc_trk_g1_2
T_16_17_wire_logic_cluster/lc_0/in_1

T_17_16_wire_logic_cluster/lc_2/out
T_12_16_sp12_h_l_0
T_11_16_sp12_v_t_23
T_11_19_lc_trk_g2_3
T_11_19_wire_logic_cluster/lc_7/in_0

T_17_16_wire_logic_cluster/lc_2/out
T_17_15_lc_trk_g0_2
T_17_15_wire_logic_cluster/lc_3/in_1

T_17_16_wire_logic_cluster/lc_2/out
T_12_16_sp12_h_l_0
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_2/out
T_18_16_lc_trk_g1_2
T_18_16_wire_logic_cluster/lc_6/in_1

T_17_16_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_36
T_14_19_sp4_h_l_6
T_15_19_lc_trk_g2_6
T_15_19_wire_logic_cluster/lc_4/in_0

T_17_16_wire_logic_cluster/lc_2/out
T_17_15_sp4_v_t_36
T_14_19_sp4_h_l_6
T_14_19_lc_trk_g1_3
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

T_17_16_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g2_2
T_17_16_wire_logic_cluster/lc_2/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_ns_1_RNIK4GOJZ0Z_31_cascade_
T_17_16_wire_logic_cluster/lc_1/ltout
T_17_16_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_22
T_17_21_wire_logic_cluster/lc_3/out
T_17_18_sp4_v_t_46
T_14_18_sp4_h_l_5
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_0/in_1

T_17_21_wire_logic_cluster/lc_3/out
T_17_18_sp4_v_t_46
T_14_18_sp4_h_l_5
T_16_18_lc_trk_g3_0
T_16_18_wire_logic_cluster/lc_6/in_3

T_17_21_wire_logic_cluster/lc_3/out
T_17_18_sp4_v_t_46
T_17_14_sp4_v_t_46
T_16_16_lc_trk_g2_3
T_16_16_wire_logic_cluster/lc_1/in_0

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_16
T_14_16_wire_logic_cluster/lc_0/cout
T_14_16_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_6
T_18_17_wire_logic_cluster/lc_6/out
T_18_16_sp4_v_t_44
T_15_20_sp4_h_l_9
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_15
T_10_20_wire_logic_cluster/lc_4/out
T_11_16_sp4_v_t_44
T_11_17_lc_trk_g3_4
T_11_17_wire_logic_cluster/lc_4/in_3

T_10_20_wire_logic_cluster/lc_4/out
T_11_18_sp4_v_t_36
T_11_14_sp4_v_t_36
T_10_16_lc_trk_g1_1
T_10_16_wire_logic_cluster/lc_5/in_3

End 

Net : elapsed_time_ns_1_RNI5HU8E1_0_22
T_10_16_wire_logic_cluster/lc_4/out
T_10_15_lc_trk_g0_4
T_10_15_wire_logic_cluster/lc_6/in_0

T_10_16_wire_logic_cluster/lc_4/out
T_10_16_lc_trk_g0_4
T_10_16_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_8_25_0_
T_8_25_wire_logic_cluster/carry_in_mux/cout
T_8_25_wire_logic_cluster/lc_0/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_28
T_14_17_wire_logic_cluster/lc_3/out
T_14_16_sp4_v_t_38
T_14_12_sp4_v_t_43
T_11_12_sp4_h_l_6
T_12_12_lc_trk_g2_6
T_12_12_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g1_3
T_14_17_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.stoper_tr.un4_running_df28
T_12_12_wire_logic_cluster/lc_1/out
T_13_10_sp4_v_t_46
T_13_14_sp4_v_t_39
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_13
T_8_24_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g3_4
T_9_23_wire_logic_cluster/lc_4/in_3

T_8_24_wire_logic_cluster/lc_4/out
T_8_24_lc_trk_g3_4
T_8_24_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_11
T_15_21_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g0_2
T_15_21_input_2_2
T_15_21_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_11
T_14_22_wire_logic_cluster/lc_2/out
T_15_21_lc_trk_g3_2
T_15_21_wire_logic_cluster/lc_2/in_3

T_14_22_wire_logic_cluster/lc_2/out
T_14_22_lc_trk_g1_2
T_14_22_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_13
T_9_23_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g0_4
T_9_23_input_2_4
T_9_23_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_19
T_14_23_wire_logic_cluster/lc_3/cout
T_14_23_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.elapsed_time_tr_21
T_17_21_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_41
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_6/in_0

T_17_21_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_41
T_16_18_lc_trk_g3_1
T_16_18_wire_logic_cluster/lc_0/in_0

T_17_21_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_41
T_17_13_sp4_v_t_37
T_17_16_lc_trk_g0_5
T_17_16_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_3
T_11_8_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g1_3
T_11_8_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_3
T_12_10_wire_logic_cluster/lc_3/out
T_12_6_sp4_v_t_43
T_11_8_lc_trk_g0_6
T_11_8_wire_logic_cluster/lc_3/in_3

T_12_10_wire_logic_cluster/lc_3/out
T_12_9_sp12_v_t_22
T_1_9_sp12_h_l_1
T_7_9_lc_trk_g0_6
T_7_9_wire_logic_cluster/lc_5/in_3

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_28
T_9_12_wire_logic_cluster/lc_5/cout
T_9_12_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_29
T_9_12_wire_logic_cluster/lc_6/out
T_10_12_lc_trk_g1_6
T_10_12_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_27
T_9_12_wire_logic_cluster/lc_4/cout
T_9_12_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_29
T_14_17_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_40
T_14_12_sp4_v_t_45
T_11_12_sp4_h_l_2
T_12_12_lc_trk_g2_2
T_12_12_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g3_4
T_14_17_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_14
T_12_18_wire_logic_cluster/lc_6/cout
T_12_18_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_28
T_9_12_wire_logic_cluster/lc_5/out
T_10_12_lc_trk_g0_5
T_10_12_input_2_3
T_10_12_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_25
T_11_11_wire_logic_cluster/lc_1/cout
T_11_11_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_25_c_RNIH96JZ0
T_10_11_wire_logic_cluster/lc_0/out
T_10_11_sp4_h_l_5
T_9_11_lc_trk_g0_5
T_9_11_input_2_7
T_9_11_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_25_THRU_CO
T_11_11_wire_logic_cluster/lc_2/out
T_10_11_lc_trk_g3_2
T_10_11_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_2
T_10_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g0_7
T_10_13_wire_logic_cluster/lc_0/in_1

T_10_13_wire_logic_cluster/lc_7/out
T_10_13_lc_trk_g0_7
T_10_13_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.error_control_RNI5R3UZ0Z_5
T_12_9_wire_logic_cluster/lc_0/out
T_13_9_sp4_h_l_0
T_9_9_sp4_h_l_0
T_9_9_lc_trk_g1_5
T_9_9_input_2_2
T_9_9_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator1_5
T_11_8_wire_logic_cluster/lc_5/out
T_12_9_lc_trk_g2_5
T_12_9_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_4
T_11_8_wire_logic_cluster/lc_4/cout
T_11_8_wire_logic_cluster/lc_5/in_3

Net : bfn_14_16_0_
T_14_16_wire_logic_cluster/carry_in_mux/cout
T_14_16_wire_logic_cluster/lc_0/in_3

Net : delay_measurement_inst.delay_hc_timer.un6_elapsed_time_trlto30_20
T_10_15_wire_logic_cluster/lc_0/out
T_10_16_lc_trk_g1_0
T_10_16_wire_logic_cluster/lc_2/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_26_c_RNIJC7JZ0
T_11_12_wire_logic_cluster/lc_6/out
T_10_12_sp12_h_l_0
T_9_12_lc_trk_g0_0
T_9_12_input_2_0
T_9_12_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_26
T_11_11_wire_logic_cluster/lc_2/cout
T_11_11_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_26_THRU_CO
T_11_11_wire_logic_cluster/lc_3/out
T_11_12_lc_trk_g0_3
T_11_12_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_28
T_10_22_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_39
T_10_14_sp4_v_t_40
T_10_15_lc_trk_g3_0
T_10_15_wire_logic_cluster/lc_0/in_1

T_10_22_wire_logic_cluster/lc_1/out
T_10_18_sp4_v_t_39
T_10_14_sp4_v_t_39
T_10_16_lc_trk_g2_2
T_10_16_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_29
T_10_22_wire_logic_cluster/lc_2/out
T_10_12_sp12_v_t_23
T_10_15_lc_trk_g3_3
T_10_15_wire_logic_cluster/lc_0/in_0

T_10_22_wire_logic_cluster/lc_2/out
T_11_19_sp4_v_t_45
T_11_15_sp4_v_t_41
T_11_16_lc_trk_g3_1
T_11_16_wire_logic_cluster/lc_0/in_0

End 

Net : current_shift_inst.control_input_axb_0_cascade_
T_14_10_wire_logic_cluster/lc_6/ltout
T_14_10_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_12
T_15_21_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g0_3
T_15_21_input_2_3
T_15_21_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_12
T_14_22_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_3/in_3

T_14_22_wire_logic_cluster/lc_3/out
T_14_22_lc_trk_g1_3
T_14_22_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_14
T_9_23_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g0_5
T_9_23_input_2_5
T_9_23_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_14
T_8_24_wire_logic_cluster/lc_5/out
T_9_23_lc_trk_g3_5
T_9_23_wire_logic_cluster/lc_5/in_3

T_8_24_wire_logic_cluster/lc_5/out
T_8_24_lc_trk_g1_5
T_8_24_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_18
T_14_23_wire_logic_cluster/lc_2/cout
T_14_23_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_27
T_10_22_wire_logic_cluster/lc_0/out
T_10_10_sp12_v_t_23
T_10_15_lc_trk_g3_7
T_10_15_input_2_0
T_10_15_wire_logic_cluster/lc_0/in_2

T_10_22_wire_logic_cluster/lc_0/out
T_10_10_sp12_v_t_23
T_10_15_lc_trk_g3_7
T_10_15_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst1.stoper_hc.N_267_iZ0Z_1_cascade_
T_9_19_wire_logic_cluster/lc_1/ltout
T_9_19_wire_logic_cluster/lc_2/in_2

End 

Net : elapsed_time_ns_1_RNIDH2591_0_5
T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g0_7
T_17_17_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_sp4_h_l_3
T_16_17_sp4_v_t_38
T_15_19_lc_trk_g0_3
T_15_19_input_2_3
T_15_19_wire_logic_cluster/lc_3/in_2

T_17_17_wire_logic_cluster/lc_7/out
T_18_14_sp4_v_t_39
T_18_15_lc_trk_g2_7
T_18_15_wire_logic_cluster/lc_4/in_3

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g0_7
T_17_17_wire_logic_cluster/lc_7/in_0

End 

Net : current_shift_inst.PI_CTRL.un7_integrator1_12
T_11_9_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_40
T_10_9_lc_trk_g3_0
T_10_9_input_2_1
T_10_9_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_11
T_11_9_wire_logic_cluster/lc_3/cout
T_11_9_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.error_control_RNIM1S01Z0Z_12
T_10_9_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g0_1
T_9_10_input_2_1
T_9_10_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_17
T_14_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g0_0
T_15_23_wire_logic_cluster/lc_1/in_1

T_14_23_wire_logic_cluster/lc_0/out
T_15_23_lc_trk_g0_0
T_15_23_wire_logic_cluster/lc_0/in_0

T_14_23_wire_logic_cluster/lc_0/out
T_14_23_lc_trk_g3_0
T_14_23_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_16
T_16_22_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g0_3
T_15_23_input_2_1
T_15_23_wire_logic_cluster/lc_1/in_2

T_16_22_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g0_3
T_15_23_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_13
T_12_18_wire_logic_cluster/lc_5/cout
T_12_18_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst2.stoper_tr.un4_running_cry_c_RNO_2_18
T_15_17_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_44
T_12_18_sp4_h_l_2
T_13_18_lc_trk_g3_2
T_13_18_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_18
T_15_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_2/in_0

T_15_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_3/in_1

End 

Net : elapsed_time_ns_1_RNI7IT8E1_0_15
T_10_16_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_47
T_10_13_lc_trk_g3_7
T_10_13_input_2_2
T_10_13_wire_logic_cluster/lc_2/in_2

T_10_16_wire_logic_cluster/lc_5/out
T_10_12_sp4_v_t_47
T_10_14_lc_trk_g3_2
T_10_14_wire_logic_cluster/lc_1/in_0

T_10_16_wire_logic_cluster/lc_5/out
T_11_12_sp4_v_t_46
T_11_14_lc_trk_g3_3
T_11_14_wire_logic_cluster/lc_6/in_0

T_10_16_wire_logic_cluster/lc_5/out
T_9_17_lc_trk_g0_5
T_9_17_wire_logic_cluster/lc_4/in_3

T_10_16_wire_logic_cluster/lc_5/out
T_10_15_sp4_v_t_42
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_1/in_3

T_10_16_wire_logic_cluster/lc_5/out
T_10_15_sp4_v_t_42
T_9_19_lc_trk_g1_7
T_9_19_wire_logic_cluster/lc_5/in_1

T_10_16_wire_logic_cluster/lc_5/out
T_9_15_lc_trk_g3_5
T_9_15_wire_logic_cluster/lc_1/in_1

T_10_16_wire_logic_cluster/lc_5/out
T_10_16_lc_trk_g1_5
T_10_16_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_19
T_14_16_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g3_2
T_15_17_wire_logic_cluster/lc_2/in_1

T_14_16_wire_logic_cluster/lc_2/out
T_15_17_lc_trk_g2_2
T_15_17_wire_logic_cluster/lc_3/in_3

T_14_16_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g1_2
T_14_16_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst2.stoper_tr.un4_running_lt18
T_15_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_46
T_12_18_sp4_h_l_11
T_13_18_lc_trk_g3_3
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_19
T_15_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g0_1
T_15_17_wire_logic_cluster/lc_3/in_0

T_15_17_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g3_1
T_15_17_input_2_2
T_15_17_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_tr.un4_running_df22
T_13_20_wire_logic_cluster/lc_2/out
T_13_20_sp4_h_l_9
T_16_20_sp4_v_t_44
T_15_22_lc_trk_g2_1
T_15_22_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_23
T_14_23_wire_logic_cluster/lc_6/out
T_14_20_sp4_v_t_36
T_11_20_sp4_h_l_7
T_13_20_lc_trk_g3_2
T_13_20_wire_logic_cluster/lc_2/in_3

T_14_23_wire_logic_cluster/lc_6/out
T_14_23_lc_trk_g1_6
T_14_23_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_15
T_8_24_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g3_6
T_9_23_wire_logic_cluster/lc_6/in_3

T_8_24_wire_logic_cluster/lc_6/out
T_8_24_lc_trk_g1_6
T_8_24_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_time_i_15
T_9_23_wire_logic_cluster/lc_6/out
T_9_23_lc_trk_g1_6
T_9_23_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_10
T_11_18_wire_logic_cluster/lc_0/out
T_12_14_sp4_v_t_36
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_14
T_9_19_wire_logic_cluster/lc_7/out
T_9_19_sp4_h_l_3
T_12_15_sp4_v_t_44
T_13_15_sp4_h_l_2
T_12_15_lc_trk_g0_2
T_12_15_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.un4_running_lt16
T_15_23_wire_logic_cluster/lc_0/out
T_16_19_sp4_v_t_36
T_15_21_lc_trk_g1_1
T_15_21_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_18
T_14_16_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g2_1
T_15_17_input_2_3
T_15_17_wire_logic_cluster/lc_3/in_2

T_14_16_wire_logic_cluster/lc_1/out
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_2/in_3

T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_22
T_12_19_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g0_5
T_13_19_wire_logic_cluster/lc_0/in_3

T_12_19_wire_logic_cluster/lc_5/out
T_12_19_lc_trk_g1_5
T_12_19_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_13
T_14_22_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g3_4
T_15_21_wire_logic_cluster/lc_4/in_3

T_14_22_wire_logic_cluster/lc_4/out
T_14_22_lc_trk_g3_4
T_14_22_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst2.stoper_hc.un4_running_df22
T_13_19_wire_logic_cluster/lc_0/out
T_13_15_sp4_v_t_37
T_12_16_lc_trk_g2_5
T_12_16_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_17
T_14_23_wire_logic_cluster/lc_1/cout
T_14_23_wire_logic_cluster/lc_2/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_13
T_15_21_wire_logic_cluster/lc_4/out
T_15_21_lc_trk_g0_4
T_15_21_input_2_4
T_15_21_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_12
T_12_18_wire_logic_cluster/lc_4/cout
T_12_18_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_30
T_10_22_wire_logic_cluster/lc_3/out
T_10_13_sp12_v_t_22
T_10_15_lc_trk_g2_5
T_10_15_wire_logic_cluster/lc_0/in_3

T_10_22_wire_logic_cluster/lc_3/out
T_11_18_sp4_v_t_42
T_11_14_sp4_v_t_47
T_11_16_lc_trk_g2_2
T_11_16_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_23
T_12_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g1_6
T_13_19_wire_logic_cluster/lc_0/in_1

T_12_19_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g1_6
T_12_19_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_9
T_15_16_wire_logic_cluster/lc_6/out
T_15_13_sp4_v_t_36
T_12_17_sp4_h_l_6
T_13_17_lc_trk_g3_6
T_13_17_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_6
T_11_8_wire_logic_cluster/lc_6/cout
T_11_8_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_19
T_11_10_wire_logic_cluster/lc_3/cout
T_11_10_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_19_THRU_CO
T_11_10_wire_logic_cluster/lc_4/out
T_9_10_sp4_h_l_5
T_8_10_lc_trk_g0_5
T_8_10_wire_logic_cluster/lc_6/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_28
T_11_11_wire_logic_cluster/lc_4/cout
T_11_11_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_28_THRU_CO
T_11_11_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g1_5
T_11_12_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_19_c_RNING6IZ0
T_8_10_wire_logic_cluster/lc_6/out
T_9_11_lc_trk_g3_6
T_9_11_input_2_1
T_9_11_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.PI_CTRL.error_control_RNIISQ01Z0Z_11
T_8_9_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g2_0
T_9_10_input_2_0
T_9_10_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator1_11
T_11_9_wire_logic_cluster/lc_3/out
T_9_9_sp4_h_l_3
T_8_9_lc_trk_g0_3
T_8_9_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator1_6
T_11_8_wire_logic_cluster/lc_6/out
T_10_9_lc_trk_g1_6
T_10_9_wire_logic_cluster/lc_6/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_28_c_RNINI9JZ0
T_11_12_wire_logic_cluster/lc_3/out
T_9_12_sp4_h_l_3
T_9_12_lc_trk_g0_6
T_9_12_input_2_2
T_9_12_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_10
T_11_9_wire_logic_cluster/lc_2/cout
T_11_9_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_22
T_11_10_wire_logic_cluster/lc_6/cout
T_11_10_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_22_THRU_CO
T_11_10_wire_logic_cluster/lc_7/out
T_10_10_lc_trk_g3_7
T_10_10_input_2_0
T_10_10_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.PI_CTRL.error_control_RNI905UZ0Z_6
T_10_9_wire_logic_cluster/lc_6/out
T_8_9_sp4_h_l_9
T_9_9_lc_trk_g2_1
T_9_9_input_2_3
T_9_9_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_22_c_RNIK82JZ0
T_10_10_wire_logic_cluster/lc_0/out
T_10_7_sp4_v_t_40
T_9_11_lc_trk_g1_5
T_9_11_input_2_4
T_9_11_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_5
T_11_8_wire_logic_cluster/lc_5/cout
T_11_8_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.error_control_RNID56UZ0Z_7
T_9_8_wire_logic_cluster/lc_0/out
T_9_9_lc_trk_g0_0
T_9_9_input_2_4
T_9_9_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator1_7
T_11_8_wire_logic_cluster/lc_7/out
T_10_8_sp4_h_l_6
T_9_8_lc_trk_g1_6
T_9_8_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_17
T_15_23_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g3_3
T_15_23_wire_logic_cluster/lc_1/in_3

T_15_23_wire_logic_cluster/lc_3/out
T_15_23_lc_trk_g3_3
T_15_23_input_2_0
T_15_23_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator1_8
T_11_9_wire_logic_cluster/lc_0/out
T_10_9_lc_trk_g2_0
T_10_9_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_23_c_RNID34JZ0
T_10_11_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g2_7
T_9_11_input_2_5
T_9_11_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_24_c_RNIF65JZ0
T_10_11_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g3_1
T_9_11_input_2_6
T_9_11_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_15_c_RNIF42IZ0
T_10_10_wire_logic_cluster/lc_6/out
T_9_10_lc_trk_g3_6
T_9_10_input_2_5
T_9_10_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_24
T_11_11_wire_logic_cluster/lc_0/cout
T_11_11_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_24_THRU_CO
T_11_11_wire_logic_cluster/lc_1/out
T_10_11_lc_trk_g3_1
T_10_11_wire_logic_cluster/lc_1/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_17_THRU_CO
T_11_10_wire_logic_cluster/lc_2/out
T_10_10_lc_trk_g2_2
T_10_10_input_2_4
T_10_10_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_23_THRU_CO
T_11_11_wire_logic_cluster/lc_0/out
T_8_11_sp12_h_l_0
T_9_11_sp4_h_l_3
T_10_11_lc_trk_g2_3
T_10_11_input_2_7
T_10_11_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_11_11_0_
T_11_11_wire_logic_cluster/carry_in_mux/cout
T_11_11_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_17_c_RNIJA4IZ0
T_10_10_wire_logic_cluster/lc_4/out
T_9_10_lc_trk_g3_4
T_9_10_input_2_7
T_9_10_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_17
T_11_10_wire_logic_cluster/lc_1/cout
T_11_10_wire_logic_cluster/lc_2/in_3

Net : bfn_11_10_0_
T_11_10_wire_logic_cluster/carry_in_mux/cout
T_11_10_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_15_THRU_CO
T_11_10_wire_logic_cluster/lc_0/out
T_10_10_lc_trk_g2_0
T_10_10_input_2_6
T_10_10_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.PI_CTRL.error_control_RNIHA7UZ0Z_8
T_10_9_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g2_3
T_9_9_input_2_5
T_9_9_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_11_9_0_
T_11_9_wire_logic_cluster/carry_in_mux/cout
T_11_9_wire_logic_cluster/lc_0/in_3

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_5
T_15_19_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g0_3
T_15_20_wire_logic_cluster/lc_4/in_1

End 

Net : elapsed_time_ns_1_RNIA965M1_0_18
T_16_17_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g3_3
T_17_16_wire_logic_cluster/lc_4/in_0

T_16_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_16_16_sp12_v_t_22
T_16_23_lc_trk_g2_2
T_16_23_wire_logic_cluster/lc_1/in_1

T_16_17_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g2_3
T_15_17_wire_logic_cluster/lc_4/in_3

T_16_17_wire_logic_cluster/lc_3/out
T_15_18_lc_trk_g1_3
T_15_18_wire_logic_cluster/lc_0/in_0

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_14
T_8_24_wire_logic_cluster/lc_6/cout
T_8_24_wire_logic_cluster/lc_7/in_3

Net : elapsed_time_ns_1_RNINBNQL1_0_6_cascade_
T_18_16_wire_logic_cluster/lc_4/ltout
T_18_16_wire_logic_cluster/lc_5/in_2

End 

Net : elapsed_time_ns_1_RNINBNQL1_0_6
T_18_16_wire_logic_cluster/lc_4/out
T_18_16_lc_trk_g0_4
T_18_16_wire_logic_cluster/lc_3/in_1

T_18_16_wire_logic_cluster/lc_4/out
T_18_16_lc_trk_g0_4
T_18_16_wire_logic_cluster/lc_7/in_1

T_18_16_wire_logic_cluster/lc_4/out
T_18_17_lc_trk_g1_4
T_18_17_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_6_cascade_
T_18_16_wire_logic_cluster/lc_3/ltout
T_18_16_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_16
T_14_23_wire_logic_cluster/lc_0/cout
T_14_23_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_14
T_15_21_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g0_5
T_15_21_input_2_5
T_15_21_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_14
T_14_22_wire_logic_cluster/lc_5/out
T_15_21_lc_trk_g3_5
T_15_21_wire_logic_cluster/lc_5/in_3

T_14_22_wire_logic_cluster/lc_5/out
T_14_22_lc_trk_g1_5
T_14_22_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_11
T_11_18_wire_logic_cluster/lc_1/out
T_12_14_sp4_v_t_38
T_12_15_lc_trk_g2_6
T_12_15_input_2_2
T_12_15_wire_logic_cluster/lc_2/in_2

End 

Net : elapsed_time_ns_1_RNI9865M1_0_17
T_16_17_wire_logic_cluster/lc_4/out
T_17_16_lc_trk_g3_4
T_17_16_wire_logic_cluster/lc_4/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_16_16_sp4_v_t_40
T_16_20_sp4_v_t_36
T_15_23_lc_trk_g2_4
T_15_23_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_4/out
T_15_17_lc_trk_g3_4
T_15_17_wire_logic_cluster/lc_5/in_0

T_16_17_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g0_4
T_15_18_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_26
T_9_12_wire_logic_cluster/lc_3/out
T_8_11_lc_trk_g2_3
T_8_11_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_25
T_9_12_wire_logic_cluster/lc_2/cout
T_9_12_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_24
T_9_12_wire_logic_cluster/lc_1/cout
T_9_12_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_25
T_9_12_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g3_2
T_8_11_input_2_3
T_8_11_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst2.stoper_hc.un4_running_df24
T_13_19_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_39
T_12_16_lc_trk_g2_7
T_12_16_input_2_3
T_12_16_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_24
T_12_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_7/out
T_12_19_lc_trk_g3_7
T_12_19_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_11
T_12_18_wire_logic_cluster/lc_3/cout
T_12_18_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_22
T_14_23_wire_logic_cluster/lc_5/out
T_14_19_sp4_v_t_47
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_2/in_0

T_14_23_wire_logic_cluster/lc_5/out
T_14_23_lc_trk_g1_5
T_14_23_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_25
T_12_20_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g2_0
T_13_19_wire_logic_cluster/lc_1/in_3

T_12_20_wire_logic_cluster/lc_0/out
T_12_20_lc_trk_g3_0
T_12_20_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_14
T_14_15_wire_logic_cluster/lc_6/cout
T_14_15_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_8
T_10_23_wire_logic_cluster/lc_7/out
T_9_22_lc_trk_g3_7
T_9_22_wire_logic_cluster/lc_7/in_1

End 

Net : elapsed_time_ns_1_RNIFJ2591_0_7
T_18_15_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g0_0
T_18_16_wire_logic_cluster/lc_5/in_1

T_18_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_8
T_20_15_sp4_v_t_45
T_20_16_lc_trk_g3_5
T_20_16_wire_logic_cluster/lc_0/in_0

T_18_15_wire_logic_cluster/lc_0/out
T_17_15_sp4_h_l_8
T_16_15_sp4_v_t_45
T_15_19_lc_trk_g2_0
T_15_19_input_2_2
T_15_19_wire_logic_cluster/lc_2/in_2

T_18_15_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_time_i_15
T_15_21_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g1_6
T_15_21_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_15
T_14_22_wire_logic_cluster/lc_6/out
T_15_21_lc_trk_g3_6
T_15_21_wire_logic_cluster/lc_6/in_3

T_14_22_wire_logic_cluster/lc_6/out
T_14_22_lc_trk_g1_6
T_14_22_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_12
T_11_18_wire_logic_cluster/lc_2/out
T_12_14_sp4_v_t_40
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_hc.un4_running_lt18
T_9_25_wire_logic_cluster/lc_1/out
T_9_24_lc_trk_g0_1
T_9_24_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.un4_running_cry_c_RNOZ0Z_18
T_9_25_wire_logic_cluster/lc_4/out
T_9_24_lc_trk_g0_4
T_9_24_input_2_0
T_9_24_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_18
T_10_23_wire_logic_cluster/lc_0/out
T_10_21_sp4_v_t_45
T_9_25_lc_trk_g2_0
T_9_25_wire_logic_cluster/lc_4/in_0

T_10_23_wire_logic_cluster/lc_0/out
T_10_21_sp4_v_t_45
T_9_25_lc_trk_g2_0
T_9_25_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_19
T_10_23_wire_logic_cluster/lc_5/out
T_10_22_sp4_v_t_42
T_9_25_lc_trk_g3_2
T_9_25_input_2_1
T_9_25_wire_logic_cluster/lc_1/in_2

T_10_23_wire_logic_cluster/lc_5/out
T_10_22_sp4_v_t_42
T_9_25_lc_trk_g3_2
T_9_25_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_13
T_8_24_wire_logic_cluster/lc_5/cout
T_8_24_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst1.stoper_tr.un4_running_lt18
T_15_24_wire_logic_cluster/lc_7/out
T_15_21_sp4_v_t_38
T_15_22_lc_trk_g2_6
T_15_22_input_2_0
T_15_22_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_19
T_16_22_wire_logic_cluster/lc_6/out
T_16_21_sp4_v_t_44
T_15_24_lc_trk_g3_4
T_15_24_input_2_7
T_15_24_wire_logic_cluster/lc_7/in_2

T_16_22_wire_logic_cluster/lc_6/out
T_15_23_lc_trk_g1_6
T_15_23_input_2_5
T_15_23_wire_logic_cluster/lc_5/in_2

End 

Net : bfn_9_12_0_
T_9_12_wire_logic_cluster/carry_in_mux/cout
T_9_12_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_23
T_9_12_wire_logic_cluster/lc_0/out
T_9_12_sp4_h_l_5
T_8_12_lc_trk_g1_5
T_8_12_wire_logic_cluster/lc_1/in_3

End 

Net : bfn_14_23_0_
T_14_23_wire_logic_cluster/carry_in_mux/cout
T_14_23_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.PI_CTRL.prop_term_1_7
T_12_10_wire_logic_cluster/lc_7/out
T_12_7_sp4_v_t_38
T_12_8_lc_trk_g3_6
T_12_8_wire_logic_cluster/lc_1/in_0

T_12_10_wire_logic_cluster/lc_7/out
T_13_8_sp4_v_t_42
T_10_8_sp4_h_l_1
T_9_8_lc_trk_g0_1
T_9_8_wire_logic_cluster/lc_0/in_1

T_12_10_wire_logic_cluster/lc_7/out
T_2_10_sp12_h_l_1
T_7_10_lc_trk_g1_5
T_7_10_wire_logic_cluster/lc_5/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_7
T_12_8_wire_logic_cluster/lc_1/out
T_11_8_lc_trk_g3_1
T_11_8_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_11
T_13_13_wire_logic_cluster/lc_7/out
T_13_13_sp4_h_l_3
T_16_13_sp4_v_t_45
T_16_17_sp4_v_t_46
T_15_21_lc_trk_g2_3
T_15_21_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_23
T_9_12_wire_logic_cluster/lc_0/cout
T_9_12_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_24
T_9_12_wire_logic_cluster/lc_1/out
T_8_12_lc_trk_g3_1
T_8_12_input_2_2
T_8_12_wire_logic_cluster/lc_2/in_2

End 

Net : elapsed_time_ns_1_RNI8765M1_0_16
T_16_17_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g2_5
T_17_16_wire_logic_cluster/lc_4/in_3

T_16_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g1_5
T_17_17_wire_logic_cluster/lc_5/in_3

T_16_17_wire_logic_cluster/lc_5/out
T_15_17_sp4_h_l_2
T_18_13_sp4_v_t_45
T_18_15_lc_trk_g3_0
T_18_15_wire_logic_cluster/lc_6/in_1

T_16_17_wire_logic_cluster/lc_5/out
T_16_10_sp12_v_t_22
T_16_22_lc_trk_g3_1
T_16_22_wire_logic_cluster/lc_3/in_1

T_16_17_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g2_5
T_17_18_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_10
T_12_18_wire_logic_cluster/lc_2/cout
T_12_18_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst2.stoper_hc.un4_running_df26
T_13_19_wire_logic_cluster/lc_2/out
T_13_15_sp4_v_t_41
T_12_16_lc_trk_g3_1
T_12_16_input_2_4
T_12_16_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_5
T_12_9_wire_logic_cluster/lc_3/out
T_11_8_lc_trk_g3_3
T_11_8_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_11
T_15_16_wire_logic_cluster/lc_3/out
T_15_13_sp4_v_t_46
T_12_17_sp4_h_l_11
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_26
T_12_20_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g3_1
T_13_19_wire_logic_cluster/lc_2/in_0

T_12_20_wire_logic_cluster/lc_1/out
T_12_20_lc_trk_g3_1
T_12_20_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_5
T_12_10_wire_logic_cluster/lc_5/out
T_12_9_lc_trk_g1_5
T_12_9_wire_logic_cluster/lc_3/in_3

T_12_10_wire_logic_cluster/lc_5/out
T_12_9_lc_trk_g1_5
T_12_9_input_2_0
T_12_9_wire_logic_cluster/lc_0/in_2

T_12_10_wire_logic_cluster/lc_5/out
T_12_9_sp4_v_t_42
T_9_9_sp4_h_l_7
T_5_9_sp4_h_l_10
T_7_9_lc_trk_g2_7
T_7_9_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_time_4_f0_0_o2Z0Z_1
T_17_15_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g3_6
T_18_16_wire_logic_cluster/lc_2/in_3

End 

Net : elapsed_time_ns_1_RNIAE2591_0_2
T_17_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g2_7
T_17_15_wire_logic_cluster/lc_6/in_3

T_17_15_wire_logic_cluster/lc_7/out
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_0/in_3

T_17_15_wire_logic_cluster/lc_7/out
T_17_15_lc_trk_g2_7
T_17_15_wire_logic_cluster/lc_7/in_0

End 

Net : phase_controller_inst2.stoper_tr.un4_running_df20
T_13_19_wire_logic_cluster/lc_5/out
T_13_18_lc_trk_g1_5
T_13_18_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_20
T_14_16_wire_logic_cluster/lc_3/out
T_14_15_sp4_v_t_38
T_13_19_lc_trk_g1_3
T_13_19_wire_logic_cluster/lc_5/in_3

T_14_16_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_9
T_16_15_wire_logic_cluster/lc_6/out
T_16_14_sp4_v_t_44
T_16_18_sp4_v_t_37
T_15_21_lc_trk_g2_5
T_15_21_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_9
T_9_20_wire_logic_cluster/lc_5/out
T_9_19_sp4_v_t_42
T_9_23_lc_trk_g0_7
T_9_23_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_27
T_12_20_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_2/out
T_12_20_lc_trk_g1_2
T_12_20_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_27_c_RNILF8JZ0
T_10_11_wire_logic_cluster/lc_4/out
T_9_12_lc_trk_g1_4
T_9_12_input_2_1
T_9_12_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_13
T_11_9_wire_logic_cluster/lc_5/cout
T_11_9_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_20_c_RNIG20JZ0
T_10_10_wire_logic_cluster/lc_7/out
T_9_11_lc_trk_g1_7
T_9_11_input_2_2
T_9_11_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_13_THRU_CO
T_11_9_wire_logic_cluster/lc_6/out
T_10_9_lc_trk_g3_6
T_10_9_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator1_4
T_11_8_wire_logic_cluster/lc_4/out
T_10_8_lc_trk_g2_4
T_10_8_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.PI_CTRL.error_control_RNI1M2UZ0Z_4
T_10_8_wire_logic_cluster/lc_3/out
T_9_9_lc_trk_g0_3
T_9_9_input_2_1
T_9_9_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_14_c_RNID11IZ0
T_10_9_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g1_7
T_9_10_input_2_4
T_9_10_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_18_c_RNILD5IZ0
T_10_10_wire_logic_cluster/lc_1/out
T_9_11_lc_trk_g1_1
T_9_11_input_2_0
T_9_11_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_12
T_11_9_wire_logic_cluster/lc_4/cout
T_11_9_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_14
T_11_9_wire_logic_cluster/lc_6/cout
T_11_9_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.error_control_RNIQ6T01Z0Z_13
T_10_10_wire_logic_cluster/lc_3/out
T_9_10_lc_trk_g3_3
T_9_10_input_2_2
T_9_10_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_18_THRU_CO
T_11_10_wire_logic_cluster/lc_3/out
T_10_10_lc_trk_g3_3
T_10_10_wire_logic_cluster/lc_1/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator1_13
T_11_9_wire_logic_cluster/lc_5/out
T_10_10_lc_trk_g1_5
T_10_10_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_18
T_11_10_wire_logic_cluster/lc_2/cout
T_11_10_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_14_THRU_CO
T_11_9_wire_logic_cluster/lc_7/out
T_10_9_lc_trk_g2_7
T_10_9_input_2_7
T_10_9_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_20
T_11_10_wire_logic_cluster/lc_4/cout
T_11_10_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_13_c_RNIBUVHZ0
T_10_9_wire_logic_cluster/lc_0/out
T_9_10_lc_trk_g1_0
T_9_10_input_2_3
T_9_10_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_29
T_11_11_wire_logic_cluster/lc_5/cout
T_11_11_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_21_c_RNII51JZ0
T_10_11_wire_logic_cluster/lc_2/out
T_9_11_lc_trk_g3_2
T_9_11_input_2_3
T_9_11_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_13
T_14_15_wire_logic_cluster/lc_5/cout
T_14_15_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_20_THRU_CO
T_11_10_wire_logic_cluster/lc_5/out
T_10_10_lc_trk_g3_5
T_10_10_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_27
T_11_11_wire_logic_cluster/lc_3/cout
T_11_11_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_21
T_11_10_wire_logic_cluster/lc_5/cout
T_11_10_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_27_THRU_CO
T_11_11_wire_logic_cluster/lc_4/out
T_10_11_lc_trk_g3_4
T_10_11_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_21_THRU_CO
T_11_10_wire_logic_cluster/lc_6/out
T_10_11_lc_trk_g1_6
T_10_11_wire_logic_cluster/lc_2/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_29_c_RNIPLAJZ0
T_10_11_wire_logic_cluster/lc_3/out
T_9_12_lc_trk_g0_3
T_9_12_input_2_3
T_9_12_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_29_THRU_CO
T_11_11_wire_logic_cluster/lc_6/out
T_10_11_lc_trk_g2_6
T_10_11_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_21
T_14_16_wire_logic_cluster/lc_4/out
T_14_15_sp4_v_t_40
T_13_19_lc_trk_g1_5
T_13_19_wire_logic_cluster/lc_5/in_1

T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g3_4
T_14_16_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_3
T_11_8_wire_logic_cluster/lc_3/cout
T_11_8_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_7
T_15_19_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g0_2
T_15_20_input_2_6
T_15_20_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_12
T_8_24_wire_logic_cluster/lc_4/cout
T_8_24_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_15
T_9_19_wire_logic_cluster/lc_5/out
T_9_15_sp4_v_t_47
T_10_15_sp4_h_l_10
T_12_15_lc_trk_g2_7
T_12_15_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst2.stoper_hc.un4_running_df28
T_13_19_wire_logic_cluster/lc_3/out
T_13_15_sp4_v_t_43
T_12_16_lc_trk_g3_3
T_12_16_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_28
T_12_20_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_3/in_3

T_12_20_wire_logic_cluster/lc_3/out
T_12_20_lc_trk_g1_3
T_12_20_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.stoper_hc.target_timeZ0Z_13
T_11_18_wire_logic_cluster/lc_3/out
T_12_14_sp4_v_t_42
T_12_15_lc_trk_g2_2
T_12_15_input_2_4
T_12_15_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_10
T_14_19_wire_logic_cluster/lc_2/out
T_14_15_sp4_v_t_41
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_9
T_12_18_wire_logic_cluster/lc_1/cout
T_12_18_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_6
T_12_9_wire_logic_cluster/lc_4/out
T_11_8_lc_trk_g3_4
T_11_8_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_6
T_12_10_wire_logic_cluster/lc_6/out
T_12_9_lc_trk_g1_6
T_12_9_wire_logic_cluster/lc_4/in_3

T_12_10_wire_logic_cluster/lc_6/out
T_12_9_sp4_v_t_44
T_9_9_sp4_h_l_9
T_10_9_lc_trk_g2_1
T_10_9_wire_logic_cluster/lc_6/in_1

T_12_10_wire_logic_cluster/lc_6/out
T_12_9_sp4_v_t_44
T_9_9_sp4_h_l_9
T_5_9_sp4_h_l_9
T_7_9_lc_trk_g2_4
T_7_9_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_29
T_12_20_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g2_4
T_13_19_wire_logic_cluster/lc_3/in_1

T_12_20_wire_logic_cluster/lc_4/out
T_12_20_lc_trk_g3_4
T_12_20_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_12
T_14_15_wire_logic_cluster/lc_4/cout
T_14_15_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst2.stoper_tr.un4_running_df22
T_13_19_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g0_6
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_22
T_14_16_wire_logic_cluster/lc_5/out
T_14_15_sp4_v_t_42
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_6/in_0

T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_10
T_15_19_wire_logic_cluster/lc_0/out
T_16_17_sp4_v_t_44
T_13_21_sp4_h_l_2
T_15_21_lc_trk_g3_7
T_15_21_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_23
T_14_16_wire_logic_cluster/lc_6/out
T_14_15_sp4_v_t_44
T_13_19_lc_trk_g2_1
T_13_19_wire_logic_cluster/lc_6/in_3

T_14_16_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g1_6
T_14_16_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_18
T_8_25_wire_logic_cluster/lc_1/out
T_9_25_lc_trk_g0_1
T_9_25_wire_logic_cluster/lc_1/in_0

T_8_25_wire_logic_cluster/lc_1/out
T_9_25_lc_trk_g0_1
T_9_25_wire_logic_cluster/lc_4/in_1

T_8_25_wire_logic_cluster/lc_1/out
T_8_25_lc_trk_g3_1
T_8_25_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_8
T_15_19_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g0_5
T_15_20_input_2_7
T_15_20_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_18
T_16_23_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g0_1
T_15_24_wire_logic_cluster/lc_7/in_0

T_16_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g2_1
T_15_23_wire_logic_cluster/lc_5/in_0

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_11
T_8_24_wire_logic_cluster/lc_3/cout
T_8_24_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_19
T_8_25_wire_logic_cluster/lc_2/out
T_9_25_lc_trk_g0_2
T_9_25_wire_logic_cluster/lc_1/in_1

T_8_25_wire_logic_cluster/lc_2/out
T_9_25_lc_trk_g0_2
T_9_25_input_2_4
T_9_25_wire_logic_cluster/lc_4/in_2

T_8_25_wire_logic_cluster/lc_2/out
T_8_25_lc_trk_g1_2
T_8_25_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_19
T_14_23_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g2_2
T_15_24_wire_logic_cluster/lc_7/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_15_23_lc_trk_g0_2
T_15_23_wire_logic_cluster/lc_5/in_1

T_14_23_wire_logic_cluster/lc_2/out
T_14_23_lc_trk_g1_2
T_14_23_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_9
T_12_11_wire_logic_cluster/lc_1/out
T_12_12_lc_trk_g0_1
T_12_12_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_8_11_sp12_h_l_1
T_8_11_lc_trk_g1_2
T_8_11_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_1/out
T_8_11_sp12_h_l_1
T_7_0_span12_vert_21
T_7_10_lc_trk_g2_2
T_7_10_wire_logic_cluster/lc_2/in_0

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_9
T_12_12_wire_logic_cluster/lc_6/out
T_12_9_sp4_v_t_36
T_9_9_sp4_h_l_1
T_11_9_lc_trk_g2_4
T_11_9_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_13
T_15_16_wire_logic_cluster/lc_1/out
T_16_13_sp4_v_t_43
T_13_17_sp4_h_l_6
T_13_17_lc_trk_g0_3
T_13_17_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_8
T_12_18_wire_logic_cluster/lc_0/cout
T_12_18_wire_logic_cluster/lc_1/in_3

Net : pwm_generator_inst.un15_threshold_acc_1_cry_10
T_3_16_wire_logic_cluster/lc_2/cout
T_3_16_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst2.stoper_tr.un4_running_df24
T_14_18_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g2_6
T_13_18_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_24
T_14_16_wire_logic_cluster/lc_7/out
T_15_15_sp4_v_t_47
T_14_18_lc_trk_g3_7
T_14_18_wire_logic_cluster/lc_6/in_0

T_14_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g1_7
T_14_16_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_11
T_14_15_wire_logic_cluster/lc_3/cout
T_14_15_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst1.stoper_tr.un4_running_df20
T_13_22_wire_logic_cluster/lc_0/out
T_13_22_sp4_h_l_5
T_15_22_lc_trk_g2_0
T_15_22_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_20
T_14_23_wire_logic_cluster/lc_3/out
T_13_22_lc_trk_g2_3
T_13_22_wire_logic_cluster/lc_0/in_3

T_14_23_wire_logic_cluster/lc_3/out
T_14_23_lc_trk_g1_3
T_14_23_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_11
T_9_21_wire_logic_cluster/lc_5/out
T_9_20_sp4_v_t_42
T_9_23_lc_trk_g0_2
T_9_23_input_2_2
T_9_23_wire_logic_cluster/lc_2/in_2

End 

Net : phase_controller_inst1.stoper_tr.un4_running_df24
T_13_22_wire_logic_cluster/lc_5/out
T_14_22_sp4_h_l_10
T_15_22_lc_trk_g2_2
T_15_22_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_25
T_14_24_wire_logic_cluster/lc_0/out
T_14_20_sp4_v_t_37
T_13_22_lc_trk_g0_0
T_13_22_wire_logic_cluster/lc_5/in_1

T_14_24_wire_logic_cluster/lc_0/out
T_14_24_lc_trk_g3_0
T_14_24_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_20
T_8_25_wire_logic_cluster/lc_3/out
T_9_25_lc_trk_g1_3
T_9_25_wire_logic_cluster/lc_5/in_3

T_8_25_wire_logic_cluster/lc_3/out
T_8_25_lc_trk_g1_3
T_8_25_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_hc.un4_running_df20
T_9_25_wire_logic_cluster/lc_5/out
T_9_24_lc_trk_g1_5
T_9_24_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_21
T_14_23_wire_logic_cluster/lc_4/out
T_13_22_lc_trk_g3_4
T_13_22_wire_logic_cluster/lc_0/in_1

T_14_23_wire_logic_cluster/lc_4/out
T_14_23_lc_trk_g3_4
T_14_23_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_10
T_8_24_wire_logic_cluster/lc_2/cout
T_8_24_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_1
T_20_15_wire_logic_cluster/lc_7/out
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_0/in_1

End 

Net : elapsed_time_ns_1_RNII6NQL1_0_1
T_20_15_wire_logic_cluster/lc_0/out
T_20_15_lc_trk_g0_0
T_20_15_wire_logic_cluster/lc_7/in_1

T_20_15_wire_logic_cluster/lc_0/out
T_20_16_lc_trk_g0_0
T_20_16_wire_logic_cluster/lc_3/in_1

T_20_15_wire_logic_cluster/lc_0/out
T_21_16_lc_trk_g2_0
T_21_16_wire_logic_cluster/lc_5/in_1

End 

Net : elapsed_time_ns_1_RNII6NQL1_0_1_cascade_
T_20_15_wire_logic_cluster/lc_0/ltout
T_20_15_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_14
T_14_22_wire_logic_cluster/lc_6/cout
T_14_22_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_21
T_8_25_wire_logic_cluster/lc_4/out
T_9_25_lc_trk_g0_4
T_9_25_wire_logic_cluster/lc_5/in_1

T_8_25_wire_logic_cluster/lc_4/out
T_8_25_lc_trk_g3_4
T_8_25_wire_logic_cluster/lc_4/in_1

End 

Net : bfn_12_18_0_
T_12_18_wire_logic_cluster/carry_in_mux/cout
T_12_18_wire_logic_cluster/lc_0/in_3

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_14
T_14_19_wire_logic_cluster/lc_6/out
T_14_17_sp4_v_t_41
T_11_17_sp4_h_l_10
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_18
T_14_23_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g3_1
T_15_24_wire_logic_cluster/lc_7/in_3

T_14_23_wire_logic_cluster/lc_1/out
T_15_23_lc_trk_g1_1
T_15_23_wire_logic_cluster/lc_5/in_3

T_14_23_wire_logic_cluster/lc_1/out
T_14_23_lc_trk_g3_1
T_14_23_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_8
T_12_12_wire_logic_cluster/lc_4/out
T_12_8_sp4_v_t_45
T_11_9_lc_trk_g3_5
T_11_9_input_2_0
T_11_9_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_8
T_12_11_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_4/in_3

T_12_11_wire_logic_cluster/lc_0/out
T_12_9_sp4_v_t_45
T_9_9_sp4_h_l_2
T_10_9_lc_trk_g3_2
T_10_9_input_2_3
T_10_9_wire_logic_cluster/lc_3/in_2

T_12_11_wire_logic_cluster/lc_0/out
T_12_12_lc_trk_g1_0
T_12_12_wire_logic_cluster/lc_5/in_0

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_18
T_9_11_wire_logic_cluster/lc_3/cout
T_9_11_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_19
T_9_11_wire_logic_cluster/lc_4/out
T_9_3_sp12_v_t_23
T_9_7_lc_trk_g3_0
T_9_7_input_2_7
T_9_7_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_10
T_14_15_wire_logic_cluster/lc_2/cout
T_14_15_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_10
T_10_23_wire_logic_cluster/lc_4/out
T_9_23_lc_trk_g2_4
T_9_23_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_12
T_9_21_wire_logic_cluster/lc_1/out
T_10_19_sp4_v_t_46
T_9_23_lc_trk_g2_3
T_9_23_input_2_3
T_9_23_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_tr.un4_running_cry_c_RNO_0Z0Z_18
T_15_23_wire_logic_cluster/lc_5/out
T_15_22_lc_trk_g0_5
T_15_22_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.un4_running_df22
T_9_25_wire_logic_cluster/lc_7/out
T_9_24_lc_trk_g0_7
T_9_24_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_22
T_8_25_wire_logic_cluster/lc_5/out
T_9_25_lc_trk_g1_5
T_9_25_wire_logic_cluster/lc_7/in_3

T_8_25_wire_logic_cluster/lc_5/out
T_8_25_lc_trk_g1_5
T_8_25_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_hc.un4_running_df26
T_9_26_wire_logic_cluster/lc_2/out
T_9_23_sp4_v_t_44
T_9_24_lc_trk_g3_4
T_9_24_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_27
T_8_26_wire_logic_cluster/lc_2/out
T_9_26_lc_trk_g1_2
T_9_26_wire_logic_cluster/lc_2/in_3

T_8_26_wire_logic_cluster/lc_2/out
T_8_26_lc_trk_g1_2
T_8_26_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_26
T_8_26_wire_logic_cluster/lc_1/out
T_9_26_lc_trk_g0_1
T_9_26_wire_logic_cluster/lc_2/in_1

T_8_26_wire_logic_cluster/lc_1/out
T_8_26_lc_trk_g3_1
T_8_26_wire_logic_cluster/lc_1/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_9
T_8_24_wire_logic_cluster/lc_1/cout
T_8_24_wire_logic_cluster/lc_2/in_3

Net : pwm_generator_inst.threshold_ACC_RNO_1Z0Z_9
T_2_15_wire_logic_cluster/lc_0/out
T_2_11_sp12_v_t_23
T_2_19_lc_trk_g3_0
T_2_19_wire_logic_cluster/lc_1/in_0

End 

Net : bfn_2_15_0_
T_2_15_wire_logic_cluster/carry_in_mux/cout
T_2_15_wire_logic_cluster/lc_0/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_23
T_8_25_wire_logic_cluster/lc_6/out
T_9_25_lc_trk_g0_6
T_9_25_wire_logic_cluster/lc_7/in_1

T_8_25_wire_logic_cluster/lc_6/out
T_8_25_lc_trk_g1_6
T_8_25_wire_logic_cluster/lc_6/in_1

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_13
T_14_22_wire_logic_cluster/lc_5/cout
T_14_22_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_19
T_9_11_wire_logic_cluster/lc_4/cout
T_9_11_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_20
T_9_11_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_47
T_8_9_lc_trk_g0_1
T_8_9_input_2_3
T_8_9_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst2.stoper_tr.target_timeZ0Z_15
T_14_19_wire_logic_cluster/lc_0/out
T_14_19_sp4_h_l_5
T_13_15_sp4_v_t_47
T_13_17_lc_trk_g2_2
T_13_17_input_2_6
T_13_17_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_13
T_16_15_wire_logic_cluster/lc_4/out
T_16_13_sp4_v_t_37
T_16_17_sp4_v_t_37
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_13
T_9_21_wire_logic_cluster/lc_2/out
T_10_20_sp4_v_t_37
T_9_23_lc_trk_g2_5
T_9_23_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_9
T_14_15_wire_logic_cluster/lc_1/cout
T_14_15_wire_logic_cluster/lc_2/in_3

Net : phase_controller_inst1.stoper_hc.un4_running_df28
T_9_26_wire_logic_cluster/lc_6/out
T_9_23_sp4_v_t_36
T_9_24_lc_trk_g2_4
T_9_24_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_28
T_8_26_wire_logic_cluster/lc_3/out
T_9_26_lc_trk_g0_3
T_9_26_wire_logic_cluster/lc_6/in_3

T_8_26_wire_logic_cluster/lc_3/out
T_8_26_lc_trk_g1_3
T_8_26_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_24
T_14_23_wire_logic_cluster/lc_7/out
T_13_22_lc_trk_g3_7
T_13_22_wire_logic_cluster/lc_5/in_3

T_14_23_wire_logic_cluster/lc_7/out
T_14_23_lc_trk_g3_7
T_14_23_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_25
T_14_17_wire_logic_cluster/lc_0/out
T_14_18_lc_trk_g1_0
T_14_18_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_14_17_lc_trk_g3_0
T_14_17_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.un4_running_df24
T_9_25_wire_logic_cluster/lc_2/out
T_9_24_lc_trk_g0_2
T_9_24_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_24
T_8_25_wire_logic_cluster/lc_7/out
T_9_25_lc_trk_g0_7
T_9_25_wire_logic_cluster/lc_2/in_3

T_8_25_wire_logic_cluster/lc_7/out
T_8_25_lc_trk_g3_7
T_8_25_wire_logic_cluster/lc_7/in_1

End 

Net : elapsed_time_ns_1_RNISCJF91_0_31
T_21_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_3
T_18_16_lc_trk_g0_3
T_18_16_wire_logic_cluster/lc_1/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_5/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_19_sp4_v_t_42
T_15_19_sp4_h_l_0
T_18_15_sp4_v_t_37
T_18_17_lc_trk_g2_0
T_18_17_input_2_0
T_18_17_wire_logic_cluster/lc_0/in_2

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_19_sp4_v_t_42
T_15_19_sp4_h_l_0
T_18_15_sp4_v_t_37
T_18_17_lc_trk_g2_0
T_18_17_input_2_6
T_18_17_wire_logic_cluster/lc_6/in_2

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_19_sp4_v_t_42
T_15_19_sp4_h_l_0
T_18_15_sp4_v_t_37
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_3/in_3

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_19_sp4_v_t_42
T_15_23_sp4_h_l_1
T_15_23_lc_trk_g1_4
T_15_23_wire_logic_cluster/lc_3/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_19_sp4_v_t_42
T_15_19_sp4_h_l_0
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_5/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_19_sp4_v_t_42
T_15_19_sp4_h_l_0
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_3/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_15_sp4_v_t_46
T_14_11_sp4_v_t_46
T_13_13_lc_trk_g0_0
T_13_13_wire_logic_cluster/lc_7/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_19_sp4_v_t_42
T_15_19_sp4_h_l_0
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_0/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_19_sp4_v_t_42
T_15_19_sp4_h_l_0
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_4/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_19_sp4_v_t_42
T_15_19_sp4_h_l_0
T_15_19_lc_trk_g0_5
T_15_19_input_2_7
T_15_19_wire_logic_cluster/lc_7/in_2

T_21_16_wire_logic_cluster/lc_3/out
T_20_15_lc_trk_g2_3
T_20_15_wire_logic_cluster/lc_1/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_19_sp4_v_t_42
T_15_19_sp4_h_l_0
T_15_19_lc_trk_g0_5
T_15_19_wire_logic_cluster/lc_2/in_3

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_15_sp4_v_t_46
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_2/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_15_sp4_v_t_46
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_6/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_14_16_sp12_v_t_22
T_14_15_sp4_v_t_46
T_14_19_lc_trk_g0_3
T_14_19_wire_logic_cluster/lc_0/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_17_16_sp4_h_l_2
T_16_16_sp4_v_t_39
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_4/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_17_16_sp4_h_l_2
T_16_12_sp4_v_t_39
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_4/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_17_16_sp4_h_l_2
T_16_16_sp4_v_t_39
T_15_17_lc_trk_g2_7
T_15_17_input_2_5
T_15_17_wire_logic_cluster/lc_5/in_2

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_17_16_sp4_h_l_2
T_16_16_sp4_v_t_39
T_15_17_lc_trk_g2_7
T_15_17_input_2_1
T_15_17_wire_logic_cluster/lc_1/in_2

T_21_16_wire_logic_cluster/lc_3/out
T_21_15_sp4_v_t_38
T_18_19_sp4_h_l_8
T_17_19_sp4_v_t_39
T_16_22_lc_trk_g2_7
T_16_22_wire_logic_cluster/lc_3/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_21_15_sp4_v_t_38
T_18_19_sp4_h_l_8
T_17_19_sp4_v_t_39
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_1/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_21_15_sp4_v_t_38
T_18_19_sp4_h_l_8
T_17_19_sp4_v_t_39
T_16_22_lc_trk_g2_7
T_16_22_wire_logic_cluster/lc_1/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_21_15_sp4_v_t_38
T_18_19_sp4_h_l_8
T_17_19_sp4_v_t_39
T_16_22_lc_trk_g2_7
T_16_22_wire_logic_cluster/lc_6/in_3

T_21_16_wire_logic_cluster/lc_3/out
T_21_15_sp4_v_t_38
T_18_15_sp4_h_l_9
T_18_15_lc_trk_g0_4
T_18_15_wire_logic_cluster/lc_6/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_3/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_1/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_21_15_sp4_v_t_38
T_18_15_sp4_h_l_9
T_18_15_lc_trk_g0_4
T_18_15_wire_logic_cluster/lc_3/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_21_15_sp4_v_t_38
T_18_15_sp4_h_l_9
T_18_15_lc_trk_g0_4
T_18_15_input_2_4
T_18_15_wire_logic_cluster/lc_4/in_2

T_21_16_wire_logic_cluster/lc_3/out
T_19_16_sp4_h_l_3
T_18_16_lc_trk_g0_3
T_18_16_wire_logic_cluster/lc_7/in_0

T_21_16_wire_logic_cluster/lc_3/out
T_15_16_sp12_h_l_1
T_15_16_lc_trk_g1_2
T_15_16_wire_logic_cluster/lc_4/in_3

T_21_16_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g2_3
T_20_16_wire_logic_cluster/lc_0/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g3_3
T_20_16_wire_logic_cluster/lc_7/in_1

T_21_16_wire_logic_cluster/lc_3/out
T_20_16_lc_trk_g2_3
T_20_16_wire_logic_cluster/lc_6/in_3

T_21_16_wire_logic_cluster/lc_3/out
T_21_16_lc_trk_g0_3
T_21_16_input_2_3
T_21_16_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_8
T_8_24_wire_logic_cluster/lc_0/cout
T_8_24_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_29
T_8_26_wire_logic_cluster/lc_4/out
T_9_26_lc_trk_g1_4
T_9_26_wire_logic_cluster/lc_6/in_1

T_8_26_wire_logic_cluster/lc_4/out
T_8_26_lc_trk_g3_4
T_8_26_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_28
T_14_24_wire_logic_cluster/lc_3/out
T_15_24_lc_trk_g0_3
T_15_24_wire_logic_cluster/lc_4/in_3

T_14_24_wire_logic_cluster/lc_3/out
T_14_24_lc_trk_g1_3
T_14_24_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_tr.un4_running_df28
T_15_24_wire_logic_cluster/lc_4/out
T_15_16_sp12_v_t_23
T_15_22_lc_trk_g2_4
T_15_22_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_16
T_9_11_wire_logic_cluster/lc_1/cout
T_9_11_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_17
T_9_11_wire_logic_cluster/lc_2/out
T_9_10_sp4_v_t_36
T_9_6_sp4_v_t_44
T_9_7_lc_trk_g3_4
T_9_7_input_2_5
T_9_7_wire_logic_cluster/lc_5/in_2

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_15
T_9_15_wire_logic_cluster/lc_1/out
T_9_12_sp12_v_t_22
T_9_23_lc_trk_g2_2
T_9_23_input_2_6
T_9_23_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_25
T_8_26_wire_logic_cluster/lc_0/out
T_9_25_lc_trk_g3_0
T_9_25_wire_logic_cluster/lc_2/in_1

T_8_26_wire_logic_cluster/lc_0/out
T_8_26_lc_trk_g3_0
T_8_26_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_12
T_14_22_wire_logic_cluster/lc_4/cout
T_14_22_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_21
T_9_11_wire_logic_cluster/lc_6/cout
T_9_11_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_22
T_9_11_wire_logic_cluster/lc_7/out
T_8_12_lc_trk_g1_7
T_8_12_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_29
T_14_24_wire_logic_cluster/lc_4/out
T_15_24_lc_trk_g1_4
T_15_24_wire_logic_cluster/lc_4/in_1

T_14_24_wire_logic_cluster/lc_4/out
T_14_24_lc_trk_g3_4
T_14_24_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_20
T_9_11_wire_logic_cluster/lc_5/cout
T_9_11_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.prop_term_1_13
T_12_11_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_42
T_9_10_sp4_h_l_1
T_8_10_lc_trk_g1_1
T_8_10_wire_logic_cluster/lc_3/in_3

T_12_11_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_42
T_9_10_sp4_h_l_1
T_10_10_lc_trk_g3_1
T_10_10_wire_logic_cluster/lc_3/in_1

T_12_11_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_42
T_9_10_sp4_h_l_1
T_8_10_lc_trk_g1_1
T_8_10_wire_logic_cluster/lc_4/in_0

End 

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_21
T_9_11_wire_logic_cluster/lc_6/out
T_8_12_lc_trk_g0_6
T_8_12_input_2_4
T_8_12_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_13
T_8_10_wire_logic_cluster/lc_3/out
T_9_9_sp4_v_t_39
T_10_9_sp4_h_l_7
T_11_9_lc_trk_g3_7
T_11_9_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_hc.target_timeZ0Z_14
T_9_21_wire_logic_cluster/lc_3/out
T_9_20_sp4_v_t_38
T_9_23_lc_trk_g0_6
T_9_23_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_8
T_14_15_wire_logic_cluster/lc_0/cout
T_14_15_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst1.stoper_tr.un4_running_df26
T_15_24_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_36
T_15_22_lc_trk_g3_4
T_15_22_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_10
T_12_11_wire_logic_cluster/lc_2/out
T_12_11_lc_trk_g0_2
T_12_11_wire_logic_cluster/lc_7/in_3

T_12_11_wire_logic_cluster/lc_2/out
T_12_8_sp4_v_t_44
T_9_12_sp4_h_l_2
T_10_12_lc_trk_g3_2
T_10_12_wire_logic_cluster/lc_0/in_3

T_12_11_wire_logic_cluster/lc_2/out
T_12_8_sp4_v_t_44
T_9_12_sp4_h_l_2
T_8_8_sp4_v_t_42
T_7_10_lc_trk_g1_7
T_7_10_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_10
T_12_11_wire_logic_cluster/lc_7/out
T_12_11_sp4_h_l_3
T_11_7_sp4_v_t_45
T_11_9_lc_trk_g3_0
T_11_9_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_26
T_14_24_wire_logic_cluster/lc_1/out
T_15_24_lc_trk_g1_1
T_15_24_wire_logic_cluster/lc_6/in_0

T_14_24_wire_logic_cluster/lc_1/out
T_14_24_lc_trk_g3_1
T_14_24_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.un4_elapsed_time_tr_1_0_i_cascade_
T_16_17_wire_logic_cluster/lc_1/ltout
T_16_17_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.elapsed_time_tr_31
T_17_22_wire_logic_cluster/lc_4/out
T_17_20_sp4_v_t_37
T_14_20_sp4_h_l_6
T_13_16_sp4_v_t_43
T_10_16_sp4_h_l_6
T_10_16_lc_trk_g1_3
T_10_16_wire_logic_cluster/lc_3/in_1

T_17_22_wire_logic_cluster/lc_4/out
T_17_20_sp4_v_t_37
T_17_16_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_input_2_6
T_16_17_wire_logic_cluster/lc_6/in_2

T_17_22_wire_logic_cluster/lc_4/out
T_17_20_sp4_v_t_37
T_17_16_sp4_v_t_37
T_16_18_lc_trk_g0_0
T_16_18_wire_logic_cluster/lc_3/in_1

T_17_22_wire_logic_cluster/lc_4/out
T_17_20_sp4_v_t_37
T_17_16_sp4_v_t_45
T_16_17_lc_trk_g3_5
T_16_17_wire_logic_cluster/lc_1/in_1

T_17_22_wire_logic_cluster/lc_4/out
T_17_14_sp12_v_t_23
T_17_16_lc_trk_g2_4
T_17_16_wire_logic_cluster/lc_1/in_3

T_17_22_wire_logic_cluster/lc_4/out
T_10_22_sp12_h_l_0
T_21_10_sp12_v_t_23
T_21_16_lc_trk_g3_4
T_21_16_wire_logic_cluster/lc_3/in_0

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_27
T_14_24_wire_logic_cluster/lc_2/out
T_15_24_lc_trk_g1_2
T_15_24_wire_logic_cluster/lc_6/in_3

T_14_24_wire_logic_cluster/lc_2/out
T_14_24_lc_trk_g1_2
T_14_24_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_8_24_0_
T_8_24_wire_logic_cluster/carry_in_mux/cout
T_8_24_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_cry_30_c_RNII74KZ0
T_11_11_wire_logic_cluster/lc_7/out
T_11_8_sp4_v_t_38
T_8_12_sp4_h_l_3
T_9_12_lc_trk_g3_3
T_9_12_input_2_4
T_9_12_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator1_31
T_11_11_wire_logic_cluster/lc_6/cout
T_11_11_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_11
T_14_22_wire_logic_cluster/lc_3/cout
T_14_22_wire_logic_cluster/lc_4/in_3

Net : elapsed_time_ns_1_RNI5IV8E1_0_31
T_10_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_40
T_11_12_sp4_v_t_40
T_11_14_lc_trk_g3_5
T_11_14_wire_logic_cluster/lc_3/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_40
T_11_12_sp4_v_t_40
T_10_14_lc_trk_g0_5
T_10_14_wire_logic_cluster/lc_2/in_3

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_9_18_sp4_v_t_40
T_9_21_lc_trk_g0_0
T_9_21_wire_logic_cluster/lc_2/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_9_18_sp4_v_t_40
T_9_20_lc_trk_g2_5
T_9_20_wire_logic_cluster/lc_5/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_2/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_6/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_9_18_sp4_h_l_4
T_8_14_sp4_v_t_41
T_9_14_sp4_h_l_4
T_12_10_sp4_v_t_41
T_12_13_lc_trk_g1_1
T_12_13_wire_logic_cluster/lc_1/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_9_18_sp4_v_t_40
T_9_21_lc_trk_g0_0
T_9_21_wire_logic_cluster/lc_5/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_9_18_sp4_v_t_40
T_9_21_lc_trk_g0_0
T_9_21_wire_logic_cluster/lc_1/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_9_18_sp4_v_t_40
T_9_21_lc_trk_g0_0
T_9_21_wire_logic_cluster/lc_3/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_9_14_sp4_v_t_46
T_9_16_lc_trk_g3_3
T_9_16_wire_logic_cluster/lc_5/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_9_18_sp4_h_l_4
T_5_18_sp4_h_l_7
T_4_14_sp4_v_t_42
T_4_17_lc_trk_g1_2
T_4_17_wire_logic_cluster/lc_5/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_4/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_6/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_0/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_2/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_9_18_sp4_h_l_4
T_8_14_sp4_v_t_41
T_9_14_sp4_h_l_4
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_5/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_3/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_9_18_sp4_h_l_4
T_8_14_sp4_v_t_41
T_9_14_sp4_h_l_4
T_9_14_lc_trk_g1_1
T_9_14_wire_logic_cluster/lc_7/in_3

T_10_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_40
T_11_20_sp4_v_t_45
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_2/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_40
T_11_20_sp4_v_t_45
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_0/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_40
T_11_12_sp4_v_t_40
T_10_14_lc_trk_g0_5
T_10_14_wire_logic_cluster/lc_7/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_40
T_11_20_sp4_v_t_45
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_4/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_1_18_sp12_h_l_0
T_10_18_sp4_h_l_11
T_11_18_lc_trk_g3_3
T_11_18_wire_logic_cluster/lc_1/in_3

T_10_18_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_37
T_8_15_sp4_h_l_0
T_9_15_lc_trk_g3_0
T_9_15_wire_logic_cluster/lc_1/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_11_15_sp4_v_t_37
T_8_15_sp4_h_l_0
T_9_15_lc_trk_g3_0
T_9_15_wire_logic_cluster/lc_3/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_40
T_11_20_sp4_v_t_45
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_5/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_40
T_11_20_sp4_v_t_45
T_10_23_lc_trk_g3_5
T_10_23_wire_logic_cluster/lc_7/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_40
T_11_12_sp4_v_t_40
T_11_13_lc_trk_g2_0
T_11_13_wire_logic_cluster/lc_5/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_40
T_11_12_sp4_v_t_40
T_11_14_lc_trk_g3_5
T_11_14_wire_logic_cluster/lc_7/in_3

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_input_2_6
T_10_18_wire_logic_cluster/lc_6/in_2

T_10_18_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g1_6
T_9_19_wire_logic_cluster/lc_7/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g1_6
T_9_19_wire_logic_cluster/lc_5/in_0

T_10_18_wire_logic_cluster/lc_6/out
T_9_18_lc_trk_g2_6
T_9_18_wire_logic_cluster/lc_5/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_9_19_lc_trk_g1_6
T_9_19_wire_logic_cluster/lc_2/in_1

T_10_18_wire_logic_cluster/lc_6/out
T_10_18_lc_trk_g2_6
T_10_18_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_6
T_12_17_wire_logic_cluster/lc_6/cout
T_12_17_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.un38_control_input_axb_31_s0
T_16_10_wire_logic_cluster/lc_3/out
T_16_7_sp4_v_t_46
T_16_11_sp4_v_t_46
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_7/in_0

End 

Net : bfn_14_15_0_
T_14_15_wire_logic_cluster/carry_in_mux/cout
T_14_15_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_15
T_9_11_wire_logic_cluster/lc_0/cout
T_9_11_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_16
T_9_11_wire_logic_cluster/lc_1/out
T_9_11_sp4_h_l_7
T_8_7_sp4_v_t_37
T_7_10_lc_trk_g2_5
T_7_10_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_15
T_15_19_wire_logic_cluster/lc_4/out
T_15_11_sp12_v_t_23
T_15_21_lc_trk_g2_4
T_15_21_input_2_6
T_15_21_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_10
T_14_22_wire_logic_cluster/lc_2/cout
T_14_22_wire_logic_cluster/lc_3/in_3

Net : elapsed_time_ns_1_RNIP93CP1_0_1
T_11_17_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_39
T_10_14_lc_trk_g2_7
T_10_14_wire_logic_cluster/lc_2/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_15_sp4_v_t_47
T_8_15_sp4_h_l_4
T_9_15_lc_trk_g3_4
T_9_15_wire_logic_cluster/lc_2/in_1

T_11_17_wire_logic_cluster/lc_1/out
T_11_13_sp4_v_t_39
T_10_14_lc_trk_g2_7
T_10_14_wire_logic_cluster/lc_3/in_0

T_11_17_wire_logic_cluster/lc_1/out
T_11_17_lc_trk_g1_1
T_11_17_input_2_0
T_11_17_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_5
T_12_17_wire_logic_cluster/lc_5/cout
T_12_17_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_14
T_15_19_wire_logic_cluster/lc_7/out
T_15_18_sp4_v_t_46
T_15_21_lc_trk_g0_6
T_15_21_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.target_timeZ0Z_12
T_16_22_wire_logic_cluster/lc_1/out
T_15_21_lc_trk_g3_1
T_15_21_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_9
T_14_22_wire_logic_cluster/lc_1/cout
T_14_22_wire_logic_cluster/lc_2/in_3

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_4
T_12_17_wire_logic_cluster/lc_4/cout
T_12_17_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.prop_term_1_14
T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_44
T_13_6_sp4_h_l_9
T_15_6_lc_trk_g3_4
T_15_6_wire_logic_cluster/lc_0/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_44
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_5/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_44
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_6/in_0

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_44
T_9_6_sp4_h_l_3
T_11_6_lc_trk_g2_6
T_11_6_wire_logic_cluster/lc_5/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_44
T_12_7_lc_trk_g3_4
T_12_7_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_44
T_9_6_sp4_h_l_3
T_11_6_lc_trk_g2_6
T_11_6_wire_logic_cluster/lc_7/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_1
T_11_7_sp4_v_t_43
T_8_7_sp4_h_l_0
T_10_7_lc_trk_g2_5
T_10_7_wire_logic_cluster/lc_0/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_2/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_9_10_sp4_h_l_3
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_5/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_9_sp4_v_t_41
T_9_13_sp4_h_l_4
T_5_13_sp4_h_l_7
T_5_13_lc_trk_g1_2
T_5_13_wire_logic_cluster/lc_0/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_9_sp4_v_t_41
T_9_13_sp4_h_l_4
T_5_13_sp4_h_l_7
T_5_13_lc_trk_g1_2
T_5_13_wire_logic_cluster/lc_5/in_0

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_44
T_11_7_lc_trk_g3_4
T_11_7_wire_logic_cluster/lc_2/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_12_6_sp4_v_t_44
T_12_9_lc_trk_g0_4
T_12_9_wire_logic_cluster/lc_0/in_0

T_12_11_wire_logic_cluster/lc_6/out
T_12_5_sp12_v_t_23
T_12_8_lc_trk_g2_3
T_12_8_wire_logic_cluster/lc_6/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_9_10_sp4_h_l_3
T_10_10_lc_trk_g2_3
T_10_10_wire_logic_cluster/lc_5/in_0

T_12_11_wire_logic_cluster/lc_6/out
T_13_10_sp4_v_t_45
T_14_14_sp4_h_l_8
T_16_14_lc_trk_g2_5
T_16_14_wire_logic_cluster/lc_6/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_1
T_11_7_sp4_v_t_43
T_11_11_sp4_v_t_44
T_10_12_lc_trk_g3_4
T_10_12_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_1
T_11_7_sp4_v_t_43
T_10_8_lc_trk_g3_3
T_10_8_wire_logic_cluster/lc_3/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_9_sp4_v_t_41
T_9_9_sp4_h_l_10
T_10_9_lc_trk_g2_2
T_10_9_input_2_6
T_10_9_wire_logic_cluster/lc_6/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_1
T_16_11_sp4_h_l_4
T_19_7_sp4_v_t_41
T_18_10_lc_trk_g3_1
T_18_10_wire_logic_cluster/lc_0/in_0

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_1
T_8_11_sp4_h_l_4
T_8_11_lc_trk_g1_1
T_8_11_input_2_0
T_8_11_wire_logic_cluster/lc_0/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_12_8_sp4_v_t_36
T_9_8_sp4_h_l_1
T_9_8_lc_trk_g0_4
T_9_8_input_2_0
T_9_8_wire_logic_cluster/lc_0/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_12_9_sp4_v_t_41
T_9_9_sp4_h_l_10
T_10_9_lc_trk_g2_2
T_10_9_wire_logic_cluster/lc_3/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_1
T_16_11_sp4_h_l_4
T_19_7_sp4_v_t_41
T_18_9_lc_trk_g0_4
T_18_9_wire_logic_cluster/lc_3/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_5/in_0

T_12_11_wire_logic_cluster/lc_6/out
T_12_9_sp4_v_t_41
T_9_9_sp4_h_l_10
T_8_9_lc_trk_g1_2
T_8_9_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_9_10_sp4_h_l_3
T_10_10_lc_trk_g2_3
T_10_10_input_2_3
T_10_10_wire_logic_cluster/lc_3/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_12_9_sp4_v_t_41
T_9_9_sp4_h_l_10
T_10_9_lc_trk_g2_2
T_10_9_wire_logic_cluster/lc_1/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_9_sp4_v_t_41
T_9_9_sp4_h_l_10
T_10_9_lc_trk_g2_2
T_10_9_input_2_0
T_10_9_wire_logic_cluster/lc_0/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_9_10_sp4_h_l_3
T_10_10_lc_trk_g2_3
T_10_10_wire_logic_cluster/lc_2/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_9_sp4_v_t_41
T_9_9_sp4_h_l_10
T_10_9_lc_trk_g2_2
T_10_9_wire_logic_cluster/lc_7/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_9_10_sp4_h_l_3
T_10_10_lc_trk_g2_3
T_10_10_wire_logic_cluster/lc_6/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_9_10_sp4_h_l_3
T_10_10_lc_trk_g2_3
T_10_10_wire_logic_cluster/lc_4/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_9_10_sp4_h_l_3
T_10_10_lc_trk_g2_3
T_10_10_input_2_1
T_10_10_wire_logic_cluster/lc_1/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_9_10_sp4_h_l_3
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_6/in_0

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_9_10_sp4_h_l_3
T_10_10_lc_trk_g2_3
T_10_10_input_2_7
T_10_10_wire_logic_cluster/lc_7/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_1
T_8_11_sp4_h_l_1
T_10_11_lc_trk_g2_4
T_10_11_input_2_2
T_10_11_wire_logic_cluster/lc_2/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_9_10_sp4_h_l_3
T_10_10_lc_trk_g2_3
T_10_10_wire_logic_cluster/lc_0/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_1
T_8_11_sp4_h_l_1
T_10_11_lc_trk_g2_4
T_10_11_input_2_0
T_10_11_wire_logic_cluster/lc_0/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_1
T_8_11_sp4_h_l_1
T_10_11_lc_trk_g2_4
T_10_11_wire_logic_cluster/lc_1/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_1
T_8_11_sp4_h_l_1
T_10_11_lc_trk_g2_4
T_10_11_wire_logic_cluster/lc_7/in_3

T_12_11_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_6/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_1
T_8_11_sp4_h_l_1
T_10_11_lc_trk_g2_4
T_10_11_input_2_4
T_10_11_wire_logic_cluster/lc_4/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_12_11_sp4_h_l_1
T_8_11_sp4_h_l_1
T_10_11_lc_trk_g2_4
T_10_11_wire_logic_cluster/lc_3/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g1_6
T_11_12_input_2_3
T_11_12_wire_logic_cluster/lc_3/in_2

T_12_11_wire_logic_cluster/lc_6/out
T_11_11_lc_trk_g2_6
T_11_11_wire_logic_cluster/lc_7/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_11_12_lc_trk_g1_6
T_11_12_wire_logic_cluster/lc_1/in_0

T_12_11_wire_logic_cluster/lc_6/out
T_12_9_sp4_v_t_41
T_9_13_sp4_h_l_4
T_9_13_lc_trk_g0_1
T_9_13_wire_logic_cluster/lc_0/in_1

T_12_11_wire_logic_cluster/lc_6/out
T_12_10_sp4_v_t_44
T_9_10_sp4_h_l_3
T_8_10_lc_trk_g1_3
T_8_10_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_18
T_15_6_wire_logic_cluster/lc_0/out
T_12_6_sp12_h_l_0
T_11_6_sp12_v_t_23
T_11_10_lc_trk_g3_0
T_11_10_wire_logic_cluster/lc_2/in_1

T_15_6_wire_logic_cluster/lc_0/out
T_12_6_sp12_h_l_0
T_11_6_sp12_v_t_23
T_11_8_sp4_v_t_43
T_10_10_lc_trk_g0_6
T_10_10_wire_logic_cluster/lc_4/in_0

T_15_6_wire_logic_cluster/lc_0/out
T_15_6_lc_trk_g1_0
T_15_6_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_6
T_8_23_wire_logic_cluster/lc_6/cout
T_8_23_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_8
T_14_22_wire_logic_cluster/lc_0/cout
T_14_22_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_11
T_12_9_wire_logic_cluster/lc_2/out
T_11_9_lc_trk_g2_2
T_11_9_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_11
T_12_11_wire_logic_cluster/lc_3/out
T_12_8_sp4_v_t_46
T_12_9_lc_trk_g3_6
T_12_9_wire_logic_cluster/lc_2/in_3

T_12_11_wire_logic_cluster/lc_3/out
T_10_11_sp4_h_l_3
T_9_7_sp4_v_t_38
T_8_9_lc_trk_g1_3
T_8_9_input_2_0
T_8_9_wire_logic_cluster/lc_0/in_2

T_12_11_wire_logic_cluster/lc_3/out
T_12_8_sp4_v_t_46
T_9_12_sp4_h_l_4
T_8_8_sp4_v_t_44
T_7_10_lc_trk_g2_1
T_7_10_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_17
T_9_11_wire_logic_cluster/lc_2/cout
T_9_11_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_18
T_9_11_wire_logic_cluster/lc_3/out
T_8_12_lc_trk_g1_3
T_8_12_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_3
T_12_17_wire_logic_cluster/lc_3/cout
T_12_17_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_6
T_14_14_wire_logic_cluster/lc_6/cout
T_14_14_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_31
T_10_22_wire_logic_cluster/lc_4/out
T_10_14_sp12_v_t_23
T_10_16_lc_trk_g3_4
T_10_16_wire_logic_cluster/lc_3/in_0

T_10_22_wire_logic_cluster/lc_4/out
T_10_14_sp12_v_t_23
T_10_18_lc_trk_g2_0
T_10_18_wire_logic_cluster/lc_6/in_0

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_5
T_8_23_wire_logic_cluster/lc_5/cout
T_8_23_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_14
T_12_9_wire_logic_cluster/lc_5/out
T_11_9_lc_trk_g2_5
T_11_9_wire_logic_cluster/lc_6/in_1

T_12_9_wire_logic_cluster/lc_5/out
T_4_9_sp12_h_l_1
T_10_9_lc_trk_g0_6
T_10_9_wire_logic_cluster/lc_0/in_0

T_12_9_wire_logic_cluster/lc_5/out
T_12_9_lc_trk_g0_5
T_12_9_wire_logic_cluster/lc_5/in_0

End 

Net : bfn_14_22_0_
T_14_22_wire_logic_cluster/carry_in_mux/cout
T_14_22_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_12
T_12_9_wire_logic_cluster/lc_1/out
T_11_9_lc_trk_g2_1
T_11_9_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_12
T_12_11_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_45
T_12_9_lc_trk_g2_0
T_12_9_wire_logic_cluster/lc_1/in_3

T_12_11_wire_logic_cluster/lc_4/out
T_12_9_sp4_v_t_37
T_9_9_sp4_h_l_6
T_10_9_lc_trk_g2_6
T_10_9_wire_logic_cluster/lc_1/in_1

T_12_11_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_45
T_9_7_sp4_h_l_8
T_9_7_lc_trk_g1_5
T_9_7_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_2
T_12_17_wire_logic_cluster/lc_2/cout
T_12_17_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_5
T_14_14_wire_logic_cluster/lc_5/cout
T_14_14_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_4
T_8_23_wire_logic_cluster/lc_4/cout
T_8_23_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_15
T_12_9_wire_logic_cluster/lc_6/out
T_11_9_lc_trk_g2_6
T_11_9_wire_logic_cluster/lc_7/in_1

T_12_9_wire_logic_cluster/lc_6/out
T_11_9_sp4_h_l_4
T_10_9_lc_trk_g1_4
T_10_9_wire_logic_cluster/lc_7/in_0

T_12_9_wire_logic_cluster/lc_6/out
T_11_9_sp4_h_l_4
T_12_9_lc_trk_g3_4
T_12_9_wire_logic_cluster/lc_6/in_3

End 

Net : bfn_9_11_0_
T_9_11_wire_logic_cluster/carry_in_mux/cout
T_9_11_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_15
T_9_11_wire_logic_cluster/lc_0/out
T_8_12_lc_trk_g0_0
T_8_12_input_2_0
T_8_12_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_1
T_12_17_wire_logic_cluster/lc_1/cout
T_12_17_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_17
T_11_6_wire_logic_cluster/lc_5/out
T_11_0_span12_vert_21
T_11_10_lc_trk_g2_2
T_11_10_wire_logic_cluster/lc_1/in_1

T_11_6_wire_logic_cluster/lc_5/out
T_11_0_span12_vert_21
T_11_6_sp4_v_t_38
T_10_10_lc_trk_g1_3
T_10_10_wire_logic_cluster/lc_2/in_0

T_11_6_wire_logic_cluster/lc_5/out
T_11_6_lc_trk_g2_5
T_11_6_wire_logic_cluster/lc_5/in_0

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_4
T_14_14_wire_logic_cluster/lc_4/cout
T_14_14_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_3
T_8_23_wire_logic_cluster/lc_3/cout
T_8_23_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst2.stoper_hc.un1_accumulated_time_cry_0
T_12_17_wire_logic_cluster/lc_0/cout
T_12_17_wire_logic_cluster/lc_1/in_3

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_3
T_14_14_wire_logic_cluster/lc_3/cout
T_14_14_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_3_cascade_
T_17_15_wire_logic_cluster/lc_4/ltout
T_17_15_wire_logic_cluster/lc_5/in_2

End 

Net : elapsed_time_ns_1_RNIK8NQL1_0_3_cascade_
T_17_15_wire_logic_cluster/lc_5/ltout
T_17_15_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_2
T_8_23_wire_logic_cluster/lc_2/cout
T_8_23_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_13
T_9_10_wire_logic_cluster/lc_6/cout
T_9_10_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_14
T_9_10_wire_logic_cluster/lc_7/out
T_10_7_sp4_v_t_39
T_9_8_lc_trk_g2_7
T_9_8_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_6
T_14_21_wire_logic_cluster/lc_6/cout
T_14_21_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_12
T_9_10_wire_logic_cluster/lc_5/cout
T_9_10_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_13
T_9_10_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_36
T_9_8_lc_trk_g3_4
T_9_8_input_2_5
T_9_8_wire_logic_cluster/lc_5/in_2

End 

Net : elapsed_time_ns_1_RNIK8NQL1_0_3
T_17_15_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g2_5
T_18_16_wire_logic_cluster/lc_0/in_1

T_17_15_wire_logic_cluster/lc_5/out
T_18_11_sp4_v_t_46
T_18_13_lc_trk_g2_3
T_18_13_wire_logic_cluster/lc_5/in_0

T_17_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g1_5
T_18_15_wire_logic_cluster/lc_5/in_3

T_17_15_wire_logic_cluster/lc_5/out
T_17_15_lc_trk_g2_5
T_17_15_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_2
T_14_14_wire_logic_cluster/lc_2/cout
T_14_14_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_1
T_8_23_wire_logic_cluster/lc_1/cout
T_8_23_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_9
T_9_10_wire_logic_cluster/lc_2/cout
T_9_10_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_10
T_9_10_wire_logic_cluster/lc_3/out
T_10_7_sp4_v_t_47
T_10_11_sp4_v_t_47
T_10_12_lc_trk_g2_7
T_10_12_input_2_7
T_10_12_wire_logic_cluster/lc_7/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_5
T_14_21_wire_logic_cluster/lc_5/cout
T_14_21_wire_logic_cluster/lc_6/in_3

Net : elapsed_time_ns_1_RNIUE3CP1_0_6_cascade_
T_9_14_wire_logic_cluster/lc_4/ltout
T_9_14_wire_logic_cluster/lc_5/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.delay_hc_1_latch_6_cascade_
T_9_14_wire_logic_cluster/lc_3/ltout
T_9_14_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_1
T_14_14_wire_logic_cluster/lc_1/cout
T_14_14_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_19
T_12_7_wire_logic_cluster/lc_0/out
T_12_7_sp4_h_l_5
T_11_7_sp4_v_t_46
T_11_10_lc_trk_g0_6
T_11_10_wire_logic_cluster/lc_3/in_1

T_12_7_wire_logic_cluster/lc_0/out
T_12_7_sp4_h_l_5
T_11_7_sp4_v_t_46
T_10_10_lc_trk_g3_6
T_10_10_wire_logic_cluster/lc_1/in_0

T_12_7_wire_logic_cluster/lc_0/out
T_12_7_lc_trk_g1_0
T_12_7_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst1.stoper_hc.un1_accumulated_time_cry_0
T_8_23_wire_logic_cluster/lc_0/cout
T_8_23_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_11
T_9_10_wire_logic_cluster/lc_4/cout
T_9_10_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_12
T_9_10_wire_logic_cluster/lc_5/out
T_9_6_sp4_v_t_47
T_9_8_lc_trk_g3_2
T_9_8_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_4
T_14_21_wire_logic_cluster/lc_4/cout
T_14_21_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_11
T_9_10_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_45
T_9_8_lc_trk_g3_0
T_9_8_input_2_3
T_9_8_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_10
T_9_10_wire_logic_cluster/lc_3/cout
T_9_10_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_21
T_11_6_wire_logic_cluster/lc_7/out
T_11_1_sp12_v_t_22
T_11_10_lc_trk_g2_6
T_11_10_wire_logic_cluster/lc_5/in_1

T_11_6_wire_logic_cluster/lc_7/out
T_11_4_sp4_v_t_43
T_11_8_sp4_v_t_39
T_10_10_lc_trk_g0_2
T_10_10_wire_logic_cluster/lc_7/in_1

T_11_6_wire_logic_cluster/lc_7/out
T_11_6_lc_trk_g2_7
T_11_6_wire_logic_cluster/lc_7/in_0

End 

Net : phase_controller_inst2.stoper_tr.un1_accumulated_time_cry_0
T_14_14_wire_logic_cluster/lc_0/cout
T_14_14_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_22
T_10_7_wire_logic_cluster/lc_0/out
T_11_5_sp4_v_t_44
T_11_9_sp4_v_t_37
T_11_10_lc_trk_g2_5
T_11_10_wire_logic_cluster/lc_6/in_1

T_10_7_wire_logic_cluster/lc_0/out
T_11_5_sp4_v_t_44
T_11_9_sp4_v_t_37
T_10_11_lc_trk_g0_0
T_10_11_wire_logic_cluster/lc_2/in_0

T_10_7_wire_logic_cluster/lc_0/out
T_10_7_lc_trk_g1_0
T_10_7_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_3
T_14_21_wire_logic_cluster/lc_3/cout
T_14_21_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_16
T_11_12_wire_logic_cluster/lc_2/out
T_11_9_sp4_v_t_44
T_11_10_lc_trk_g3_4
T_11_10_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_2/out
T_11_8_sp4_v_t_41
T_10_10_lc_trk_g0_4
T_10_10_wire_logic_cluster/lc_6/in_0

T_11_12_wire_logic_cluster/lc_2/out
T_11_12_lc_trk_g2_2
T_11_12_wire_logic_cluster/lc_2/in_0

End 

Net : elapsed_time_ns_1_RNIFFC6P1_0_16_cascade_
T_9_16_wire_logic_cluster/lc_1/ltout
T_9_16_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.delay_hc_1_latch_16_cascade_
T_9_16_wire_logic_cluster/lc_0/ltout
T_9_16_wire_logic_cluster/lc_1/in_2

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_2
T_14_21_wire_logic_cluster/lc_2/cout
T_14_21_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_20
T_8_10_wire_logic_cluster/lc_5/out
T_9_10_sp4_h_l_10
T_11_10_lc_trk_g2_7
T_11_10_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_5/out
T_8_10_lc_trk_g2_5
T_8_10_wire_logic_cluster/lc_5/in_0

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_24
T_5_13_wire_logic_cluster/lc_0/out
T_5_11_sp4_v_t_45
T_6_11_sp4_h_l_8
T_10_11_sp4_h_l_11
T_11_11_lc_trk_g2_3
T_11_11_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_5_11_sp4_v_t_45
T_6_11_sp4_h_l_8
T_10_11_sp4_h_l_11
T_10_11_lc_trk_g0_6
T_10_11_wire_logic_cluster/lc_7/in_1

T_5_13_wire_logic_cluster/lc_0/out
T_5_13_lc_trk_g1_0
T_5_13_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_9
T_9_10_wire_logic_cluster/lc_2/out
T_8_10_lc_trk_g2_2
T_8_10_input_2_2
T_8_10_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_8
T_9_10_wire_logic_cluster/lc_1/cout
T_9_10_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_7
T_9_10_wire_logic_cluster/lc_0/cout
T_9_10_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_8
T_9_10_wire_logic_cluster/lc_1/out
T_8_11_lc_trk_g0_1
T_8_11_wire_logic_cluster/lc_6/in_1

End 

Net : elapsed_time_ns_1_RNI5IV8E1_0_31_cascade_
T_10_18_wire_logic_cluster/lc_6/ltout
T_10_18_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_26
T_5_13_wire_logic_cluster/lc_5/out
T_5_11_sp4_v_t_39
T_6_11_sp4_h_l_2
T_10_11_sp4_h_l_10
T_11_11_lc_trk_g3_2
T_11_11_wire_logic_cluster/lc_2/in_1

T_5_13_wire_logic_cluster/lc_5/out
T_5_11_sp4_v_t_39
T_6_11_sp4_h_l_2
T_10_11_sp4_h_l_10
T_10_11_lc_trk_g0_7
T_10_11_wire_logic_cluster/lc_0/in_1

T_5_13_wire_logic_cluster/lc_5/out
T_5_13_lc_trk_g1_5
T_5_13_wire_logic_cluster/lc_5/in_3

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_23
T_11_7_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_36
T_11_10_lc_trk_g1_1
T_11_10_wire_logic_cluster/lc_7/in_1

T_11_7_wire_logic_cluster/lc_2/out
T_11_6_sp4_v_t_36
T_10_10_lc_trk_g1_1
T_10_10_wire_logic_cluster/lc_0/in_0

T_11_7_wire_logic_cluster/lc_2/out
T_11_7_lc_trk_g3_2
T_11_7_wire_logic_cluster/lc_2/in_3

End 

Net : elapsed_time_ns_1_RNISAHF91_0_13_cascade_
T_16_15_wire_logic_cluster/lc_3/ltout
T_16_15_wire_logic_cluster/lc_4/in_2

End 

Net : bfn_9_10_0_
T_9_10_wire_logic_cluster/carry_in_mux/cout
T_9_10_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_7
T_9_10_wire_logic_cluster/lc_0/out
T_8_9_lc_trk_g3_0
T_8_9_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_1
T_14_21_wire_logic_cluster/lc_1/cout
T_14_21_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_5
T_9_9_wire_logic_cluster/lc_6/cout
T_9_9_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_6
T_9_9_wire_logic_cluster/lc_7/out
T_10_8_sp4_v_t_47
T_10_12_lc_trk_g1_2
T_10_12_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_inst2.stoper_hc.runningZ0
T_11_15_wire_logic_cluster/lc_4/out
T_10_15_sp4_h_l_0
T_6_15_sp4_h_l_3
T_7_15_lc_trk_g2_3
T_7_15_wire_logic_cluster/lc_0/in_3

T_11_15_wire_logic_cluster/lc_4/out
T_11_15_lc_trk_g0_4
T_11_15_input_2_4
T_11_15_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst2.stoper_hc.un2_start_0
T_7_15_wire_logic_cluster/lc_0/out
T_4_15_sp12_h_l_0
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_0/in_1

T_7_15_wire_logic_cluster/lc_0/out
T_8_12_sp4_v_t_41
T_9_16_sp4_h_l_10
T_11_16_lc_trk_g3_7
T_11_16_wire_logic_cluster/lc_3/in_3

T_7_15_wire_logic_cluster/lc_0/out
T_4_15_sp12_h_l_0
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_2/in_3

T_7_15_wire_logic_cluster/lc_0/out
T_4_15_sp12_h_l_0
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_4/in_3

T_7_15_wire_logic_cluster/lc_0/out
T_4_15_sp12_h_l_0
T_11_15_lc_trk_g1_0
T_11_15_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_tr.un1_accumulated_time_cry_0
T_14_21_wire_logic_cluster/lc_0/cout
T_14_21_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.integratorZ0Z_2
T_9_7_wire_logic_cluster/lc_4/out
T_2_7_sp12_h_l_0
T_11_7_lc_trk_g0_4
T_11_7_wire_logic_cluster/lc_5/in_3

T_9_7_wire_logic_cluster/lc_4/out
T_9_5_sp4_v_t_37
T_6_9_sp4_h_l_5
T_5_9_lc_trk_g0_5
T_5_9_wire_logic_cluster/lc_2/in_1

T_9_7_wire_logic_cluster/lc_4/out
T_10_8_lc_trk_g3_4
T_10_8_wire_logic_cluster/lc_6/in_1

T_9_7_wire_logic_cluster/lc_4/out
T_10_6_sp4_v_t_41
T_10_9_lc_trk_g1_1
T_10_9_wire_logic_cluster/lc_6/in_0

End 

Net : current_shift_inst.PI_CTRL.integrator_i_2
T_11_7_wire_logic_cluster/lc_5/out
T_11_5_sp4_v_t_39
T_8_9_sp4_h_l_7
T_9_9_lc_trk_g3_7
T_9_9_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_25
T_12_8_wire_logic_cluster/lc_6/out
T_12_7_sp4_v_t_44
T_11_11_lc_trk_g2_1
T_11_11_input_2_1
T_11_11_wire_logic_cluster/lc_1/in_2

T_12_8_wire_logic_cluster/lc_6/out
T_13_7_sp4_v_t_45
T_10_11_sp4_h_l_8
T_10_11_lc_trk_g0_5
T_10_11_input_2_1
T_10_11_wire_logic_cluster/lc_1/in_2

T_12_8_wire_logic_cluster/lc_6/out
T_12_8_lc_trk_g0_6
T_12_8_wire_logic_cluster/lc_6/in_0

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_i_14
T_10_10_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g2_5
T_9_9_wire_logic_cluster/lc_0/in_1

T_10_10_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g3_5
T_9_9_input_2_0
T_9_9_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_28
T_16_14_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_36
T_13_11_sp4_h_l_7
T_9_11_sp4_h_l_10
T_11_11_lc_trk_g2_7
T_11_11_wire_logic_cluster/lc_4/in_1

T_16_14_wire_logic_cluster/lc_6/out
T_16_11_sp4_v_t_36
T_13_11_sp4_h_l_7
T_9_11_sp4_h_l_10
T_10_11_lc_trk_g2_2
T_10_11_wire_logic_cluster/lc_4/in_0

T_16_14_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g0_6
T_16_14_wire_logic_cluster/lc_6/in_0

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_29
T_18_10_wire_logic_cluster/lc_0/out
T_18_7_sp4_v_t_40
T_15_11_sp4_h_l_10
T_11_11_sp4_h_l_10
T_11_11_lc_trk_g1_7
T_11_11_wire_logic_cluster/lc_5/in_1

T_18_10_wire_logic_cluster/lc_0/out
T_19_8_sp4_v_t_44
T_16_12_sp4_h_l_9
T_12_12_sp4_h_l_0
T_11_12_lc_trk_g0_0
T_11_12_wire_logic_cluster/lc_3/in_1

T_18_10_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g1_0
T_18_10_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_5
T_9_9_wire_logic_cluster/lc_6/out
T_9_8_sp4_v_t_44
T_8_11_lc_trk_g3_4
T_8_11_wire_logic_cluster/lc_2/in_3

End 

Net : phase_controller_inst2.stoper_hc.start_latchedZ0
T_7_16_wire_logic_cluster/lc_5/out
T_8_16_sp4_h_l_10
T_12_16_sp4_h_l_1
T_11_16_lc_trk_g1_1
T_11_16_wire_logic_cluster/lc_2/in_0

T_7_16_wire_logic_cluster/lc_5/out
T_7_15_lc_trk_g0_5
T_7_15_wire_logic_cluster/lc_0/in_1

T_7_16_wire_logic_cluster/lc_5/out
T_7_17_lc_trk_g0_5
T_7_17_wire_logic_cluster/lc_6/in_1

T_7_16_wire_logic_cluster/lc_5/out
T_8_16_sp4_h_l_10
T_11_12_sp4_v_t_41
T_11_15_lc_trk_g1_1
T_11_15_wire_logic_cluster/lc_4/in_0

T_7_16_wire_logic_cluster/lc_5/out
T_8_16_sp4_h_l_10
T_11_12_sp4_v_t_41
T_11_15_lc_trk_g1_1
T_11_15_input_2_6
T_11_15_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst2.start_timer_hcZ0
T_7_16_wire_logic_cluster/lc_0/out
T_7_15_lc_trk_g0_0
T_7_15_wire_logic_cluster/lc_0/in_0

T_7_16_wire_logic_cluster/lc_0/out
T_7_17_lc_trk_g1_0
T_7_17_wire_logic_cluster/lc_6/in_3

T_7_16_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g2_0
T_7_16_input_2_0
T_7_16_wire_logic_cluster/lc_0/in_2

T_7_16_wire_logic_cluster/lc_0/out
T_7_16_lc_trk_g2_0
T_7_16_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_30
T_12_20_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_46
T_10_16_sp4_h_l_11
T_11_16_lc_trk_g2_3
T_11_16_wire_logic_cluster/lc_2/in_1

T_12_20_wire_logic_cluster/lc_5/out
T_13_19_lc_trk_g2_5
T_13_19_wire_logic_cluster/lc_4/in_3

T_12_20_wire_logic_cluster/lc_5/out
T_12_20_lc_trk_g1_5
T_12_20_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst2.stoper_tr.un2_start_0
T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_0/in_1

T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_2/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_0/in_0

T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g3_5
T_13_14_input_2_4
T_13_14_wire_logic_cluster/lc_4/in_2

T_13_14_wire_logic_cluster/lc_5/out
T_13_14_lc_trk_g3_5
T_13_14_input_2_6
T_13_14_wire_logic_cluster/lc_6/in_2

End 

Net : phase_controller_inst2.start_timer_trZ0
T_7_13_wire_logic_cluster/lc_0/out
T_7_10_sp4_v_t_40
T_8_14_sp4_h_l_5
T_12_14_sp4_h_l_8
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_5/in_3

T_7_13_wire_logic_cluster/lc_0/out
T_7_11_sp4_v_t_45
T_7_15_lc_trk_g1_0
T_7_15_wire_logic_cluster/lc_4/in_3

T_7_13_wire_logic_cluster/lc_0/out
T_7_10_sp4_v_t_40
T_8_14_sp4_h_l_5
T_12_14_sp4_h_l_8
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_7/in_3

T_7_13_wire_logic_cluster/lc_0/out
T_7_13_lc_trk_g0_0
T_7_13_input_2_0
T_7_13_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.stoper_hc.accumulated_timeZ0Z_31
T_12_20_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_44
T_12_15_sp4_v_t_40
T_11_16_lc_trk_g3_0
T_11_16_wire_logic_cluster/lc_2/in_3

T_12_20_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g3_6
T_13_19_wire_logic_cluster/lc_4/in_1

T_12_20_wire_logic_cluster/lc_6/out
T_12_19_sp4_v_t_44
T_12_15_sp4_v_t_40
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_6/in_1

T_12_20_wire_logic_cluster/lc_6/out
T_12_20_lc_trk_g3_6
T_12_20_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_4
T_9_7_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_40
T_9_5_lc_trk_g3_0
T_9_5_wire_logic_cluster/lc_0/in_3

T_9_7_wire_logic_cluster/lc_0/out
T_9_5_sp4_v_t_45
T_6_9_sp4_h_l_8
T_5_9_lc_trk_g1_0
T_5_9_wire_logic_cluster/lc_4/in_1

T_9_7_wire_logic_cluster/lc_0/out
T_9_4_sp4_v_t_40
T_6_8_sp4_h_l_5
T_7_8_lc_trk_g2_5
T_7_8_wire_logic_cluster/lc_1/in_0

T_9_7_wire_logic_cluster/lc_0/out
T_10_7_lc_trk_g0_0
T_10_7_wire_logic_cluster/lc_5/in_1

T_9_7_wire_logic_cluster/lc_0/out
T_9_5_sp4_v_t_45
T_10_9_sp4_h_l_8
T_10_9_lc_trk_g0_5
T_10_9_wire_logic_cluster/lc_3/in_0

End 

Net : current_shift_inst.PI_CTRL.integrator_i_4
T_9_5_wire_logic_cluster/lc_0/out
T_9_1_sp12_v_t_23
T_9_9_lc_trk_g2_0
T_9_9_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_4
T_9_9_wire_logic_cluster/lc_5/cout
T_9_9_wire_logic_cluster/lc_6/in_3

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_31
T_14_17_wire_logic_cluster/lc_6/out
T_15_14_sp4_v_t_37
T_12_14_sp4_h_l_0
T_13_14_lc_trk_g3_0
T_13_14_input_2_1
T_13_14_wire_logic_cluster/lc_1/in_2

T_14_17_wire_logic_cluster/lc_6/out
T_14_18_lc_trk_g0_6
T_14_18_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_6/out
T_13_18_lc_trk_g1_6
T_13_18_wire_logic_cluster/lc_6/in_1

T_14_17_wire_logic_cluster/lc_6/out
T_14_17_lc_trk_g3_6
T_14_17_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_3
T_9_9_wire_logic_cluster/lc_4/cout
T_9_9_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_4
T_9_9_wire_logic_cluster/lc_5/out
T_9_5_sp4_v_t_47
T_9_7_lc_trk_g3_2
T_9_7_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_30
T_8_26_wire_logic_cluster/lc_5/out
T_8_19_sp12_v_t_22
T_8_22_lc_trk_g2_2
T_8_22_input_2_2
T_8_22_wire_logic_cluster/lc_2/in_2

T_8_26_wire_logic_cluster/lc_5/out
T_9_25_lc_trk_g2_5
T_9_25_wire_logic_cluster/lc_0/in_3

T_8_26_wire_logic_cluster/lc_5/out
T_8_26_lc_trk_g1_5
T_8_26_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_i_0
T_10_8_wire_logic_cluster/lc_2/out
T_9_9_lc_trk_g0_2
T_9_9_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_0
T_9_7_wire_logic_cluster/lc_3/out
T_10_8_lc_trk_g2_3
T_10_8_wire_logic_cluster/lc_2/in_3

T_9_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_6
T_6_7_sp4_h_l_6
T_5_7_sp4_v_t_43
T_5_9_lc_trk_g2_6
T_5_9_input_2_0
T_5_9_wire_logic_cluster/lc_0/in_2

T_9_7_wire_logic_cluster/lc_3/out
T_10_8_lc_trk_g2_3
T_10_8_wire_logic_cluster/lc_6/in_3

End 

Net : phase_controller_inst1.stoper_hc.accumulated_timeZ0Z_31
T_8_26_wire_logic_cluster/lc_6/out
T_8_20_sp12_v_t_23
T_8_22_lc_trk_g3_4
T_8_22_wire_logic_cluster/lc_2/in_3

T_8_26_wire_logic_cluster/lc_6/out
T_9_25_lc_trk_g3_6
T_9_25_wire_logic_cluster/lc_0/in_1

T_8_26_wire_logic_cluster/lc_6/out
T_9_23_sp4_v_t_37
T_9_24_lc_trk_g3_5
T_9_24_input_2_6
T_9_24_wire_logic_cluster/lc_6/in_2

T_8_26_wire_logic_cluster/lc_6/out
T_8_26_lc_trk_g3_6
T_8_26_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_i_11
T_15_6_wire_logic_cluster/lc_1/out
T_14_6_sp4_h_l_10
T_13_6_sp4_v_t_41
T_10_10_sp4_h_l_4
T_9_10_lc_trk_g1_4
T_9_10_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_11
T_9_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_11
T_13_8_sp4_h_l_7
T_16_4_sp4_v_t_36
T_15_6_lc_trk_g1_1
T_15_6_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_11
T_8_8_lc_trk_g1_3
T_8_8_wire_logic_cluster/lc_3/in_3

T_9_8_wire_logic_cluster/lc_3/out
T_9_5_sp4_v_t_46
T_6_9_sp4_h_l_11
T_5_9_sp4_v_t_40
T_5_10_lc_trk_g3_0
T_5_10_input_2_3
T_5_10_wire_logic_cluster/lc_3/in_2

T_9_8_wire_logic_cluster/lc_3/out
T_9_8_sp4_h_l_11
T_8_8_lc_trk_g1_3
T_8_8_input_2_6
T_8_8_wire_logic_cluster/lc_6/in_2

T_9_8_wire_logic_cluster/lc_3/out
T_10_9_lc_trk_g3_3
T_10_9_wire_logic_cluster/lc_7/in_1

End 

Net : phase_controller_inst1.start_timer_hcZ0
T_11_22_wire_logic_cluster/lc_6/out
T_9_22_sp4_h_l_9
T_8_22_lc_trk_g1_1
T_8_22_wire_logic_cluster/lc_1/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_2_22_sp12_h_l_0
T_7_22_lc_trk_g1_4
T_7_22_wire_logic_cluster/lc_6/in_3

T_11_22_wire_logic_cluster/lc_6/out
T_11_22_lc_trk_g2_6
T_11_22_input_2_6
T_11_22_wire_logic_cluster/lc_6/in_2

T_11_22_wire_logic_cluster/lc_6/out
T_11_22_lc_trk_g2_6
T_11_22_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst1.stoper_hc.start_latchedZ0
T_11_22_wire_logic_cluster/lc_3/out
T_9_22_sp4_h_l_3
T_8_22_lc_trk_g0_3
T_8_22_wire_logic_cluster/lc_1/in_0

T_11_22_wire_logic_cluster/lc_3/out
T_9_22_sp4_h_l_3
T_8_22_lc_trk_g0_3
T_8_22_wire_logic_cluster/lc_2/in_1

T_11_22_wire_logic_cluster/lc_3/out
T_9_22_sp4_h_l_3
T_5_22_sp4_h_l_11
T_7_22_lc_trk_g3_6
T_7_22_wire_logic_cluster/lc_6/in_1

T_11_22_wire_logic_cluster/lc_3/out
T_9_22_sp4_h_l_3
T_8_18_sp4_v_t_45
T_8_21_lc_trk_g0_5
T_8_21_wire_logic_cluster/lc_7/in_0

T_11_22_wire_logic_cluster/lc_3/out
T_9_22_sp4_h_l_3
T_8_18_sp4_v_t_45
T_8_20_lc_trk_g3_0
T_8_20_input_2_3
T_8_20_wire_logic_cluster/lc_3/in_2

End 

Net : phase_controller_inst1.stoper_hc.un2_start_0
T_8_22_wire_logic_cluster/lc_1/out
T_8_22_lc_trk_g0_1
T_8_22_wire_logic_cluster/lc_0/in_1

T_8_22_wire_logic_cluster/lc_1/out
T_8_22_lc_trk_g0_1
T_8_22_wire_logic_cluster/lc_3/in_0

T_8_22_wire_logic_cluster/lc_1/out
T_8_19_sp4_v_t_42
T_8_20_lc_trk_g2_2
T_8_20_wire_logic_cluster/lc_3/in_3

T_8_22_wire_logic_cluster/lc_1/out
T_8_21_lc_trk_g1_1
T_8_21_wire_logic_cluster/lc_4/in_0

T_8_22_wire_logic_cluster/lc_1/out
T_8_21_lc_trk_g1_1
T_8_21_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_5
T_8_11_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_1/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_1_sp12_v_t_23
T_8_7_lc_trk_g2_4
T_8_7_wire_logic_cluster/lc_2/in_0

T_8_11_wire_logic_cluster/lc_2/out
T_6_11_sp4_h_l_1
T_5_7_sp4_v_t_36
T_5_9_lc_trk_g2_1
T_5_9_input_2_5
T_5_9_wire_logic_cluster/lc_5/in_2

T_8_11_wire_logic_cluster/lc_2/out
T_8_7_sp4_v_t_41
T_7_8_lc_trk_g3_1
T_7_8_wire_logic_cluster/lc_1/in_3

T_8_11_wire_logic_cluster/lc_2/out
T_8_11_lc_trk_g0_2
T_8_11_wire_logic_cluster/lc_0/in_0

End 

Net : current_shift_inst.PI_CTRL.integrator_i_5
T_8_11_wire_logic_cluster/lc_1/out
T_9_9_sp4_v_t_46
T_10_9_sp4_h_l_4
T_9_9_lc_trk_g1_4
T_9_9_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_i_1
T_10_8_wire_logic_cluster/lc_5/out
T_9_9_lc_trk_g0_5
T_9_9_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_1
T_10_8_wire_logic_cluster/lc_4/out
T_10_8_lc_trk_g0_4
T_10_8_wire_logic_cluster/lc_5/in_3

T_10_8_wire_logic_cluster/lc_4/out
T_10_6_sp4_v_t_37
T_7_10_sp4_h_l_0
T_6_6_sp4_v_t_40
T_5_9_lc_trk_g3_0
T_5_9_input_2_1
T_5_9_wire_logic_cluster/lc_1/in_2

T_10_8_wire_logic_cluster/lc_4/out
T_10_8_lc_trk_g0_4
T_10_8_wire_logic_cluster/lc_6/in_0

T_10_8_wire_logic_cluster/lc_4/out
T_9_8_sp4_h_l_0
T_12_8_sp4_v_t_40
T_12_9_lc_trk_g3_0
T_12_9_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst2.stoper_tr.accumulated_timeZ0Z_30
T_14_17_wire_logic_cluster/lc_5/out
T_14_13_sp4_v_t_47
T_13_14_lc_trk_g3_7
T_13_14_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_5/out
T_14_18_lc_trk_g0_5
T_14_18_wire_logic_cluster/lc_2/in_3

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_5/in_1

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_30
T_14_24_wire_logic_cluster/lc_5/out
T_14_20_sp4_v_t_47
T_15_20_sp4_h_l_3
T_14_20_lc_trk_g1_3
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

T_14_24_wire_logic_cluster/lc_5/out
T_15_24_lc_trk_g0_5
T_15_24_wire_logic_cluster/lc_2/in_3

T_14_24_wire_logic_cluster/lc_5/out
T_14_24_lc_trk_g1_5
T_14_24_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_1
T_9_9_wire_logic_cluster/lc_2/cout
T_9_9_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_2
T_9_9_wire_logic_cluster/lc_3/out
T_9_6_sp4_v_t_46
T_9_7_lc_trk_g3_6
T_9_7_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_tr.accumulated_timeZ0Z_31
T_14_24_wire_logic_cluster/lc_6/out
T_14_18_sp12_v_t_23
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_0/in_1

T_14_24_wire_logic_cluster/lc_6/out
T_15_24_lc_trk_g1_6
T_15_24_wire_logic_cluster/lc_2/in_1

T_14_24_wire_logic_cluster/lc_6/out
T_15_21_sp4_v_t_37
T_15_22_lc_trk_g2_5
T_15_22_wire_logic_cluster/lc_6/in_1

T_14_24_wire_logic_cluster/lc_6/out
T_14_24_lc_trk_g3_6
T_14_24_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_30
T_18_9_wire_logic_cluster/lc_3/out
T_12_9_sp12_h_l_1
T_11_9_sp12_v_t_22
T_11_11_lc_trk_g2_5
T_11_11_wire_logic_cluster/lc_6/in_1

T_18_9_wire_logic_cluster/lc_3/out
T_12_9_sp12_h_l_1
T_11_9_sp12_v_t_22
T_11_8_sp4_v_t_46
T_10_11_lc_trk_g3_6
T_10_11_wire_logic_cluster/lc_3/in_0

T_18_9_wire_logic_cluster/lc_3/out
T_18_9_lc_trk_g1_3
T_18_9_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_6
T_10_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g2_2
T_10_12_wire_logic_cluster/lc_1/in_3

T_10_12_wire_logic_cluster/lc_2/out
T_10_8_sp4_v_t_41
T_7_8_sp4_h_l_10
T_7_8_lc_trk_g1_7
T_7_8_input_2_0
T_7_8_wire_logic_cluster/lc_0/in_2

T_10_12_wire_logic_cluster/lc_2/out
T_10_8_sp4_v_t_41
T_7_8_sp4_h_l_10
T_6_8_sp4_v_t_47
T_5_9_lc_trk_g3_7
T_5_9_input_2_6
T_5_9_wire_logic_cluster/lc_6/in_2

T_10_12_wire_logic_cluster/lc_2/out
T_10_8_sp4_v_t_41
T_10_4_sp4_v_t_42
T_10_7_lc_trk_g0_2
T_10_7_input_2_4
T_10_7_wire_logic_cluster/lc_4/in_2

T_10_12_wire_logic_cluster/lc_2/out
T_10_12_lc_trk_g2_2
T_10_12_wire_logic_cluster/lc_0/in_0

End 

Net : current_shift_inst.PI_CTRL.integrator_i_6
T_10_12_wire_logic_cluster/lc_1/out
T_10_9_sp4_v_t_42
T_7_9_sp4_h_l_1
T_9_9_lc_trk_g2_4
T_9_9_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_2
T_9_9_wire_logic_cluster/lc_3/cout
T_9_9_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_3
T_9_9_wire_logic_cluster/lc_4/out
T_9_8_lc_trk_g1_4
T_9_8_wire_logic_cluster/lc_2/in_3

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_9
T_8_10_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_41
T_9_6_sp4_h_l_9
T_10_6_lc_trk_g3_1
T_10_6_wire_logic_cluster/lc_7/in_3

T_8_10_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_41
T_7_8_lc_trk_g1_4
T_7_8_wire_logic_cluster/lc_0/in_3

T_8_10_wire_logic_cluster/lc_2/out
T_8_7_sp4_v_t_44
T_9_7_sp4_h_l_2
T_10_7_lc_trk_g3_2
T_10_7_wire_logic_cluster/lc_4/in_3

T_8_10_wire_logic_cluster/lc_2/out
T_3_10_sp12_h_l_0
T_5_10_lc_trk_g0_7
T_5_10_input_2_1
T_5_10_wire_logic_cluster/lc_1/in_2

T_8_10_wire_logic_cluster/lc_2/out
T_3_10_sp12_h_l_0
T_10_10_lc_trk_g1_0
T_10_10_wire_logic_cluster/lc_3/in_0

End 

Net : current_shift_inst.PI_CTRL.integrator_i_9
T_10_6_wire_logic_cluster/lc_7/out
T_10_6_sp4_h_l_3
T_9_6_sp4_v_t_38
T_9_10_lc_trk_g0_3
T_9_10_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.un2_start_0
T_13_20_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g0_0
T_14_20_wire_logic_cluster/lc_1/in_1

T_13_20_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g0_0
T_14_20_wire_logic_cluster/lc_2/in_0

T_13_20_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g0_0
T_14_20_wire_logic_cluster/lc_3/in_1

T_13_20_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g0_0
T_14_20_input_2_4
T_14_20_wire_logic_cluster/lc_4/in_2

T_13_20_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g1_0
T_13_21_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst1.stoper_tr.start_latchedZ0
T_13_21_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g1_1
T_13_20_wire_logic_cluster/lc_0/in_0

T_13_21_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_0/in_3

T_13_21_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g1_1
T_13_20_wire_logic_cluster/lc_1/in_3

T_13_21_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g2_1
T_14_20_wire_logic_cluster/lc_4/in_1

T_13_21_wire_logic_cluster/lc_1/out
T_13_21_lc_trk_g3_1
T_13_21_input_2_0
T_13_21_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst1.start_timer_trZ0
T_13_21_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_0/in_3

T_13_21_wire_logic_cluster/lc_3/out
T_13_20_lc_trk_g0_3
T_13_20_wire_logic_cluster/lc_1/in_0

T_13_21_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g1_3
T_13_21_wire_logic_cluster/lc_3/in_3

T_13_21_wire_logic_cluster/lc_3/out
T_13_21_lc_trk_g1_3
T_13_21_wire_logic_cluster/lc_1/in_3

End 

Net : phase_controller_inst2.stoper_tr.start_latchedZ0
T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_5/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_1/in_0

T_13_14_wire_logic_cluster/lc_7/out
T_13_11_sp4_v_t_38
T_10_15_sp4_h_l_8
T_6_15_sp4_h_l_4
T_7_15_lc_trk_g3_4
T_7_15_wire_logic_cluster/lc_4/in_1

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_6/in_3

T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_tr.runningZ0
T_14_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g3_4
T_13_20_wire_logic_cluster/lc_0/in_1

T_14_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g1_4
T_14_20_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.PI_CTRL.integrator_i_3
T_9_8_wire_logic_cluster/lc_1/out
T_9_9_lc_trk_g0_1
T_9_9_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_3
T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_1/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_5_sp4_v_t_44
T_6_9_sp4_h_l_9
T_5_9_lc_trk_g0_1
T_5_9_input_2_3
T_5_9_wire_logic_cluster/lc_3/in_2

T_9_8_wire_logic_cluster/lc_2/out
T_7_8_sp4_h_l_1
T_7_8_lc_trk_g0_4
T_7_8_wire_logic_cluster/lc_1/in_1

T_9_8_wire_logic_cluster/lc_2/out
T_10_7_lc_trk_g2_2
T_10_7_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_2/out
T_9_8_lc_trk_g0_2
T_9_8_wire_logic_cluster/lc_0/in_0

End 

Net : phase_controller_inst2.stoper_tr.runningZ0
T_13_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_5/in_1

T_13_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_4/in_0

End 

Net : phase_controller_inst1.stoper_hc.runningZ0
T_8_21_wire_logic_cluster/lc_7/out
T_8_22_lc_trk_g1_7
T_8_22_wire_logic_cluster/lc_1/in_1

T_8_21_wire_logic_cluster/lc_7/out
T_8_21_lc_trk_g2_7
T_8_21_input_2_7
T_8_21_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_27
T_11_12_wire_logic_cluster/lc_5/out
T_11_11_lc_trk_g1_5
T_11_11_wire_logic_cluster/lc_3/in_1

T_11_12_wire_logic_cluster/lc_5/out
T_11_12_lc_trk_g3_5
T_11_12_wire_logic_cluster/lc_5/in_3

End 

Net : current_shift_inst.timer_s1.counterZ0Z_0
T_14_5_wire_logic_cluster/lc_0/out
T_14_3_sp4_v_t_45
T_11_7_sp4_h_l_1
T_13_7_lc_trk_g3_4
T_13_7_wire_logic_cluster/lc_0/in_1

T_14_5_wire_logic_cluster/lc_0/out
T_14_5_lc_trk_g3_0
T_14_5_wire_logic_cluster/lc_0/in_1

T_14_5_wire_logic_cluster/lc_0/out
T_15_5_sp4_h_l_0
T_17_5_lc_trk_g2_5
T_17_5_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_29_THRU_CO
T_13_10_wire_logic_cluster/lc_4/out
T_6_10_sp12_h_l_0
T_13_10_sp4_h_l_9
T_16_10_sp4_v_t_39
T_16_11_lc_trk_g2_7
T_16_11_wire_logic_cluster/lc_2/in_3

T_13_10_wire_logic_cluster/lc_4/out
T_6_10_sp12_h_l_0
T_16_10_lc_trk_g0_7
T_16_10_wire_logic_cluster/lc_7/in_0

T_13_10_wire_logic_cluster/lc_4/out
T_14_11_lc_trk_g2_4
T_14_11_wire_logic_cluster/lc_1/in_3

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_29
T_13_10_wire_logic_cluster/lc_3/cout
T_13_10_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst1.stoper_hc.un4_running_cry_30
T_9_24_wire_logic_cluster/lc_6/cout
T_9_24_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst1.stoper_hc.un4_running_cry_30_THRU_CO
T_9_24_wire_logic_cluster/lc_7/out
T_9_21_sp4_v_t_38
T_9_17_sp4_v_t_46
T_8_20_lc_trk_g3_6
T_8_20_wire_logic_cluster/lc_3/in_0

T_9_24_wire_logic_cluster/lc_7/out
T_9_21_sp4_v_t_38
T_6_21_sp4_h_l_9
T_8_21_lc_trk_g2_4
T_8_21_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.timer_s1.counterZ0Z_3
T_14_5_wire_logic_cluster/lc_3/out
T_14_5_sp4_h_l_11
T_13_5_sp4_v_t_46
T_13_7_lc_trk_g2_3
T_13_7_input_2_1
T_13_7_wire_logic_cluster/lc_1/in_2

T_14_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_38
T_13_7_lc_trk_g2_6
T_13_7_wire_logic_cluster/lc_3/in_1

T_14_5_wire_logic_cluster/lc_3/out
T_14_5_lc_trk_g1_3
T_14_5_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.timer_s1.counterZ0Z_2
T_14_5_wire_logic_cluster/lc_2/out
T_14_4_sp4_v_t_36
T_13_7_lc_trk_g2_4
T_13_7_input_2_0
T_13_7_wire_logic_cluster/lc_0/in_2

T_14_5_wire_logic_cluster/lc_2/out
T_14_4_sp4_v_t_36
T_13_7_lc_trk_g2_4
T_13_7_input_2_2
T_13_7_wire_logic_cluster/lc_2/in_2

T_14_5_wire_logic_cluster/lc_2/out
T_14_5_lc_trk_g1_2
T_14_5_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_1
T_9_9_wire_logic_cluster/lc_2/out
T_10_8_lc_trk_g3_2
T_10_8_wire_logic_cluster/lc_4/in_3

End 

Net : phase_controller_inst2.stoper_tr.un4_running_cry_30
T_13_18_wire_logic_cluster/lc_6/cout
T_13_18_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst2.stoper_tr.un4_running_cry_30_THRU_CO
T_13_18_wire_logic_cluster/lc_7/out
T_13_13_sp12_v_t_22
T_13_14_lc_trk_g3_6
T_13_14_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_7/out
T_13_13_sp12_v_t_22
T_13_14_lc_trk_g3_6
T_13_14_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_i_13
T_12_7_wire_logic_cluster/lc_5/out
T_12_6_sp4_v_t_42
T_9_10_sp4_h_l_7
T_9_10_lc_trk_g1_2
T_9_10_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_13
T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_10_7_sp4_h_l_7
T_12_7_lc_trk_g2_2
T_12_7_wire_logic_cluster/lc_5/in_3

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_7_sp4_h_l_7
T_5_7_lc_trk_g1_7
T_5_7_input_2_6
T_5_7_wire_logic_cluster/lc_6/in_2

T_9_8_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_42
T_6_7_sp4_h_l_7
T_5_7_sp4_v_t_42
T_5_10_lc_trk_g0_2
T_5_10_wire_logic_cluster/lc_5/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_8_7_lc_trk_g2_5
T_8_7_wire_logic_cluster/lc_4/in_1

T_9_8_wire_logic_cluster/lc_5/out
T_10_7_sp4_v_t_43
T_10_10_lc_trk_g0_3
T_10_10_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.stoper_tr.un4_running_cry_30
T_15_22_wire_logic_cluster/lc_6/cout
T_15_22_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst1.stoper_tr.un4_running_cry_30_THRU_CO
T_15_22_wire_logic_cluster/lc_7/out
T_15_21_sp4_v_t_46
T_12_21_sp4_h_l_11
T_13_21_lc_trk_g3_3
T_13_21_wire_logic_cluster/lc_0/in_0

T_15_22_wire_logic_cluster/lc_7/out
T_15_19_sp4_v_t_38
T_14_20_lc_trk_g2_6
T_14_20_wire_logic_cluster/lc_4/in_0

End 

Net : current_shift_inst.timer_s1.counterZ0Z_1
T_14_5_wire_logic_cluster/lc_1/out
T_14_3_sp4_v_t_47
T_13_7_lc_trk_g2_2
T_13_7_wire_logic_cluster/lc_1/in_1

T_14_5_wire_logic_cluster/lc_1/out
T_14_5_lc_trk_g3_1
T_14_5_wire_logic_cluster/lc_1/in_1

T_14_5_wire_logic_cluster/lc_1/out
T_15_5_sp4_h_l_2
T_18_5_sp4_v_t_42
T_18_8_lc_trk_g0_2
T_18_8_wire_logic_cluster/lc_1/in_3

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_12
T_9_8_wire_logic_cluster/lc_4/out
T_10_8_sp4_h_l_8
T_12_8_lc_trk_g3_5
T_12_8_wire_logic_cluster/lc_7/in_3

T_9_8_wire_logic_cluster/lc_4/out
T_8_8_lc_trk_g3_4
T_8_8_wire_logic_cluster/lc_2/in_3

T_9_8_wire_logic_cluster/lc_4/out
T_9_6_sp4_v_t_37
T_10_10_sp4_h_l_0
T_6_10_sp4_h_l_3
T_5_10_lc_trk_g1_3
T_5_10_input_2_4
T_5_10_wire_logic_cluster/lc_4/in_2

T_9_8_wire_logic_cluster/lc_4/out
T_10_7_lc_trk_g2_4
T_10_7_input_2_2
T_10_7_wire_logic_cluster/lc_2/in_2

T_9_8_wire_logic_cluster/lc_4/out
T_10_7_sp4_v_t_41
T_10_10_lc_trk_g0_1
T_10_10_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_i_12
T_12_8_wire_logic_cluster/lc_7/out
T_10_8_sp4_h_l_11
T_9_8_sp4_v_t_40
T_9_10_lc_trk_g3_5
T_9_10_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_14
T_9_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_44
T_10_7_sp4_h_l_9
T_11_7_lc_trk_g2_1
T_11_7_wire_logic_cluster/lc_4/in_3

T_9_8_wire_logic_cluster/lc_6/out
T_9_7_sp4_v_t_44
T_6_7_sp4_h_l_3
T_5_7_lc_trk_g0_3
T_5_7_wire_logic_cluster/lc_6/in_1

T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_8_7_lc_trk_g3_1
T_8_7_input_2_4
T_8_7_wire_logic_cluster/lc_4/in_2

T_9_8_wire_logic_cluster/lc_6/out
T_9_6_sp4_v_t_41
T_6_10_sp4_h_l_9
T_5_10_lc_trk_g1_1
T_5_10_input_2_6
T_5_10_wire_logic_cluster/lc_6/in_2

T_9_8_wire_logic_cluster/lc_6/out
T_10_7_sp4_v_t_45
T_10_10_lc_trk_g0_5
T_10_10_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_i_14
T_11_7_wire_logic_cluster/lc_4/out
T_11_6_sp4_v_t_40
T_8_10_sp4_h_l_10
T_9_10_lc_trk_g2_2
T_9_10_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_i_10
T_10_9_wire_logic_cluster/lc_2/out
T_9_10_lc_trk_g0_2
T_9_10_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_10
T_10_12_wire_logic_cluster/lc_7/out
T_10_7_sp12_v_t_22
T_10_9_lc_trk_g2_5
T_10_9_wire_logic_cluster/lc_2/in_3

T_10_12_wire_logic_cluster/lc_7/out
T_8_12_sp12_h_l_1
T_7_0_span12_vert_22
T_7_8_lc_trk_g2_1
T_7_8_wire_logic_cluster/lc_6/in_3

T_10_12_wire_logic_cluster/lc_7/out
T_10_10_sp4_v_t_43
T_7_10_sp4_h_l_6
T_3_10_sp4_h_l_2
T_5_10_lc_trk_g2_7
T_5_10_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_7/out
T_10_7_sp12_v_t_22
T_10_8_sp4_v_t_44
T_7_8_sp4_h_l_9
T_8_8_lc_trk_g2_1
T_8_8_wire_logic_cluster/lc_7/in_0

T_10_12_wire_logic_cluster/lc_7/out
T_10_7_sp12_v_t_22
T_10_9_lc_trk_g2_5
T_10_9_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.timer_s1.counterZ0Z_4
T_14_5_wire_logic_cluster/lc_4/out
T_14_4_sp4_v_t_40
T_13_7_lc_trk_g3_0
T_13_7_wire_logic_cluster/lc_2/in_1

T_14_5_wire_logic_cluster/lc_4/out
T_14_4_sp4_v_t_40
T_13_7_lc_trk_g3_0
T_13_7_wire_logic_cluster/lc_4/in_1

T_14_5_wire_logic_cluster/lc_4/out
T_14_5_lc_trk_g3_4
T_14_5_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_0
T_9_9_wire_logic_cluster/lc_1/cout
T_9_9_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.timer_s1.counterZ0Z_6
T_14_5_wire_logic_cluster/lc_6/out
T_14_3_sp4_v_t_41
T_11_7_sp4_h_l_4
T_13_7_lc_trk_g3_1
T_13_7_input_2_4
T_13_7_wire_logic_cluster/lc_4/in_2

T_14_5_wire_logic_cluster/lc_6/out
T_14_3_sp4_v_t_41
T_11_7_sp4_h_l_4
T_13_7_lc_trk_g3_1
T_13_7_input_2_6
T_13_7_wire_logic_cluster/lc_6/in_2

T_14_5_wire_logic_cluster/lc_6/out
T_14_5_lc_trk_g1_6
T_14_5_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_7
T_8_9_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g0_2
T_8_9_wire_logic_cluster/lc_1/in_3

T_8_9_wire_logic_cluster/lc_2/out
T_8_6_sp4_v_t_44
T_8_7_lc_trk_g3_4
T_8_7_wire_logic_cluster/lc_2/in_3

T_8_9_wire_logic_cluster/lc_2/out
T_7_8_lc_trk_g3_2
T_7_8_wire_logic_cluster/lc_0/in_1

T_8_9_wire_logic_cluster/lc_2/out
T_3_9_sp12_h_l_0
T_5_9_lc_trk_g0_7
T_5_9_input_2_7
T_5_9_wire_logic_cluster/lc_7/in_2

T_8_9_wire_logic_cluster/lc_2/out
T_8_9_lc_trk_g0_2
T_8_9_wire_logic_cluster/lc_0/in_0

End 

Net : current_shift_inst.PI_CTRL.integrator_i_7
T_8_9_wire_logic_cluster/lc_1/out
T_9_10_lc_trk_g2_1
T_9_10_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.timer_s1.counterZ0Z_7
T_14_5_wire_logic_cluster/lc_7/out
T_14_3_sp4_v_t_43
T_11_7_sp4_h_l_6
T_13_7_lc_trk_g3_3
T_13_7_wire_logic_cluster/lc_5/in_1

T_14_5_wire_logic_cluster/lc_7/out
T_14_3_sp4_v_t_43
T_13_7_lc_trk_g1_6
T_13_7_input_2_7
T_13_7_wire_logic_cluster/lc_7/in_2

T_14_5_wire_logic_cluster/lc_7/out
T_14_5_lc_trk_g3_7
T_14_5_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.timer_s1.counterZ0Z_5
T_14_5_wire_logic_cluster/lc_5/out
T_14_4_sp4_v_t_42
T_13_7_lc_trk_g3_2
T_13_7_input_2_3
T_13_7_wire_logic_cluster/lc_3/in_2

T_14_5_wire_logic_cluster/lc_5/out
T_14_4_sp4_v_t_42
T_13_7_lc_trk_g3_2
T_13_7_input_2_5
T_13_7_wire_logic_cluster/lc_5/in_2

T_14_5_wire_logic_cluster/lc_5/out
T_14_5_lc_trk_g1_5
T_14_5_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_RNO_0Z0Z_0
T_9_9_wire_logic_cluster/lc_1/out
T_9_6_sp4_v_t_42
T_9_7_lc_trk_g2_2
T_9_7_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.PI_CTRL.integrator_i_8
T_8_11_wire_logic_cluster/lc_7/out
T_9_10_lc_trk_g3_7
T_9_10_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_8
T_8_11_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g2_6
T_8_11_wire_logic_cluster/lc_7/in_3

T_8_11_wire_logic_cluster/lc_6/out
T_8_8_sp4_v_t_36
T_5_8_sp4_h_l_7
T_7_8_lc_trk_g2_2
T_7_8_wire_logic_cluster/lc_0/in_0

T_8_11_wire_logic_cluster/lc_6/out
T_0_11_sp12_h_l_3
T_10_0_span12_vert_20
T_10_7_lc_trk_g2_0
T_10_7_wire_logic_cluster/lc_4/in_0

T_8_11_wire_logic_cluster/lc_6/out
T_7_11_sp4_h_l_4
T_6_7_sp4_v_t_41
T_5_10_lc_trk_g3_1
T_5_10_input_2_0
T_5_10_wire_logic_cluster/lc_0/in_2

T_8_11_wire_logic_cluster/lc_6/out
T_0_11_sp12_h_l_3
T_10_0_span12_vert_20
T_10_9_lc_trk_g3_4
T_10_9_wire_logic_cluster/lc_1/in_0

End 

Net : phase_controller_inst2.stoper_hc.un4_running_cry_30
T_12_16_wire_logic_cluster/lc_6/cout
T_12_16_wire_logic_cluster/lc_7/in_3

End 

Net : phase_controller_inst2.stoper_hc.un4_running_cry_30_THRU_CO
T_12_16_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g2_7
T_11_15_wire_logic_cluster/lc_4/in_1

T_12_16_wire_logic_cluster/lc_7/out
T_11_15_lc_trk_g2_7
T_11_15_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_17
T_9_7_wire_logic_cluster/lc_5/out
T_10_7_sp4_h_l_10
T_13_7_sp4_v_t_47
T_12_8_lc_trk_g3_7
T_12_8_wire_logic_cluster/lc_2/in_0

T_9_7_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g0_5
T_8_8_input_2_3
T_8_8_wire_logic_cluster/lc_3/in_2

T_9_7_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g0_5
T_8_8_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_5/out
T_7_7_sp4_h_l_7
T_6_7_sp4_v_t_36
T_5_11_lc_trk_g1_1
T_5_11_wire_logic_cluster/lc_1/in_1

T_9_7_wire_logic_cluster/lc_5/out
T_10_6_sp4_v_t_43
T_10_10_lc_trk_g1_6
T_10_10_wire_logic_cluster/lc_7/in_0

End 

Net : current_shift_inst.PI_CTRL.integrator_i_17
T_12_8_wire_logic_cluster/lc_2/out
T_12_7_sp4_v_t_36
T_9_11_sp4_h_l_6
T_9_11_lc_trk_g0_3
T_9_11_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_20_cascade_
T_8_10_wire_logic_cluster/lc_5/ltout
T_8_10_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_a3_17_9
T_4_10_wire_logic_cluster/lc_5/out
T_3_9_lc_trk_g3_5
T_3_9_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_10
T_5_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g2_2
T_4_10_wire_logic_cluster/lc_3/in_3

T_5_10_wire_logic_cluster/lc_2/out
T_4_10_lc_trk_g2_2
T_4_10_wire_logic_cluster/lc_6/in_0

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_a3_6_9
T_4_10_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g1_3
T_4_10_wire_logic_cluster/lc_5/in_3

End 

Net : current_shift_inst.PI_CTRL.N_153
T_2_7_wire_logic_cluster/lc_3/out
T_2_6_lc_trk_g0_3
T_2_6_wire_logic_cluster/lc_2/in_3

T_2_7_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_43
T_1_5_lc_trk_g0_6
T_1_5_input_2_6
T_1_5_wire_logic_cluster/lc_6/in_2

T_2_7_wire_logic_cluster/lc_3/out
T_2_3_sp4_v_t_43
T_1_5_lc_trk_g0_6
T_1_5_input_2_2
T_1_5_wire_logic_cluster/lc_2/in_2

T_2_7_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g3_3
T_1_6_input_2_0
T_1_6_wire_logic_cluster/lc_0/in_2

T_2_7_wire_logic_cluster/lc_3/out
T_1_6_lc_trk_g2_3
T_1_6_input_2_5
T_1_6_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.PI_CTRL.N_118
T_3_9_wire_logic_cluster/lc_3/out
T_3_5_sp4_v_t_43
T_2_7_lc_trk_g0_6
T_2_7_wire_logic_cluster/lc_3/in_3

T_3_9_wire_logic_cluster/lc_3/out
T_3_9_sp4_h_l_11
T_2_5_sp4_v_t_46
T_2_1_sp4_v_t_42
T_1_5_lc_trk_g1_7
T_1_5_wire_logic_cluster/lc_7/in_3

T_3_9_wire_logic_cluster/lc_3/out
T_3_9_sp4_h_l_11
T_2_5_sp4_v_t_46
T_2_1_sp4_v_t_42
T_1_5_lc_trk_g1_7
T_1_5_wire_logic_cluster/lc_1/in_3

T_3_9_wire_logic_cluster/lc_3/out
T_3_6_sp4_v_t_46
T_0_6_sp4_h_l_5
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_6/in_0

T_3_9_wire_logic_cluster/lc_3/out
T_3_6_sp4_v_t_46
T_0_6_sp4_h_l_5
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_2/in_0

T_3_9_wire_logic_cluster/lc_3/out
T_3_9_sp4_h_l_11
T_2_5_sp4_v_t_46
T_1_7_lc_trk_g0_0
T_1_7_input_2_0
T_1_7_wire_logic_cluster/lc_0/in_2

T_3_9_wire_logic_cluster/lc_3/out
T_3_6_sp4_v_t_46
T_0_6_sp4_h_l_5
T_1_6_lc_trk_g3_5
T_1_6_wire_logic_cluster/lc_1/in_3

End 

Net : current_shift_inst.PI_CTRL.control_out_2_0_3
T_2_6_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g2_2
T_1_6_wire_logic_cluster/lc_5/in_3

T_2_6_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_6/in_3

T_2_6_wire_logic_cluster/lc_2/out
T_1_5_lc_trk_g3_2
T_1_5_wire_logic_cluster/lc_2/in_3

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_12
T_5_10_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g2_4
T_4_10_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g2_4
T_4_10_input_2_0
T_4_10_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.PI_CTRL.integrator_i_18
T_12_8_wire_logic_cluster/lc_4/out
T_12_7_sp4_v_t_40
T_9_11_sp4_h_l_5
T_9_11_lc_trk_g0_0
T_9_11_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_18
T_8_12_wire_logic_cluster/lc_5/out
T_9_8_sp4_v_t_46
T_10_8_sp4_h_l_4
T_12_8_lc_trk_g2_1
T_12_8_wire_logic_cluster/lc_4/in_3

T_8_12_wire_logic_cluster/lc_5/out
T_8_5_sp12_v_t_22
T_8_7_lc_trk_g3_5
T_8_7_input_2_6
T_8_7_wire_logic_cluster/lc_6/in_2

T_8_12_wire_logic_cluster/lc_5/out
T_8_5_sp12_v_t_22
T_8_7_lc_trk_g3_5
T_8_7_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_42
T_5_11_sp4_h_l_1
T_5_11_lc_trk_g0_4
T_5_11_input_2_2
T_5_11_wire_logic_cluster/lc_2/in_2

T_8_12_wire_logic_cluster/lc_5/out
T_8_11_sp4_v_t_42
T_9_11_sp4_h_l_0
T_10_11_lc_trk_g3_0
T_10_11_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.PI_CTRL.N_75
T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_7_12_sp4_h_l_4
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_0/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_7_12_sp4_h_l_4
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_4/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_7_12_sp4_h_l_4
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_2/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_7_12_sp4_h_l_4
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_6/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_7_12_sp4_h_l_4
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_5/in_1

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_7_12_sp4_h_l_4
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_3/in_1

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_7_12_sp4_h_l_4
T_8_12_lc_trk_g2_4
T_8_12_wire_logic_cluster/lc_1/in_1

T_10_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_11
T_9_7_sp4_v_t_40
T_8_9_lc_trk_g0_5
T_8_9_wire_logic_cluster/lc_3/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_10_12_lc_trk_g0_3
T_10_12_wire_logic_cluster/lc_7/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_10_12_lc_trk_g0_3
T_10_12_wire_logic_cluster/lc_3/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_10_6_sp4_v_t_38
T_7_10_sp4_h_l_3
T_7_10_lc_trk_g0_6
T_7_10_wire_logic_cluster/lc_4/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_11
T_9_7_sp4_v_t_40
T_8_9_lc_trk_g0_5
T_8_9_wire_logic_cluster/lc_2/in_1

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_10_12_lc_trk_g0_3
T_10_12_wire_logic_cluster/lc_4/in_1

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_10_12_lc_trk_g0_3
T_10_12_wire_logic_cluster/lc_6/in_1

T_10_7_wire_logic_cluster/lc_3/out
T_10_4_sp4_v_t_46
T_10_8_sp4_v_t_46
T_10_12_lc_trk_g0_3
T_10_12_wire_logic_cluster/lc_2/in_1

T_10_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_11
T_9_7_sp4_v_t_40
T_8_11_lc_trk_g1_5
T_8_11_input_2_4
T_8_11_wire_logic_cluster/lc_4/in_2

T_10_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_11
T_9_7_sp4_v_t_40
T_8_11_lc_trk_g1_5
T_8_11_input_2_2
T_8_11_wire_logic_cluster/lc_2/in_2

T_10_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_11
T_9_7_sp4_v_t_40
T_8_11_lc_trk_g1_5
T_8_11_input_2_6
T_8_11_wire_logic_cluster/lc_6/in_2

T_10_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_11
T_9_7_sp4_v_t_40
T_8_10_lc_trk_g3_0
T_8_10_wire_logic_cluster/lc_2/in_3

T_10_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_11
T_9_7_sp4_v_t_40
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_3/in_3

T_10_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_11
T_9_7_sp4_v_t_40
T_8_11_lc_trk_g1_5
T_8_11_wire_logic_cluster/lc_5/in_3

T_10_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_11
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_3/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_11
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_5/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_11
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_7/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_11
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_4/in_1

T_10_7_wire_logic_cluster/lc_3/out
T_10_7_sp4_h_l_11
T_9_7_lc_trk_g0_3
T_9_7_wire_logic_cluster/lc_0/in_1

T_10_7_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_3/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_5/in_0

T_10_7_wire_logic_cluster/lc_3/out
T_10_8_lc_trk_g0_3
T_10_8_wire_logic_cluster/lc_4/in_1

T_10_7_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_4/in_1

T_10_7_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_6/in_1

T_10_7_wire_logic_cluster/lc_3/out
T_9_8_lc_trk_g0_3
T_9_8_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_0_19
T_8_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_3
T_10_7_lc_trk_g2_6
T_10_7_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_0_10
T_7_8_wire_logic_cluster/lc_6/out
T_8_6_sp4_v_t_40
T_8_7_lc_trk_g2_0
T_8_7_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.timer_s1.counterZ0Z_10
T_14_6_wire_logic_cluster/lc_2/out
T_14_3_sp4_v_t_44
T_14_7_sp4_v_t_37
T_13_8_lc_trk_g2_5
T_13_8_wire_logic_cluster/lc_0/in_1

T_14_6_wire_logic_cluster/lc_2/out
T_14_3_sp4_v_t_44
T_14_7_sp4_v_t_37
T_13_8_lc_trk_g2_5
T_13_8_wire_logic_cluster/lc_2/in_1

T_14_6_wire_logic_cluster/lc_2/out
T_14_6_lc_trk_g1_2
T_14_6_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.timer_s1.counterZ0Z_8
T_14_6_wire_logic_cluster/lc_0/out
T_13_7_lc_trk_g1_0
T_13_7_wire_logic_cluster/lc_6/in_1

T_14_6_wire_logic_cluster/lc_0/out
T_14_4_sp4_v_t_45
T_13_8_lc_trk_g2_0
T_13_8_input_2_0
T_13_8_wire_logic_cluster/lc_0/in_2

T_14_6_wire_logic_cluster/lc_0/out
T_14_6_lc_trk_g3_0
T_14_6_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_i_15
T_7_11_wire_logic_cluster/lc_1/out
T_3_11_sp12_h_l_1
T_9_11_lc_trk_g1_6
T_9_11_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_15
T_8_12_wire_logic_cluster/lc_0/out
T_7_11_lc_trk_g2_0
T_7_11_wire_logic_cluster/lc_1/in_3

T_8_12_wire_logic_cluster/lc_0/out
T_8_0_span12_vert_23
T_8_8_lc_trk_g2_0
T_8_8_wire_logic_cluster/lc_3/in_1

T_8_12_wire_logic_cluster/lc_0/out
T_8_0_span12_vert_23
T_8_8_lc_trk_g2_0
T_8_8_wire_logic_cluster/lc_6/in_0

T_8_12_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_45
T_5_10_sp4_h_l_8
T_5_10_lc_trk_g1_5
T_5_10_wire_logic_cluster/lc_7/in_1

T_8_12_wire_logic_cluster/lc_0/out
T_8_10_sp4_v_t_45
T_5_10_sp4_h_l_8
T_9_10_sp4_h_l_4
T_10_10_lc_trk_g2_4
T_10_10_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_i_25
T_18_9_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_44
T_15_12_sp4_h_l_2
T_11_12_sp4_h_l_10
T_7_12_sp4_h_l_6
T_9_12_lc_trk_g2_3
T_9_12_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_25
T_8_11_wire_logic_cluster/lc_3/out
T_8_11_sp4_h_l_11
T_12_11_sp4_h_l_11
T_16_11_sp4_h_l_11
T_19_7_sp4_v_t_46
T_18_9_lc_trk_g2_3
T_18_9_wire_logic_cluster/lc_6/in_3

T_8_11_wire_logic_cluster/lc_3/out
T_8_7_sp4_v_t_43
T_8_8_lc_trk_g2_3
T_8_8_wire_logic_cluster/lc_0/in_1

T_8_11_wire_logic_cluster/lc_3/out
T_8_7_sp4_v_t_43
T_8_8_lc_trk_g2_3
T_8_8_wire_logic_cluster/lc_4/in_1

T_8_11_wire_logic_cluster/lc_3/out
T_8_8_sp4_v_t_46
T_5_12_sp4_h_l_11
T_5_12_lc_trk_g0_6
T_5_12_wire_logic_cluster/lc_1/in_1

T_8_11_wire_logic_cluster/lc_3/out
T_8_11_sp4_h_l_11
T_11_11_sp4_v_t_41
T_11_12_lc_trk_g2_1
T_11_12_wire_logic_cluster/lc_3/in_0

End 

Net : current_shift_inst.PI_CTRL.integrator_i_20
T_10_7_wire_logic_cluster/lc_7/out
T_10_5_sp4_v_t_43
T_10_9_sp4_v_t_43
T_9_11_lc_trk_g0_6
T_9_11_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_20
T_8_9_wire_logic_cluster/lc_3/out
T_8_9_sp4_h_l_11
T_11_5_sp4_v_t_40
T_10_7_lc_trk_g0_5
T_10_7_wire_logic_cluster/lc_7/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g0_3
T_8_8_wire_logic_cluster/lc_3/in_0

T_8_9_wire_logic_cluster/lc_3/out
T_8_8_lc_trk_g0_3
T_8_8_wire_logic_cluster/lc_6/in_1

T_8_9_wire_logic_cluster/lc_3/out
T_6_9_sp4_h_l_3
T_5_9_sp4_v_t_44
T_5_11_lc_trk_g3_1
T_5_11_input_2_4
T_5_11_wire_logic_cluster/lc_4/in_2

T_8_9_wire_logic_cluster/lc_3/out
T_8_9_sp4_h_l_11
T_11_9_sp4_v_t_41
T_10_11_lc_trk_g1_4
T_10_11_wire_logic_cluster/lc_7/in_0

End 

Net : current_shift_inst.timer_s1.counterZ0Z_9
T_14_6_wire_logic_cluster/lc_1/out
T_13_7_lc_trk_g1_1
T_13_7_wire_logic_cluster/lc_7/in_1

T_14_6_wire_logic_cluster/lc_1/out
T_14_4_sp4_v_t_47
T_11_8_sp4_h_l_3
T_13_8_lc_trk_g3_6
T_13_8_input_2_1
T_13_8_wire_logic_cluster/lc_1/in_2

T_14_6_wire_logic_cluster/lc_1/out
T_14_6_lc_trk_g3_1
T_14_6_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_17
T_5_11_wire_logic_cluster/lc_1/out
T_5_11_sp4_h_l_7
T_7_11_lc_trk_g2_2
T_7_11_wire_logic_cluster/lc_3/in_3

T_5_11_wire_logic_cluster/lc_1/out
T_5_11_sp4_h_l_7
T_4_11_lc_trk_g1_7
T_4_11_input_2_0
T_4_11_wire_logic_cluster/lc_0/in_2

End 

Net : current_shift_inst.PI_CTRL.N_53
T_4_10_wire_logic_cluster/lc_1/out
T_4_7_sp4_v_t_42
T_1_7_sp4_h_l_7
T_2_7_lc_trk_g3_7
T_2_7_wire_logic_cluster/lc_7/in_3

T_4_10_wire_logic_cluster/lc_1/out
T_4_8_sp4_v_t_47
T_1_8_sp4_h_l_10
T_1_8_lc_trk_g1_7
T_1_8_wire_logic_cluster/lc_5/in_3

T_4_10_wire_logic_cluster/lc_1/out
T_4_6_sp4_v_t_39
T_1_6_sp4_h_l_8
T_2_6_lc_trk_g2_0
T_2_6_input_2_2
T_2_6_wire_logic_cluster/lc_2/in_2

T_4_10_wire_logic_cluster/lc_1/out
T_5_8_sp4_v_t_46
T_2_8_sp4_h_l_5
T_1_4_sp4_v_t_47
T_1_5_lc_trk_g2_7
T_1_5_wire_logic_cluster/lc_7/in_0

T_4_10_wire_logic_cluster/lc_1/out
T_5_8_sp4_v_t_46
T_2_8_sp4_h_l_5
T_1_4_sp4_v_t_47
T_1_5_lc_trk_g2_7
T_1_5_wire_logic_cluster/lc_1/in_0

T_4_10_wire_logic_cluster/lc_1/out
T_4_7_sp4_v_t_42
T_1_7_sp4_h_l_7
T_1_7_lc_trk_g1_2
T_1_7_wire_logic_cluster/lc_0/in_1

T_4_10_wire_logic_cluster/lc_1/out
T_4_6_sp4_v_t_39
T_1_6_sp4_h_l_8
T_1_6_lc_trk_g0_5
T_1_6_input_2_1
T_1_6_wire_logic_cluster/lc_1/in_2

T_4_10_wire_logic_cluster/lc_1/out
T_4_6_sp4_v_t_39
T_1_6_sp4_h_l_8
T_1_6_lc_trk_g0_5
T_1_6_wire_logic_cluster/lc_2/in_3

T_4_10_wire_logic_cluster/lc_1/out
T_4_6_sp4_v_t_39
T_1_6_sp4_h_l_8
T_1_6_lc_trk_g0_5
T_1_6_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_o3_17_9_cascade_
T_4_10_wire_logic_cluster/lc_0/ltout
T_4_10_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_o3_6_9
T_7_11_wire_logic_cluster/lc_3/out
T_7_10_sp4_v_t_38
T_4_10_sp4_h_l_9
T_4_10_lc_trk_g1_4
T_4_10_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.PI_CTRL.N_154
T_2_7_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_38
T_1_5_lc_trk_g2_6
T_1_5_wire_logic_cluster/lc_6/in_0

T_2_7_wire_logic_cluster/lc_7/out
T_2_4_sp4_v_t_38
T_1_5_lc_trk_g2_6
T_1_5_wire_logic_cluster/lc_2/in_0

T_2_7_wire_logic_cluster/lc_7/out
T_1_6_lc_trk_g2_7
T_1_6_wire_logic_cluster/lc_5/in_0

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_18
T_5_11_wire_logic_cluster/lc_2/out
T_5_11_sp4_h_l_9
T_7_11_lc_trk_g2_4
T_7_11_wire_logic_cluster/lc_3/in_1

T_5_11_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g3_2
T_4_11_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.PI_CTRL.N_71
T_10_7_wire_logic_cluster/lc_5/out
T_10_7_lc_trk_g1_5
T_10_7_wire_logic_cluster/lc_3/in_3

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_o2_3_cascade_
T_10_7_wire_logic_cluster/lc_4/ltout
T_10_7_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_o2_0
T_8_7_wire_logic_cluster/lc_2/out
T_8_7_sp4_h_l_9
T_10_7_lc_trk_g3_4
T_10_7_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_16
T_5_11_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_40
T_4_9_lc_trk_g3_0
T_4_9_wire_logic_cluster/lc_2/in_1

T_5_11_wire_logic_cluster/lc_0/out
T_4_10_lc_trk_g2_0
T_4_10_input_2_6
T_4_10_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_a3_15_9
T_4_9_wire_logic_cluster/lc_3/out
T_3_9_lc_trk_g3_3
T_3_9_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_a3_0_9_cascade_
T_4_9_wire_logic_cluster/lc_2/ltout
T_4_9_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_19
T_9_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_6
T_7_7_sp4_v_t_37
T_7_11_lc_trk_g1_0
T_7_11_wire_logic_cluster/lc_0/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_6
T_8_7_lc_trk_g0_3
T_8_7_wire_logic_cluster/lc_6/in_3

T_9_7_wire_logic_cluster/lc_7/out
T_9_5_sp4_v_t_43
T_8_7_lc_trk_g0_6
T_8_7_input_2_0
T_8_7_wire_logic_cluster/lc_0/in_2

T_9_7_wire_logic_cluster/lc_7/out
T_8_7_sp4_h_l_6
T_7_7_sp4_v_t_37
T_4_11_sp4_h_l_0
T_5_11_lc_trk_g2_0
T_5_11_wire_logic_cluster/lc_3/in_1

T_9_7_wire_logic_cluster/lc_7/out
T_10_6_sp4_v_t_47
T_10_10_lc_trk_g1_2
T_10_10_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_i_19
T_7_11_wire_logic_cluster/lc_0/out
T_7_11_sp4_h_l_5
T_9_11_lc_trk_g3_0
T_9_11_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.timer_s1.counterZ0Z_12
T_14_6_wire_logic_cluster/lc_4/out
T_14_4_sp4_v_t_37
T_11_8_sp4_h_l_0
T_13_8_lc_trk_g3_5
T_13_8_input_2_2
T_13_8_wire_logic_cluster/lc_2/in_2

T_14_6_wire_logic_cluster/lc_4/out
T_14_4_sp4_v_t_37
T_11_8_sp4_h_l_0
T_13_8_lc_trk_g3_5
T_13_8_input_2_4
T_13_8_wire_logic_cluster/lc_4/in_2

T_14_6_wire_logic_cluster/lc_4/out
T_14_6_lc_trk_g3_4
T_14_6_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.N_149
T_1_8_wire_logic_cluster/lc_5/out
T_1_1_sp12_v_t_22
T_1_6_lc_trk_g3_6
T_1_6_wire_logic_cluster/lc_6/in_3

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_29
T_10_12_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_44
T_8_8_sp4_h_l_9
T_7_8_lc_trk_g0_1
T_7_8_wire_logic_cluster/lc_6/in_1

T_10_12_wire_logic_cluster/lc_4/out
T_10_10_sp4_v_t_37
T_11_14_sp4_h_l_6
T_15_14_sp4_h_l_6
T_16_14_lc_trk_g3_6
T_16_14_wire_logic_cluster/lc_0/in_3

T_10_12_wire_logic_cluster/lc_4/out
T_11_8_sp4_v_t_44
T_8_8_sp4_h_l_9
T_8_8_lc_trk_g0_4
T_8_8_wire_logic_cluster/lc_7/in_1

T_10_12_wire_logic_cluster/lc_4/out
T_3_12_sp12_h_l_0
T_5_12_lc_trk_g1_7
T_5_12_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_30
T_5_12_wire_logic_cluster/lc_6/cout
T_5_12_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_27
T_5_12_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_46
T_4_11_lc_trk_g0_0
T_4_11_wire_logic_cluster/lc_0/in_0

T_5_12_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_46
T_4_11_lc_trk_g0_0
T_4_11_wire_logic_cluster/lc_4/in_0

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_a3_12_9
T_4_11_wire_logic_cluster/lc_0/out
T_4_8_sp4_v_t_40
T_3_9_lc_trk_g3_0
T_3_9_input_2_3
T_3_9_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.timer_s1.counterZ0Z_11
T_14_6_wire_logic_cluster/lc_3/out
T_14_5_sp4_v_t_38
T_13_8_lc_trk_g2_6
T_13_8_wire_logic_cluster/lc_1/in_1

T_14_6_wire_logic_cluster/lc_3/out
T_14_5_sp4_v_t_38
T_13_8_lc_trk_g2_6
T_13_8_wire_logic_cluster/lc_3/in_1

T_14_6_wire_logic_cluster/lc_3/out
T_14_6_lc_trk_g1_3
T_14_6_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_a3_14_9_cascade_
T_4_10_wire_logic_cluster/lc_4/ltout
T_4_10_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_29
T_5_12_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_47
T_4_10_lc_trk_g0_1
T_4_10_wire_logic_cluster/lc_4/in_1

T_5_12_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_47
T_4_10_lc_trk_g0_1
T_4_10_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_22
T_8_12_wire_logic_cluster/lc_3/out
T_9_8_sp4_v_t_42
T_10_8_sp4_h_l_7
T_12_8_lc_trk_g3_2
T_12_8_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_3/out
T_8_3_sp12_v_t_22
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_6/in_1

T_8_12_wire_logic_cluster/lc_3/out
T_8_3_sp12_v_t_22
T_8_7_lc_trk_g2_1
T_8_7_wire_logic_cluster/lc_0/in_1

T_8_12_wire_logic_cluster/lc_3/out
T_8_11_sp12_v_t_22
T_0_11_sp12_h_l_6
T_5_11_lc_trk_g0_2
T_5_11_input_2_6
T_5_11_wire_logic_cluster/lc_6/in_2

T_8_12_wire_logic_cluster/lc_3/out
T_8_11_sp12_v_t_22
T_9_11_sp12_h_l_1
T_10_11_lc_trk_g1_5
T_10_11_wire_logic_cluster/lc_0/in_0

End 

Net : current_shift_inst.PI_CTRL.integrator_i_22
T_12_8_wire_logic_cluster/lc_0/out
T_11_8_sp4_h_l_8
T_10_8_sp4_v_t_45
T_9_11_lc_trk_g3_5
T_9_11_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_16
T_7_10_wire_logic_cluster/lc_4/out
T_7_11_lc_trk_g1_4
T_7_11_wire_logic_cluster/lc_6/in_3

T_7_10_wire_logic_cluster/lc_4/out
T_6_10_sp4_h_l_0
T_5_6_sp4_v_t_40
T_5_7_lc_trk_g2_0
T_5_7_wire_logic_cluster/lc_6/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_6_10_sp4_h_l_0
T_9_6_sp4_v_t_43
T_8_7_lc_trk_g3_3
T_8_7_wire_logic_cluster/lc_4/in_0

T_7_10_wire_logic_cluster/lc_4/out
T_6_10_sp4_h_l_0
T_5_10_sp4_v_t_43
T_5_11_lc_trk_g3_3
T_5_11_input_2_0
T_5_11_wire_logic_cluster/lc_0/in_2

T_7_10_wire_logic_cluster/lc_4/out
T_8_10_lc_trk_g1_4
T_8_10_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_i_16
T_7_11_wire_logic_cluster/lc_6/out
T_7_11_sp4_h_l_1
T_9_11_lc_trk_g2_4
T_9_11_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_28
T_10_12_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_42
T_8_8_sp4_h_l_7
T_8_8_lc_trk_g0_2
T_8_8_input_2_0
T_8_8_wire_logic_cluster/lc_0/in_2

T_10_12_wire_logic_cluster/lc_3/out
T_11_8_sp4_v_t_42
T_11_4_sp4_v_t_47
T_11_7_lc_trk_g0_7
T_11_7_wire_logic_cluster/lc_6/in_3

T_10_12_wire_logic_cluster/lc_3/out
T_11_11_sp4_v_t_39
T_11_7_sp4_v_t_40
T_8_7_sp4_h_l_11
T_8_7_lc_trk_g1_6
T_8_7_wire_logic_cluster/lc_5/in_0

T_10_12_wire_logic_cluster/lc_3/out
T_10_12_sp4_h_l_11
T_6_12_sp4_h_l_2
T_5_12_lc_trk_g0_2
T_5_12_input_2_4
T_5_12_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_0_13
T_8_8_wire_logic_cluster/lc_0/out
T_8_7_lc_trk_g1_0
T_8_7_wire_logic_cluster/lc_7/in_0

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_24
T_5_12_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_37
T_4_10_lc_trk_g0_0
T_4_10_input_2_4
T_4_10_wire_logic_cluster/lc_4/in_2

T_5_12_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_37
T_4_10_lc_trk_g1_0
T_4_10_input_2_7
T_4_10_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_29
T_5_12_wire_logic_cluster/lc_5/cout
T_5_12_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_0_11
T_8_8_wire_logic_cluster/lc_3/out
T_8_7_lc_trk_g1_3
T_8_7_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_23
T_8_12_wire_logic_cluster/lc_1/out
T_8_9_sp4_v_t_42
T_8_5_sp4_v_t_38
T_7_7_lc_trk_g0_3
T_7_7_wire_logic_cluster/lc_4/in_3

T_8_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_46
T_6_10_sp4_h_l_11
T_5_6_sp4_v_t_46
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_6/in_3

T_8_12_wire_logic_cluster/lc_1/out
T_8_9_sp4_v_t_42
T_8_5_sp4_v_t_38
T_8_7_lc_trk_g2_3
T_8_7_wire_logic_cluster/lc_4/in_3

T_8_12_wire_logic_cluster/lc_1/out
T_9_10_sp4_v_t_46
T_6_10_sp4_h_l_11
T_5_10_sp4_v_t_46
T_5_11_lc_trk_g2_6
T_5_11_wire_logic_cluster/lc_7/in_1

T_8_12_wire_logic_cluster/lc_1/out
T_4_12_sp12_h_l_1
T_11_12_lc_trk_g1_1
T_11_12_wire_logic_cluster/lc_6/in_0

End 

Net : current_shift_inst.PI_CTRL.integrator_i_23
T_7_7_wire_logic_cluster/lc_4/out
T_6_7_sp4_h_l_0
T_9_7_sp4_v_t_37
T_9_11_sp4_v_t_38
T_9_12_lc_trk_g3_6
T_9_12_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_15
T_5_10_wire_logic_cluster/lc_7/out
T_4_9_lc_trk_g3_7
T_4_9_wire_logic_cluster/lc_2/in_0

T_5_10_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g2_7
T_4_10_wire_logic_cluster/lc_6/in_3

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_21
T_8_12_wire_logic_cluster/lc_4/out
T_7_12_sp4_h_l_0
T_10_8_sp4_v_t_43
T_10_11_lc_trk_g0_3
T_10_11_wire_logic_cluster/lc_6/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_8_4_sp12_v_t_23
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_8_4_sp12_v_t_23
T_8_8_lc_trk_g3_0
T_8_8_wire_logic_cluster/lc_4/in_3

T_8_12_wire_logic_cluster/lc_4/out
T_8_11_sp4_v_t_40
T_5_11_sp4_h_l_11
T_5_11_lc_trk_g0_6
T_5_11_wire_logic_cluster/lc_5/in_1

T_8_12_wire_logic_cluster/lc_4/out
T_7_12_sp4_h_l_0
T_10_8_sp4_v_t_43
T_10_11_lc_trk_g0_3
T_10_11_wire_logic_cluster/lc_1/in_0

End 

Net : current_shift_inst.PI_CTRL.integrator_i_21
T_10_11_wire_logic_cluster/lc_6/out
T_10_11_sp4_h_l_1
T_9_11_lc_trk_g0_1
T_9_11_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_28
T_5_12_wire_logic_cluster/lc_4/out
T_6_10_sp4_v_t_36
T_3_10_sp4_h_l_1
T_4_10_lc_trk_g2_1
T_4_10_wire_logic_cluster/lc_5/in_0

T_5_12_wire_logic_cluster/lc_4/out
T_5_10_sp4_v_t_37
T_4_11_lc_trk_g2_5
T_4_11_wire_logic_cluster/lc_5/in_0

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_o3_14_9
T_4_10_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g1_6
T_4_10_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_28
T_5_12_wire_logic_cluster/lc_4/cout
T_5_12_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_25
T_5_12_wire_logic_cluster/lc_1/out
T_5_8_sp4_v_t_39
T_4_9_lc_trk_g2_7
T_4_9_wire_logic_cluster/lc_3/in_0

T_5_12_wire_logic_cluster/lc_1/out
T_4_11_lc_trk_g2_1
T_4_11_input_2_1
T_4_11_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_26
T_8_11_wire_logic_cluster/lc_4/out
T_8_7_sp4_v_t_45
T_8_8_lc_trk_g3_5
T_8_8_wire_logic_cluster/lc_0/in_0

T_8_11_wire_logic_cluster/lc_4/out
T_9_9_sp4_v_t_36
T_10_13_sp4_h_l_7
T_14_13_sp4_h_l_10
T_16_13_lc_trk_g2_7
T_16_13_wire_logic_cluster/lc_0/in_3

T_8_11_wire_logic_cluster/lc_4/out
T_8_7_sp4_v_t_45
T_8_8_lc_trk_g3_5
T_8_8_input_2_4
T_8_8_wire_logic_cluster/lc_4/in_2

T_8_11_wire_logic_cluster/lc_4/out
T_7_11_sp4_h_l_0
T_6_11_sp4_v_t_43
T_5_12_lc_trk_g3_3
T_5_12_input_2_2
T_5_12_wire_logic_cluster/lc_2/in_2

T_8_11_wire_logic_cluster/lc_4/out
T_7_11_sp4_h_l_0
T_11_11_sp4_h_l_0
T_10_11_lc_trk_g1_0
T_10_11_input_2_3
T_10_11_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.timer_s1.counterZ0Z_15
T_14_6_wire_logic_cluster/lc_7/out
T_15_4_sp4_v_t_42
T_12_8_sp4_h_l_7
T_13_8_lc_trk_g3_7
T_13_8_wire_logic_cluster/lc_5/in_1

T_14_6_wire_logic_cluster/lc_7/out
T_15_4_sp4_v_t_42
T_12_8_sp4_h_l_7
T_13_8_lc_trk_g2_7
T_13_8_input_2_7
T_13_8_wire_logic_cluster/lc_7/in_2

T_14_6_wire_logic_cluster/lc_7/out
T_14_6_lc_trk_g3_7
T_14_6_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_26
T_5_12_wire_logic_cluster/lc_2/out
T_5_8_sp4_v_t_41
T_4_9_lc_trk_g3_1
T_4_9_wire_logic_cluster/lc_3/in_1

T_5_12_wire_logic_cluster/lc_2/out
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.timer_s1.counterZ0Z_13
T_14_6_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_42
T_13_8_lc_trk_g3_2
T_13_8_input_2_3
T_13_8_wire_logic_cluster/lc_3/in_2

T_14_6_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_42
T_13_8_lc_trk_g3_2
T_13_8_input_2_5
T_13_8_wire_logic_cluster/lc_5/in_2

T_14_6_wire_logic_cluster/lc_5/out
T_14_6_lc_trk_g1_5
T_14_6_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_23
T_5_11_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g3_7
T_4_10_wire_logic_cluster/lc_4/in_0

T_5_11_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g3_7
T_4_10_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.PI_CTRL.integrator_i_26
T_16_13_wire_logic_cluster/lc_0/out
T_15_13_sp4_h_l_8
T_11_13_sp4_h_l_11
T_10_9_sp4_v_t_41
T_9_12_lc_trk_g3_1
T_9_12_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_o3_9_9_cascade_
T_4_11_wire_logic_cluster/lc_4/ltout
T_4_11_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_o3_15_9
T_4_11_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g1_5
T_4_10_wire_logic_cluster/lc_1/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_2
T_8_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_9
T_7_15_sp4_v_t_38
T_8_19_sp4_h_l_9
T_10_19_lc_trk_g2_4
T_10_19_input_2_0
T_10_19_wire_logic_cluster/lc_0/in_2

T_8_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_9
T_7_15_sp4_v_t_38
T_8_19_sp4_h_l_9
T_10_19_lc_trk_g3_4
T_10_19_wire_logic_cluster/lc_2/in_1

T_8_15_wire_logic_cluster/lc_2/out
T_8_15_sp4_h_l_9
T_8_15_lc_trk_g1_4
T_8_15_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_27
T_5_12_wire_logic_cluster/lc_3/cout
T_5_12_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_29
T_10_22_wire_logic_cluster/lc_3/cout
T_10_22_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_1
T_5_6_wire_logic_cluster/lc_0/out
T_5_2_sp12_v_t_23
T_5_9_lc_trk_g3_3
T_5_9_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_30
T_10_12_wire_logic_cluster/lc_6/out
T_10_12_sp4_h_l_1
T_9_8_sp4_v_t_36
T_6_8_sp4_h_l_7
T_8_8_lc_trk_g3_2
T_8_8_wire_logic_cluster/lc_2/in_1

T_10_12_wire_logic_cluster/lc_6/out
T_10_6_sp12_v_t_23
T_10_9_lc_trk_g2_3
T_10_9_wire_logic_cluster/lc_5/in_0

T_10_12_wire_logic_cluster/lc_6/out
T_10_6_sp12_v_t_23
T_10_7_lc_trk_g3_7
T_10_7_wire_logic_cluster/lc_2/in_0

T_10_12_wire_logic_cluster/lc_6/out
T_10_12_sp4_h_l_1
T_6_12_sp4_h_l_9
T_5_12_lc_trk_g1_1
T_5_12_input_2_6
T_5_12_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.PI_CTRL.N_74
T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_6/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_10_8_sp4_v_t_39
T_10_12_lc_trk_g0_2
T_10_12_input_2_4
T_10_12_wire_logic_cluster/lc_4/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_10_8_sp4_v_t_39
T_10_12_lc_trk_g0_2
T_10_12_input_2_6
T_10_12_wire_logic_cluster/lc_6/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_10_8_sp4_v_t_39
T_10_12_lc_trk_g0_2
T_10_12_input_2_2
T_10_12_wire_logic_cluster/lc_2/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_9_8_sp4_h_l_10
T_8_8_sp4_v_t_41
T_7_10_lc_trk_g0_4
T_7_10_input_2_4
T_7_10_wire_logic_cluster/lc_4/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_10_lc_trk_g3_6
T_8_10_wire_logic_cluster/lc_2/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_11_lc_trk_g3_5
T_8_11_wire_logic_cluster/lc_5/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_12_lc_trk_g3_2
T_8_12_input_2_5
T_8_12_wire_logic_cluster/lc_5/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_12_lc_trk_g3_2
T_8_12_input_2_3
T_8_12_wire_logic_cluster/lc_3/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_12_lc_trk_g3_2
T_8_12_input_2_1
T_8_12_wire_logic_cluster/lc_1/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_10_8_sp4_v_t_39
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_7/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_7_8_sp4_h_l_2
T_10_8_sp4_v_t_39
T_10_12_lc_trk_g0_2
T_10_12_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_9_8_sp4_h_l_10
T_10_8_lc_trk_g2_2
T_10_8_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_12_lc_trk_g3_2
T_8_12_wire_logic_cluster/lc_0/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_12_lc_trk_g3_2
T_8_12_wire_logic_cluster/lc_4/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_12_lc_trk_g3_2
T_8_12_wire_logic_cluster/lc_2/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_1_sp12_v_t_22
T_8_12_lc_trk_g3_2
T_8_12_wire_logic_cluster/lc_6/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_2/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_4/in_0

T_8_8_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_3/in_1

T_8_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_input_2_4
T_9_8_wire_logic_cluster/lc_4/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_input_2_6
T_9_8_wire_logic_cluster/lc_6/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g1_5
T_8_9_input_2_2
T_8_9_wire_logic_cluster/lc_2/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g3_5
T_9_7_input_2_0
T_9_7_wire_logic_cluster/lc_0/in_2

T_8_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_9_8_lc_trk_g1_5
T_9_8_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_8_9_lc_trk_g1_5
T_8_9_wire_logic_cluster/lc_3/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_5/in_3

T_8_8_wire_logic_cluster/lc_5/out
T_9_7_lc_trk_g3_5
T_9_7_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_18
T_8_7_wire_logic_cluster/lc_5/out
T_8_8_lc_trk_g1_5
T_8_8_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_7
T_8_8_wire_logic_cluster/lc_2/out
T_8_7_lc_trk_g0_2
T_8_7_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.timer_s1.counterZ0Z_14
T_14_6_wire_logic_cluster/lc_6/out
T_14_5_sp4_v_t_44
T_13_8_lc_trk_g3_4
T_13_8_wire_logic_cluster/lc_4/in_1

T_14_6_wire_logic_cluster/lc_6/out
T_14_5_sp4_v_t_44
T_13_8_lc_trk_g3_4
T_13_8_wire_logic_cluster/lc_6/in_1

T_14_6_wire_logic_cluster/lc_6/out
T_14_6_lc_trk_g1_6
T_14_6_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_21
T_5_11_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g2_5
T_4_10_wire_logic_cluster/lc_4/in_3

T_5_11_wire_logic_cluster/lc_5/out
T_4_11_lc_trk_g3_5
T_4_11_wire_logic_cluster/lc_5/in_3

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_30
T_5_12_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g3_6
T_4_11_wire_logic_cluster/lc_0/in_3

T_5_12_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g3_6
T_4_11_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_22
T_5_11_wire_logic_cluster/lc_6/out
T_5_8_sp4_v_t_36
T_4_9_lc_trk_g2_4
T_4_9_wire_logic_cluster/lc_3/in_3

T_5_11_wire_logic_cluster/lc_6/out
T_4_11_lc_trk_g2_6
T_4_11_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_11
T_5_10_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_38
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_5/in_1

T_5_10_wire_logic_cluster/lc_3/out
T_5_9_sp4_v_t_38
T_4_10_lc_trk_g2_6
T_4_10_wire_logic_cluster/lc_0/in_0

End 

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_0
T_7_9_wire_logic_cluster/lc_2/out
T_5_9_sp4_h_l_1
T_5_9_lc_trk_g1_4
T_5_9_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_3
T_8_15_wire_logic_cluster/lc_3/out
T_8_15_sp4_h_l_11
T_7_15_sp4_v_t_46
T_8_19_sp4_h_l_11
T_10_19_lc_trk_g3_6
T_10_19_input_2_1
T_10_19_wire_logic_cluster/lc_1/in_2

T_8_15_wire_logic_cluster/lc_3/out
T_8_15_sp4_h_l_11
T_7_15_sp4_v_t_46
T_8_19_sp4_h_l_11
T_10_19_lc_trk_g3_6
T_10_19_input_2_3
T_10_19_wire_logic_cluster/lc_3/in_2

T_8_15_wire_logic_cluster/lc_3/out
T_8_15_lc_trk_g1_3
T_8_15_wire_logic_cluster/lc_3/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_28
T_10_22_wire_logic_cluster/lc_2/cout
T_10_22_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_26
T_5_12_wire_logic_cluster/lc_2/cout
T_5_12_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_a3_11_9
T_4_10_wire_logic_cluster/lc_2/out
T_3_9_lc_trk_g3_2
T_3_9_wire_logic_cluster/lc_3/in_0

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_13
T_5_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_2/in_0

T_5_10_wire_logic_cluster/lc_5/out
T_4_10_lc_trk_g3_5
T_4_10_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_19
T_5_11_wire_logic_cluster/lc_3/out
T_4_10_lc_trk_g3_3
T_4_10_input_2_2
T_4_10_wire_logic_cluster/lc_2/in_2

T_5_11_wire_logic_cluster/lc_3/out
T_4_11_lc_trk_g3_3
T_4_11_wire_logic_cluster/lc_1/in_3

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_20
T_5_11_wire_logic_cluster/lc_4/out
T_4_10_lc_trk_g3_4
T_4_10_wire_logic_cluster/lc_2/in_1

T_5_11_wire_logic_cluster/lc_4/out
T_4_11_lc_trk_g3_4
T_4_11_wire_logic_cluster/lc_1/in_0

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_19
T_8_8_wire_logic_cluster/lc_7/out
T_8_8_lc_trk_g1_7
T_8_8_wire_logic_cluster/lc_5/in_3

End 

Net : current_shift_inst.PI_CTRL.N_72
T_7_8_wire_logic_cluster/lc_1/out
T_8_8_lc_trk_g1_1
T_8_8_wire_logic_cluster/lc_7/in_3

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_o2_0_3_cascade_
T_7_8_wire_logic_cluster/lc_0/ltout
T_7_8_wire_logic_cluster/lc_1/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_0
T_8_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_8
T_10_15_sp4_v_t_45
T_10_19_lc_trk_g1_0
T_10_19_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_0/out
T_8_15_lc_trk_g3_0
T_8_15_wire_logic_cluster/lc_0/in_1

T_8_15_wire_logic_cluster/lc_0/out
T_7_15_sp4_h_l_8
T_10_15_sp4_v_t_45
T_7_19_sp4_h_l_8
T_8_19_lc_trk_g2_0
T_8_19_wire_logic_cluster/lc_1/in_3

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_o3_12_9
T_4_10_wire_logic_cluster/lc_7/out
T_4_10_lc_trk_g0_7
T_4_10_wire_logic_cluster/lc_1/in_0

End 

Net : current_shift_inst.PI_CTRL.un7_integrator_1_axb_27_cascade_
T_11_12_wire_logic_cluster/lc_5/ltout
T_11_12_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_4
T_8_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_8
T_12_15_sp4_v_t_45
T_9_19_sp4_h_l_1
T_10_19_lc_trk_g3_1
T_10_19_input_2_2
T_10_19_wire_logic_cluster/lc_2/in_2

T_8_15_wire_logic_cluster/lc_4/out
T_9_15_sp4_h_l_8
T_12_15_sp4_v_t_45
T_9_19_sp4_h_l_1
T_10_19_lc_trk_g3_1
T_10_19_input_2_4
T_10_19_wire_logic_cluster/lc_4/in_2

T_8_15_wire_logic_cluster/lc_4/out
T_8_15_lc_trk_g3_4
T_8_15_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_27
T_10_22_wire_logic_cluster/lc_1/cout
T_10_22_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_25
T_5_12_wire_logic_cluster/lc_1/cout
T_5_12_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.integrator_i_28
T_11_7_wire_logic_cluster/lc_6/out
T_10_7_sp12_h_l_0
T_9_7_sp12_v_t_23
T_9_12_lc_trk_g2_7
T_9_12_input_2_5
T_9_12_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_14
T_5_10_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g3_6
T_4_10_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_6/out
T_4_10_lc_trk_g3_6
T_4_10_wire_logic_cluster/lc_7/in_0

End 

Net : current_shift_inst.PI_CTRL.integrator_i_27
T_12_7_wire_logic_cluster/lc_2/out
T_13_6_sp4_v_t_37
T_10_10_sp4_h_l_5
T_9_10_sp4_v_t_40
T_9_12_lc_trk_g2_5
T_9_12_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_27
T_8_11_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_46
T_10_7_sp4_h_l_4
T_12_7_lc_trk_g2_1
T_12_7_wire_logic_cluster/lc_2/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_8_4_sp12_v_t_22
T_8_7_lc_trk_g2_2
T_8_7_wire_logic_cluster/lc_5/in_3

T_8_11_wire_logic_cluster/lc_5/out
T_9_7_sp4_v_t_46
T_10_7_sp4_h_l_4
T_10_7_lc_trk_g0_1
T_10_7_wire_logic_cluster/lc_2/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_7_11_sp4_h_l_2
T_6_11_sp4_v_t_45
T_5_12_lc_trk_g3_5
T_5_12_wire_logic_cluster/lc_3/in_1

T_8_11_wire_logic_cluster/lc_5/out
T_7_11_sp4_h_l_2
T_11_11_sp4_h_l_2
T_11_11_lc_trk_g0_7
T_11_11_wire_logic_cluster/lc_7/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_1
T_8_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_10
T_10_15_sp4_v_t_38
T_10_19_lc_trk_g1_3
T_10_19_wire_logic_cluster/lc_1/in_1

T_8_15_wire_logic_cluster/lc_1/out
T_8_15_lc_trk_g3_1
T_8_15_wire_logic_cluster/lc_1/in_1

T_8_15_wire_logic_cluster/lc_1/out
T_7_15_sp4_h_l_10
T_10_15_sp4_v_t_38
T_10_11_sp4_v_t_46
T_10_13_lc_trk_g2_3
T_10_13_wire_logic_cluster/lc_7/in_0

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_28
T_13_10_wire_logic_cluster/lc_2/cout
T_13_10_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_26
T_10_22_wire_logic_cluster/lc_0/cout
T_10_22_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_24
T_5_12_wire_logic_cluster/lc_0/cout
T_5_12_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_2
T_7_9_wire_logic_cluster/lc_4/out
T_6_9_sp4_h_l_0
T_5_9_lc_trk_g0_0
T_5_9_input_2_2
T_5_9_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.PI_CTRL.integrator_i_29
T_16_14_wire_logic_cluster/lc_0/out
T_16_12_sp4_v_t_45
T_13_12_sp4_h_l_8
T_9_12_sp4_h_l_8
T_9_12_lc_trk_g1_5
T_9_12_input_2_6
T_9_12_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_3
T_7_9_wire_logic_cluster/lc_5/out
T_6_9_sp4_h_l_2
T_5_9_lc_trk_g0_2
T_5_9_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_o3_11_9
T_4_11_wire_logic_cluster/lc_1/out
T_4_10_lc_trk_g1_1
T_4_10_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_5
T_7_9_wire_logic_cluster/lc_0/out
T_7_9_sp4_h_l_5
T_3_9_sp4_h_l_1
T_5_9_lc_trk_g2_4
T_5_9_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_27
T_13_10_wire_logic_cluster/lc_1/cout
T_13_10_wire_logic_cluster/lc_2/in_3

Net : bfn_10_22_0_
T_10_22_wire_logic_cluster/carry_in_mux/cout
T_10_22_wire_logic_cluster/lc_0/in_3

Net : bfn_5_12_0_
T_5_12_wire_logic_cluster/carry_in_mux/cout
T_5_12_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.timer_s1.counterZ0Z_18
T_14_7_wire_logic_cluster/lc_2/out
T_14_7_sp4_h_l_9
T_13_7_sp4_v_t_38
T_13_9_lc_trk_g2_3
T_13_9_wire_logic_cluster/lc_0/in_1

T_14_7_wire_logic_cluster/lc_2/out
T_14_7_sp4_h_l_9
T_13_7_sp4_v_t_38
T_13_9_lc_trk_g2_3
T_13_9_wire_logic_cluster/lc_2/in_1

T_14_7_wire_logic_cluster/lc_2/out
T_14_7_lc_trk_g1_2
T_14_7_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.timer_s1.counterZ0Z_16
T_14_7_wire_logic_cluster/lc_0/out
T_13_8_lc_trk_g0_0
T_13_8_input_2_6
T_13_8_wire_logic_cluster/lc_6/in_2

T_14_7_wire_logic_cluster/lc_0/out
T_14_5_sp4_v_t_45
T_13_9_lc_trk_g2_0
T_13_9_input_2_0
T_13_9_wire_logic_cluster/lc_0/in_2

T_14_7_wire_logic_cluster/lc_0/out
T_14_7_lc_trk_g3_0
T_14_7_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_5
T_8_15_wire_logic_cluster/lc_5/out
T_7_15_sp4_h_l_2
T_10_15_sp4_v_t_39
T_10_19_lc_trk_g0_2
T_10_19_wire_logic_cluster/lc_3/in_1

T_8_15_wire_logic_cluster/lc_5/out
T_7_15_sp4_h_l_2
T_10_15_sp4_v_t_39
T_10_19_lc_trk_g1_2
T_10_19_input_2_5
T_10_19_wire_logic_cluster/lc_5/in_2

T_8_15_wire_logic_cluster/lc_5/out
T_8_15_lc_trk_g1_5
T_8_15_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.un1_enablelt3_0
T_10_8_wire_logic_cluster/lc_6/out
T_10_7_lc_trk_g1_6
T_10_7_wire_logic_cluster/lc_5/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_28
T_8_18_wire_logic_cluster/lc_4/cout
T_8_18_wire_logic_cluster/lc_5/in_3

End 

Net : current_shift_inst.timer_s1.counter_cry_28
T_14_8_wire_logic_cluster/lc_4/cout
T_14_8_wire_logic_cluster/lc_5/in_3

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_26
T_13_10_wire_logic_cluster/lc_0/cout
T_13_10_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_28
T_18_21_wire_logic_cluster/lc_4/cout
T_18_21_wire_logic_cluster/lc_5/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_0
T_18_18_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g0_0
T_17_19_input_2_0
T_17_19_wire_logic_cluster/lc_0/in_2

T_18_18_wire_logic_cluster/lc_0/out
T_18_18_sp4_h_l_5
T_20_18_lc_trk_g3_0
T_20_18_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_4
T_7_9_wire_logic_cluster/lc_6/out
T_6_9_sp4_h_l_4
T_5_9_lc_trk_g0_4
T_5_9_input_2_4
T_5_9_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.timer_s1.counterZ0Z_17
T_14_7_wire_logic_cluster/lc_1/out
T_13_8_lc_trk_g1_1
T_13_8_wire_logic_cluster/lc_7/in_1

T_14_7_wire_logic_cluster/lc_1/out
T_14_5_sp4_v_t_47
T_11_9_sp4_h_l_3
T_13_9_lc_trk_g3_6
T_13_9_input_2_1
T_13_9_wire_logic_cluster/lc_1/in_2

T_14_7_wire_logic_cluster/lc_1/out
T_14_7_lc_trk_g3_1
T_14_7_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.PI_CTRL.integratorZ0Z_24
T_8_12_wire_logic_cluster/lc_2/out
T_8_2_sp12_v_t_23
T_8_7_lc_trk_g3_7
T_8_7_wire_logic_cluster/lc_6/in_0

T_8_12_wire_logic_cluster/lc_2/out
T_7_12_lc_trk_g3_2
T_7_12_wire_logic_cluster/lc_2/in_3

T_8_12_wire_logic_cluster/lc_2/out
T_8_2_sp12_v_t_23
T_8_8_lc_trk_g2_4
T_8_8_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_2/out
T_8_12_sp4_h_l_9
T_4_12_sp4_h_l_9
T_5_12_lc_trk_g3_1
T_5_12_input_2_0
T_5_12_wire_logic_cluster/lc_0/in_2

T_8_12_wire_logic_cluster/lc_2/out
T_8_12_sp4_h_l_9
T_11_12_sp4_v_t_44
T_11_8_sp4_v_t_37
T_10_11_lc_trk_g2_5
T_10_11_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_0_12_cascade_
T_8_7_wire_logic_cluster/lc_6/ltout
T_8_7_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_0_15
T_5_7_wire_logic_cluster/lc_6/out
T_4_7_sp12_h_l_0
T_10_7_lc_trk_g0_7
T_10_7_wire_logic_cluster/lc_3/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_6
T_8_15_wire_logic_cluster/lc_6/out
T_8_15_sp4_h_l_1
T_11_15_sp4_v_t_43
T_10_19_lc_trk_g1_6
T_10_19_wire_logic_cluster/lc_4/in_1

T_8_15_wire_logic_cluster/lc_6/out
T_8_15_sp4_h_l_1
T_11_15_sp4_v_t_43
T_10_19_lc_trk_g1_6
T_10_19_wire_logic_cluster/lc_6/in_1

T_8_15_wire_logic_cluster/lc_6/out
T_8_15_lc_trk_g1_6
T_8_15_wire_logic_cluster/lc_6/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_27
T_8_18_wire_logic_cluster/lc_3/cout
T_8_18_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_7
T_7_10_wire_logic_cluster/lc_5/out
T_8_9_sp4_v_t_43
T_5_9_sp4_h_l_6
T_5_9_lc_trk_g1_3
T_5_9_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.counter_cry_27
T_18_21_wire_logic_cluster/lc_3/cout
T_18_21_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_29
T_17_22_wire_logic_cluster/lc_3/cout
T_17_22_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.timer_s1.counter_cry_27
T_14_8_wire_logic_cluster/lc_3/cout
T_14_8_wire_logic_cluster/lc_4/in_3

Net : bfn_13_10_0_
T_13_10_wire_logic_cluster/carry_in_mux/cout
T_13_10_wire_logic_cluster/lc_0/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_2
T_18_18_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g1_2
T_17_19_wire_logic_cluster/lc_0/in_1

T_18_18_wire_logic_cluster/lc_2/out
T_18_18_lc_trk_g1_2
T_18_18_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g0_2
T_17_19_input_2_2
T_17_19_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_1
T_18_18_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g0_1
T_17_19_input_2_1
T_17_19_wire_logic_cluster/lc_1/in_2

T_18_18_wire_logic_cluster/lc_1/out
T_18_18_sp4_h_l_7
T_20_18_lc_trk_g2_2
T_20_18_wire_logic_cluster/lc_1/in_3

End 

Net : current_shift_inst.PI_CTRL.control_out_2_iv_i_o2_1_4
T_3_7_wire_logic_cluster/lc_3/out
T_2_7_lc_trk_g3_3
T_2_7_input_2_2
T_2_7_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.PI_CTRL.N_27_cascade_
T_2_7_wire_logic_cluster/lc_2/ltout
T_2_7_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_5
T_5_9_wire_logic_cluster/lc_5/out
T_5_7_sp4_v_t_39
T_2_7_sp4_h_l_2
T_3_7_lc_trk_g2_2
T_3_7_wire_logic_cluster/lc_3/in_3

T_5_9_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_42
T_2_8_sp4_h_l_1
T_2_8_lc_trk_g0_4
T_2_8_wire_logic_cluster/lc_5/in_3

T_5_9_wire_logic_cluster/lc_5/out
T_5_8_sp4_v_t_42
T_2_8_sp4_h_l_1
T_1_4_sp4_v_t_43
T_1_5_lc_trk_g2_3
T_1_5_input_2_7
T_1_5_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_8
T_5_10_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_40
T_2_7_sp4_h_l_5
T_3_7_lc_trk_g3_5
T_3_7_wire_logic_cluster/lc_3/in_1

T_5_10_wire_logic_cluster/lc_0/out
T_5_8_sp4_v_t_45
T_2_8_sp4_h_l_2
T_2_8_lc_trk_g0_7
T_2_8_wire_logic_cluster/lc_6/in_3

T_5_10_wire_logic_cluster/lc_0/out
T_5_7_sp4_v_t_40
T_2_7_sp4_h_l_5
T_1_7_lc_trk_g1_5
T_1_7_wire_logic_cluster/lc_0/in_0

End 

Net : pwm_generator_inst.un2_duty_input_0_o3Z0Z_3
T_2_6_wire_logic_cluster/lc_7/out
T_3_5_sp4_v_t_47
T_2_7_lc_trk_g2_2
T_2_7_wire_logic_cluster/lc_6/in_0

End 

Net : pwm_generator_inst.un2_duty_input_0_o3Z0Z_0_cascade_
T_2_6_wire_logic_cluster/lc_6/ltout
T_2_6_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.timer_s1.counterZ0Z_20
T_14_7_wire_logic_cluster/lc_4/out
T_14_5_sp4_v_t_37
T_11_9_sp4_h_l_0
T_13_9_lc_trk_g3_5
T_13_9_input_2_2
T_13_9_wire_logic_cluster/lc_2/in_2

T_14_7_wire_logic_cluster/lc_4/out
T_14_5_sp4_v_t_37
T_11_9_sp4_h_l_0
T_13_9_lc_trk_g3_5
T_13_9_input_2_4
T_13_9_wire_logic_cluster/lc_4/in_2

T_14_7_wire_logic_cluster/lc_4/out
T_14_7_lc_trk_g3_4
T_14_7_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_generator_inst.N_16
T_2_7_wire_logic_cluster/lc_6/out
T_3_6_sp4_v_t_45
T_3_10_sp4_v_t_46
T_3_14_sp4_v_t_39
T_3_18_sp4_v_t_40
T_3_19_lc_trk_g3_0
T_3_19_wire_logic_cluster/lc_7/in_0

T_2_7_wire_logic_cluster/lc_6/out
T_3_6_sp4_v_t_45
T_3_10_sp4_v_t_46
T_3_14_sp4_v_t_39
T_0_18_sp4_h_l_7
T_1_18_lc_trk_g2_7
T_1_18_wire_logic_cluster/lc_7/in_0

T_2_7_wire_logic_cluster/lc_6/out
T_3_6_sp4_v_t_45
T_3_10_sp4_v_t_46
T_3_14_sp4_v_t_39
T_3_18_sp4_v_t_40
T_3_19_lc_trk_g3_0
T_3_19_wire_logic_cluster/lc_2/in_3

T_2_7_wire_logic_cluster/lc_6/out
T_3_6_sp4_v_t_45
T_3_10_sp4_v_t_46
T_3_14_sp4_v_t_39
T_3_18_lc_trk_g1_2
T_3_18_wire_logic_cluster/lc_1/in_0

T_2_7_wire_logic_cluster/lc_6/out
T_3_6_sp4_v_t_45
T_3_10_sp4_v_t_46
T_3_14_sp4_v_t_39
T_3_18_lc_trk_g1_2
T_3_18_wire_logic_cluster/lc_7/in_0

T_2_7_wire_logic_cluster/lc_6/out
T_2_1_sp12_v_t_23
T_2_12_lc_trk_g2_3
T_2_12_wire_logic_cluster/lc_7/in_0

T_2_7_wire_logic_cluster/lc_6/out
T_2_1_sp12_v_t_23
T_2_13_lc_trk_g3_0
T_2_13_wire_logic_cluster/lc_6/in_1

T_2_7_wire_logic_cluster/lc_6/out
T_2_6_sp4_v_t_44
T_2_10_lc_trk_g0_1
T_2_10_wire_logic_cluster/lc_7/in_0

T_2_7_wire_logic_cluster/lc_6/out
T_2_6_sp4_v_t_44
T_2_10_lc_trk_g0_1
T_2_10_wire_logic_cluster/lc_1/in_0

T_2_7_wire_logic_cluster/lc_6/out
T_2_6_sp4_v_t_44
T_2_10_lc_trk_g0_1
T_2_10_wire_logic_cluster/lc_2/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_7
T_8_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_3
T_11_15_sp4_v_t_45
T_10_19_lc_trk_g2_0
T_10_19_wire_logic_cluster/lc_5/in_1

T_8_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_3
T_11_15_sp4_v_t_45
T_10_19_lc_trk_g2_0
T_10_19_wire_logic_cluster/lc_7/in_1

T_8_15_wire_logic_cluster/lc_7/out
T_8_15_sp4_h_l_3
T_8_15_lc_trk_g0_6
T_8_15_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_26
T_8_18_wire_logic_cluster/lc_2/cout
T_8_18_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_6
T_7_9_wire_logic_cluster/lc_1/out
T_6_9_sp4_h_l_10
T_5_9_lc_trk_g1_2
T_5_9_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.timer_s1.counter_cry_26
T_14_8_wire_logic_cluster/lc_2/cout
T_14_8_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_26
T_18_21_wire_logic_cluster/lc_2/cout
T_18_21_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_28
T_17_22_wire_logic_cluster/lc_2/cout
T_17_22_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_3
T_18_18_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_1/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_18_18_lc_trk_g3_3
T_18_18_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g0_3
T_17_19_input_2_3
T_17_19_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_24
T_10_21_wire_logic_cluster/lc_6/cout
T_10_21_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_22
T_5_11_wire_logic_cluster/lc_6/cout
T_5_11_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_8
T_12_12_wire_logic_cluster/lc_5/out
T_12_10_sp4_v_t_39
T_9_10_sp4_h_l_8
T_5_10_sp4_h_l_11
T_5_10_lc_trk_g1_6
T_5_10_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.timer_s1.counterZ0Z_19
T_14_7_wire_logic_cluster/lc_3/out
T_14_6_sp4_v_t_38
T_13_9_lc_trk_g2_6
T_13_9_wire_logic_cluster/lc_1/in_1

T_14_7_wire_logic_cluster/lc_3/out
T_14_6_sp4_v_t_38
T_13_9_lc_trk_g2_6
T_13_9_wire_logic_cluster/lc_3/in_1

T_14_7_wire_logic_cluster/lc_3/out
T_14_7_lc_trk_g1_3
T_14_7_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_i_24
T_7_12_wire_logic_cluster/lc_2/out
T_8_12_sp4_h_l_4
T_9_12_lc_trk_g2_4
T_9_12_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_25
T_8_18_wire_logic_cluster/lc_1/cout
T_8_18_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_8
T_8_16_wire_logic_cluster/lc_0/out
T_7_16_sp4_h_l_8
T_10_16_sp4_v_t_36
T_10_19_lc_trk_g0_4
T_10_19_input_2_6
T_10_19_wire_logic_cluster/lc_6/in_2

T_8_16_wire_logic_cluster/lc_0/out
T_7_16_sp4_h_l_8
T_10_16_sp4_v_t_36
T_10_20_lc_trk_g1_1
T_10_20_input_2_0
T_10_20_wire_logic_cluster/lc_0/in_2

T_8_16_wire_logic_cluster/lc_0/out
T_8_16_lc_trk_g3_0
T_8_16_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_27
T_17_22_wire_logic_cluster/lc_1/cout
T_17_22_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.timer_s1.counter_cry_25
T_14_8_wire_logic_cluster/lc_1/cout
T_14_8_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_25
T_18_21_wire_logic_cluster/lc_1/cout
T_18_21_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_4
T_18_18_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g1_4
T_17_19_wire_logic_cluster/lc_2/in_1

T_18_18_wire_logic_cluster/lc_4/out
T_18_18_lc_trk_g3_4
T_18_18_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_4/out
T_17_19_lc_trk_g0_4
T_17_19_input_2_4
T_17_19_wire_logic_cluster/lc_4/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_23
T_10_21_wire_logic_cluster/lc_5/cout
T_10_21_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_21
T_5_11_wire_logic_cluster/lc_5/cout
T_5_11_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.integrator_i_30
T_10_9_wire_logic_cluster/lc_5/out
T_10_8_sp4_v_t_42
T_7_12_sp4_h_l_7
T_9_12_lc_trk_g3_2
T_9_12_input_2_7
T_9_12_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_24
T_8_18_wire_logic_cluster/lc_0/cout
T_8_18_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_9
T_8_16_wire_logic_cluster/lc_1/out
T_8_16_sp4_h_l_7
T_11_16_sp4_v_t_42
T_10_19_lc_trk_g3_2
T_10_19_input_2_7
T_10_19_wire_logic_cluster/lc_7/in_2

T_8_16_wire_logic_cluster/lc_1/out
T_8_16_sp4_h_l_7
T_11_16_sp4_v_t_42
T_8_20_sp4_h_l_7
T_10_20_lc_trk_g3_2
T_10_20_input_2_1
T_10_20_wire_logic_cluster/lc_1/in_2

T_8_16_wire_logic_cluster/lc_1/out
T_8_16_sp4_h_l_7
T_8_16_lc_trk_g0_2
T_8_16_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.PI_CTRL.un7_enablelto3
T_5_9_wire_logic_cluster/lc_3/out
T_5_8_sp4_v_t_38
T_2_8_sp4_h_l_9
T_2_8_lc_trk_g1_4
T_2_8_wire_logic_cluster/lc_0/in_3

T_5_9_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_47
T_3_6_sp4_h_l_4
T_2_6_lc_trk_g1_4
T_2_6_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_3/out
T_6_6_sp4_v_t_47
T_3_6_sp4_h_l_4
T_0_6_sp4_h_l_17
T_1_6_lc_trk_g2_1
T_1_6_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.PI_CTRL.N_155
T_2_8_wire_logic_cluster/lc_0/out
T_2_7_lc_trk_g0_0
T_2_7_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.timer_s1.counter_cry_24
T_14_8_wire_logic_cluster/lc_0/cout
T_14_8_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_24
T_18_21_wire_logic_cluster/lc_0/cout
T_18_21_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_5
T_18_18_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g1_5
T_17_19_wire_logic_cluster/lc_3/in_1

T_18_18_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g1_5
T_18_18_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_5/out
T_17_19_lc_trk_g0_5
T_17_19_input_2_5
T_17_19_wire_logic_cluster/lc_5/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_26
T_17_22_wire_logic_cluster/lc_0/cout
T_17_22_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_24
T_13_9_wire_logic_cluster/lc_6/cout
T_13_9_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_22
T_10_21_wire_logic_cluster/lc_4/cout
T_10_21_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_20
T_5_11_wire_logic_cluster/lc_4/cout
T_5_11_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.un7_enablelto4
T_5_9_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_41
T_3_8_sp4_h_l_10
T_2_8_lc_trk_g1_2
T_2_8_wire_logic_cluster/lc_0/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_41
T_3_8_sp4_h_l_10
T_2_8_lc_trk_g1_2
T_2_8_wire_logic_cluster/lc_7/in_0

T_5_9_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_41
T_3_8_sp4_h_l_10
T_0_8_sp4_h_l_12
T_1_8_lc_trk_g2_4
T_1_8_wire_logic_cluster/lc_5/in_1

T_5_9_wire_logic_cluster/lc_4/out
T_6_8_sp4_v_t_41
T_3_8_sp4_h_l_10
T_0_8_sp4_h_l_12
T_2_4_sp4_v_t_42
T_1_6_lc_trk_g1_7
T_1_6_input_2_6
T_1_6_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.timer_s1.counterZ0Z_23
T_14_7_wire_logic_cluster/lc_7/out
T_14_5_sp4_v_t_43
T_11_9_sp4_h_l_6
T_13_9_lc_trk_g3_3
T_13_9_wire_logic_cluster/lc_5/in_1

T_14_7_wire_logic_cluster/lc_7/out
T_14_5_sp4_v_t_43
T_13_9_lc_trk_g1_6
T_13_9_input_2_7
T_13_9_wire_logic_cluster/lc_7/in_2

T_14_7_wire_logic_cluster/lc_7/out
T_14_7_lc_trk_g3_7
T_14_7_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_15_cascade_
T_8_7_wire_logic_cluster/lc_4/ltout
T_8_7_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.timer_s1.counterZ0Z_21
T_14_7_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_39
T_13_9_lc_trk_g1_2
T_13_9_input_2_3
T_13_9_wire_logic_cluster/lc_3/in_2

T_14_7_wire_logic_cluster/lc_5/out
T_14_5_sp4_v_t_39
T_13_9_lc_trk_g1_2
T_13_9_input_2_5
T_13_9_wire_logic_cluster/lc_5/in_2

T_14_7_wire_logic_cluster/lc_5/out
T_14_7_lc_trk_g1_5
T_14_7_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_8_18_0_
T_8_18_wire_logic_cluster/carry_in_mux/cout
T_8_18_wire_logic_cluster/lc_0/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_10
T_8_16_wire_logic_cluster/lc_2/out
T_8_16_sp4_h_l_9
T_7_16_sp4_v_t_38
T_8_20_sp4_h_l_3
T_10_20_lc_trk_g3_6
T_10_20_wire_logic_cluster/lc_0/in_1

T_8_16_wire_logic_cluster/lc_2/out
T_8_16_sp4_h_l_9
T_7_16_sp4_v_t_38
T_8_20_sp4_h_l_9
T_10_20_lc_trk_g2_4
T_10_20_input_2_2
T_10_20_wire_logic_cluster/lc_2/in_2

T_8_16_wire_logic_cluster/lc_2/out
T_8_16_sp4_h_l_9
T_8_16_lc_trk_g1_4
T_8_16_wire_logic_cluster/lc_2/in_1

End 

Net : bfn_14_8_0_
T_14_8_wire_logic_cluster/carry_in_mux/cout
T_14_8_wire_logic_cluster/lc_0/in_3

Net : bfn_17_22_0_
T_17_22_wire_logic_cluster/carry_in_mux/cout
T_17_22_wire_logic_cluster/lc_0/in_3

Net : bfn_18_21_0_
T_18_21_wire_logic_cluster/carry_in_mux/cout
T_18_21_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_23
T_13_9_wire_logic_cluster/lc_5/cout
T_13_9_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_6
T_18_18_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g1_6
T_17_19_wire_logic_cluster/lc_4/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_18_18_lc_trk_g1_6
T_18_18_wire_logic_cluster/lc_6/in_1

T_18_18_wire_logic_cluster/lc_6/out
T_17_19_lc_trk_g0_6
T_17_19_input_2_6
T_17_19_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_21
T_10_21_wire_logic_cluster/lc_3/cout
T_10_21_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_19
T_5_11_wire_logic_cluster/lc_3/cout
T_5_11_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.control_out_2_0_a3_0_3
T_2_8_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_38
T_2_6_lc_trk_g2_6
T_2_6_wire_logic_cluster/lc_2/in_0

T_2_8_wire_logic_cluster/lc_7/out
T_2_5_sp4_v_t_38
T_1_6_lc_trk_g2_6
T_1_6_wire_logic_cluster/lc_0/in_0

End 

Net : current_shift_inst.PI_CTRL.control_out_2_i_o3_1_0_cascade_
T_2_8_wire_logic_cluster/lc_5/ltout
T_2_8_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.PI_CTRL.N_31_cascade_
T_2_8_wire_logic_cluster/lc_6/ltout
T_2_8_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_9
T_5_10_wire_logic_cluster/lc_1/out
T_6_8_sp4_v_t_46
T_3_8_sp4_h_l_5
T_2_8_lc_trk_g1_5
T_2_8_wire_logic_cluster/lc_5/in_1

T_5_10_wire_logic_cluster/lc_1/out
T_6_8_sp4_v_t_46
T_3_8_sp4_h_l_5
T_2_4_sp4_v_t_40
T_2_7_lc_trk_g1_0
T_2_7_wire_logic_cluster/lc_2/in_3

T_5_10_wire_logic_cluster/lc_1/out
T_6_8_sp4_v_t_46
T_3_8_sp4_h_l_5
T_2_4_sp4_v_t_40
T_1_6_lc_trk_g1_5
T_1_6_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.timer_s1.counterZ0Z_22
T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_13_9_lc_trk_g3_4
T_13_9_wire_logic_cluster/lc_4/in_1

T_14_7_wire_logic_cluster/lc_6/out
T_14_6_sp4_v_t_44
T_13_9_lc_trk_g3_4
T_13_9_wire_logic_cluster/lc_6/in_1

T_14_7_wire_logic_cluster/lc_6/out
T_14_7_lc_trk_g1_6
T_14_7_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_7
T_5_9_wire_logic_cluster/lc_7/out
T_3_9_sp12_h_l_1
T_2_0_span12_vert_17
T_2_8_lc_trk_g2_2
T_2_8_wire_logic_cluster/lc_6/in_0

T_5_9_wire_logic_cluster/lc_7/out
T_3_9_sp12_h_l_1
T_2_0_span12_vert_17
T_2_7_lc_trk_g2_5
T_2_7_wire_logic_cluster/lc_2/in_1

T_5_9_wire_logic_cluster/lc_7/out
T_5_6_sp4_v_t_38
T_2_6_sp4_h_l_3
T_1_6_lc_trk_g1_3
T_1_6_input_2_2
T_1_6_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_11
T_8_16_wire_logic_cluster/lc_3/out
T_8_16_sp4_h_l_11
T_7_16_sp4_v_t_40
T_8_20_sp4_h_l_11
T_10_20_lc_trk_g2_6
T_10_20_wire_logic_cluster/lc_1/in_1

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_sp4_h_l_11
T_7_16_sp4_v_t_40
T_8_20_sp4_h_l_11
T_10_20_lc_trk_g2_6
T_10_20_wire_logic_cluster/lc_3/in_1

T_8_16_wire_logic_cluster/lc_3/out
T_8_16_lc_trk_g1_3
T_8_16_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_12
T_9_7_wire_logic_cluster/lc_1/out
T_10_7_sp4_h_l_2
T_6_7_sp4_h_l_2
T_5_7_sp4_v_t_45
T_5_10_lc_trk_g0_5
T_5_10_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_22
T_13_9_wire_logic_cluster/lc_4/cout
T_13_9_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_7
T_18_18_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g1_7
T_17_19_wire_logic_cluster/lc_5/in_1

T_18_18_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_7/in_1

T_18_18_wire_logic_cluster/lc_7/out
T_17_19_lc_trk_g0_7
T_17_19_input_2_7
T_17_19_wire_logic_cluster/lc_7/in_2

End 

Net : pwm_generator_inst.un1_duty_inputlt3
T_2_5_wire_logic_cluster/lc_3/out
T_3_4_sp4_v_t_39
T_2_7_lc_trk_g2_7
T_2_7_wire_logic_cluster/lc_6/in_3

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_11_cascade_
T_8_8_wire_logic_cluster/lc_6/ltout
T_8_8_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_20
T_10_21_wire_logic_cluster/lc_2/cout
T_10_21_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_18
T_5_11_wire_logic_cluster/lc_2/cout
T_5_11_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst1.stoper_tr.un4_running_cry_c_RNO_0_30
T_15_24_wire_logic_cluster/lc_2/out
T_16_21_sp4_v_t_45
T_15_22_lc_trk_g3_5
T_15_22_input_2_6
T_15_22_wire_logic_cluster/lc_6/in_2

End 

Net : current_shift_inst.PI_CTRL.N_31
T_2_8_wire_logic_cluster/lc_6/out
T_2_7_lc_trk_g1_6
T_2_7_input_2_7
T_2_7_wire_logic_cluster/lc_7/in_2

T_2_8_wire_logic_cluster/lc_6/out
T_1_8_lc_trk_g3_6
T_1_8_input_2_5
T_1_8_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.PI_CTRL.prop_term_1_i_0_14
T_11_12_wire_logic_cluster/lc_1/out
T_10_12_sp4_h_l_10
T_9_12_lc_trk_g0_2
T_9_12_wire_logic_cluster/lc_5/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_10_12_sp4_h_l_10
T_9_12_lc_trk_g1_2
T_9_12_wire_logic_cluster/lc_6/in_1

T_11_12_wire_logic_cluster/lc_1/out
T_10_12_sp4_h_l_10
T_9_12_lc_trk_g0_2
T_9_12_wire_logic_cluster/lc_7/in_1

End 

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_9
T_7_10_wire_logic_cluster/lc_2/out
T_5_10_sp4_h_l_1
T_5_10_lc_trk_g0_4
T_5_10_wire_logic_cluster/lc_1/in_1

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_21
T_13_9_wire_logic_cluster/lc_3/cout
T_13_9_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_8
T_18_19_wire_logic_cluster/lc_0/out
T_17_19_lc_trk_g3_0
T_17_19_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_18_19_lc_trk_g3_0
T_18_19_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g0_0
T_17_20_input_2_0
T_17_20_wire_logic_cluster/lc_0/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_19
T_10_21_wire_logic_cluster/lc_1/cout
T_10_21_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_17
T_5_11_wire_logic_cluster/lc_1/cout
T_5_11_wire_logic_cluster/lc_2/in_3

Net : pwm_generator_inst.N_17
T_2_7_wire_logic_cluster/lc_4/out
T_0_7_sp12_h_l_11
T_6_7_sp12_v_t_23
T_0_19_sp12_h_l_11
T_3_19_lc_trk_g1_3
T_3_19_wire_logic_cluster/lc_2/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_0_7_sp12_h_l_11
T_6_7_sp12_v_t_23
T_0_19_sp12_h_l_11
T_3_19_lc_trk_g1_3
T_3_19_wire_logic_cluster/lc_7/in_3

T_2_7_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_40
T_2_10_sp4_v_t_36
T_2_14_sp4_v_t_36
T_3_18_sp4_h_l_1
T_3_18_lc_trk_g0_4
T_3_18_wire_logic_cluster/lc_1/in_3

T_2_7_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_40
T_2_10_sp4_v_t_36
T_2_14_sp4_v_t_36
T_3_18_sp4_h_l_1
T_3_18_lc_trk_g0_4
T_3_18_wire_logic_cluster/lc_7/in_3

T_2_7_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_40
T_2_10_sp4_v_t_36
T_2_14_sp4_v_t_36
T_1_18_lc_trk_g1_1
T_1_18_wire_logic_cluster/lc_7/in_3

T_2_7_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_40
T_2_10_sp4_v_t_36
T_2_13_lc_trk_g0_4
T_2_13_wire_logic_cluster/lc_6/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_40
T_2_10_sp4_v_t_36
T_2_12_lc_trk_g3_1
T_2_12_wire_logic_cluster/lc_7/in_3

T_2_7_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_40
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_2/in_0

T_2_7_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_40
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_7/in_3

T_2_7_wire_logic_cluster/lc_4/out
T_2_6_sp4_v_t_40
T_2_10_lc_trk_g1_5
T_2_10_wire_logic_cluster/lc_1/in_3

End 

Net : pwm_generator_inst.un2_duty_input_0_o3_0Z0Z_3
T_2_6_wire_logic_cluster/lc_5/out
T_2_7_lc_trk_g0_5
T_2_7_wire_logic_cluster/lc_4/in_3

End 

Net : current_shift_inst.PI_CTRL.un13_integrator_cry_0_c_THRU_CO
T_9_9_wire_logic_cluster/lc_0/cout
T_9_9_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_12
T_8_7_wire_logic_cluster/lc_0/out
T_8_8_lc_trk_g1_0
T_8_8_wire_logic_cluster/lc_5/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_22
T_8_17_wire_logic_cluster/lc_6/cout
T_8_17_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst1.stoper_hc.un4_running_cry_c_RNOZ0Z_30
T_9_25_wire_logic_cluster/lc_0/out
T_9_24_lc_trk_g1_0
T_9_24_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_20
T_13_9_wire_logic_cluster/lc_2/cout
T_13_9_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.timer_s1.counter_cry_22
T_14_7_wire_logic_cluster/lc_6/cout
T_14_7_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_22
T_18_20_wire_logic_cluster/lc_6/cout
T_18_20_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_24
T_17_21_wire_logic_cluster/lc_6/cout
T_17_21_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_9
T_18_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_7/in_1

T_18_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g3_1
T_18_19_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g0_1
T_17_20_input_2_1
T_17_20_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_6
T_5_9_wire_logic_cluster/lc_6/out
T_5_8_sp4_v_t_44
T_2_8_sp4_h_l_3
T_2_8_lc_trk_g1_6
T_2_8_wire_logic_cluster/lc_6/in_1

T_5_9_wire_logic_cluster/lc_6/out
T_5_7_sp4_v_t_41
T_2_7_sp4_h_l_4
T_2_7_lc_trk_g1_1
T_2_7_wire_logic_cluster/lc_2/in_0

T_5_9_wire_logic_cluster/lc_6/out
T_5_8_sp4_v_t_44
T_2_8_sp4_h_l_3
T_1_4_sp4_v_t_38
T_1_5_lc_trk_g3_6
T_1_5_input_2_1
T_1_5_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_10
T_7_10_wire_logic_cluster/lc_3/out
T_5_10_sp4_h_l_3
T_5_10_lc_trk_g0_6
T_5_10_input_2_2
T_5_10_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_18
T_10_21_wire_logic_cluster/lc_0/cout
T_10_21_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_16
T_5_11_wire_logic_cluster/lc_0/cout
T_5_11_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.un8_enablelto31
T_5_12_wire_logic_cluster/lc_7/out
T_3_12_sp12_h_l_1
T_2_0_span12_vert_22
T_2_8_lc_trk_g3_1
T_2_8_wire_logic_cluster/lc_7/in_3

T_5_12_wire_logic_cluster/lc_7/out
T_3_12_sp12_h_l_1
T_2_0_span12_vert_22
T_2_7_lc_trk_g3_2
T_2_7_wire_logic_cluster/lc_3/in_0

T_5_12_wire_logic_cluster/lc_7/out
T_3_12_sp12_h_l_1
T_2_0_span12_vert_22
T_2_5_sp4_v_t_40
T_1_8_lc_trk_g3_0
T_1_8_wire_logic_cluster/lc_5/in_0

T_5_12_wire_logic_cluster/lc_7/out
T_3_12_sp12_h_l_1
T_2_0_span12_vert_22
T_2_7_lc_trk_g3_2
T_2_7_wire_logic_cluster/lc_7/in_0

T_5_12_wire_logic_cluster/lc_7/out
T_3_12_sp12_h_l_1
T_2_0_span12_vert_22
T_2_5_sp4_v_t_40
T_0_5_sp4_h_l_16
T_1_5_lc_trk_g2_0
T_1_5_wire_logic_cluster/lc_7/in_1

T_5_12_wire_logic_cluster/lc_7/out
T_3_12_sp12_h_l_1
T_2_0_span12_vert_22
T_2_5_sp4_v_t_40
T_0_5_sp4_h_l_16
T_1_5_lc_trk_g2_0
T_1_5_wire_logic_cluster/lc_1/in_1

T_5_12_wire_logic_cluster/lc_7/out
T_3_12_sp12_h_l_1
T_2_0_span12_vert_22
T_2_5_sp4_v_t_40
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_1/in_0

T_5_12_wire_logic_cluster/lc_7/out
T_3_12_sp12_h_l_1
T_2_0_span12_vert_22
T_2_5_sp4_v_t_40
T_1_6_lc_trk_g3_0
T_1_6_wire_logic_cluster/lc_2/in_1

T_5_12_wire_logic_cluster/lc_7/out
T_3_12_sp12_h_l_1
T_2_0_span12_vert_22
T_2_5_sp4_v_t_40
T_1_9_lc_trk_g1_5
T_1_9_wire_logic_cluster/lc_1/in_3

T_5_12_wire_logic_cluster/lc_7/out
T_3_12_sp12_h_l_1
T_2_0_span12_vert_22
T_2_5_sp4_v_t_40
T_1_7_lc_trk_g0_5
T_1_7_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_12
T_8_16_wire_logic_cluster/lc_4/out
T_7_16_sp4_h_l_0
T_10_16_sp4_v_t_37
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_2/in_1

T_8_16_wire_logic_cluster/lc_4/out
T_7_16_sp4_h_l_0
T_10_16_sp4_v_t_37
T_10_20_lc_trk_g1_0
T_10_20_wire_logic_cluster/lc_4/in_1

T_8_16_wire_logic_cluster/lc_4/out
T_8_16_lc_trk_g3_4
T_8_16_wire_logic_cluster/lc_4/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.runningZ0
T_7_13_wire_logic_cluster/lc_2/out
T_8_12_sp4_v_t_37
T_7_15_lc_trk_g2_5
T_7_15_wire_logic_cluster/lc_7/in_0

T_7_13_wire_logic_cluster/lc_2/out
T_8_12_sp4_v_t_37
T_7_15_lc_trk_g2_5
T_7_15_wire_logic_cluster/lc_2/in_3

T_7_13_wire_logic_cluster/lc_2/out
T_8_13_lc_trk_g1_2
T_8_13_wire_logic_cluster/lc_0/in_1

T_7_13_wire_logic_cluster/lc_2/out
T_7_13_lc_trk_g3_2
T_7_13_wire_logic_cluster/lc_2/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_21
T_8_17_wire_logic_cluster/lc_5/cout
T_8_17_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_11
T_7_10_wire_logic_cluster/lc_0/out
T_6_10_sp4_h_l_8
T_5_10_lc_trk_g0_0
T_5_10_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.stoper_tr.un4_running_cry_c_RNO_2_30
T_14_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g2_2
T_13_18_input_2_6
T_13_18_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_23
T_17_21_wire_logic_cluster/lc_5/cout
T_17_21_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_21
T_18_20_wire_logic_cluster/lc_5/cout
T_18_20_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_19
T_13_9_wire_logic_cluster/lc_1/cout
T_13_9_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.timer_s1.counter_cry_21
T_14_7_wire_logic_cluster/lc_5/cout
T_14_7_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.integratorZ0Z_31
T_8_12_wire_logic_cluster/lc_6/out
T_8_6_sp12_v_t_23
T_8_7_lc_trk_g2_7
T_8_7_wire_logic_cluster/lc_0/in_3

T_8_12_wire_logic_cluster/lc_6/out
T_0_12_sp12_h_l_3
T_10_0_span12_vert_23
T_10_7_lc_trk_g2_3
T_10_7_wire_logic_cluster/lc_2/in_3

T_8_12_wire_logic_cluster/lc_6/out
T_9_13_lc_trk_g2_6
T_9_13_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_41
T_9_3_sp4_v_t_42
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_0/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_41
T_9_3_sp4_v_t_42
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_5/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_41
T_9_3_sp4_v_t_42
T_9_7_lc_trk_g1_7
T_9_7_wire_logic_cluster/lc_7/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_8_6_sp12_v_t_23
T_8_8_sp4_v_t_43
T_7_10_lc_trk_g1_6
T_7_10_wire_logic_cluster/lc_4/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_41
T_9_8_lc_trk_g3_1
T_9_8_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_41
T_9_8_lc_trk_g3_1
T_9_8_wire_logic_cluster/lc_6/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_41
T_8_10_lc_trk_g3_1
T_8_10_wire_logic_cluster/lc_2/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_8_6_sp12_v_t_23
T_8_9_lc_trk_g3_3
T_8_9_wire_logic_cluster/lc_2/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_41
T_9_8_lc_trk_g3_1
T_9_8_wire_logic_cluster/lc_3/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_9_11_sp4_v_t_45
T_9_7_sp4_v_t_41
T_9_8_lc_trk_g3_1
T_9_8_wire_logic_cluster/lc_5/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_8_6_sp12_v_t_23
T_8_9_lc_trk_g3_3
T_8_9_wire_logic_cluster/lc_3/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_0_12_sp12_h_l_3
T_5_12_lc_trk_g0_7
T_5_12_input_2_7
T_5_12_wire_logic_cluster/lc_7/in_2

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_1
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_4/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_1
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_6/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_1
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_2/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_1
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_5/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_1
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_3/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_1
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_1/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_1
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_7/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_1
T_10_12_lc_trk_g2_4
T_10_12_wire_logic_cluster/lc_3/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_1
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_0/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_1
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_4/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_1
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_2/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_8_12_sp4_h_l_1
T_8_12_lc_trk_g1_4
T_8_12_wire_logic_cluster/lc_6/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g1_6
T_8_11_wire_logic_cluster/lc_3/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g1_6
T_8_11_wire_logic_cluster/lc_5/in_0

T_8_12_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g1_6
T_8_11_wire_logic_cluster/lc_4/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g1_6
T_8_11_wire_logic_cluster/lc_2/in_1

T_8_12_wire_logic_cluster/lc_6/out
T_8_11_lc_trk_g1_6
T_8_11_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_14
T_8_16_wire_logic_cluster/lc_6/out
T_7_16_sp4_h_l_4
T_11_16_sp4_h_l_4
T_10_16_sp4_v_t_47
T_10_20_lc_trk_g0_2
T_10_20_input_2_4
T_10_20_wire_logic_cluster/lc_4/in_2

T_8_16_wire_logic_cluster/lc_6/out
T_7_16_sp4_h_l_4
T_11_16_sp4_h_l_4
T_10_16_sp4_v_t_47
T_10_20_lc_trk_g0_2
T_10_20_input_2_6
T_10_20_wire_logic_cluster/lc_6/in_2

T_8_16_wire_logic_cluster/lc_6/out
T_8_16_lc_trk_g1_6
T_8_16_wire_logic_cluster/lc_6/in_1

End 

Net : bfn_10_21_0_
T_10_21_wire_logic_cluster/carry_in_mux/cout
T_10_21_wire_logic_cluster/lc_0/in_3

Net : bfn_5_11_0_
T_5_11_wire_logic_cluster/carry_in_mux/cout
T_5_11_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_13
T_8_10_wire_logic_cluster/lc_4/out
T_1_10_sp12_h_l_0
T_5_10_lc_trk_g0_3
T_5_10_input_2_5
T_5_10_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.timer_s1.counterZ0Z_24
T_14_8_wire_logic_cluster/lc_0/out
T_14_6_sp4_v_t_45
T_11_10_sp4_h_l_8
T_13_10_lc_trk_g2_5
T_13_10_wire_logic_cluster/lc_0/in_1

T_14_8_wire_logic_cluster/lc_0/out
T_13_9_lc_trk_g0_0
T_13_9_input_2_6
T_13_9_wire_logic_cluster/lc_6/in_2

T_14_8_wire_logic_cluster/lc_0/out
T_14_8_lc_trk_g3_0
T_14_8_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_15
T_8_16_wire_logic_cluster/lc_7/out
T_6_16_sp4_h_l_11
T_9_16_sp4_v_t_46
T_10_20_sp4_h_l_5
T_10_20_lc_trk_g0_0
T_10_20_wire_logic_cluster/lc_5/in_1

T_8_16_wire_logic_cluster/lc_7/out
T_6_16_sp4_h_l_11
T_9_16_sp4_v_t_46
T_10_20_sp4_h_l_11
T_10_20_lc_trk_g1_6
T_10_20_input_2_7
T_10_20_wire_logic_cluster/lc_7/in_2

T_8_16_wire_logic_cluster/lc_7/out
T_8_16_lc_trk_g3_7
T_8_16_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_20
T_8_17_wire_logic_cluster/lc_4/cout
T_8_17_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_13
T_8_16_wire_logic_cluster/lc_5/out
T_7_16_sp4_h_l_2
T_10_16_sp4_v_t_42
T_10_20_lc_trk_g0_7
T_10_20_input_2_3
T_10_20_wire_logic_cluster/lc_3/in_2

T_8_16_wire_logic_cluster/lc_5/out
T_7_16_sp4_h_l_2
T_10_16_sp4_v_t_42
T_10_20_lc_trk_g0_7
T_10_20_input_2_5
T_10_20_wire_logic_cluster/lc_5/in_2

T_8_16_wire_logic_cluster/lc_5/out
T_8_16_lc_trk_g1_5
T_8_16_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_18
T_13_9_wire_logic_cluster/lc_0/cout
T_13_9_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.timer_s1.counter_cry_20
T_14_7_wire_logic_cluster/lc_4/cout
T_14_7_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_20
T_18_20_wire_logic_cluster/lc_4/cout
T_18_20_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_22
T_17_21_wire_logic_cluster/lc_4/cout
T_17_21_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.prop_termZ0Z_14
T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_lc_trk_g0_1
T_5_10_wire_logic_cluster/lc_6/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_11_lc_trk_g3_6
T_5_11_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_lc_trk_g0_1
T_5_10_input_2_7
T_5_10_wire_logic_cluster/lc_7/in_2

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_11_lc_trk_g3_6
T_5_11_input_2_1
T_5_11_wire_logic_cluster/lc_1/in_2

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_11_lc_trk_g3_6
T_5_11_wire_logic_cluster/lc_2/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_11_lc_trk_g3_6
T_5_11_input_2_3
T_5_11_wire_logic_cluster/lc_3/in_2

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_11_lc_trk_g3_6
T_5_11_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_11_lc_trk_g3_6
T_5_11_input_2_5
T_5_11_wire_logic_cluster/lc_5/in_2

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_11_lc_trk_g3_6
T_5_11_wire_logic_cluster/lc_6/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_11_lc_trk_g3_6
T_5_11_input_2_7
T_5_11_wire_logic_cluster/lc_7/in_2

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_12_lc_trk_g2_5
T_5_12_wire_logic_cluster/lc_0/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_12_lc_trk_g2_5
T_5_12_input_2_1
T_5_12_wire_logic_cluster/lc_1/in_2

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_12_lc_trk_g2_5
T_5_12_wire_logic_cluster/lc_2/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_12_lc_trk_g2_5
T_5_12_input_2_3
T_5_12_wire_logic_cluster/lc_3/in_2

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_12_lc_trk_g2_5
T_5_12_wire_logic_cluster/lc_4/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_12_lc_trk_g2_5
T_5_12_input_2_5
T_5_12_wire_logic_cluster/lc_5/in_2

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_12_lc_trk_g2_5
T_5_12_wire_logic_cluster/lc_6/in_1

T_8_10_wire_logic_cluster/lc_7/out
T_6_10_sp12_h_l_1
T_5_10_sp12_v_t_22
T_5_12_lc_trk_g2_5
T_5_12_wire_logic_cluster/lc_7/in_0

End 

Net : phase_controller_inst2.stoper_tr.start_latched_RNI7GMNZ0
T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_11_sp4_v_t_47
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_11_sp4_v_t_47
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_11_sp4_v_t_47
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_16_lc_trk_g3_7
T_14_16_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_17_lc_trk_g2_2
T_14_17_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_16_lc_trk_g2_7
T_14_16_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_16_lc_trk_g2_7
T_14_16_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_16_lc_trk_g2_7
T_14_16_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_16_lc_trk_g2_7
T_14_16_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_17_lc_trk_g3_2
T_14_17_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_11_sp4_v_t_40
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_11_sp4_v_t_40
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_11_sp4_v_t_40
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_11_sp4_v_t_40
T_14_14_lc_trk_g1_0
T_14_14_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_9_15_sp4_h_l_3
T_13_15_sp4_h_l_11
T_17_15_sp4_h_l_2
T_20_15_sp4_v_t_42
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_9_15_sp4_h_l_3
T_13_15_sp4_h_l_11
T_17_15_sp4_h_l_2
T_20_15_sp4_v_t_42
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_9_15_sp4_h_l_3
T_13_15_sp4_h_l_11
T_17_15_sp4_h_l_2
T_20_15_sp4_v_t_42
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_9_15_sp4_h_l_3
T_13_15_sp4_h_l_11
T_17_15_sp4_h_l_2
T_20_15_sp4_v_t_42
T_20_16_lc_trk_g2_2
T_20_16_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_15_15_sp4_h_l_1
T_18_15_sp4_v_t_43
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_5/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_9_15_sp4_h_l_3
T_13_15_sp4_h_l_6
T_16_15_sp4_v_t_43
T_15_16_lc_trk_g3_3
T_15_16_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_9_15_sp4_h_l_3
T_13_15_sp4_h_l_6
T_16_15_sp4_v_t_43
T_15_16_lc_trk_g3_3
T_15_16_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_9_15_sp4_h_l_3
T_13_15_sp4_h_l_6
T_16_15_sp4_v_t_43
T_15_16_lc_trk_g3_3
T_15_16_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_9_15_sp4_h_l_3
T_13_15_sp4_h_l_6
T_16_15_sp4_v_t_43
T_15_16_lc_trk_g3_3
T_15_16_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_9_15_sp4_h_l_3
T_13_15_sp4_h_l_11
T_17_15_sp4_h_l_2
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_2/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_9_15_sp4_h_l_3
T_13_15_sp4_h_l_11
T_17_15_sp4_h_l_2
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_2/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_9_15_sp4_h_l_3
T_13_15_sp4_h_l_11
T_17_15_sp4_h_l_2
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_2/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_9_15_sp4_h_l_3
T_13_15_sp4_h_l_11
T_17_15_sp4_h_l_2
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_2/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_1/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_1/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_11_15_sp4_h_l_5
T_14_15_sp4_v_t_47
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_1/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp12_h_l_0
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_0/in_3

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_12_15_sp4_h_l_11
T_15_15_sp4_v_t_46
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_12_15_sp4_h_l_11
T_15_15_sp4_v_t_46
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_0/cen

T_7_15_wire_logic_cluster/lc_4/out
T_8_15_sp4_h_l_8
T_12_15_sp4_h_l_11
T_15_15_sp4_v_t_46
T_15_17_lc_trk_g3_3
T_15_17_wire_logic_cluster/lc_0/cen

End 

Net : current_shift_inst.timer_s1.counterZ0Z_25
T_14_8_wire_logic_cluster/lc_1/out
T_13_9_lc_trk_g1_1
T_13_9_wire_logic_cluster/lc_7/in_1

T_14_8_wire_logic_cluster/lc_1/out
T_15_6_sp4_v_t_46
T_12_10_sp4_h_l_4
T_13_10_lc_trk_g3_4
T_13_10_input_2_1
T_13_10_wire_logic_cluster/lc_1/in_2

T_14_8_wire_logic_cluster/lc_1/out
T_14_8_lc_trk_g3_1
T_14_8_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_19
T_8_17_wire_logic_cluster/lc_3/cout
T_8_17_wire_logic_cluster/lc_4/in_3

Net : phase_controller_inst2.stoper_hc.un4_running_cry_c_RNO_1_30
T_13_19_wire_logic_cluster/lc_4/out
T_13_15_sp4_v_t_45
T_12_16_lc_trk_g3_5
T_12_16_input_2_6
T_12_16_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.runningZ0
T_13_15_wire_logic_cluster/lc_5/out
T_13_15_sp12_h_l_1
T_12_3_sp12_v_t_22
T_12_5_lc_trk_g3_5
T_12_5_wire_logic_cluster/lc_1/in_1

T_13_15_wire_logic_cluster/lc_5/out
T_5_15_sp12_h_l_1
T_16_15_sp12_v_t_22
T_16_21_lc_trk_g2_5
T_16_21_wire_logic_cluster/lc_4/in_3

T_13_15_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_43
T_14_18_lc_trk_g1_6
T_14_18_wire_logic_cluster/lc_0/in_1

T_13_15_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g2_5
T_13_15_wire_logic_cluster/lc_5/in_0

End 

Net : bfn_13_9_0_
T_13_9_wire_logic_cluster/carry_in_mux/cout
T_13_9_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.timer_s1.counter_cry_19
T_14_7_wire_logic_cluster/lc_3/cout
T_14_7_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_21
T_17_21_wire_logic_cluster/lc_3/cout
T_17_21_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_10
T_18_19_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g1_2
T_17_20_wire_logic_cluster/lc_0/in_1

T_18_19_wire_logic_cluster/lc_2/out
T_18_19_lc_trk_g1_2
T_18_19_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g0_2
T_17_20_input_2_2
T_17_20_wire_logic_cluster/lc_2/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counter_cry_19
T_18_20_wire_logic_cluster/lc_3/cout
T_18_20_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_0_14_cascade_
T_10_7_wire_logic_cluster/lc_2/ltout
T_10_7_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.timer_s1.counterZ0Z_26
T_14_8_wire_logic_cluster/lc_2/out
T_14_7_sp4_v_t_36
T_13_10_lc_trk_g2_4
T_13_10_input_2_0
T_13_10_wire_logic_cluster/lc_0/in_2

T_14_8_wire_logic_cluster/lc_2/out
T_14_7_sp4_v_t_36
T_13_10_lc_trk_g2_4
T_13_10_input_2_2
T_13_10_wire_logic_cluster/lc_2/in_2

T_14_8_wire_logic_cluster/lc_2/out
T_14_8_lc_trk_g1_2
T_14_8_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.start_timer_sZ0Z1
T_13_24_wire_logic_cluster/lc_2/out
T_13_22_sp12_v_t_23
T_13_10_sp12_v_t_23
T_13_0_span12_vert_19
T_13_6_lc_trk_g3_0
T_13_6_wire_logic_cluster/lc_1/in_0

T_13_24_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g1_2
T_13_23_wire_logic_cluster/lc_1/in_0

T_13_24_wire_logic_cluster/lc_2/out
T_13_24_lc_trk_g3_2
T_13_24_wire_logic_cluster/lc_2/in_1

T_13_24_wire_logic_cluster/lc_2/out
T_13_23_lc_trk_g1_2
T_13_23_wire_logic_cluster/lc_0/in_1

End 

Net : current_shift_inst.timer_s1.N_167_i
T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_sp4_v_t_39
T_14_8_lc_trk_g2_2
T_14_8_wire_logic_cluster/lc_6/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_sp4_v_t_39
T_14_8_lc_trk_g2_2
T_14_8_wire_logic_cluster/lc_6/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_sp4_v_t_39
T_14_8_lc_trk_g2_2
T_14_8_wire_logic_cluster/lc_6/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_sp4_v_t_39
T_14_8_lc_trk_g2_2
T_14_8_wire_logic_cluster/lc_6/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_sp4_v_t_39
T_14_8_lc_trk_g2_2
T_14_8_wire_logic_cluster/lc_6/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_sp4_v_t_39
T_14_8_lc_trk_g2_2
T_14_8_wire_logic_cluster/lc_6/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_lc_trk_g0_2
T_14_6_wire_logic_cluster/lc_1/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_lc_trk_g0_2
T_14_6_wire_logic_cluster/lc_1/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_lc_trk_g0_2
T_14_6_wire_logic_cluster/lc_1/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_lc_trk_g0_2
T_14_6_wire_logic_cluster/lc_1/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_lc_trk_g0_2
T_14_6_wire_logic_cluster/lc_1/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_lc_trk_g0_2
T_14_6_wire_logic_cluster/lc_1/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_lc_trk_g0_2
T_14_6_wire_logic_cluster/lc_1/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_2_sp4_v_t_39
T_14_6_lc_trk_g0_2
T_14_6_wire_logic_cluster/lc_1/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_0_span4_vert_22
T_14_2_sp4_v_t_42
T_14_5_lc_trk_g0_2
T_14_5_wire_logic_cluster/lc_3/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_0_span4_vert_22
T_14_2_sp4_v_t_42
T_14_5_lc_trk_g0_2
T_14_5_wire_logic_cluster/lc_3/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_0_span4_vert_22
T_14_2_sp4_v_t_42
T_14_5_lc_trk_g0_2
T_14_5_wire_logic_cluster/lc_3/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_0_span4_vert_22
T_14_2_sp4_v_t_42
T_14_5_lc_trk_g0_2
T_14_5_wire_logic_cluster/lc_3/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_0_span4_vert_22
T_14_2_sp4_v_t_42
T_14_5_lc_trk_g0_2
T_14_5_wire_logic_cluster/lc_3/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_0_span4_vert_22
T_14_2_sp4_v_t_42
T_14_5_lc_trk_g0_2
T_14_5_wire_logic_cluster/lc_3/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_0_span4_vert_22
T_14_2_sp4_v_t_42
T_14_5_lc_trk_g0_2
T_14_5_wire_logic_cluster/lc_3/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_0_span4_vert_22
T_14_2_sp4_v_t_42
T_14_5_lc_trk_g0_2
T_14_5_wire_logic_cluster/lc_3/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

T_13_6_wire_logic_cluster/lc_1/out
T_14_2_sp4_v_t_38
T_14_6_sp4_v_t_43
T_14_7_lc_trk_g3_3
T_14_7_wire_logic_cluster/lc_0/cen

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_18
T_8_17_wire_logic_cluster/lc_2/cout
T_8_17_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.timer_s1.counter_cry_18
T_14_7_wire_logic_cluster/lc_2/cout
T_14_7_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_11
T_18_19_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g1_3
T_17_20_wire_logic_cluster/lc_1/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_3/in_1

T_18_19_wire_logic_cluster/lc_3/out
T_17_20_lc_trk_g0_3
T_17_20_input_2_3
T_17_20_wire_logic_cluster/lc_3/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counter_cry_18
T_18_20_wire_logic_cluster/lc_2/cout
T_18_20_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_20
T_17_21_wire_logic_cluster/lc_2/cout
T_17_21_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_16
T_10_20_wire_logic_cluster/lc_6/cout
T_10_20_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_14
T_5_10_wire_logic_cluster/lc_6/cout
T_5_10_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.N_27
T_2_7_wire_logic_cluster/lc_2/out
T_1_6_lc_trk_g3_2
T_1_6_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.timer_s1.counterZ0Z_27
T_14_8_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_38
T_13_10_lc_trk_g2_6
T_13_10_wire_logic_cluster/lc_1/in_1

T_14_8_wire_logic_cluster/lc_3/out
T_14_7_sp4_v_t_38
T_13_10_lc_trk_g2_6
T_13_10_wire_logic_cluster/lc_3/in_1

T_14_8_wire_logic_cluster/lc_3/out
T_14_8_lc_trk_g3_3
T_14_8_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_generator_inst.counterZ0Z_0
T_4_12_wire_logic_cluster/lc_0/out
T_3_11_lc_trk_g3_0
T_3_11_wire_logic_cluster/lc_0/in_3

T_4_12_wire_logic_cluster/lc_0/out
T_3_13_lc_trk_g1_0
T_3_13_wire_logic_cluster/lc_0/in_3

T_4_12_wire_logic_cluster/lc_0/out
T_4_12_lc_trk_g3_0
T_4_12_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_generator_inst.counter_i_0
T_3_11_wire_logic_cluster/lc_0/out
T_3_11_lc_trk_g0_0
T_3_11_input_2_0
T_3_11_wire_logic_cluster/lc_0/in_2

End 

Net : pwm_generator_inst.un14_counter_cry_9
T_3_12_wire_logic_cluster/lc_1/cout
T_3_12_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_16
T_8_17_wire_logic_cluster/lc_0/out
T_7_17_sp4_h_l_8
T_10_17_sp4_v_t_45
T_10_20_lc_trk_g0_5
T_10_20_wire_logic_cluster/lc_6/in_1

T_8_17_wire_logic_cluster/lc_0/out
T_7_17_sp4_h_l_8
T_10_17_sp4_v_t_45
T_10_21_lc_trk_g0_0
T_10_21_input_2_0
T_10_21_wire_logic_cluster/lc_0/in_2

T_8_17_wire_logic_cluster/lc_0/out
T_8_17_lc_trk_g3_0
T_8_17_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_17
T_8_17_wire_logic_cluster/lc_1/cout
T_8_17_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_12
T_18_19_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g1_4
T_17_20_wire_logic_cluster/lc_2/in_1

T_18_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g0_4
T_17_20_input_2_4
T_17_20_wire_logic_cluster/lc_4/in_2

End 

Net : current_shift_inst.timer_s1.counter_cry_17
T_14_7_wire_logic_cluster/lc_1/cout
T_14_7_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_19
T_17_21_wire_logic_cluster/lc_1/cout
T_17_21_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_17
T_18_20_wire_logic_cluster/lc_1/cout
T_18_20_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_15
T_10_20_wire_logic_cluster/lc_5/cout
T_10_20_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_13
T_5_10_wire_logic_cluster/lc_5/cout
T_5_10_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.timer_s1.counterZ0Z_28
T_14_8_wire_logic_cluster/lc_4/out
T_14_7_sp4_v_t_40
T_13_10_lc_trk_g3_0
T_13_10_wire_logic_cluster/lc_2/in_1

T_14_8_wire_logic_cluster/lc_4/out
T_14_8_lc_trk_g3_4
T_14_8_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_generator_inst.counter_i_1
T_3_11_wire_logic_cluster/lc_1/out
T_3_11_lc_trk_g0_1
T_3_11_input_2_1
T_3_11_wire_logic_cluster/lc_1/in_2

End 

Net : pwm_generator_inst.counterZ0Z_1
T_4_12_wire_logic_cluster/lc_1/out
T_3_11_lc_trk_g3_1
T_3_11_wire_logic_cluster/lc_1/in_3

T_4_12_wire_logic_cluster/lc_1/out
T_3_13_lc_trk_g1_1
T_3_13_wire_logic_cluster/lc_1/in_3

T_4_12_wire_logic_cluster/lc_1/out
T_4_12_lc_trk_g3_1
T_4_12_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_17
T_8_17_wire_logic_cluster/lc_1/out
T_7_17_sp4_h_l_10
T_10_17_sp4_v_t_47
T_10_20_lc_trk_g1_7
T_10_20_wire_logic_cluster/lc_7/in_1

T_8_17_wire_logic_cluster/lc_1/out
T_7_17_sp4_h_l_10
T_10_17_sp4_v_t_47
T_10_21_lc_trk_g0_2
T_10_21_wire_logic_cluster/lc_1/in_1

T_8_17_wire_logic_cluster/lc_1/out
T_8_17_lc_trk_g3_1
T_8_17_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_generator_inst.un1_counterlt9
T_3_13_wire_logic_cluster/lc_1/out
T_3_13_lc_trk_g3_1
T_3_13_wire_logic_cluster/lc_5/in_3

End 

Net : pwm_generator_inst.un1_counter_0
T_3_13_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g2_5
T_4_12_wire_logic_cluster/lc_1/in_0

T_3_13_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g2_5
T_4_12_wire_logic_cluster/lc_3/in_0

T_3_13_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g2_5
T_4_12_wire_logic_cluster/lc_5/in_0

T_3_13_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g2_5
T_4_12_wire_logic_cluster/lc_7/in_0

T_3_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g1_5
T_4_13_wire_logic_cluster/lc_0/in_0

T_3_13_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g3_5
T_4_12_wire_logic_cluster/lc_0/in_0

T_3_13_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g3_5
T_4_12_wire_logic_cluster/lc_2/in_0

T_3_13_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g3_5
T_4_12_wire_logic_cluster/lc_4/in_0

T_3_13_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g3_5
T_4_12_wire_logic_cluster/lc_6/in_0

T_3_13_wire_logic_cluster/lc_5/out
T_4_13_lc_trk_g1_5
T_4_13_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_generator_inst.un1_counterlto2_0_cascade_
T_3_13_wire_logic_cluster/lc_0/ltout
T_3_13_wire_logic_cluster/lc_1/in_2

End 

Net : pwm_generator_inst.counterZ0Z_2
T_4_12_wire_logic_cluster/lc_2/out
T_3_13_lc_trk_g1_2
T_3_13_wire_logic_cluster/lc_0/in_1

T_4_12_wire_logic_cluster/lc_2/out
T_3_11_lc_trk_g3_2
T_3_11_wire_logic_cluster/lc_2/in_3

T_4_12_wire_logic_cluster/lc_2/out
T_4_12_lc_trk_g1_2
T_4_12_wire_logic_cluster/lc_2/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_16
T_8_17_wire_logic_cluster/lc_0/cout
T_8_17_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_16
T_13_8_wire_logic_cluster/lc_6/cout
T_13_8_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_18
T_17_21_wire_logic_cluster/lc_0/cout
T_17_21_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_16
T_18_20_wire_logic_cluster/lc_0/cout
T_18_20_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.timer_s1.counter_cry_16
T_14_7_wire_logic_cluster/lc_0/cout
T_14_7_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_13
T_18_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g1_5
T_17_20_wire_logic_cluster/lc_3/in_1

T_18_19_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g1_5
T_18_19_wire_logic_cluster/lc_5/in_1

T_18_19_wire_logic_cluster/lc_5/out
T_17_20_lc_trk_g0_5
T_17_20_input_2_5
T_17_20_wire_logic_cluster/lc_5/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_14
T_10_20_wire_logic_cluster/lc_4/cout
T_10_20_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_12
T_5_10_wire_logic_cluster/lc_4/cout
T_5_10_wire_logic_cluster/lc_5/in_3

Net : pwm_generator_inst.counter_i_2
T_3_11_wire_logic_cluster/lc_2/out
T_3_11_lc_trk_g2_2
T_3_11_input_2_2
T_3_11_wire_logic_cluster/lc_2/in_2

End 

Net : current_shift_inst.timer_s1.counterZ0Z_29
T_14_8_wire_logic_cluster/lc_5/out
T_14_7_sp4_v_t_42
T_13_10_lc_trk_g3_2
T_13_10_input_2_3
T_13_10_wire_logic_cluster/lc_3/in_2

T_14_8_wire_logic_cluster/lc_5/out
T_14_8_lc_trk_g2_5
T_14_8_wire_logic_cluster/lc_5/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.running_i
T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_18_lc_trk_g2_3
T_18_18_wire_logic_cluster/lc_1/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_18_lc_trk_g2_3
T_18_18_wire_logic_cluster/lc_3/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_18_lc_trk_g2_3
T_18_18_wire_logic_cluster/lc_5/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_18_lc_trk_g2_3
T_18_18_wire_logic_cluster/lc_7/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_19_lc_trk_g2_6
T_18_19_wire_logic_cluster/lc_2/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_19_lc_trk_g2_6
T_18_19_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_19_lc_trk_g2_6
T_18_19_wire_logic_cluster/lc_6/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_19_lc_trk_g2_6
T_18_19_wire_logic_cluster/lc_0/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_37
T_18_18_lc_trk_g3_5
T_18_18_wire_logic_cluster/lc_0/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_37
T_18_18_lc_trk_g3_5
T_18_18_wire_logic_cluster/lc_2/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_37
T_18_18_lc_trk_g3_5
T_18_18_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_37
T_18_18_lc_trk_g3_5
T_18_18_wire_logic_cluster/lc_6/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_20_lc_trk_g0_3
T_18_20_wire_logic_cluster/lc_1/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_20_lc_trk_g0_3
T_18_20_wire_logic_cluster/lc_3/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_20_lc_trk_g0_3
T_18_20_wire_logic_cluster/lc_5/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_20_lc_trk_g0_3
T_18_20_wire_logic_cluster/lc_7/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_19_lc_trk_g3_6
T_18_19_wire_logic_cluster/lc_3/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_19_lc_trk_g3_6
T_18_19_wire_logic_cluster/lc_5/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_19_lc_trk_g3_6
T_18_19_wire_logic_cluster/lc_7/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_19_lc_trk_g3_6
T_18_19_wire_logic_cluster/lc_1/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_21_lc_trk_g0_6
T_18_21_wire_logic_cluster/lc_0/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_21_lc_trk_g0_6
T_18_21_wire_logic_cluster/lc_2/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_21_lc_trk_g0_6
T_18_21_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_21_lc_trk_g1_6
T_18_21_wire_logic_cluster/lc_1/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_21_lc_trk_g1_6
T_18_21_wire_logic_cluster/lc_3/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_40
T_17_20_sp4_h_l_10
T_18_20_lc_trk_g2_2
T_18_20_wire_logic_cluster/lc_0/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_40
T_17_20_sp4_h_l_10
T_18_20_lc_trk_g2_2
T_18_20_wire_logic_cluster/lc_2/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_40
T_17_20_sp4_h_l_10
T_18_20_lc_trk_g2_2
T_18_20_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_16_20_sp4_v_t_40
T_17_20_sp4_h_l_10
T_18_20_lc_trk_g2_2
T_18_20_wire_logic_cluster/lc_6/in_0

T_16_21_wire_logic_cluster/lc_4/out
T_15_21_sp4_h_l_0
T_18_17_sp4_v_t_43
T_18_21_lc_trk_g0_6
T_18_21_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_8_17_0_
T_8_17_wire_logic_cluster/carry_in_mux/cout
T_8_17_wire_logic_cluster/lc_0/in_3

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_15
T_13_8_wire_logic_cluster/lc_5/cout
T_13_8_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_14
T_18_19_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g1_6
T_17_20_wire_logic_cluster/lc_4/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g1_6
T_18_19_wire_logic_cluster/lc_6/in_1

T_18_19_wire_logic_cluster/lc_6/out
T_17_20_lc_trk_g0_6
T_17_20_input_2_6
T_17_20_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_18_20_0_
T_18_20_wire_logic_cluster/carry_in_mux/cout
T_18_20_wire_logic_cluster/lc_0/in_3

Net : bfn_17_21_0_
T_17_21_wire_logic_cluster/carry_in_mux/cout
T_17_21_wire_logic_cluster/lc_0/in_3

Net : bfn_14_7_0_
T_14_7_wire_logic_cluster/carry_in_mux/cout
T_14_7_wire_logic_cluster/lc_0/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_13
T_10_20_wire_logic_cluster/lc_3/cout
T_10_20_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_11
T_5_10_wire_logic_cluster/lc_3/cout
T_5_10_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.stop_timer_sZ0Z1
T_13_23_wire_logic_cluster/lc_1/out
T_13_12_sp12_v_t_22
T_13_0_span12_vert_22
T_13_6_lc_trk_g3_5
T_13_6_wire_logic_cluster/lc_1/in_3

T_13_23_wire_logic_cluster/lc_1/out
T_13_22_lc_trk_g1_1
T_13_22_wire_logic_cluster/lc_7/in_3

T_13_23_wire_logic_cluster/lc_1/out
T_13_23_lc_trk_g3_1
T_13_23_wire_logic_cluster/lc_0/in_0

T_13_23_wire_logic_cluster/lc_1/out
T_13_23_lc_trk_g3_1
T_13_23_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_generator_inst.counterZ0Z_3
T_4_12_wire_logic_cluster/lc_3/out
T_3_11_lc_trk_g3_3
T_3_11_wire_logic_cluster/lc_3/in_3

T_4_12_wire_logic_cluster/lc_3/out
T_3_13_lc_trk_g1_3
T_3_13_wire_logic_cluster/lc_1/in_1

T_4_12_wire_logic_cluster/lc_3/out
T_4_12_lc_trk_g1_3
T_4_12_wire_logic_cluster/lc_3/in_1

End 

Net : pwm_generator_inst.counter_i_3
T_3_11_wire_logic_cluster/lc_3/out
T_3_11_lc_trk_g0_3
T_3_11_input_2_3
T_3_11_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.PI_CTRL.un3_enable_0_a3_13_cascade_
T_8_8_wire_logic_cluster/lc_4/ltout
T_8_8_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.timer_s1.runningZ0
T_13_23_wire_logic_cluster/lc_0/out
T_13_11_sp12_v_t_23
T_13_0_span12_vert_20
T_13_6_lc_trk_g3_3
T_13_6_wire_logic_cluster/lc_1/in_1

T_13_23_wire_logic_cluster/lc_0/out
T_13_11_sp12_v_t_23
T_13_0_span12_vert_20
T_13_5_lc_trk_g2_4
T_13_5_wire_logic_cluster/lc_3/in_3

T_13_23_wire_logic_cluster/lc_0/out
T_13_22_lc_trk_g1_0
T_13_22_wire_logic_cluster/lc_7/in_0

T_13_23_wire_logic_cluster/lc_0/out
T_13_23_lc_trk_g1_0
T_13_23_wire_logic_cluster/lc_0/in_3

End 

Net : current_shift_inst.timer_s1.running_i
T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_15_8_sp4_h_l_8
T_14_8_lc_trk_g1_0
T_14_8_wire_logic_cluster/lc_1/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_15_8_sp4_h_l_8
T_14_8_lc_trk_g1_0
T_14_8_wire_logic_cluster/lc_3/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_7_lc_trk_g1_7
T_14_7_wire_logic_cluster/lc_0/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_7_lc_trk_g1_7
T_14_7_wire_logic_cluster/lc_2/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_7_lc_trk_g1_7
T_14_7_wire_logic_cluster/lc_4/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_7_lc_trk_g1_7
T_14_7_wire_logic_cluster/lc_6/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_8_lc_trk_g0_2
T_14_8_wire_logic_cluster/lc_0/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_8_lc_trk_g0_2
T_14_8_wire_logic_cluster/lc_2/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_8_lc_trk_g0_2
T_14_8_wire_logic_cluster/lc_4/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_7_lc_trk_g0_7
T_14_7_wire_logic_cluster/lc_1/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_7_lc_trk_g0_7
T_14_7_wire_logic_cluster/lc_3/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_7_lc_trk_g0_7
T_14_7_wire_logic_cluster/lc_5/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_7_lc_trk_g0_7
T_14_7_wire_logic_cluster/lc_7/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_6_lc_trk_g2_2
T_14_6_wire_logic_cluster/lc_2/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_6_lc_trk_g2_2
T_14_6_wire_logic_cluster/lc_4/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_6_lc_trk_g2_2
T_14_6_wire_logic_cluster/lc_6/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_6_lc_trk_g2_2
T_14_6_wire_logic_cluster/lc_0/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_13_5_sp4_h_l_11
T_14_5_lc_trk_g3_3
T_14_5_wire_logic_cluster/lc_0/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_13_5_sp4_h_l_11
T_14_5_lc_trk_g3_3
T_14_5_wire_logic_cluster/lc_2/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_13_5_sp4_h_l_11
T_14_5_lc_trk_g3_3
T_14_5_wire_logic_cluster/lc_4/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_13_5_sp4_h_l_11
T_14_5_lc_trk_g3_3
T_14_5_wire_logic_cluster/lc_6/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_4_sp4_v_t_39
T_14_8_lc_trk_g0_2
T_14_8_wire_logic_cluster/lc_5/in_1

T_13_5_wire_logic_cluster/lc_3/out
T_14_5_lc_trk_g0_3
T_14_5_wire_logic_cluster/lc_1/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_5_lc_trk_g0_3
T_14_5_wire_logic_cluster/lc_3/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_5_lc_trk_g0_3
T_14_5_wire_logic_cluster/lc_5/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_5_lc_trk_g0_3
T_14_5_wire_logic_cluster/lc_7/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_6_lc_trk_g2_3
T_14_6_wire_logic_cluster/lc_3/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_6_lc_trk_g2_3
T_14_6_wire_logic_cluster/lc_5/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_6_lc_trk_g2_3
T_14_6_wire_logic_cluster/lc_7/in_0

T_13_5_wire_logic_cluster/lc_3/out
T_14_6_lc_trk_g2_3
T_14_6_wire_logic_cluster/lc_1/in_0

End 

Net : il_min_comp1_D2
T_11_12_wire_logic_cluster/lc_0/out
T_11_8_sp12_v_t_23
T_11_20_sp12_v_t_23
T_11_21_lc_trk_g2_7
T_11_21_wire_logic_cluster/lc_4/in_3

T_11_12_wire_logic_cluster/lc_0/out
T_11_8_sp12_v_t_23
T_11_20_sp12_v_t_23
T_11_18_sp4_v_t_47
T_12_22_sp4_h_l_10
T_12_22_lc_trk_g0_7
T_12_22_wire_logic_cluster/lc_0/in_1

T_11_12_wire_logic_cluster/lc_0/out
T_11_8_sp12_v_t_23
T_11_20_sp12_v_t_23
T_11_24_lc_trk_g2_0
T_11_24_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_inst1.start_timer_tr_0_sqmuxa
T_11_21_wire_logic_cluster/lc_4/out
T_12_21_sp12_h_l_0
T_13_21_lc_trk_g1_4
T_13_21_wire_logic_cluster/lc_3/in_0

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_14
T_13_8_wire_logic_cluster/lc_4/cout
T_13_8_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_15
T_18_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g1_7
T_17_20_wire_logic_cluster/lc_5/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g3_7
T_18_19_wire_logic_cluster/lc_7/in_1

T_18_19_wire_logic_cluster/lc_7/out
T_17_20_lc_trk_g0_7
T_17_20_input_2_7
T_17_20_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_12
T_10_20_wire_logic_cluster/lc_2/cout
T_10_20_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_10
T_5_10_wire_logic_cluster/lc_2/cout
T_5_10_wire_logic_cluster/lc_3/in_3

Net : pwm_generator_inst.thresholdZ0Z_0
T_3_18_wire_logic_cluster/lc_6/out
T_3_12_sp12_v_t_23
T_3_0_span12_vert_23
T_3_11_lc_trk_g2_3
T_3_11_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_generator_inst.counterZ0Z_4
T_4_12_wire_logic_cluster/lc_4/out
T_3_11_lc_trk_g3_4
T_3_11_wire_logic_cluster/lc_4/in_3

T_4_12_wire_logic_cluster/lc_4/out
T_3_13_lc_trk_g1_4
T_3_13_wire_logic_cluster/lc_1/in_0

T_4_12_wire_logic_cluster/lc_4/out
T_4_12_lc_trk_g3_4
T_4_12_wire_logic_cluster/lc_4/in_1

End 

Net : pwm_generator_inst.counter_i_4
T_3_11_wire_logic_cluster/lc_4/out
T_3_11_lc_trk_g2_4
T_3_11_input_2_4
T_3_11_wire_logic_cluster/lc_4/in_2

End 

Net : il_max_comp1_D2
T_8_5_wire_logic_cluster/lc_6/out
T_8_0_span12_vert_20
T_8_11_sp12_v_t_23
T_8_17_sp4_v_t_39
T_9_21_sp4_h_l_8
T_11_21_lc_trk_g3_5
T_11_21_wire_logic_cluster/lc_5/in_3

T_8_5_wire_logic_cluster/lc_6/out
T_8_0_span12_vert_20
T_8_11_sp12_v_t_23
T_8_17_sp4_v_t_39
T_9_21_sp4_h_l_2
T_12_21_sp4_v_t_39
T_11_22_lc_trk_g2_7
T_11_22_input_2_5
T_11_22_wire_logic_cluster/lc_5/in_2

T_8_5_wire_logic_cluster/lc_6/out
T_8_0_span12_vert_20
T_8_11_sp12_v_t_23
T_9_23_sp12_h_l_0
T_11_23_lc_trk_g1_7
T_11_23_wire_logic_cluster/lc_6/in_0

End 

Net : phase_controller_inst1.start_timer_hc_0_sqmuxa
T_11_21_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g0_5
T_11_22_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_18
T_8_17_wire_logic_cluster/lc_2/out
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_44
T_10_21_lc_trk_g2_1
T_10_21_wire_logic_cluster/lc_0/in_1

T_8_17_wire_logic_cluster/lc_2/out
T_8_17_sp4_h_l_9
T_11_17_sp4_v_t_44
T_10_21_lc_trk_g2_1
T_10_21_wire_logic_cluster/lc_2/in_1

T_8_17_wire_logic_cluster/lc_2/out
T_8_17_sp4_h_l_9
T_8_17_lc_trk_g1_4
T_8_17_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.timer_s1.N_166_i_g
T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_10_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_10_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_10_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_10_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_11_wire_logic_cluster/lc_2/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_9_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_9_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_9_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_9_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_9_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_9_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_9_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_9_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_8_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_8_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_8_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_8_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_8_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_8_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_8_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_8_wire_logic_cluster/lc_5/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_11_wire_logic_cluster/lc_7/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_7_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_7_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_7_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_7_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_7_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_7_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_7_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_13_7_wire_logic_cluster/lc_3/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_16_10_wire_logic_cluster/lc_1/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_18_8_wire_logic_cluster/lc_0/cen

T_13_31_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_17_5_wire_logic_cluster/lc_2/cen

End 

Net : current_shift_inst.timer_s1.N_166_i
T_13_22_wire_logic_cluster/lc_7/out
T_13_17_sp12_v_t_22
T_13_29_sp12_v_t_22
T_13_31_lc_trk_g0_5
T_13_31_wire_gbuf/in

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_13
T_13_8_wire_logic_cluster/lc_3/cout
T_13_8_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_16
T_18_20_wire_logic_cluster/lc_0/out
T_17_20_lc_trk_g3_0
T_17_20_wire_logic_cluster/lc_6/in_1

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g0_0
T_17_21_input_2_0
T_17_21_wire_logic_cluster/lc_0/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_11
T_10_20_wire_logic_cluster/lc_1/cout
T_10_20_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_9
T_5_10_wire_logic_cluster/lc_1/cout
T_5_10_wire_logic_cluster/lc_2/in_3

Net : pwm_generator_inst.counterZ0Z_5
T_4_12_wire_logic_cluster/lc_5/out
T_3_11_lc_trk_g3_5
T_3_11_wire_logic_cluster/lc_5/in_3

T_4_12_wire_logic_cluster/lc_5/out
T_3_13_lc_trk_g1_5
T_3_13_wire_logic_cluster/lc_5/in_1

T_4_12_wire_logic_cluster/lc_5/out
T_4_12_lc_trk_g1_5
T_4_12_wire_logic_cluster/lc_5/in_1

End 

Net : pwm_generator_inst.counter_i_5
T_3_11_wire_logic_cluster/lc_5/out
T_3_11_lc_trk_g0_5
T_3_11_input_2_5
T_3_11_wire_logic_cluster/lc_5/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_14
T_8_16_wire_logic_cluster/lc_6/cout
T_8_16_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst2.stoper_hc.start_latched_RNIHS8DZ0
T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_36
T_12_20_lc_trk_g2_4
T_12_20_wire_logic_cluster/lc_0/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_36
T_12_20_lc_trk_g2_4
T_12_20_wire_logic_cluster/lc_2/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_36
T_12_20_lc_trk_g2_4
T_12_20_wire_logic_cluster/lc_4/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_36
T_12_20_lc_trk_g2_4
T_12_20_wire_logic_cluster/lc_6/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_20_lc_trk_g2_7
T_12_20_wire_logic_cluster/lc_1/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_20_lc_trk_g2_7
T_12_20_wire_logic_cluster/lc_3/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_47
T_12_20_lc_trk_g2_7
T_12_20_wire_logic_cluster/lc_5/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_4
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_1/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_4
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_3/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_4
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_5/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_13_19_sp4_h_l_4
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_7/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_1/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_3/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_5/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_18_lc_trk_g0_7
T_12_18_wire_logic_cluster/lc_7/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_0/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_2/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_4/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_lc_trk_g0_2
T_12_19_wire_logic_cluster/lc_6/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_2/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_4/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_6/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_18_lc_trk_g1_7
T_12_18_wire_logic_cluster/lc_0/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_1/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_2/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_3/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_4/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_5/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_17_lc_trk_g2_2
T_12_17_wire_logic_cluster/lc_6/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_7/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_36
T_9_19_sp4_h_l_7
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_36
T_9_19_sp4_h_l_7
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_19_sp4_v_t_36
T_9_19_sp4_h_l_7
T_9_19_lc_trk_g0_2
T_9_19_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_11_15_lc_trk_g2_0
T_11_15_wire_logic_cluster/lc_2/in_0

T_7_17_wire_logic_cluster/lc_6/out
T_8_15_sp4_v_t_40
T_9_15_sp4_h_l_5
T_12_15_sp4_v_t_47
T_12_11_sp4_v_t_47
T_11_13_lc_trk_g2_2
T_11_13_wire_logic_cluster/lc_3/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_14_sp4_h_l_6
T_12_14_sp4_h_l_2
T_11_14_lc_trk_g0_2
T_11_14_wire_logic_cluster/lc_3/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_14_sp4_h_l_6
T_12_14_sp4_h_l_2
T_11_14_lc_trk_g0_2
T_11_14_wire_logic_cluster/lc_3/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_18_sp4_h_l_7
T_12_18_sp4_h_l_3
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_18_sp4_h_l_7
T_12_18_sp4_h_l_3
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_18_sp4_h_l_7
T_12_18_sp4_h_l_3
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_18_sp4_h_l_7
T_12_18_sp4_h_l_3
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_18_sp4_h_l_7
T_12_18_sp4_h_l_3
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_18_sp4_h_l_7
T_12_18_sp4_h_l_3
T_11_18_lc_trk_g1_3
T_11_18_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_18_sp4_h_l_7
T_10_18_lc_trk_g2_2
T_10_18_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_18_sp4_h_l_7
T_10_18_lc_trk_g2_2
T_10_18_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_8_16_sp4_h_l_2
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_8_16_sp4_h_l_2
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_16_sp4_v_t_44
T_8_16_sp4_h_l_2
T_9_16_lc_trk_g2_2
T_9_16_wire_logic_cluster/lc_0/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_14_sp4_h_l_6
T_10_14_lc_trk_g3_3
T_10_14_wire_logic_cluster/lc_4/cen

T_7_17_wire_logic_cluster/lc_6/out
T_7_14_sp4_v_t_36
T_8_14_sp4_h_l_6
T_10_14_lc_trk_g3_3
T_10_14_wire_logic_cluster/lc_4/cen

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_19
T_8_17_wire_logic_cluster/lc_3/out
T_8_17_sp4_h_l_11
T_11_17_sp4_v_t_46
T_10_21_lc_trk_g2_3
T_10_21_input_2_1
T_10_21_wire_logic_cluster/lc_1/in_2

T_8_17_wire_logic_cluster/lc_3/out
T_8_17_sp4_h_l_11
T_11_17_sp4_v_t_46
T_10_21_lc_trk_g2_3
T_10_21_input_2_3
T_10_21_wire_logic_cluster/lc_3/in_2

T_8_17_wire_logic_cluster/lc_3/out
T_8_17_sp4_h_l_11
T_8_17_lc_trk_g0_6
T_8_17_wire_logic_cluster/lc_3/in_1

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_12
T_13_8_wire_logic_cluster/lc_2/cout
T_13_8_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_17
T_18_20_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g3_1
T_17_20_wire_logic_cluster/lc_7/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_18_20_lc_trk_g3_1
T_18_20_wire_logic_cluster/lc_1/in_1

T_18_20_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g0_1
T_17_21_input_2_1
T_17_21_wire_logic_cluster/lc_1/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.counter_cry_14
T_18_19_wire_logic_cluster/lc_6/cout
T_18_19_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.timer_s1.counter_cry_14
T_14_6_wire_logic_cluster/lc_6/cout
T_14_6_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_16
T_17_20_wire_logic_cluster/lc_6/cout
T_17_20_wire_logic_cluster/lc_7/in_3

Net : phase_controller_inst1.stoper_hc.start_latched_RNIFLAIZ0
T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_26_lc_trk_g0_6
T_8_26_wire_logic_cluster/lc_0/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_26_lc_trk_g0_6
T_8_26_wire_logic_cluster/lc_2/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_26_lc_trk_g0_6
T_8_26_wire_logic_cluster/lc_4/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_26_lc_trk_g0_6
T_8_26_wire_logic_cluster/lc_6/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_26_lc_trk_g1_6
T_8_26_wire_logic_cluster/lc_1/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_26_lc_trk_g1_6
T_8_26_wire_logic_cluster/lc_3/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_26_lc_trk_g1_6
T_8_26_wire_logic_cluster/lc_5/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_24_lc_trk_g3_6
T_8_24_wire_logic_cluster/lc_1/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_24_lc_trk_g3_6
T_8_24_wire_logic_cluster/lc_3/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_24_lc_trk_g3_6
T_8_24_wire_logic_cluster/lc_5/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_24_lc_trk_g3_6
T_8_24_wire_logic_cluster/lc_7/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_25_lc_trk_g3_3
T_8_25_wire_logic_cluster/lc_0/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_25_lc_trk_g2_3
T_8_25_wire_logic_cluster/lc_1/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_25_lc_trk_g3_3
T_8_25_wire_logic_cluster/lc_2/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_25_lc_trk_g2_3
T_8_25_wire_logic_cluster/lc_3/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_25_lc_trk_g3_3
T_8_25_wire_logic_cluster/lc_4/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_25_lc_trk_g2_3
T_8_25_wire_logic_cluster/lc_5/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_25_lc_trk_g3_3
T_8_25_wire_logic_cluster/lc_6/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_25_lc_trk_g2_3
T_8_25_wire_logic_cluster/lc_7/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_24_lc_trk_g2_6
T_8_24_wire_logic_cluster/lc_2/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_24_lc_trk_g2_6
T_8_24_wire_logic_cluster/lc_4/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_24_lc_trk_g2_6
T_8_24_wire_logic_cluster/lc_6/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_8_23_sp4_v_t_38
T_8_24_lc_trk_g2_6
T_8_24_wire_logic_cluster/lc_0/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_9_19_sp4_h_l_5
T_12_15_sp4_v_t_46
T_12_11_sp4_v_t_46
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_3/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_6_18_sp4_v_t_43
T_6_14_sp4_v_t_39
T_7_14_sp4_h_l_7
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_6_18_sp4_v_t_43
T_6_14_sp4_v_t_39
T_7_14_sp4_h_l_7
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_6_18_sp4_v_t_43
T_6_14_sp4_v_t_39
T_7_14_sp4_h_l_7
T_9_14_lc_trk_g2_2
T_9_14_wire_logic_cluster/lc_3/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_6_18_sp4_v_t_43
T_7_18_sp4_h_l_6
T_10_14_sp4_v_t_43
T_9_15_lc_trk_g3_3
T_9_15_wire_logic_cluster/lc_1/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_6_18_sp4_v_t_43
T_7_18_sp4_h_l_6
T_10_14_sp4_v_t_43
T_9_15_lc_trk_g3_3
T_9_15_wire_logic_cluster/lc_1/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_6_18_sp4_v_t_43
T_7_18_sp4_h_l_6
T_10_14_sp4_v_t_43
T_9_15_lc_trk_g3_3
T_9_15_wire_logic_cluster/lc_1/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_10_22_sp4_v_t_43
T_10_18_sp4_v_t_44
T_9_20_lc_trk_g0_2
T_9_20_wire_logic_cluster/lc_0/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_10_22_sp4_v_t_43
T_10_18_sp4_v_t_43
T_9_21_lc_trk_g3_3
T_9_21_wire_logic_cluster/lc_3/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_10_22_sp4_v_t_43
T_10_18_sp4_v_t_43
T_9_21_lc_trk_g3_3
T_9_21_wire_logic_cluster/lc_3/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_10_22_sp4_v_t_43
T_10_18_sp4_v_t_43
T_9_21_lc_trk_g3_3
T_9_21_wire_logic_cluster/lc_3/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_10_22_sp4_v_t_43
T_10_18_sp4_v_t_43
T_9_21_lc_trk_g3_3
T_9_21_wire_logic_cluster/lc_3/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_6_18_sp4_v_t_43
T_7_18_sp4_h_l_6
T_9_18_lc_trk_g3_3
T_9_18_wire_logic_cluster/lc_4/cen

T_7_22_wire_logic_cluster/lc_6/out
T_8_19_sp4_v_t_37
T_5_19_sp4_h_l_6
T_4_15_sp4_v_t_46
T_4_17_lc_trk_g3_3
T_4_17_wire_logic_cluster/lc_0/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_10_22_sp4_v_t_43
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_10_22_sp4_v_t_43
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_10_22_sp4_v_t_43
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_10_22_sp4_v_t_43
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_7_22_wire_logic_cluster/lc_6/out
T_7_22_sp4_h_l_1
T_10_22_sp4_v_t_43
T_10_23_lc_trk_g3_3
T_10_23_wire_logic_cluster/lc_0/cen

T_7_22_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g3_6
T_8_23_wire_logic_cluster/lc_1/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g2_6
T_8_23_wire_logic_cluster/lc_2/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g3_6
T_8_23_wire_logic_cluster/lc_3/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g2_6
T_8_23_wire_logic_cluster/lc_4/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g3_6
T_8_23_wire_logic_cluster/lc_5/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g2_6
T_8_23_wire_logic_cluster/lc_6/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_23_lc_trk_g3_6
T_8_23_wire_logic_cluster/lc_7/in_0

T_7_22_wire_logic_cluster/lc_6/out
T_8_21_lc_trk_g3_6
T_8_21_wire_logic_cluster/lc_4/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_10
T_10_20_wire_logic_cluster/lc_0/cout
T_10_20_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_8
T_5_10_wire_logic_cluster/lc_0/cout
T_5_10_wire_logic_cluster/lc_1/in_3

Net : pwm_generator_inst.counterZ0Z_6
T_4_12_wire_logic_cluster/lc_6/out
T_3_11_lc_trk_g3_6
T_3_11_wire_logic_cluster/lc_6/in_3

T_4_12_wire_logic_cluster/lc_6/out
T_3_13_lc_trk_g1_6
T_3_13_wire_logic_cluster/lc_5/in_0

T_4_12_wire_logic_cluster/lc_6/out
T_4_12_lc_trk_g1_6
T_4_12_wire_logic_cluster/lc_6/in_1

End 

Net : pwm_generator_inst.counter_i_6
T_3_11_wire_logic_cluster/lc_6/out
T_3_11_lc_trk_g1_6
T_3_11_wire_logic_cluster/lc_6/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_13
T_8_16_wire_logic_cluster/lc_5/cout
T_8_16_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_20
T_8_17_wire_logic_cluster/lc_4/out
T_7_17_sp4_h_l_0
T_10_17_sp4_v_t_40
T_10_21_lc_trk_g1_5
T_10_21_input_2_2
T_10_21_wire_logic_cluster/lc_2/in_2

T_8_17_wire_logic_cluster/lc_4/out
T_7_17_sp4_h_l_0
T_10_17_sp4_v_t_40
T_10_21_lc_trk_g1_5
T_10_21_input_2_4
T_10_21_wire_logic_cluster/lc_4/in_2

T_8_17_wire_logic_cluster/lc_4/out
T_8_17_lc_trk_g3_4
T_8_17_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_11
T_13_8_wire_logic_cluster/lc_1/cout
T_13_8_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.timer_s1.counter_cry_13
T_14_6_wire_logic_cluster/lc_5/cout
T_14_6_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_13
T_18_19_wire_logic_cluster/lc_5/cout
T_18_19_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_15
T_17_20_wire_logic_cluster/lc_5/cout
T_17_20_wire_logic_cluster/lc_6/in_3

Net : bfn_10_20_0_
T_10_20_wire_logic_cluster/carry_in_mux/cout
T_10_20_wire_logic_cluster/lc_0/in_3

Net : bfn_5_10_0_
T_5_10_wire_logic_cluster/carry_in_mux/cout
T_5_10_wire_logic_cluster/lc_0/in_3

Net : pwm_generator_inst.counterZ0Z_7
T_4_12_wire_logic_cluster/lc_7/out
T_3_11_lc_trk_g2_7
T_3_11_wire_logic_cluster/lc_7/in_0

T_4_12_wire_logic_cluster/lc_7/out
T_3_13_lc_trk_g1_7
T_3_13_wire_logic_cluster/lc_4/in_0

T_4_12_wire_logic_cluster/lc_7/out
T_4_12_lc_trk_g3_7
T_4_12_wire_logic_cluster/lc_7/in_1

End 

Net : pwm_generator_inst.counter_i_7
T_3_11_wire_logic_cluster/lc_7/out
T_3_11_lc_trk_g0_7
T_3_11_input_2_7
T_3_11_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_21
T_8_17_wire_logic_cluster/lc_5/out
T_7_17_sp4_h_l_2
T_10_17_sp4_v_t_42
T_10_21_lc_trk_g1_7
T_10_21_wire_logic_cluster/lc_3/in_1

T_8_17_wire_logic_cluster/lc_5/out
T_7_17_sp4_h_l_2
T_10_17_sp4_v_t_42
T_10_21_lc_trk_g0_7
T_10_21_input_2_5
T_10_21_wire_logic_cluster/lc_5/in_2

T_8_17_wire_logic_cluster/lc_5/out
T_8_17_lc_trk_g3_5
T_8_17_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_12
T_8_16_wire_logic_cluster/lc_4/cout
T_8_16_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_10
T_13_8_wire_logic_cluster/lc_0/cout
T_13_8_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_12
T_18_19_wire_logic_cluster/lc_4/cout
T_18_19_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.timer_s1.counter_cry_12
T_14_6_wire_logic_cluster/lc_4/cout
T_14_6_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_14
T_17_20_wire_logic_cluster/lc_4/cout
T_17_20_wire_logic_cluster/lc_5/in_3

Net : phase_controller_inst1.stoper_tr.start_latched_RNI59OSZ0
T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_6
T_15_20_sp4_v_t_43
T_14_24_lc_trk_g1_6
T_14_24_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_6
T_15_20_sp4_v_t_43
T_14_24_lc_trk_g1_6
T_14_24_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_6
T_15_20_sp4_v_t_43
T_14_24_lc_trk_g1_6
T_14_24_wire_logic_cluster/lc_5/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_6
T_15_20_sp4_v_t_37
T_14_23_lc_trk_g2_5
T_14_23_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_6
T_15_20_sp4_v_t_37
T_14_23_lc_trk_g2_5
T_14_23_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_6
T_15_20_sp4_v_t_37
T_14_23_lc_trk_g2_5
T_14_23_wire_logic_cluster/lc_5/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_6
T_15_20_sp4_v_t_37
T_14_23_lc_trk_g2_5
T_14_23_wire_logic_cluster/lc_7/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_14_23_lc_trk_g2_6
T_14_23_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_14_23_lc_trk_g2_6
T_14_23_wire_logic_cluster/lc_2/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_14_23_lc_trk_g2_6
T_14_23_wire_logic_cluster/lc_4/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_14_23_lc_trk_g2_6
T_14_23_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_14_24_lc_trk_g2_2
T_14_24_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_14_24_lc_trk_g2_2
T_14_24_wire_logic_cluster/lc_2/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_14_24_lc_trk_g2_2
T_14_24_wire_logic_cluster/lc_4/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_14_24_lc_trk_g2_2
T_14_24_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_14_22_lc_trk_g0_3
T_14_22_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_14_22_lc_trk_g0_3
T_14_22_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_14_22_lc_trk_g0_3
T_14_22_wire_logic_cluster/lc_5/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_14_22_lc_trk_g0_3
T_14_22_wire_logic_cluster/lc_7/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_2/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_4/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_14_22_lc_trk_g2_2
T_14_22_wire_logic_cluster/lc_0/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_14_21_lc_trk_g2_6
T_14_21_wire_logic_cluster/lc_2/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_14_21_lc_trk_g2_6
T_14_21_wire_logic_cluster/lc_4/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_38
T_14_21_lc_trk_g2_6
T_14_21_wire_logic_cluster/lc_6/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_6
T_19_16_sp4_v_t_43
T_19_12_sp4_v_t_43
T_18_13_lc_trk_g3_3
T_18_13_wire_logic_cluster/lc_7/cen

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_10
T_19_16_sp4_v_t_47
T_20_16_sp4_h_l_10
T_21_16_lc_trk_g2_2
T_21_16_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_7
T_16_16_sp4_v_t_42
T_16_12_sp4_v_t_42
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_7
T_16_16_sp4_v_t_42
T_16_12_sp4_v_t_42
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_15_16_sp4_v_t_43
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_7/cen

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_15_16_sp4_v_t_43
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_7/cen

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_15_16_sp4_v_t_43
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_7/cen

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_15_16_sp4_v_t_43
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_7/cen

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_15_16_sp4_v_t_43
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_7/cen

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_15_20_sp4_v_t_47
T_15_16_sp4_v_t_43
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_7/cen

T_13_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_7
T_16_16_sp4_v_t_42
T_16_20_sp4_v_t_38
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_13_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_7
T_16_16_sp4_v_t_42
T_16_20_sp4_v_t_38
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_13_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_7
T_16_16_sp4_v_t_42
T_16_20_sp4_v_t_38
T_16_22_lc_trk_g3_3
T_16_22_wire_logic_cluster/lc_3/cen

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_6
T_15_20_sp4_v_t_43
T_15_23_lc_trk_g1_3
T_15_23_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_6
T_19_16_sp4_v_t_43
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_6
T_19_16_sp4_v_t_43
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_1/out
T_12_20_sp4_h_l_10
T_16_20_sp4_h_l_6
T_19_16_sp4_v_t_43
T_18_17_lc_trk_g3_3
T_18_17_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_12_sp4_v_t_42
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_0/cen

T_13_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_3/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_5/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g2_1
T_14_21_wire_logic_cluster/lc_7/in_0

T_13_20_wire_logic_cluster/lc_1/out
T_13_20_sp4_h_l_7
T_16_20_sp4_v_t_42
T_16_23_lc_trk_g0_2
T_16_23_wire_logic_cluster/lc_2/cen

T_13_20_wire_logic_cluster/lc_1/out
T_14_20_lc_trk_g1_1
T_14_20_wire_logic_cluster/lc_3/in_3

End 

Net : phase_controller_inst1.stateZ0Z_1
T_11_24_wire_logic_cluster/lc_5/out
T_11_20_sp4_v_t_47
T_11_21_lc_trk_g3_7
T_11_21_wire_logic_cluster/lc_4/in_0

T_11_24_wire_logic_cluster/lc_5/out
T_11_22_sp4_v_t_39
T_12_26_sp4_h_l_8
T_13_26_lc_trk_g3_0
T_13_26_wire_logic_cluster/lc_0/in_1

T_11_24_wire_logic_cluster/lc_5/out
T_11_23_sp4_v_t_42
T_12_27_sp4_h_l_1
T_13_27_lc_trk_g2_1
T_13_27_wire_logic_cluster/lc_4/in_3

T_11_24_wire_logic_cluster/lc_5/out
T_12_20_sp4_v_t_46
T_12_22_lc_trk_g3_3
T_12_22_input_2_0
T_12_22_wire_logic_cluster/lc_0/in_2

T_11_24_wire_logic_cluster/lc_5/out
T_12_23_sp4_v_t_43
T_12_26_lc_trk_g1_3
T_12_26_wire_logic_cluster/lc_3/in_3

T_11_24_wire_logic_cluster/lc_5/out
T_11_24_lc_trk_g2_5
T_11_24_input_2_5
T_11_24_wire_logic_cluster/lc_5/in_2

End 

Net : state_ns_i_a2_1
T_7_22_wire_logic_cluster/lc_7/out
T_7_17_sp12_v_t_22
T_7_5_sp12_v_t_22
T_7_14_lc_trk_g3_6
T_7_14_wire_logic_cluster/lc_6/in_3

T_7_22_wire_logic_cluster/lc_7/out
T_5_22_sp12_h_l_1
T_11_22_lc_trk_g0_6
T_11_22_wire_logic_cluster/lc_5/in_3

End 

Net : phase_controller_inst1_state_4
T_7_21_wire_logic_cluster/lc_6/out
T_7_22_lc_trk_g0_6
T_7_22_wire_logic_cluster/lc_7/in_3

T_7_21_wire_logic_cluster/lc_6/out
T_7_15_sp12_v_t_23
T_7_3_sp12_v_t_23
T_7_13_lc_trk_g2_4
T_7_13_wire_logic_cluster/lc_0/in_0

T_7_21_wire_logic_cluster/lc_6/out
T_8_18_sp4_v_t_37
T_9_22_sp4_h_l_0
T_11_22_lc_trk_g3_5
T_11_22_wire_logic_cluster/lc_6/in_0

T_7_21_wire_logic_cluster/lc_6/out
T_7_15_sp12_v_t_23
T_7_16_lc_trk_g3_7
T_7_16_wire_logic_cluster/lc_0/in_0

T_7_21_wire_logic_cluster/lc_6/out
T_7_21_sp4_h_l_1
T_11_21_sp4_h_l_4
T_13_21_lc_trk_g2_1
T_13_21_input_2_3
T_13_21_wire_logic_cluster/lc_3/in_2

T_7_21_wire_logic_cluster/lc_6/out
T_7_21_lc_trk_g3_6
T_7_21_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_22
T_8_17_wire_logic_cluster/lc_6/out
T_8_17_sp4_h_l_1
T_11_17_sp4_v_t_43
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_4/in_1

T_8_17_wire_logic_cluster/lc_6/out
T_8_17_sp4_h_l_1
T_11_17_sp4_v_t_43
T_10_21_lc_trk_g1_6
T_10_21_wire_logic_cluster/lc_6/in_1

T_8_17_wire_logic_cluster/lc_6/out
T_8_17_lc_trk_g1_6
T_8_17_wire_logic_cluster/lc_6/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_11
T_8_16_wire_logic_cluster/lc_3/cout
T_8_16_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_18
T_18_20_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_18_20_lc_trk_g1_2
T_18_20_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g0_2
T_17_21_input_2_2
T_17_21_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_13_8_0_
T_13_8_wire_logic_cluster/carry_in_mux/cout
T_13_8_wire_logic_cluster/lc_0/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_11
T_18_19_wire_logic_cluster/lc_3/cout
T_18_19_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.timer_s1.counter_cry_11
T_14_6_wire_logic_cluster/lc_3/cout
T_14_6_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_13
T_17_20_wire_logic_cluster/lc_3/cout
T_17_20_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_23
T_8_17_wire_logic_cluster/lc_7/out
T_8_17_sp4_h_l_3
T_11_17_sp4_v_t_45
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_5/in_1

T_8_17_wire_logic_cluster/lc_7/out
T_8_17_sp4_h_l_3
T_11_17_sp4_v_t_45
T_10_21_lc_trk_g2_0
T_10_21_wire_logic_cluster/lc_7/in_1

T_8_17_wire_logic_cluster/lc_7/out
T_8_17_lc_trk_g3_7
T_8_17_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_10
T_8_16_wire_logic_cluster/lc_2/cout
T_8_16_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_hc_timer.running_i
T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_17_lc_trk_g0_5
T_8_17_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_17_lc_trk_g0_5
T_8_17_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_17_lc_trk_g0_5
T_8_17_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_17_lc_trk_g0_5
T_8_17_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_18_lc_trk_g0_0
T_8_18_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_18_lc_trk_g1_0
T_8_18_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_18_lc_trk_g0_0
T_8_18_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_18_lc_trk_g1_0
T_8_18_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_18_lc_trk_g0_0
T_8_18_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_17_lc_trk_g1_5
T_8_17_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_17_lc_trk_g1_5
T_8_17_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_17_lc_trk_g1_5
T_8_17_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_17_lc_trk_g1_5
T_8_17_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_15_lc_trk_g3_5
T_8_15_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_15_lc_trk_g3_5
T_8_15_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_15_lc_trk_g3_5
T_8_15_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_15_lc_trk_g3_5
T_8_15_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_14_sp4_v_t_37
T_8_18_lc_trk_g0_0
T_8_18_wire_logic_cluster/lc_5/in_1

T_7_15_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_1/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_15_lc_trk_g1_2
T_8_15_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g2_2
T_8_16_wire_logic_cluster/lc_2/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_3/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g2_2
T_8_16_wire_logic_cluster/lc_4/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_5/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g2_2
T_8_16_wire_logic_cluster/lc_6/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_7/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g2_2
T_8_16_wire_logic_cluster/lc_0/in_0

T_7_15_wire_logic_cluster/lc_2/out
T_8_16_lc_trk_g3_2
T_8_16_wire_logic_cluster/lc_1/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_19
T_18_20_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g1_3
T_17_21_wire_logic_cluster/lc_1/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_3/in_1

T_18_20_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g0_3
T_17_21_input_2_3
T_17_21_wire_logic_cluster/lc_3/in_2

End 

Net : current_shift_inst.timer_s1.counter_cry_10
T_14_6_wire_logic_cluster/lc_2/cout
T_14_6_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_12
T_17_20_wire_logic_cluster/lc_2/cout
T_17_20_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_10
T_18_19_wire_logic_cluster/lc_2/cout
T_18_19_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst2.stateZ0Z_3
T_7_14_wire_logic_cluster/lc_6/out
T_7_12_sp4_v_t_41
T_4_16_sp4_h_l_4
T_5_16_lc_trk_g2_4
T_5_16_wire_logic_cluster/lc_5/in_1

T_7_14_wire_logic_cluster/lc_6/out
T_7_8_sp12_v_t_23
T_7_20_sp12_v_t_23
T_7_26_sp4_v_t_39
T_8_30_sp4_h_l_8
T_8_30_lc_trk_g1_5
T_8_30_wire_logic_cluster/lc_3/in_3

T_7_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g0_6
T_7_14_input_2_6
T_7_14_wire_logic_cluster/lc_6/in_2

T_7_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g0_6
T_7_14_input_2_4
T_7_14_wire_logic_cluster/lc_4/in_2

End 

Net : phase_controller_inst2.start_timer_hc_0_sqmuxa
T_5_16_wire_logic_cluster/lc_5/out
T_6_16_sp4_h_l_10
T_7_16_lc_trk_g3_2
T_7_16_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_8
T_10_19_wire_logic_cluster/lc_6/cout
T_10_19_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_6
T_5_9_wire_logic_cluster/lc_6/cout
T_5_9_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_25
T_8_18_wire_logic_cluster/lc_1/out
T_7_18_sp4_h_l_10
T_11_18_sp4_h_l_10
T_10_18_sp4_v_t_41
T_10_21_lc_trk_g0_1
T_10_21_input_2_7
T_10_21_wire_logic_cluster/lc_7/in_2

T_8_18_wire_logic_cluster/lc_1/out
T_7_18_sp4_h_l_10
T_11_18_sp4_h_l_10
T_10_18_sp4_v_t_41
T_10_22_lc_trk_g1_4
T_10_22_input_2_1
T_10_22_wire_logic_cluster/lc_1/in_2

T_8_18_wire_logic_cluster/lc_1/out
T_8_18_lc_trk_g3_1
T_8_18_wire_logic_cluster/lc_1/in_1

End 

Net : pwm_generator_inst.counterZ0Z_8
T_4_13_wire_logic_cluster/lc_0/out
T_3_12_lc_trk_g3_0
T_3_12_wire_logic_cluster/lc_0/in_3

T_4_13_wire_logic_cluster/lc_0/out
T_3_13_lc_trk_g3_0
T_3_13_wire_logic_cluster/lc_4/in_1

T_4_13_wire_logic_cluster/lc_0/out
T_4_13_lc_trk_g3_0
T_4_13_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_generator_inst.counter_i_8
T_3_12_wire_logic_cluster/lc_0/out
T_3_12_lc_trk_g0_0
T_3_12_input_2_0
T_3_12_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.tr_time_passed
T_13_14_wire_logic_cluster/lc_6/out
T_4_14_sp12_h_l_0
T_8_14_lc_trk_g0_3
T_8_14_wire_logic_cluster/lc_6/in_1

T_13_14_wire_logic_cluster/lc_6/out
T_4_14_sp12_h_l_0
T_7_14_lc_trk_g0_0
T_7_14_wire_logic_cluster/lc_7/in_1

T_13_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g0_6
T_13_14_wire_logic_cluster/lc_6/in_0

End 

Net : phase_controller_inst2.state_RNI9M3OZ0Z_0
T_8_14_wire_logic_cluster/lc_6/out
T_7_14_lc_trk_g2_6
T_7_14_wire_logic_cluster/lc_6/in_0

T_8_14_wire_logic_cluster/lc_6/out
T_7_13_lc_trk_g3_6
T_7_13_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.hc_time_passed
T_8_20_wire_logic_cluster/lc_3/out
T_8_17_sp4_v_t_46
T_9_21_sp4_h_l_11
T_11_21_lc_trk_g3_6
T_11_21_wire_logic_cluster/lc_6/in_3

T_8_20_wire_logic_cluster/lc_3/out
T_8_17_sp4_v_t_46
T_9_21_sp4_h_l_11
T_12_21_sp4_v_t_46
T_11_24_lc_trk_g3_6
T_11_24_wire_logic_cluster/lc_5/in_0

T_8_20_wire_logic_cluster/lc_3/out
T_8_17_sp4_v_t_46
T_9_21_sp4_h_l_11
T_12_21_sp4_v_t_46
T_11_23_lc_trk_g0_0
T_11_23_input_2_6
T_11_23_wire_logic_cluster/lc_6/in_2

T_8_20_wire_logic_cluster/lc_3/out
T_8_20_lc_trk_g1_3
T_8_20_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst1.start_timer_hc_RNOZ0Z_0
T_11_21_wire_logic_cluster/lc_6/out
T_11_22_lc_trk_g1_6
T_11_22_wire_logic_cluster/lc_6/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_9
T_8_16_wire_logic_cluster/lc_1/cout
T_8_16_wire_logic_cluster/lc_2/in_3

Net : pwm_generator_inst.thresholdZ0Z_2
T_3_10_wire_logic_cluster/lc_3/out
T_4_9_sp4_v_t_39
T_3_11_lc_trk_g1_2
T_3_11_wire_logic_cluster/lc_2/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_24
T_8_18_wire_logic_cluster/lc_0/out
T_7_18_sp4_h_l_8
T_10_18_sp4_v_t_36
T_10_21_lc_trk_g0_4
T_10_21_input_2_6
T_10_21_wire_logic_cluster/lc_6/in_2

T_8_18_wire_logic_cluster/lc_0/out
T_7_18_sp4_h_l_8
T_10_18_sp4_v_t_36
T_10_22_lc_trk_g1_1
T_10_22_input_2_0
T_10_22_wire_logic_cluster/lc_0/in_2

T_8_18_wire_logic_cluster/lc_0/out
T_8_18_lc_trk_g3_0
T_8_18_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst2.start_timer_hc_RNO_0_0
T_7_15_wire_logic_cluster/lc_5/out
T_7_16_lc_trk_g0_5
T_7_16_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst2.hc_time_passed
T_11_15_wire_logic_cluster/lc_6/out
T_2_15_sp12_h_l_0
T_7_15_lc_trk_g1_4
T_7_15_wire_logic_cluster/lc_5/in_0

T_11_15_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_44
T_8_14_sp4_h_l_9
T_7_14_lc_trk_g1_1
T_7_14_wire_logic_cluster/lc_4/in_0

T_11_15_wire_logic_cluster/lc_6/out
T_11_14_sp4_v_t_44
T_8_14_sp4_h_l_9
T_7_14_lc_trk_g1_1
T_7_14_input_2_2
T_7_14_wire_logic_cluster/lc_2/in_2

T_11_15_wire_logic_cluster/lc_6/out
T_11_15_lc_trk_g2_6
T_11_15_wire_logic_cluster/lc_6/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_20
T_18_20_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g1_4
T_17_21_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g3_4
T_18_20_wire_logic_cluster/lc_4/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g0_4
T_17_21_input_2_4
T_17_21_wire_logic_cluster/lc_4/in_2

End 

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_11
T_17_20_wire_logic_cluster/lc_1/cout
T_17_20_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.timer_s1.counter_cry_9
T_14_6_wire_logic_cluster/lc_1/cout
T_14_6_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_9
T_18_19_wire_logic_cluster/lc_1/cout
T_18_19_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_7
T_10_19_wire_logic_cluster/lc_5/cout
T_10_19_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_5
T_5_9_wire_logic_cluster/lc_5/cout
T_5_9_wire_logic_cluster/lc_6/in_3

Net : pwm_generator_inst.un1_counterlto9_2_cascade_
T_3_13_wire_logic_cluster/lc_4/ltout
T_3_13_wire_logic_cluster/lc_5/in_2

End 

Net : pwm_generator_inst.counterZ0Z_9
T_4_13_wire_logic_cluster/lc_1/out
T_3_12_lc_trk_g3_1
T_3_12_wire_logic_cluster/lc_1/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_3_13_lc_trk_g2_1
T_3_13_wire_logic_cluster/lc_4/in_3

T_4_13_wire_logic_cluster/lc_1/out
T_4_13_lc_trk_g0_1
T_4_13_wire_logic_cluster/lc_1/in_0

End 

Net : pwm_generator_inst.counter_i_9
T_3_12_wire_logic_cluster/lc_1/out
T_3_12_lc_trk_g1_1
T_3_12_wire_logic_cluster/lc_1/in_1

End 

Net : il_max_comp2_D2
T_5_14_wire_logic_cluster/lc_6/out
T_5_13_sp4_v_t_44
T_5_16_lc_trk_g0_4
T_5_16_wire_logic_cluster/lc_5/in_3

T_5_14_wire_logic_cluster/lc_6/out
T_5_14_sp4_h_l_1
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_6/in_1

T_5_14_wire_logic_cluster/lc_6/out
T_5_14_sp4_h_l_1
T_7_14_lc_trk_g3_4
T_7_14_wire_logic_cluster/lc_4/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_8
T_8_16_wire_logic_cluster/lc_0/cout
T_8_16_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_21
T_18_20_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g1_5
T_17_21_wire_logic_cluster/lc_3/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_5/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g0_5
T_17_21_input_2_5
T_17_21_wire_logic_cluster/lc_5/in_2

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_8
T_13_7_wire_logic_cluster/lc_6/cout
T_13_7_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.timer_s1.counter_cry_8
T_14_6_wire_logic_cluster/lc_0/cout
T_14_6_wire_logic_cluster/lc_1/in_3

Net : pwm_generator_inst.counter_cry_8
T_4_13_wire_logic_cluster/lc_0/cout
T_4_13_wire_logic_cluster/lc_1/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.counter_cry_8
T_18_19_wire_logic_cluster/lc_0/cout
T_18_19_wire_logic_cluster/lc_1/in_3

Net : pwm_generator_inst.thresholdZ0Z_1
T_3_10_wire_logic_cluster/lc_1/out
T_3_11_lc_trk_g1_1
T_3_11_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_10
T_17_20_wire_logic_cluster/lc_0/cout
T_17_20_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_6
T_10_19_wire_logic_cluster/lc_4/cout
T_10_19_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_4
T_5_9_wire_logic_cluster/lc_4/cout
T_5_9_wire_logic_cluster/lc_5/in_3

Net : pwm_generator_inst.thresholdZ0Z_5
T_3_18_wire_logic_cluster/lc_4/out
T_3_10_sp12_v_t_23
T_3_11_lc_trk_g3_7
T_3_11_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_8_16_0_
T_8_16_wire_logic_cluster/carry_in_mux/cout
T_8_16_wire_logic_cluster/lc_0/in_3

Net : pwm_generator_inst.thresholdZ0Z_4
T_2_13_wire_logic_cluster/lc_0/out
T_3_9_sp4_v_t_36
T_3_11_lc_trk_g2_1
T_3_11_wire_logic_cluster/lc_4/in_1

End 

Net : phase_controller_inst1.stateZ0Z_2
T_11_23_wire_logic_cluster/lc_6/out
T_12_20_sp4_v_t_37
T_11_21_lc_trk_g2_5
T_11_21_wire_logic_cluster/lc_6/in_1

T_11_23_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_45
T_12_26_lc_trk_g0_0
T_12_26_wire_logic_cluster/lc_5/in_1

T_11_23_wire_logic_cluster/lc_6/out
T_12_22_sp4_v_t_45
T_12_26_lc_trk_g0_0
T_12_26_wire_logic_cluster/lc_3/in_1

T_11_23_wire_logic_cluster/lc_6/out
T_11_23_lc_trk_g3_6
T_11_23_wire_logic_cluster/lc_6/in_1

T_11_23_wire_logic_cluster/lc_6/out
T_11_24_lc_trk_g0_6
T_11_24_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_7
T_13_7_wire_logic_cluster/lc_5/cout
T_13_7_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_22
T_18_20_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g1_6
T_17_21_wire_logic_cluster/lc_4/in_1

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_lc_trk_g1_6
T_18_20_wire_logic_cluster/lc_6/in_1

T_18_20_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g0_6
T_17_21_input_2_6
T_17_21_wire_logic_cluster/lc_6/in_2

End 

Net : bfn_14_6_0_
T_14_6_wire_logic_cluster/carry_in_mux/cout
T_14_6_wire_logic_cluster/lc_0/in_3

Net : bfn_17_20_0_
T_17_20_wire_logic_cluster/carry_in_mux/cout
T_17_20_wire_logic_cluster/lc_0/in_3

Net : bfn_18_19_0_
T_18_19_wire_logic_cluster/carry_in_mux/cout
T_18_19_wire_logic_cluster/lc_0/in_3

Net : bfn_4_13_0_
T_4_13_wire_logic_cluster/carry_in_mux/cout
T_4_13_wire_logic_cluster/lc_0/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_5
T_10_19_wire_logic_cluster/lc_3/cout
T_10_19_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_3
T_5_9_wire_logic_cluster/lc_3/cout
T_5_9_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_27
T_8_18_wire_logic_cluster/lc_3/out
T_9_18_sp4_h_l_6
T_8_18_sp4_v_t_43
T_9_22_sp4_h_l_6
T_10_22_lc_trk_g2_6
T_10_22_wire_logic_cluster/lc_1/in_1

T_8_18_wire_logic_cluster/lc_3/out
T_9_18_sp4_h_l_6
T_8_18_sp4_v_t_43
T_9_22_sp4_h_l_6
T_10_22_lc_trk_g3_6
T_10_22_input_2_3
T_10_22_wire_logic_cluster/lc_3/in_2

T_8_18_wire_logic_cluster/lc_3/out
T_8_18_lc_trk_g3_3
T_8_18_wire_logic_cluster/lc_3/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_23
T_18_20_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g1_7
T_17_21_wire_logic_cluster/lc_5/in_1

T_18_20_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g3_7
T_18_20_wire_logic_cluster/lc_7/in_1

T_18_20_wire_logic_cluster/lc_7/out
T_17_21_lc_trk_g0_7
T_17_21_input_2_7
T_17_21_wire_logic_cluster/lc_7/in_2

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_6
T_13_7_wire_logic_cluster/lc_4/cout
T_13_7_wire_logic_cluster/lc_5/in_3

Net : pwm_generator_inst.thresholdZ0Z_3
T_3_10_wire_logic_cluster/lc_2/out
T_3_11_lc_trk_g0_2
T_3_11_wire_logic_cluster/lc_3/in_1

End 

Net : phase_controller_inst2.start_timer_tr_0_sqmuxa
T_7_12_wire_logic_cluster/lc_7/out
T_7_13_lc_trk_g0_7
T_7_13_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst2.stateZ0Z_1
T_7_14_wire_logic_cluster/lc_2/out
T_7_11_sp4_v_t_44
T_7_12_lc_trk_g2_4
T_7_12_wire_logic_cluster/lc_7/in_1

T_7_14_wire_logic_cluster/lc_2/out
T_7_12_sp12_v_t_23
T_7_24_sp12_v_t_23
T_7_25_lc_trk_g3_7
T_7_25_wire_logic_cluster/lc_1/in_3

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_7/in_0

T_7_14_wire_logic_cluster/lc_2/out
T_7_14_lc_trk_g3_2
T_7_14_wire_logic_cluster/lc_2/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_4
T_10_19_wire_logic_cluster/lc_2/cout
T_10_19_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_2
T_5_9_wire_logic_cluster/lc_2/cout
T_5_9_wire_logic_cluster/lc_3/in_3

Net : phase_controller_inst2.stateZ0Z_0
T_7_14_wire_logic_cluster/lc_7/out
T_8_14_lc_trk_g0_7
T_8_14_wire_logic_cluster/lc_6/in_3

T_7_14_wire_logic_cluster/lc_7/out
T_7_14_lc_trk_g2_7
T_7_14_input_2_7
T_7_14_wire_logic_cluster/lc_7/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_26
T_8_18_wire_logic_cluster/lc_2/out
T_8_18_sp4_h_l_9
T_11_18_sp4_v_t_44
T_10_22_lc_trk_g2_1
T_10_22_wire_logic_cluster/lc_0/in_1

T_8_18_wire_logic_cluster/lc_2/out
T_8_18_sp4_h_l_9
T_11_18_sp4_v_t_44
T_10_22_lc_trk_g2_1
T_10_22_wire_logic_cluster/lc_2/in_1

T_8_18_wire_logic_cluster/lc_2/out
T_8_18_sp4_h_l_9
T_8_18_lc_trk_g1_4
T_8_18_wire_logic_cluster/lc_2/in_1

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_5
T_13_7_wire_logic_cluster/lc_3/cout
T_13_7_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_24
T_18_21_wire_logic_cluster/lc_0/out
T_17_21_lc_trk_g3_0
T_17_21_wire_logic_cluster/lc_6/in_1

T_18_21_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g3_0
T_18_21_wire_logic_cluster/lc_0/in_1

T_18_21_wire_logic_cluster/lc_0/out
T_17_22_lc_trk_g0_0
T_17_22_input_2_0
T_17_22_wire_logic_cluster/lc_0/in_2

End 

Net : phase_controller_inst2.stateZ0Z_2
T_7_14_wire_logic_cluster/lc_4/out
T_7_15_lc_trk_g0_4
T_7_15_wire_logic_cluster/lc_5/in_3

T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_4/in_1

T_7_14_wire_logic_cluster/lc_4/out
T_7_14_lc_trk_g1_4
T_7_14_wire_logic_cluster/lc_2/in_1

End 

Net : phase_controller_inst1.tr_time_passed
T_13_21_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g2_0
T_12_21_wire_logic_cluster/lc_7/in_3

T_13_21_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g0_0
T_12_22_wire_logic_cluster/lc_0/in_0

T_13_21_wire_logic_cluster/lc_0/out
T_13_21_lc_trk_g3_0
T_13_21_wire_logic_cluster/lc_0/in_1

End 

Net : phase_controller_inst1.stateZ0Z_0
T_12_22_wire_logic_cluster/lc_0/out
T_12_21_lc_trk_g0_0
T_12_21_wire_logic_cluster/lc_7/in_1

T_12_22_wire_logic_cluster/lc_0/out
T_13_20_sp4_v_t_44
T_13_24_sp4_v_t_44
T_13_26_lc_trk_g2_1
T_13_26_wire_logic_cluster/lc_3/in_0

T_12_22_wire_logic_cluster/lc_0/out
T_13_20_sp4_v_t_44
T_13_24_sp4_v_t_44
T_13_26_lc_trk_g2_1
T_13_26_wire_logic_cluster/lc_0/in_3

T_12_22_wire_logic_cluster/lc_0/out
T_12_22_lc_trk_g1_0
T_12_22_wire_logic_cluster/lc_0/in_3

End 

Net : phase_controller_inst1.time_passed_RNI7NN7
T_12_21_wire_logic_cluster/lc_7/out
T_13_21_lc_trk_g1_7
T_13_21_wire_logic_cluster/lc_3/in_1

T_12_21_wire_logic_cluster/lc_7/out
T_11_22_lc_trk_g1_7
T_11_22_wire_logic_cluster/lc_5/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_3
T_10_19_wire_logic_cluster/lc_1/cout
T_10_19_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_1
T_5_9_wire_logic_cluster/lc_1/cout
T_5_9_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_6
T_8_15_wire_logic_cluster/lc_6/cout
T_8_15_wire_logic_cluster/lc_7/in_3

Net : pwm_generator_inst.thresholdZ0Z_7
T_2_11_wire_logic_cluster/lc_0/out
T_3_11_sp4_h_l_0
T_3_11_lc_trk_g1_5
T_3_11_wire_logic_cluster/lc_7/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_25
T_18_21_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_7/in_1

T_18_21_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_1/in_1

T_18_21_wire_logic_cluster/lc_1/out
T_17_22_lc_trk_g0_1
T_17_22_input_2_1
T_17_22_wire_logic_cluster/lc_1/in_2

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_4
T_13_7_wire_logic_cluster/lc_2/cout
T_13_7_wire_logic_cluster/lc_3/in_3

Net : il_min_comp2_D2
T_7_11_wire_logic_cluster/lc_7/out
T_7_12_lc_trk_g1_7
T_7_12_wire_logic_cluster/lc_7/in_3

T_7_11_wire_logic_cluster/lc_7/out
T_7_10_sp4_v_t_46
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_2/in_0

T_7_11_wire_logic_cluster/lc_7/out
T_7_10_sp4_v_t_46
T_7_14_lc_trk_g1_3
T_7_14_wire_logic_cluster/lc_7/in_3

End 

Net : pwm_generator_inst.counter_cry_6
T_4_12_wire_logic_cluster/lc_6/cout
T_4_12_wire_logic_cluster/lc_7/in_3

Net : current_shift_inst.timer_s1.counter_cry_6
T_14_5_wire_logic_cluster/lc_6/cout
T_14_5_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_6
T_18_18_wire_logic_cluster/lc_6/cout
T_18_18_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_8
T_17_19_wire_logic_cluster/lc_6/cout
T_17_19_wire_logic_cluster/lc_7/in_3

Net : delay_measurement_inst.delay_hc_timer.un13_elapsed_time_ns_cry_2
T_10_19_wire_logic_cluster/lc_0/cout
T_10_19_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.PI_CTRL.output_unclamped_1_cry_0
T_5_9_wire_logic_cluster/lc_0/cout
T_5_9_wire_logic_cluster/lc_1/in_3

Net : state_3
T_11_22_wire_logic_cluster/lc_5/out
T_11_21_lc_trk_g1_5
T_11_21_wire_logic_cluster/lc_5/in_1

T_11_22_wire_logic_cluster/lc_5/out
T_10_22_sp4_h_l_2
T_13_22_sp4_v_t_39
T_12_26_lc_trk_g1_2
T_12_26_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_10_22_sp4_h_l_2
T_13_22_sp4_v_t_39
T_13_23_lc_trk_g2_7
T_13_23_input_2_1
T_13_23_wire_logic_cluster/lc_1/in_2

T_11_22_wire_logic_cluster/lc_5/out
T_10_22_sp4_h_l_2
T_13_22_sp4_v_t_39
T_13_26_lc_trk_g0_2
T_13_26_wire_logic_cluster/lc_3/in_3

T_11_22_wire_logic_cluster/lc_5/out
T_10_22_sp4_h_l_2
T_13_22_sp4_v_t_39
T_13_25_lc_trk_g1_7
T_13_25_wire_logic_cluster/lc_5/in_3

T_11_22_wire_logic_cluster/lc_5/out
T_10_22_sp4_h_l_2
T_13_22_sp4_v_t_42
T_13_24_lc_trk_g2_7
T_13_24_wire_logic_cluster/lc_2/in_3

T_11_22_wire_logic_cluster/lc_5/out
T_11_22_lc_trk_g2_5
T_11_22_wire_logic_cluster/lc_5/in_0

T_11_22_wire_logic_cluster/lc_5/out
T_11_23_lc_trk_g0_5
T_11_23_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_5
T_8_15_wire_logic_cluster/lc_5/cout
T_8_15_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_28
T_8_18_wire_logic_cluster/lc_4/out
T_7_18_sp4_h_l_0
T_10_18_sp4_v_t_40
T_10_22_lc_trk_g1_5
T_10_22_input_2_2
T_10_22_wire_logic_cluster/lc_2/in_2

T_8_18_wire_logic_cluster/lc_4/out
T_8_18_lc_trk_g3_4
T_8_18_wire_logic_cluster/lc_4/in_1

End 

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_3
T_13_7_wire_logic_cluster/lc_1/cout
T_13_7_wire_logic_cluster/lc_2/in_3

Net : pwm_generator_inst.counter_cry_5
T_4_12_wire_logic_cluster/lc_5/cout
T_4_12_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_5
T_18_18_wire_logic_cluster/lc_5/cout
T_18_18_wire_logic_cluster/lc_6/in_3

Net : current_shift_inst.timer_s1.counter_cry_5
T_14_5_wire_logic_cluster/lc_5/cout
T_14_5_wire_logic_cluster/lc_6/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_7
T_17_19_wire_logic_cluster/lc_5/cout
T_17_19_wire_logic_cluster/lc_6/in_3

Net : pwm_generator_inst.thresholdZ0Z_8
T_3_19_wire_logic_cluster/lc_4/out
T_3_11_sp12_v_t_23
T_3_12_lc_trk_g2_7
T_3_12_wire_logic_cluster/lc_0/in_1

End 

Net : pwm_generator_inst.thresholdZ0Z_6
T_2_12_wire_logic_cluster/lc_0/out
T_3_11_lc_trk_g2_0
T_3_11_input_2_6
T_3_11_wire_logic_cluster/lc_6/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counterZ0Z_29
T_8_18_wire_logic_cluster/lc_5/out
T_7_18_sp4_h_l_2
T_10_18_sp4_v_t_42
T_10_22_lc_trk_g1_7
T_10_22_wire_logic_cluster/lc_3/in_1

T_8_18_wire_logic_cluster/lc_5/out
T_8_18_lc_trk_g2_5
T_8_18_wire_logic_cluster/lc_5/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_4
T_8_15_wire_logic_cluster/lc_4/cout
T_8_15_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.timer_s1.un13_elapsed_time_ns_cry_2
T_13_7_wire_logic_cluster/lc_0/cout
T_13_7_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_6
T_17_19_wire_logic_cluster/lc_4/cout
T_17_19_wire_logic_cluster/lc_5/in_3

Net : pwm_generator_inst.counter_cry_4
T_4_12_wire_logic_cluster/lc_4/cout
T_4_12_wire_logic_cluster/lc_5/in_3

Net : current_shift_inst.timer_s1.counter_cry_4
T_14_5_wire_logic_cluster/lc_4/cout
T_14_5_wire_logic_cluster/lc_5/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_4
T_18_18_wire_logic_cluster/lc_4/cout
T_18_18_wire_logic_cluster/lc_5/in_3

Net : pwm_generator_inst.thresholdZ0Z_9
T_3_19_wire_logic_cluster/lc_1/out
T_3_8_sp12_v_t_22
T_3_12_lc_trk_g2_1
T_3_12_input_2_1
T_3_12_wire_logic_cluster/lc_1/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_3
T_8_15_wire_logic_cluster/lc_3/cout
T_8_15_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_3
T_18_18_wire_logic_cluster/lc_3/cout
T_18_18_wire_logic_cluster/lc_4/in_3

Net : current_shift_inst.timer_s1.counter_cry_3
T_14_5_wire_logic_cluster/lc_3/cout
T_14_5_wire_logic_cluster/lc_4/in_3

Net : pwm_generator_inst.counter_cry_3
T_4_12_wire_logic_cluster/lc_3/cout
T_4_12_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_5
T_17_19_wire_logic_cluster/lc_3/cout
T_17_19_wire_logic_cluster/lc_4/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_26
T_18_21_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g1_2
T_17_22_wire_logic_cluster/lc_0/in_1

T_18_21_wire_logic_cluster/lc_2/out
T_18_21_lc_trk_g1_2
T_18_21_wire_logic_cluster/lc_2/in_1

T_18_21_wire_logic_cluster/lc_2/out
T_17_22_lc_trk_g0_2
T_17_22_input_2_2
T_17_22_wire_logic_cluster/lc_2/in_2

End 

Net : pwm_generator_inst.threshold_ACCZ0Z_7
T_1_18_wire_logic_cluster/lc_7/out
T_0_18_sp12_h_l_18
T_2_6_sp12_v_t_22
T_2_11_lc_trk_g3_6
T_2_11_wire_logic_cluster/lc_0/in_3

End 

Net : il_max_comp2_D1
T_5_5_wire_logic_cluster/lc_0/out
T_5_1_sp12_v_t_23
T_5_13_sp12_v_t_23
T_5_14_lc_trk_g2_7
T_5_14_wire_logic_cluster/lc_6/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_2
T_8_15_wire_logic_cluster/lc_2/cout
T_8_15_wire_logic_cluster/lc_3/in_3

Net : current_shift_inst.timer_s1.counter_cry_2
T_14_5_wire_logic_cluster/lc_2/cout
T_14_5_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_2
T_18_18_wire_logic_cluster/lc_2/cout
T_18_18_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_4
T_17_19_wire_logic_cluster/lc_2/cout
T_17_19_wire_logic_cluster/lc_3/in_3

Net : pwm_generator_inst.counter_cry_2
T_4_12_wire_logic_cluster/lc_2/cout
T_4_12_wire_logic_cluster/lc_3/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_27
T_18_21_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g1_3
T_17_22_wire_logic_cluster/lc_1/in_1

T_18_21_wire_logic_cluster/lc_3/out
T_18_21_lc_trk_g3_3
T_18_21_wire_logic_cluster/lc_3/in_1

T_18_21_wire_logic_cluster/lc_3/out
T_17_22_lc_trk_g0_3
T_17_22_input_2_3
T_17_22_wire_logic_cluster/lc_3/in_2

End 

Net : il_min_comp1_D1
T_9_5_wire_logic_cluster/lc_1/out
T_8_5_sp4_h_l_10
T_11_5_sp4_v_t_47
T_11_9_sp4_v_t_36
T_11_12_lc_trk_g1_4
T_11_12_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.counter_cry_1
T_8_15_wire_logic_cluster/lc_1/cout
T_8_15_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.counter_cry_1
T_18_18_wire_logic_cluster/lc_1/cout
T_18_18_wire_logic_cluster/lc_2/in_3

Net : current_shift_inst.timer_s1.counter_cry_1
T_14_5_wire_logic_cluster/lc_1/cout
T_14_5_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_3
T_17_19_wire_logic_cluster/lc_1/cout
T_17_19_wire_logic_cluster/lc_2/in_3

Net : pwm_generator_inst.counter_cry_1
T_4_12_wire_logic_cluster/lc_1/cout
T_4_12_wire_logic_cluster/lc_2/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_28
T_18_21_wire_logic_cluster/lc_4/out
T_17_22_lc_trk_g1_4
T_17_22_wire_logic_cluster/lc_2/in_1

T_18_21_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g3_4
T_18_21_wire_logic_cluster/lc_4/in_1

End 

Net : il_min_comp2_D1
T_7_7_wire_logic_cluster/lc_2/out
T_7_5_sp12_v_t_23
T_7_11_lc_trk_g3_4
T_7_11_wire_logic_cluster/lc_7/in_0

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_0
T_5_9_wire_logic_cluster/lc_0/out
T_5_5_sp4_v_t_37
T_2_5_sp4_h_l_0
T_1_5_lc_trk_g1_0
T_1_5_wire_logic_cluster/lc_6/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_2
T_5_9_wire_logic_cluster/lc_2/out
T_5_6_sp4_v_t_44
T_2_6_sp4_h_l_9
T_1_6_lc_trk_g1_1
T_1_6_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.output_unclampedZ0Z_1
T_5_9_wire_logic_cluster/lc_1/out
T_5_5_sp4_v_t_39
T_2_5_sp4_h_l_2
T_1_5_lc_trk_g1_2
T_1_5_wire_logic_cluster/lc_2/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.counter_cry_0
T_18_18_wire_logic_cluster/lc_0/cout
T_18_18_wire_logic_cluster/lc_1/in_3

Net : current_shift_inst.timer_s1.counter_cry_0
T_14_5_wire_logic_cluster/lc_0/cout
T_14_5_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_hc_timer.counter_cry_0
T_8_15_wire_logic_cluster/lc_0/cout
T_8_15_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.un13_elapsed_time_ns_cry_2
T_17_19_wire_logic_cluster/lc_0/cout
T_17_19_wire_logic_cluster/lc_1/in_3

Net : pwm_generator_inst.counter_cry_0
T_4_12_wire_logic_cluster/lc_0/cout
T_4_12_wire_logic_cluster/lc_1/in_3

Net : delay_measurement_inst.delay_tr_timer.counterZ0Z_29
T_18_21_wire_logic_cluster/lc_5/out
T_17_22_lc_trk_g1_5
T_17_22_wire_logic_cluster/lc_3/in_1

T_18_21_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g2_5
T_18_21_wire_logic_cluster/lc_5/in_0

End 

Net : s1_phy_c
T_13_25_wire_logic_cluster/lc_5/out
T_13_21_sp4_v_t_47
T_13_23_lc_trk_g2_2
T_13_23_wire_logic_cluster/lc_1/in_3

T_13_25_wire_logic_cluster/lc_5/out
T_13_24_lc_trk_g1_5
T_13_24_wire_logic_cluster/lc_2/in_0

T_13_25_wire_logic_cluster/lc_5/out
T_5_25_sp12_h_l_1
T_16_25_sp12_v_t_22
T_16_31_lc_trk_g0_5
T_16_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : T23_c
T_13_26_wire_logic_cluster/lc_0/out
T_13_26_lc_trk_g0_0
T_13_26_wire_logic_cluster/lc_0/in_0

T_13_26_wire_logic_cluster/lc_0/out
T_14_24_sp4_v_t_44
T_15_28_sp4_h_l_3
T_18_28_sp4_v_t_45
T_18_31_lc_trk_g0_5
T_18_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : T12_c
T_12_26_wire_logic_cluster/lc_3/out
T_12_26_lc_trk_g0_3
T_12_26_wire_logic_cluster/lc_3/in_0

T_12_26_wire_logic_cluster/lc_3/out
T_12_26_sp4_h_l_11
T_15_26_sp4_v_t_41
T_15_30_sp4_v_t_37
T_15_31_span4_horz_r_2
T_18_31_lc_trk_g0_6
T_18_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : T45_c
T_13_26_wire_logic_cluster/lc_3/out
T_13_26_lc_trk_g1_3
T_13_26_wire_logic_cluster/lc_3/in_1

T_13_26_wire_logic_cluster/lc_3/out
T_13_26_sp4_h_l_11
T_16_26_sp4_v_t_46
T_16_30_sp4_v_t_39
T_16_31_lc_trk_g1_7
T_16_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : T01_c
T_12_26_wire_logic_cluster/lc_5/out
T_12_26_lc_trk_g1_5
T_12_26_wire_logic_cluster/lc_5/in_3

T_12_26_wire_logic_cluster/lc_5/out
T_12_26_sp12_h_l_1
T_16_26_sp4_h_l_4
T_19_26_sp4_v_t_41
T_19_30_sp4_v_t_42
T_19_31_lc_trk_g1_2
T_19_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : pwm_generator_inst.threshold_ACCZ0Z_8
T_3_19_wire_logic_cluster/lc_7/out
T_3_19_lc_trk_g2_7
T_3_19_wire_logic_cluster/lc_4/in_3

End 

Net : pwm_generator_inst.threshold_ACCZ0Z_6
T_2_12_wire_logic_cluster/lc_7/out
T_2_12_lc_trk_g2_7
T_2_12_wire_logic_cluster/lc_0/in_3

End 

Net : pwm_generator_inst.threshold_ACCZ0Z_5
T_3_18_wire_logic_cluster/lc_7/out
T_3_18_lc_trk_g2_7
T_3_18_wire_logic_cluster/lc_4/in_3

End 

Net : pwm_generator_inst.threshold_ACCZ0Z_1
T_2_10_wire_logic_cluster/lc_7/out
T_3_10_lc_trk_g1_7
T_3_10_wire_logic_cluster/lc_1/in_3

End 

Net : pwm_generator_inst.threshold_ACCZ0Z_2
T_2_10_wire_logic_cluster/lc_1/out
T_3_10_lc_trk_g1_1
T_3_10_wire_logic_cluster/lc_3/in_3

End 

Net : il_max_comp1_D1
T_8_5_wire_logic_cluster/lc_4/out
T_8_5_lc_trk_g1_4
T_8_5_wire_logic_cluster/lc_6/in_3

End 

Net : pwm_generator_inst.threshold_ACCZ0Z_0
T_3_18_wire_logic_cluster/lc_1/out
T_3_18_lc_trk_g2_1
T_3_18_wire_logic_cluster/lc_6/in_3

End 

Net : pwm_generator_inst.threshold_ACCZ0Z_9
T_3_19_wire_logic_cluster/lc_2/out
T_3_19_lc_trk_g0_2
T_3_19_wire_logic_cluster/lc_1/in_3

End 

Net : pwm_generator_inst.threshold_ACCZ0Z_3
T_2_10_wire_logic_cluster/lc_2/out
T_3_10_lc_trk_g1_2
T_3_10_wire_logic_cluster/lc_2/in_3

End 

Net : pwm_generator_inst.threshold_ACCZ0Z_4
T_2_13_wire_logic_cluster/lc_6/out
T_2_13_lc_trk_g3_6
T_2_13_wire_logic_cluster/lc_0/in_3

End 

Net : delay_measurement_inst.delay_hc_timer.delay_hc_1_latch_14
T_10_17_wire_logic_cluster/lc_7/out
T_10_16_lc_trk_g0_7
T_10_16_wire_logic_cluster/lc_1/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.delay_hc_1_latch_17
T_8_14_wire_logic_cluster/lc_0/out
T_7_14_sp4_h_l_8
T_10_14_sp4_v_t_36
T_9_18_lc_trk_g1_1
T_9_18_wire_logic_cluster/lc_1/in_1

End 

Net : delay_measurement_inst.delay_hc_timer.delay_hc_1_latch_19
T_11_20_wire_logic_cluster/lc_4/out
T_11_16_sp4_v_t_45
T_10_17_lc_trk_g3_5
T_10_17_wire_logic_cluster/lc_2/in_0

End 

Net : delay_measurement_inst.delay_hc_timer.delay_hc_1_latch_1_cascade_
T_11_17_wire_logic_cluster/lc_0/ltout
T_11_17_wire_logic_cluster/lc_1/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.delay_hc_1_latch_9_cascade_
T_9_19_wire_logic_cluster/lc_3/ltout
T_9_19_wire_logic_cluster/lc_4/in_2

End 

Net : delay_measurement_inst.delay_hc_timer.elapsed_time_hc_1
T_8_19_wire_logic_cluster/lc_1/out
T_9_19_sp4_h_l_2
T_12_15_sp4_v_t_39
T_11_17_lc_trk_g1_2
T_11_17_wire_logic_cluster/lc_0/in_1

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_18
T_15_18_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g3_0
T_16_17_wire_logic_cluster/lc_3/in_0

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_17
T_15_18_wire_logic_cluster/lc_5/out
T_16_17_lc_trk_g2_5
T_16_17_wire_logic_cluster/lc_4/in_3

End 

Net : delay_measurement_inst.delay_tr_timer.delay_tr_1_latch_16
T_17_18_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g2_0
T_16_17_wire_logic_cluster/lc_5/in_1

End 

Net : current_shift_inst.PI_CTRL.integrator_i_0_cascade_
T_10_8_wire_logic_cluster/lc_2/ltout
T_10_8_wire_logic_cluster/lc_3/in_2

End 

Net : pll_inst.red_c_i
T_10_7_wire_logic_cluster/lc_6/out
T_9_7_sp12_h_l_0
T_20_7_sp12_v_t_23
T_20_19_sp12_v_t_23
T_20_23_sp4_v_t_41
T_17_27_sp4_h_l_4
T_16_27_sp4_v_t_41
T_16_31_lc_trk_g1_4
T_12_31_wire_pll/RESET

End 

Net : current_shift_inst.elapsed_time_ns_1_RNINRRH_1_cascade_
T_14_9_wire_logic_cluster/lc_2/ltout
T_14_9_wire_logic_cluster/lc_3/in_2

End 

Net : CONSTANT_ONE_NET
T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_8_lc_trk_g3_5
T_15_8_wire_logic_cluster/lc_1/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_8_lc_trk_g3_5
T_15_8_input_2_2
T_15_8_wire_logic_cluster/lc_2/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_8_lc_trk_g3_5
T_15_8_wire_logic_cluster/lc_3/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_8_lc_trk_g3_5
T_15_8_input_2_4
T_15_8_wire_logic_cluster/lc_4/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_8_lc_trk_g3_5
T_15_8_wire_logic_cluster/lc_5/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_8_lc_trk_g3_5
T_15_8_input_2_6
T_15_8_wire_logic_cluster/lc_6/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_8_lc_trk_g3_5
T_15_8_wire_logic_cluster/lc_7/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_9_lc_trk_g3_2
T_15_9_wire_logic_cluster/lc_2/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_9_lc_trk_g3_2
T_15_9_input_2_3
T_15_9_wire_logic_cluster/lc_3/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_9_lc_trk_g3_2
T_15_9_wire_logic_cluster/lc_4/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_9_lc_trk_g3_2
T_15_9_input_2_5
T_15_9_wire_logic_cluster/lc_5/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_9_lc_trk_g3_2
T_15_9_wire_logic_cluster/lc_6/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_9_lc_trk_g3_2
T_15_9_input_2_7
T_15_9_wire_logic_cluster/lc_7/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_9_lc_trk_g3_2
T_15_9_wire_logic_cluster/lc_0/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_9_lc_trk_g3_2
T_15_9_input_2_1
T_15_9_wire_logic_cluster/lc_1/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_lc_trk_g2_1
T_15_10_wire_logic_cluster/lc_0/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_lc_trk_g2_1
T_15_10_input_2_1
T_15_10_wire_logic_cluster/lc_1/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_lc_trk_g2_1
T_15_10_wire_logic_cluster/lc_2/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_lc_trk_g2_1
T_15_10_input_2_3
T_15_10_wire_logic_cluster/lc_3/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_lc_trk_g2_1
T_15_10_wire_logic_cluster/lc_4/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_lc_trk_g2_1
T_15_10_input_2_5
T_15_10_wire_logic_cluster/lc_5/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_lc_trk_g2_1
T_15_10_wire_logic_cluster/lc_6/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_lc_trk_g2_1
T_15_10_input_2_7
T_15_10_wire_logic_cluster/lc_7/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_5_sp12_h_l_1
T_14_5_sp12_v_t_22
T_14_9_lc_trk_g2_1
T_14_9_wire_logic_cluster/lc_3/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_5_sp12_h_l_1
T_14_5_sp12_v_t_22
T_14_9_lc_trk_g2_1
T_14_9_wire_logic_cluster/lc_4/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_sp12_v_t_22
T_15_11_lc_trk_g3_6
T_15_11_wire_logic_cluster/lc_0/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_sp12_v_t_22
T_15_11_lc_trk_g3_6
T_15_11_input_2_1
T_15_11_wire_logic_cluster/lc_1/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_sp12_v_t_22
T_15_11_lc_trk_g3_6
T_15_11_wire_logic_cluster/lc_2/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_sp12_v_t_22
T_15_11_lc_trk_g3_6
T_15_11_input_2_3
T_15_11_wire_logic_cluster/lc_3/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_sp12_v_t_22
T_15_11_lc_trk_g3_6
T_15_11_wire_logic_cluster/lc_4/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_sp12_v_t_22
T_15_11_lc_trk_g3_6
T_15_11_input_2_5
T_15_11_wire_logic_cluster/lc_5/in_2

T_15_5_wire_logic_cluster/lc_5/out
T_15_0_span12_vert_18
T_15_10_sp12_v_t_22
T_15_11_lc_trk_g3_6
T_15_11_wire_logic_cluster/lc_6/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_6_lc_trk_g3_5
T_0_6_wire_mult/lc_0/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_6_lc_trk_g2_5
T_0_6_wire_mult/lc_0/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_6_lc_trk_g2_5
T_0_6_wire_mult/lc_2/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_6_lc_trk_g3_5
T_0_6_wire_mult/lc_3/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_6_lc_trk_g3_5
T_0_6_wire_mult/mult/B_1

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_6_lc_trk_g3_5
T_0_6_wire_mult/mult/B_7

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_6_lc_trk_g2_5
T_0_6_wire_mult/mult/B_8

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_7_lc_trk_g2_0
T_0_7_wire_mult/lc_0/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_9_sp4_v_t_45
T_0_11_lc_trk_g2_0
T_0_11_wire_mult/lc_0/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_9_sp4_v_t_45
T_0_11_lc_trk_g3_0
T_0_11_wire_mult/lc_0/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_9_sp4_v_t_45
T_0_11_lc_trk_g3_0
T_0_11_wire_mult/lc_2/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_9_sp4_v_t_45
T_0_11_lc_trk_g2_0
T_0_11_wire_mult/lc_3/in_3

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_9_sp4_v_t_45
T_0_11_lc_trk_g2_0
T_0_11_wire_mult/mult/B_1

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_9_sp4_v_t_45
T_0_11_lc_trk_g2_0
T_0_11_wire_mult/mult/B_7

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_9_sp4_v_t_45
T_0_11_lc_trk_g3_0
T_0_11_wire_mult/mult/B_8

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_0_5_sp12_h_l_10
T_1_5_sp4_h_l_6
T_0_5_sp4_v_t_37
T_0_9_sp4_v_t_45
T_0_12_lc_trk_g1_5
T_0_12_wire_mult/lc_0/in_0

T_15_5_wire_logic_cluster/lc_5/out
T_15_5_sp12_h_l_1
T_3_5_sp12_h_l_1
T_2_5_sp12_v_t_22
T_2_14_lc_trk_g2_6
T_2_14_wire_logic_cluster/lc_5/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_5_sp12_h_l_1
T_3_5_sp12_h_l_1
T_2_5_sp12_v_t_22
T_2_14_lc_trk_g3_6
T_2_14_wire_logic_cluster/lc_6/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_5_sp12_h_l_1
T_3_5_sp12_h_l_1
T_2_5_sp12_v_t_22
T_2_14_lc_trk_g2_6
T_2_14_wire_logic_cluster/lc_7/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_7_5_sp12_h_l_1
T_6_5_sp12_v_t_22
T_6_17_sp12_v_t_22
T_0_29_sp12_h_l_10
T_0_29_lc_trk_g0_5
T_0_29_wire_con_box/lc_0/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_5_sp12_h_l_1
T_3_5_sp12_h_l_1
T_2_5_sp12_v_t_22
T_2_17_sp12_v_t_22
T_2_26_sp4_v_t_36
T_0_30_sp4_h_l_19
T_0_30_lc_trk_g2_6
T_0_30_wire_con_box/lc_1/in_1

T_15_5_wire_logic_cluster/lc_5/out
T_15_5_sp12_h_l_1
T_3_5_sp12_h_l_1
T_2_5_sp12_v_t_22
T_2_17_sp12_v_t_22
T_0_29_sp12_h_l_18
T_0_29_lc_trk_g1_5
T_0_31_wire_hf_osc/CLKHFEN

T_15_5_wire_logic_cluster/lc_5/out
T_15_5_sp12_h_l_1
T_14_5_sp12_v_t_22
T_14_17_sp12_v_t_22
T_15_29_sp12_h_l_1
T_25_29_lc_trk_g1_6
T_0_31_wire_rgba_drv/CURREN

End 

Net : il_min_comp2_c
T_7_0_wire_io_cluster/io_0/D_IN_0
T_7_0_span12_vert_16
T_7_7_lc_trk_g3_4
T_7_7_wire_logic_cluster/lc_2/in_3

End 

Net : clk_12mhz
T_0_31_wire_hf_osc/CLKHF
T_0_0_glb_netwk_4
T_11_30_glb2local_0
T_11_30_lc_trk_g0_4
T_11_30_wire_logic_cluster/lc_3/in_3

End 

Net : clk_100mhz_0
T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_27_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_30_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_26_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_25_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_24_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_23_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_22_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_21_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_20_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_15_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_11_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_12_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_19_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_15_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_17_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_20_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_18_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_21_16_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_14_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_10_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_13_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_16_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_4_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_14_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_13_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_18_8_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_12_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_7_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_9_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_11_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_3_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_8_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_17_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_2_10_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_9_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_5_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_7_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_6_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_3/clk

T_12_31_wire_pll/outglobal
T_0_0_glb_netwk_7
T_1_5_wire_logic_cluster/lc_3/clk

End 

Net : il_min_comp1_c
T_9_0_wire_io_cluster/io_1/D_IN_0
T_9_0_span12_vert_20
T_9_5_lc_trk_g3_4
T_9_5_wire_logic_cluster/lc_1/in_0

End 

Net : il_max_comp2_c
T_5_0_wire_io_cluster/io_0/D_IN_0
T_5_0_span12_vert_8
T_5_5_lc_trk_g3_0
T_5_5_wire_logic_cluster/lc_0/in_3

End 

Net : il_max_comp1_c
T_8_0_wire_io_cluster/io_0/D_IN_0
T_8_0_span12_vert_8
T_8_5_lc_trk_g3_0
T_8_5_wire_logic_cluster/lc_4/in_3

End 

Net : bfn_8_15_0_
Net : delay_hc_input_c_g
T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_8_6_wire_logic_cluster/lc_3/clk

T_6_0_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_9_6_wire_logic_cluster/lc_3/clk

End 

Net : bfn_4_12_0_
Net : bfn_18_18_0_
Net : bfn_14_5_0_
Net : delay_hc_input_ibuf_gb_io_gb_input
T_17_0_wire_io_cluster/io_0/D_IN_0
T_14_0_span4_horz_r_0
T_10_0_span4_horz_r_0
T_6_0_span4_horz_r_0
T_6_0_lc_trk_g1_0
T_6_0_wire_gbuf/in

End 

Net : delay_tr_input_ibuf_gb_io_gb_input
T_15_0_wire_io_cluster/io_0/D_IN_0
T_15_0_span12_vert_8
T_15_5_sp12_v_t_23
T_15_17_sp12_v_t_23
T_15_23_sp4_v_t_39
T_16_27_sp4_h_l_2
T_19_27_sp4_v_t_42
T_19_31_lc_trk_g0_7
T_19_31_wire_gbuf/in

End 

Net : delay_tr_input_c_g
T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_6_wire_logic_cluster/lc_3/clk

T_19_31_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_6_wire_logic_cluster/lc_3/clk

End 

Net : N_38_i_i
T_1_30_wire_logic_cluster/lc_0/out
T_0_30_lc_trk_g3_0
T_0_30_wire_con_box/lc_4/in_1

End 

Net : GB_BUFFER_clk_12mhz_THRU_CO
T_11_30_wire_logic_cluster/lc_3/out
T_10_31_lc_trk_g0_3
T_12_31_wire_pll/REFERENCECLK

End 

Net : pwm_output_c
T_3_12_wire_logic_cluster/lc_2/out
T_3_2_sp12_v_t_23
T_4_2_sp12_h_l_0
T_16_2_sp12_h_l_0
T_19_2_sp4_h_l_5
T_22_0_span4_vert_16
T_22_0_lc_trk_g1_0
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : red_c_g
T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_5_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_5_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_7_glb2local_0
T_10_7_lc_trk_g0_4
T_10_7_wire_logic_cluster/lc_6/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_20_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_20_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_20_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_20_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_21_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_8_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_16_glb2local_2
T_17_16_lc_trk_g0_6
T_17_16_wire_logic_cluster/lc_1/in_1

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_20_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_20_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_17_glb2local_1
T_16_17_lc_trk_g0_5
T_16_17_wire_logic_cluster/lc_7/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_18_glb2local_3
T_16_18_lc_trk_g0_7
T_16_18_wire_logic_cluster/lc_3/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_18_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_5_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_17_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_6_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_7_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_16_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_5_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_14_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_15_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_17_glb2local_3
T_10_17_lc_trk_g0_7
T_10_17_wire_logic_cluster/lc_5/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_15_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_9_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_10_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_17_glb2local_3
T_9_17_lc_trk_g0_7
T_9_17_wire_logic_cluster/lc_5/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_11_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_16_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_14_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_12_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_2_13_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_22_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_20_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_9_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_10_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_11_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_4_17_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_12_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_13_27_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_21_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_23_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_3_19_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_24_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_18_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_7_25_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_26_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_8_30_wire_logic_cluster/lc_5/s_r

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_29_glb2local_3
T_1_29_lc_trk_g0_7
T_1_29_wire_logic_cluster/lc_3/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_1_30_glb2local_0
T_1_30_lc_trk_g0_4
T_1_30_wire_logic_cluster/lc_0/in_0

T_19_0_wire_io_cluster/io_1/gbout
T_0_0_padin_0
T_0_0_glb_netwk_0
T_0_30_glb2local_3
T_0_30_lc_trk_g0_7
T_0_30_wire_con_box/lc_2/in_1

End 

Net : s2_phy_c
T_13_27_wire_logic_cluster/lc_4/out
T_13_19_sp12_v_t_23
T_13_31_lc_trk_g1_0
T_13_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : s3_phy_c
T_8_30_wire_logic_cluster/lc_3/out
T_9_31_lc_trk_g0_3
T_9_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : s4_phy_c
T_7_25_wire_logic_cluster/lc_1/out
T_8_23_sp4_v_t_46
T_8_27_sp4_v_t_42
T_8_31_lc_trk_g0_7
T_8_31_wire_io_cluster/io_1/D_OUT_0

End 

Net : start_stop_c
T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_12
T_18_7_sp12_v_t_23
T_7_19_sp12_h_l_0
T_8_19_sp4_h_l_3
T_7_19_sp4_v_t_38
T_7_21_lc_trk_g3_3
T_7_21_wire_logic_cluster/lc_6/in_0

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_12
T_18_7_sp12_v_t_23
T_7_19_sp12_h_l_0
T_8_19_sp4_h_l_3
T_7_19_sp4_v_t_38
T_7_22_lc_trk_g1_6
T_7_22_wire_logic_cluster/lc_7/in_0

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_4
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_15_sp12_v_t_23
T_6_21_sp4_v_t_39
T_3_25_sp4_h_l_7
T_2_25_sp4_v_t_42
T_1_29_lc_trk_g1_7
T_1_29_wire_logic_cluster/lc_3/in_3

T_18_0_wire_io_cluster/io_1/D_IN_0
T_18_0_span12_vert_4
T_7_3_sp12_h_l_0
T_6_3_sp12_v_t_23
T_6_15_sp12_v_t_23
T_6_21_sp4_v_t_39
T_3_25_sp4_h_l_7
T_2_25_sp4_v_t_42
T_2_29_sp4_v_t_42
T_1_30_lc_trk_g3_2
T_1_30_wire_logic_cluster/lc_0/in_3

End 

Net : un7_start_stop_0_a2
T_1_29_wire_logic_cluster/lc_3/out
T_0_30_lc_trk_g1_3
T_0_31_wire_rgba_drv/RGB1PWM

End 

