read -sv run_verilog_mid/adder_32b_17_77_4d9447dbeae161405b85720d8c0b82d2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_17_77_4d9447dbeae161405b85720d8c0b82d2_yosys.v
