// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Bert_layer_exp_generic_double_s_HH_
#define _Bert_layer_exp_generic_double_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_Bert_layer_add_12s_12ns_12_1_1.h"
#include "Bert_layer_Bert_layer_sub_54ns_54ns_54_1_1.h"
#include "Bert_layer_Bert_layer_sub_11ns_11ns_11_1_1.h"
#include "Bert_layer_Bert_layer_add_13ns_13ns_13_1_1.h"
#include "Bert_layer_Bert_layer_mul_71s_13s_71_5_1.h"
#include "Bert_layer_Bert_layer_sub_59ns_59ns_59_1_1.h"
#include "Bert_layer_Bert_layer_add_36ns_36ns_36_1_1.h"
#include "Bert_layer_Bert_layer_mul_36ns_43ns_79_2_1.h"
#include "Bert_layer_Bert_layer_add_44ns_44ns_44_1_1.h"
#include "Bert_layer_Bert_layer_mul_44ns_49ns_93_5_1.h"
#include "Bert_layer_Bert_layer_add_52ns_52ns_52_1_1.h"
#include "Bert_layer_Bert_layer_mul_50ns_50ns_100_5_1.h"
#include "Bert_layer_Bert_layer_add_58ns_58ns_58_1_1.h"
#include "Bert_layer_Bert_layer_add_107ns_107ns_107_1_1.h"
#include "Bert_layer_Bert_layer_add_106ns_106ns_106_1_1.h"
#include "Bert_layer_Bert_layer_add_13s_13s_13_1_1.h"
#include "Bert_layer_Bert_layer_add_11ns_11ns_11_1_1.h"
#include "Bert_layer_Bert_layer_mac_muladd_16ns_16s_19s_31_4_1.h"
#include "Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM.h"
#include "Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW.h"
#include "Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6.h"

namespace ap_rtl {

struct Bert_layer_exp_generic_double_s : public sc_module {
    // Port declarations 8
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<64> > x;
    sc_out< sc_lv<64> > ap_return;
    sc_signal< sc_logic > ap_var_for_const5;
    sc_signal< sc_lv<12> > ap_var_for_const0;
    sc_signal< sc_lv<54> > ap_var_for_const1;
    sc_signal< sc_lv<11> > ap_var_for_const2;
    sc_signal< sc_lv<13> > ap_var_for_const3;
    sc_signal< sc_lv<71> > ap_var_for_const4;
    sc_signal< sc_lv<58> > ap_var_for_const6;
    sc_signal< sc_lv<13> > ap_var_for_const7;


    // Module declarations
    Bert_layer_exp_generic_double_s(sc_module_name name);
    SC_HAS_PROCESS(Bert_layer_exp_generic_double_s);

    ~Bert_layer_exp_generic_double_s();

    sc_trace_file* mVcdFile;

    Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_58kbM* table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_U;
    Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_59_0lbW* table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U;
    Bert_layer_pow_generic_double_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_59_0mb6* table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_U;
    Bert_layer_Bert_layer_add_12s_12ns_12_1_1<1,1,12,12,12>* Bert_layer_add_12s_12ns_12_1_1_U3450;
    Bert_layer_Bert_layer_sub_54ns_54ns_54_1_1<1,1,54,54,54>* Bert_layer_sub_54ns_54ns_54_1_1_U3451;
    Bert_layer_Bert_layer_sub_11ns_11ns_11_1_1<1,1,11,11,11>* Bert_layer_sub_11ns_11ns_11_1_1_U3452;
    Bert_layer_Bert_layer_add_13ns_13ns_13_1_1<1,1,13,13,13>* Bert_layer_add_13ns_13ns_13_1_1_U3453;
    Bert_layer_Bert_layer_mul_71s_13s_71_5_1<1,5,71,13,71>* Bert_layer_mul_71s_13s_71_5_1_U3454;
    Bert_layer_Bert_layer_sub_59ns_59ns_59_1_1<1,1,59,59,59>* Bert_layer_sub_59ns_59ns_59_1_1_U3455;
    Bert_layer_Bert_layer_add_36ns_36ns_36_1_1<1,1,36,36,36>* Bert_layer_add_36ns_36ns_36_1_1_U3456;
    Bert_layer_Bert_layer_mul_36ns_43ns_79_2_1<1,2,36,43,79>* Bert_layer_mul_36ns_43ns_79_2_1_U3457;
    Bert_layer_Bert_layer_add_36ns_36ns_36_1_1<1,1,36,36,36>* Bert_layer_add_36ns_36ns_36_1_1_U3458;
    Bert_layer_Bert_layer_add_44ns_44ns_44_1_1<1,1,44,44,44>* Bert_layer_add_44ns_44ns_44_1_1_U3459;
    Bert_layer_Bert_layer_mul_44ns_49ns_93_5_1<1,5,44,49,93>* Bert_layer_mul_44ns_49ns_93_5_1_U3460;
    Bert_layer_Bert_layer_add_44ns_44ns_44_1_1<1,1,44,44,44>* Bert_layer_add_44ns_44ns_44_1_1_U3461;
    Bert_layer_Bert_layer_add_52ns_52ns_52_1_1<1,1,52,52,52>* Bert_layer_add_52ns_52ns_52_1_1_U3462;
    Bert_layer_Bert_layer_mul_50ns_50ns_100_5_1<1,5,50,50,100>* Bert_layer_mul_50ns_50ns_100_5_1_U3463;
    Bert_layer_Bert_layer_add_58ns_58ns_58_1_1<1,1,58,58,58>* Bert_layer_add_58ns_58ns_58_1_1_U3464;
    Bert_layer_Bert_layer_add_107ns_107ns_107_1_1<1,1,107,107,107>* Bert_layer_add_107ns_107ns_107_1_1_U3465;
    Bert_layer_Bert_layer_add_106ns_106ns_106_1_1<1,1,106,106,106>* Bert_layer_add_106ns_106ns_106_1_1_U3466;
    Bert_layer_Bert_layer_add_13s_13s_13_1_1<1,1,13,13,13>* Bert_layer_add_13s_13s_13_1_1_U3467;
    Bert_layer_Bert_layer_add_11ns_11ns_11_1_1<1,1,11,11,11>* Bert_layer_add_11ns_11ns_11_1_1_U3468;
    Bert_layer_Bert_layer_mac_muladd_16ns_16s_19s_31_4_1<1,4,16,16,19,31>* Bert_layer_mac_muladd_16ns_16s_19s_31_4_1_U3469;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter27;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
    sc_signal< sc_logic > table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
    sc_signal< sc_lv<58> > table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
    sc_signal< sc_lv<8> > table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
    sc_signal< sc_logic > table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
    sc_signal< sc_lv<26> > table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
    sc_signal< sc_lv<8> > table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address1;
    sc_signal< sc_logic > table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1;
    sc_signal< sc_lv<26> > table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q1;
    sc_signal< sc_lv<8> > table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0;
    sc_signal< sc_logic > table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0;
    sc_signal< sc_lv<42> > table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_q0;
    sc_signal< sc_lv<1> > p_Result_37_fu_265_p3;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter1_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter2_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter4_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter5_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter6_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter7_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter8_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter9_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter10_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter11_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter12_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter13_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter14_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter15_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter16_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter17_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter18_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter19_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter20_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter21_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter22_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter23_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter24_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter25_reg;
    sc_signal< sc_lv<1> > p_Result_37_reg_1118_pp0_iter26_reg;
    sc_signal< sc_lv<1> > x_is_NaN_fu_299_p2;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter1_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter2_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter3_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter4_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter5_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter6_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter7_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter8_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter9_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter10_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter11_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter12_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter13_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter14_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter15_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter16_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter17_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter18_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter19_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter20_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter21_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter22_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter23_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter24_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter25_reg;
    sc_signal< sc_lv<1> > x_is_NaN_reg_1123_pp0_iter26_reg;
    sc_signal< sc_lv<1> > x_is_inf_fu_311_p2;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter1_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter2_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter3_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter4_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter5_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter6_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter7_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter8_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter9_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter10_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter11_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter12_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter13_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter14_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter15_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter16_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter17_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter18_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter19_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter20_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter21_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter22_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter23_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter24_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter25_reg;
    sc_signal< sc_lv<1> > x_is_inf_reg_1130_pp0_iter26_reg;
    sc_signal< sc_lv<54> > select_ln253_fu_341_p3;
    sc_signal< sc_lv<54> > select_ln253_reg_1136;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter1_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter2_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter3_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter4_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter5_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter6_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter7_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter8_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter9_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter10_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter11_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter12_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter13_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter14_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter15_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter16_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter17_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter18_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter19_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter20_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter21_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter22_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter23_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter24_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter25_reg;
    sc_signal< sc_lv<54> > select_ln253_reg_1136_pp0_iter26_reg;
    sc_signal< sc_lv<1> > isNeg_fu_349_p3;
    sc_signal< sc_lv<1> > isNeg_reg_1142;
    sc_signal< sc_lv<12> > ush_fu_367_p3;
    sc_signal< sc_lv<12> > ush_reg_1148;
    sc_signal< sc_lv<1> > icmp_ln338_fu_375_p2;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln338_reg_1153_pp0_iter26_reg;
    sc_signal< sc_lv<1> > p_Result_38_reg_1161;
    sc_signal< sc_lv<1> > p_Result_38_reg_1161_pp0_iter2_reg;
    sc_signal< sc_lv<59> > trunc_ln657_fu_466_p1;
    sc_signal< sc_lv<59> > trunc_ln657_reg_1171;
    sc_signal< sc_lv<59> > trunc_ln657_reg_1171_pp0_iter2_reg;
    sc_signal< sc_lv<59> > trunc_ln657_reg_1171_pp0_iter3_reg;
    sc_signal< sc_lv<59> > trunc_ln657_reg_1171_pp0_iter4_reg;
    sc_signal< sc_lv<59> > trunc_ln657_reg_1171_pp0_iter5_reg;
    sc_signal< sc_lv<59> > trunc_ln657_reg_1171_pp0_iter6_reg;
    sc_signal< sc_lv<59> > trunc_ln657_reg_1171_pp0_iter7_reg;
    sc_signal< sc_lv<59> > trunc_ln657_reg_1171_pp0_iter8_reg;
    sc_signal< sc_lv<59> > trunc_ln657_reg_1171_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_fu_485_p2;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln1453_reg_1176_pp0_iter26_reg;
    sc_signal< sc_lv<13> > select_ln804_2_fu_541_p3;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter5_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter6_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter7_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter8_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter9_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter10_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter11_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter12_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter13_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter14_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter15_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter16_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter17_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter18_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter19_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter20_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter21_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter22_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter23_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter24_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter25_reg;
    sc_signal< sc_lv<13> > select_ln804_2_reg_1186_pp0_iter26_reg;
    sc_signal< sc_lv<58> > tmp_39_reg_1198;
    sc_signal< sc_lv<8> > p_Result_7_reg_1203;
    sc_signal< sc_lv<8> > p_Result_7_reg_1203_pp0_iter11_reg;
    sc_signal< sc_lv<8> > p_Result_7_reg_1203_pp0_iter12_reg;
    sc_signal< sc_lv<8> > p_Result_7_reg_1203_pp0_iter13_reg;
    sc_signal< sc_lv<8> > p_Result_7_reg_1203_pp0_iter14_reg;
    sc_signal< sc_lv<8> > p_Result_7_reg_1203_pp0_iter15_reg;
    sc_signal< sc_lv<8> > p_Result_7_reg_1203_pp0_iter16_reg;
    sc_signal< sc_lv<8> > p_Result_7_reg_1203_pp0_iter17_reg;
    sc_signal< sc_lv<8> > p_Result_7_reg_1203_pp0_iter18_reg;
    sc_signal< sc_lv<8> > p_Val2_34_reg_1208;
    sc_signal< sc_lv<8> > p_Val2_34_reg_1208_pp0_iter11_reg;
    sc_signal< sc_lv<8> > p_Val2_34_reg_1208_pp0_iter12_reg;
    sc_signal< sc_lv<8> > p_Val2_34_reg_1208_pp0_iter13_reg;
    sc_signal< sc_lv<8> > p_Val2_34_reg_1208_pp0_iter14_reg;
    sc_signal< sc_lv<8> > p_Val2_34_reg_1208_pp0_iter15_reg;
    sc_signal< sc_lv<8> > p_Val2_34_reg_1208_pp0_iter16_reg;
    sc_signal< sc_lv<8> > p_Val2_34_reg_1208_pp0_iter17_reg;
    sc_signal< sc_lv<8> > p_Val2_34_reg_1208_pp0_iter18_reg;
    sc_signal< sc_lv<8> > p_Val2_34_reg_1208_pp0_iter19_reg;
    sc_signal< sc_lv<8> > p_Val2_33_fu_600_p4;
    sc_signal< sc_lv<8> > p_Val2_33_reg_1215;
    sc_signal< sc_lv<8> > p_Val2_33_reg_1215_pp0_iter11_reg;
    sc_signal< sc_lv<35> > p_Val2_29_fu_610_p1;
    sc_signal< sc_lv<35> > p_Val2_29_reg_1220;
    sc_signal< sc_lv<36> > add_ln1146_15_fu_651_p2;
    sc_signal< sc_lv<36> > add_ln1146_15_reg_1235;
    sc_signal< sc_lv<36> > add_ln1146_15_reg_1235_pp0_iter12_reg;
    sc_signal< sc_lv<36> > add_ln1146_15_reg_1235_pp0_iter13_reg;
    sc_signal< sc_lv<26> > table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_load_1_reg_1241;
    sc_signal< sc_lv<43> > tmp_i_fu_657_p4;
    sc_signal< sc_lv<43> > tmp_i_reg_1246;
    sc_signal< sc_lv<43> > tmp_i_reg_1246_pp0_iter13_reg;
    sc_signal< sc_lv<20> > trunc_ln657_s_reg_1261;
    sc_signal< sc_lv<44> > add_ln657_11_fu_707_p2;
    sc_signal< sc_lv<44> > add_ln657_11_reg_1271;
    sc_signal< sc_lv<44> > add_ln657_11_reg_1271_pp0_iter15_reg;
    sc_signal< sc_lv<44> > add_ln657_11_reg_1271_pp0_iter16_reg;
    sc_signal< sc_lv<44> > add_ln657_11_reg_1271_pp0_iter17_reg;
    sc_signal< sc_lv<44> > add_ln657_11_reg_1271_pp0_iter18_reg;
    sc_signal< sc_lv<44> > add_ln657_11_reg_1271_pp0_iter19_reg;
    sc_signal< sc_lv<40> > tmp_40_reg_1277;
    sc_signal< sc_lv<40> > tmp_40_reg_1277_pp0_iter15_reg;
    sc_signal< sc_lv<40> > tmp_40_reg_1277_pp0_iter16_reg;
    sc_signal< sc_lv<40> > tmp_40_reg_1277_pp0_iter17_reg;
    sc_signal< sc_lv<40> > tmp_40_reg_1277_pp0_iter18_reg;
    sc_signal< sc_lv<40> > tmp_40_reg_1277_pp0_iter19_reg;
    sc_signal< sc_lv<36> > trunc_ln657_5_reg_1298;
    sc_signal< sc_lv<58> > table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load_reg_1303;
    sc_signal< sc_lv<58> > table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load_reg_1303_pp0_iter21_reg;
    sc_signal< sc_lv<58> > table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load_reg_1303_pp0_iter22_reg;
    sc_signal< sc_lv<58> > table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load_reg_1303_pp0_iter23_reg;
    sc_signal< sc_lv<58> > table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load_reg_1303_pp0_iter24_reg;
    sc_signal< sc_lv<58> > table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_load_reg_1303_pp0_iter25_reg;
    sc_signal< sc_lv<50> > lshr_ln662_3_reg_1308;
    sc_signal< sc_lv<50> > lshr_ln662_4_reg_1313;
    sc_signal< sc_lv<100> > grp_fu_816_p2;
    sc_signal< sc_lv<100> > mul_ln1072_13_reg_1328;
    sc_signal< sc_lv<100> > mul_ln1072_13_reg_1328_pp0_iter26_reg;
    sc_signal< sc_lv<57> > trunc_ln1146_fu_838_p1;
    sc_signal< sc_lv<57> > trunc_ln1146_reg_1334;
    sc_signal< sc_lv<107> > add_ln1146_14_fu_842_p2;
    sc_signal< sc_lv<107> > add_ln1146_14_reg_1339;
    sc_signal< sc_lv<1> > tmp_14_reg_1344;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_lv<64> > zext_ln492_6_fu_624_p1;
    sc_signal< sc_lv<64> > zext_ln492_7_fu_629_p1;
    sc_signal< sc_lv<64> > zext_ln492_8_fu_688_p1;
    sc_signal< sc_lv<64> > zext_ln492_fu_744_p1;
    sc_signal< sc_lv<64> > p_Val2_s_fu_261_p1;
    sc_signal< sc_lv<11> > p_Repl2_13_fu_273_p4;
    sc_signal< sc_lv<52> > p_Repl2_s_fu_283_p1;
    sc_signal< sc_lv<1> > icmp_ln209_fu_287_p2;
    sc_signal< sc_lv<1> > icmp_ln18_fu_293_p2;
    sc_signal< sc_lv<1> > icmp_ln828_fu_305_p2;
    sc_signal< sc_lv<12> > m_exp_fu_321_p1;
    sc_signal< sc_lv<54> > p_Result_s_fu_327_p3;
    sc_signal< sc_lv<54> > sub_ln657_fu_335_p2;
    sc_signal< sc_lv<12> > m_exp_fu_321_p2;
    sc_signal< sc_lv<11> > sub_ln1311_fu_357_p1;
    sc_signal< sc_lv<11> > sub_ln1311_fu_357_p2;
    sc_signal< sc_lv<12> > sext_ln1311_fu_363_p1;
    sc_signal< sc_lv<61> > p_Val2_30_fu_381_p3;
    sc_signal< sc_lv<32> > sh_prom_i_i371_cast_cast_cast_cast_cast_fu_392_p1;
    sc_signal< sc_lv<71> > sext_ln1308_fu_388_p1;
    sc_signal< sc_lv<71> > sh_prom_i_i371_cast_cast_cast_cast_cast_cast_fu_395_p1;
    sc_signal< sc_lv<71> > ashr_ln1287_fu_399_p2;
    sc_signal< sc_lv<71> > shl_ln1253_fu_405_p2;
    sc_signal< sc_lv<71> > p_Val2_24_fu_411_p3;
    sc_signal< sc_lv<64> > trunc_ln7_fu_418_p4;
    sc_signal< sc_lv<64> > sh_prom_i_i351_cast_cast_cast_cast_cast_cast_fu_428_p1;
    sc_signal< sc_lv<16> > trunc_ln662_6_fu_444_p4;
    sc_signal< sc_lv<64> > shl_ln1253_1_fu_432_p2;
    sc_signal< sc_lv<64> > ashr_ln1287_1_fu_438_p2;
    sc_signal< sc_lv<64> > select_ln1322_fu_470_p3;
    sc_signal< sc_lv<71> > shl_ln682_14_fu_477_p3;
    sc_signal< sc_lv<19> > shl_ln682_12_fu_491_p3;
    sc_signal< sc_lv<31> > grp_fu_1107_p3;
    sc_signal< sc_lv<18> > trunc_ln805_fu_518_p1;
    sc_signal< sc_lv<13> > add_ln649_fu_527_p1;
    sc_signal< sc_lv<13> > trunc_ln_fu_502_p4;
    sc_signal< sc_lv<1> > icmp_ln805_fu_521_p2;
    sc_signal< sc_lv<13> > add_ln649_fu_527_p2;
    sc_signal< sc_lv<1> > p_Result_30_fu_511_p3;
    sc_signal< sc_lv<13> > select_ln804_fu_533_p3;
    sc_signal< sc_lv<71> > grp_fu_552_p2;
    sc_signal< sc_lv<59> > p_Val2_28_fu_575_p1;
    sc_signal< sc_lv<59> > p_Val2_28_fu_575_p2;
    sc_signal< sc_lv<8> > p_Result_i_fu_614_p4;
    sc_signal< sc_lv<10> > lshr_ln_fu_634_p4;
    sc_signal< sc_lv<36> > add_ln1146_15_fu_651_p0;
    sc_signal< sc_lv<36> > add_ln1146_15_fu_651_p1;
    sc_signal< sc_lv<36> > grp_fu_672_p0;
    sc_signal< sc_lv<43> > grp_fu_672_p1;
    sc_signal< sc_lv<79> > grp_fu_672_p2;
    sc_signal< sc_lv<36> > add_ln657_fu_698_p0;
    sc_signal< sc_lv<36> > add_ln657_fu_698_p2;
    sc_signal< sc_lv<44> > add_ln657_11_fu_707_p0;
    sc_signal< sc_lv<44> > add_ln657_11_fu_707_p1;
    sc_signal< sc_lv<49> > lshr_ln662_s_fu_723_p4;
    sc_signal< sc_lv<44> > grp_fu_738_p0;
    sc_signal< sc_lv<49> > grp_fu_738_p1;
    sc_signal< sc_lv<93> > grp_fu_738_p2;
    sc_signal< sc_lv<51> > and_ln1_fu_758_p5;
    sc_signal< sc_lv<44> > add_ln657_13_fu_775_p0;
    sc_signal< sc_lv<44> > add_ln657_13_fu_775_p2;
    sc_signal< sc_lv<52> > add_ln657_12_fu_784_p0;
    sc_signal< sc_lv<52> > add_ln657_12_fu_784_p1;
    sc_signal< sc_lv<52> > add_ln657_12_fu_784_p2;
    sc_signal< sc_lv<50> > grp_fu_816_p0;
    sc_signal< sc_lv<50> > grp_fu_816_p1;
    sc_signal< sc_lv<58> > add_ln1146_fu_822_p2;
    sc_signal< sc_lv<107> > add_ln1146_14_fu_842_p0;
    sc_signal< sc_lv<107> > add_ln1146_14_fu_842_p1;
    sc_signal< sc_lv<1> > xor_ln936_fu_856_p2;
    sc_signal< sc_lv<1> > x_is_pinf_fu_861_p2;
    sc_signal< sc_lv<1> > or_ln214_fu_866_p2;
    sc_signal< sc_lv<64> > select_ln214_fu_871_p3;
    sc_signal< sc_lv<106> > add_ln662_fu_900_p0;
    sc_signal< sc_lv<106> > add_ln662_fu_900_p1;
    sc_signal< sc_lv<13> > add_ln23_fu_906_p2;
    sc_signal< sc_lv<13> > select_ln332_fu_911_p3;
    sc_signal< sc_lv<3> > tmp_15_fu_917_p4;
    sc_signal< sc_lv<1> > icmp_ln844_fu_927_p2;
    sc_signal< sc_lv<1> > tmp_16_fu_938_p3;
    sc_signal< sc_lv<106> > add_ln662_fu_900_p2;
    sc_signal< sc_lv<52> > tmp_fu_959_p4;
    sc_signal< sc_lv<52> > tmp_s_fu_968_p4;
    sc_signal< sc_lv<11> > p_Result_34_fu_989_p1;
    sc_signal< sc_lv<11> > p_Result_34_fu_989_p2;
    sc_signal< sc_lv<52> > p_Repl2_14_fu_978_p3;
    sc_signal< sc_lv<64> > p_Result_36_fu_995_p4;
    sc_signal< sc_lv<1> > or_ln214_1_fu_878_p2;
    sc_signal< sc_lv<1> > or_ln338_fu_933_p2;
    sc_signal< sc_lv<1> > xor_ln338_fu_1020_p2;
    sc_signal< sc_lv<1> > and_ln338_fu_1015_p2;
    sc_signal< sc_lv<1> > and_ln844_fu_1025_p2;
    sc_signal< sc_lv<1> > or_ln844_fu_1031_p2;
    sc_signal< sc_lv<1> > xor_ln214_fu_1009_p2;
    sc_signal< sc_lv<1> > sel_tmp5_fu_1037_p2;
    sc_signal< sc_lv<64> > select_ln339_fu_945_p3;
    sc_signal< sc_lv<64> > bitcast_ln514_fu_1005_p1;
    sc_signal< sc_lv<64> > select_ln214_1_fu_882_p3;
    sc_signal< sc_lv<64> > sel_tmp6_fu_1043_p3;
    sc_signal< sc_lv<1> > xor_ln338_1_fu_1059_p2;
    sc_signal< sc_lv<1> > or_ln844_1_fu_1070_p2;
    sc_signal< sc_lv<1> > and_ln338_1_fu_1065_p2;
    sc_signal< sc_lv<1> > xor_ln844_fu_1075_p2;
    sc_signal< sc_lv<1> > or_ln844_2_fu_1081_p2;
    sc_signal< sc_lv<1> > tmp19_fu_1087_p2;
    sc_signal< sc_lv<1> > icmp_ln848_fu_953_p2;
    sc_signal< sc_lv<1> > sel_tmp16_fu_1093_p2;
    sc_signal< sc_lv<64> > select_ln214_2_fu_1051_p3;
    sc_signal< sc_lv<16> > grp_fu_1107_p0;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0_0to26;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<79> > grp_fu_672_p00;
    sc_signal< sc_lv<79> > grp_fu_672_p10;
    sc_signal< sc_lv<93> > grp_fu_738_p00;
    sc_signal< sc_lv<93> > grp_fu_738_p10;
    sc_signal< sc_lv<100> > grp_fu_816_p00;
    sc_signal< sc_lv<100> > grp_fu_816_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<11> ap_const_lv11_7FF;
    static const sc_lv<52> ap_const_lv52_0;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<7> ap_const_lv7_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_46;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<18> ap_const_lv18_20000;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<71> ap_const_lv71_58B90BFBE8E7BCD5E4;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_33;
    static const sc_lv<32> ap_const_lv32_3A;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_32;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_2A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_3B;
    static const sc_lv<32> ap_const_lv32_4E;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_39;
    static const sc_lv<32> ap_const_lv32_5C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<58> ap_const_lv58_10;
    static const sc_lv<49> ap_const_lv49_0;
    static const sc_lv<32> ap_const_lv32_6A;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<64> ap_const_lv64_7FFFFFFFFFFFFFFF;
    static const sc_lv<64> ap_const_lv64_7FF0000000000000;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<13> ap_const_lv13_1FFF;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<13> ap_const_lv13_1C02;
    static const sc_lv<32> ap_const_lv32_36;
    static const sc_lv<32> ap_const_lv32_69;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<31> ap_const_lv31_5C55;
    // Thread declarations
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_clk_no_reset_();
    void thread_add_ln1146_14_fu_842_p0();
    void thread_add_ln1146_14_fu_842_p1();
    void thread_add_ln1146_15_fu_651_p0();
    void thread_add_ln1146_15_fu_651_p1();
    void thread_add_ln649_fu_527_p1();
    void thread_add_ln657_11_fu_707_p0();
    void thread_add_ln657_11_fu_707_p1();
    void thread_add_ln657_12_fu_784_p0();
    void thread_add_ln657_12_fu_784_p1();
    void thread_add_ln657_13_fu_775_p0();
    void thread_add_ln657_fu_698_p0();
    void thread_add_ln662_fu_900_p0();
    void thread_add_ln662_fu_900_p1();
    void thread_and_ln1_fu_758_p5();
    void thread_and_ln338_1_fu_1065_p2();
    void thread_and_ln338_fu_1015_p2();
    void thread_and_ln844_fu_1025_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter9();
    void thread_ap_block_state11_pp0_stage0_iter10();
    void thread_ap_block_state12_pp0_stage0_iter11();
    void thread_ap_block_state13_pp0_stage0_iter12();
    void thread_ap_block_state14_pp0_stage0_iter13();
    void thread_ap_block_state15_pp0_stage0_iter14();
    void thread_ap_block_state16_pp0_stage0_iter15();
    void thread_ap_block_state17_pp0_stage0_iter16();
    void thread_ap_block_state18_pp0_stage0_iter17();
    void thread_ap_block_state19_pp0_stage0_iter18();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state20_pp0_stage0_iter19();
    void thread_ap_block_state21_pp0_stage0_iter20();
    void thread_ap_block_state22_pp0_stage0_iter21();
    void thread_ap_block_state23_pp0_stage0_iter22();
    void thread_ap_block_state24_pp0_stage0_iter23();
    void thread_ap_block_state25_pp0_stage0_iter24();
    void thread_ap_block_state26_pp0_stage0_iter25();
    void thread_ap_block_state27_pp0_stage0_iter26();
    void thread_ap_block_state28_pp0_stage0_iter27();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_block_state7_pp0_stage0_iter6();
    void thread_ap_block_state8_pp0_stage0_iter7();
    void thread_ap_block_state9_pp0_stage0_iter8();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_reg_pp0_iter0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp0_0to26();
    void thread_ap_ready();
    void thread_ap_reset_idle_pp0();
    void thread_ap_return();
    void thread_ashr_ln1287_1_fu_438_p2();
    void thread_ashr_ln1287_fu_399_p2();
    void thread_bitcast_ln514_fu_1005_p1();
    void thread_grp_fu_1107_p0();
    void thread_grp_fu_672_p0();
    void thread_grp_fu_672_p00();
    void thread_grp_fu_672_p1();
    void thread_grp_fu_672_p10();
    void thread_grp_fu_738_p0();
    void thread_grp_fu_738_p00();
    void thread_grp_fu_738_p1();
    void thread_grp_fu_738_p10();
    void thread_grp_fu_816_p0();
    void thread_grp_fu_816_p00();
    void thread_grp_fu_816_p1();
    void thread_grp_fu_816_p10();
    void thread_icmp_ln1453_fu_485_p2();
    void thread_icmp_ln18_fu_293_p2();
    void thread_icmp_ln209_fu_287_p2();
    void thread_icmp_ln338_fu_375_p2();
    void thread_icmp_ln805_fu_521_p2();
    void thread_icmp_ln828_fu_305_p2();
    void thread_icmp_ln844_fu_927_p2();
    void thread_icmp_ln848_fu_953_p2();
    void thread_isNeg_fu_349_p3();
    void thread_lshr_ln662_s_fu_723_p4();
    void thread_lshr_ln_fu_634_p4();
    void thread_m_exp_fu_321_p1();
    void thread_or_ln214_1_fu_878_p2();
    void thread_or_ln214_fu_866_p2();
    void thread_or_ln338_fu_933_p2();
    void thread_or_ln844_1_fu_1070_p2();
    void thread_or_ln844_2_fu_1081_p2();
    void thread_or_ln844_fu_1031_p2();
    void thread_p_Repl2_13_fu_273_p4();
    void thread_p_Repl2_14_fu_978_p3();
    void thread_p_Repl2_s_fu_283_p1();
    void thread_p_Result_30_fu_511_p3();
    void thread_p_Result_34_fu_989_p1();
    void thread_p_Result_36_fu_995_p4();
    void thread_p_Result_37_fu_265_p3();
    void thread_p_Result_i_fu_614_p4();
    void thread_p_Result_s_fu_327_p3();
    void thread_p_Val2_24_fu_411_p3();
    void thread_p_Val2_28_fu_575_p1();
    void thread_p_Val2_29_fu_610_p1();
    void thread_p_Val2_30_fu_381_p3();
    void thread_p_Val2_33_fu_600_p4();
    void thread_p_Val2_s_fu_261_p1();
    void thread_sel_tmp16_fu_1093_p2();
    void thread_sel_tmp5_fu_1037_p2();
    void thread_sel_tmp6_fu_1043_p3();
    void thread_select_ln1322_fu_470_p3();
    void thread_select_ln214_1_fu_882_p3();
    void thread_select_ln214_2_fu_1051_p3();
    void thread_select_ln214_fu_871_p3();
    void thread_select_ln253_fu_341_p3();
    void thread_select_ln332_fu_911_p3();
    void thread_select_ln339_fu_945_p3();
    void thread_select_ln804_2_fu_541_p3();
    void thread_select_ln804_fu_533_p3();
    void thread_sext_ln1308_fu_388_p1();
    void thread_sext_ln1311_fu_363_p1();
    void thread_sh_prom_i_i351_cast_cast_cast_cast_cast_cast_fu_428_p1();
    void thread_sh_prom_i_i371_cast_cast_cast_cast_cast_cast_fu_395_p1();
    void thread_sh_prom_i_i371_cast_cast_cast_cast_cast_fu_392_p1();
    void thread_shl_ln1253_1_fu_432_p2();
    void thread_shl_ln1253_fu_405_p2();
    void thread_shl_ln682_12_fu_491_p3();
    void thread_shl_ln682_14_fu_477_p3();
    void thread_sub_ln1311_fu_357_p1();
    void thread_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_address0();
    void thread_table_exp_Z1_ap_ufixed_58_1_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0();
    void thread_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0();
    void thread_table_f_Z2_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0();
    void thread_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address0();
    void thread_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_address1();
    void thread_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce0();
    void thread_table_f_Z3_ap_ufixed_59_0_ap_q_mode_5_ap_o_mode_3_0_array_V_ce1();
    void thread_tmp19_fu_1087_p2();
    void thread_tmp_15_fu_917_p4();
    void thread_tmp_16_fu_938_p3();
    void thread_tmp_fu_959_p4();
    void thread_tmp_i_fu_657_p4();
    void thread_tmp_s_fu_968_p4();
    void thread_trunc_ln1146_fu_838_p1();
    void thread_trunc_ln657_fu_466_p1();
    void thread_trunc_ln662_6_fu_444_p4();
    void thread_trunc_ln7_fu_418_p4();
    void thread_trunc_ln805_fu_518_p1();
    void thread_trunc_ln_fu_502_p4();
    void thread_ush_fu_367_p3();
    void thread_x_is_NaN_fu_299_p2();
    void thread_x_is_inf_fu_311_p2();
    void thread_x_is_pinf_fu_861_p2();
    void thread_xor_ln214_fu_1009_p2();
    void thread_xor_ln338_1_fu_1059_p2();
    void thread_xor_ln338_fu_1020_p2();
    void thread_xor_ln844_fu_1075_p2();
    void thread_xor_ln936_fu_856_p2();
    void thread_zext_ln492_6_fu_624_p1();
    void thread_zext_ln492_7_fu_629_p1();
    void thread_zext_ln492_8_fu_688_p1();
    void thread_zext_ln492_fu_744_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
