Warning (10268): Verilog HDL information at dds.v(213): always construct contains both blocking and non-blocking assignments File: E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v Line: 213
Warning (10268): Verilog HDL information at dds.v(293): always construct contains both blocking and non-blocking assignments File: E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v Line: 293
