$date
	Sun Dec  3 19:53:23 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CLA_16bit_tb $end
$var wire 16 ! S [15:0] $end
$var wire 1 " Ovf $end
$var wire 1 # Cout $end
$var reg 16 $ A [15:0] $end
$var reg 16 % B [15:0] $end
$var reg 1 & mode $end
$scope module dut $end
$var wire 16 ' A [15:0] $end
$var wire 16 ( B [15:0] $end
$var wire 1 & Mode $end
$var wire 1 " OVF $end
$var wire 1 ) s16 $end
$var wire 1 * s17 $end
$var wire 1 + s18 $end
$var wire 1 , s19 $end
$var wire 1 - s20 $end
$var wire 1 . s22 $end
$var wire 1 / s23 $end
$var wire 1 0 s24 $end
$var wire 1 1 s25 $end
$var wire 1 2 s27 $end
$var wire 1 3 s28 $end
$var wire 1 4 s29 $end
$var wire 1 5 s30 $end
$var wire 1 6 s32 $end
$var wire 1 7 s33 $end
$var wire 1 8 s34 $end
$var wire 1 9 s35 $end
$var wire 1 : s31 $end
$var wire 1 ; s26 $end
$var wire 1 < s21 $end
$var wire 1 = S15_temp $end
$var wire 16 > S [15:0] $end
$var wire 1 # Cout $end
$scope module 4_bit_lookahead_adder_i0 $end
$var wire 1 ? S0 $end
$var wire 1 @ S1 $end
$var wire 1 A S2 $end
$var wire 1 B S3 $end
$var wire 1 C a0 $end
$var wire 1 D a1 $end
$var wire 1 E a2 $end
$var wire 1 F a3 $end
$var wire 1 , b0 $end
$var wire 1 + b1 $end
$var wire 1 * b2 $end
$var wire 1 ) b3 $end
$var wire 1 - c0 $end
$var wire 1 G s10 $end
$var wire 1 H s11 $end
$var wire 1 I s4 $end
$var wire 1 J s5 $end
$var wire 1 K s6 $end
$var wire 1 L s7 $end
$var wire 1 M s8 $end
$var wire 1 N s9 $end
$var wire 1 O s14 $end
$var wire 1 P s13 $end
$var wire 1 Q s12 $end
$var wire 1 < C4 $end
$scope module 4_bit_carry_lookahead_i0 $end
$var wire 1 - C0 $end
$var wire 1 O C1 $end
$var wire 1 P C2 $end
$var wire 1 Q C3 $end
$var wire 1 < C4 $end
$var wire 1 K G0 $end
$var wire 1 L G1 $end
$var wire 1 J G2 $end
$var wire 1 I G3 $end
$var wire 1 H P0 $end
$var wire 1 G P1 $end
$var wire 1 N P2 $end
$var wire 1 M P3 $end
$upscope $end
$upscope $end
$scope module 4_bit_lookahead_adder_i1 $end
$var wire 1 R S0 $end
$var wire 1 S S1 $end
$var wire 1 T S2 $end
$var wire 1 U S3 $end
$var wire 1 V a0 $end
$var wire 1 W a1 $end
$var wire 1 X a2 $end
$var wire 1 Y a3 $end
$var wire 1 1 b0 $end
$var wire 1 0 b1 $end
$var wire 1 / b2 $end
$var wire 1 . b3 $end
$var wire 1 < c0 $end
$var wire 1 Z s10 $end
$var wire 1 [ s11 $end
$var wire 1 \ s4 $end
$var wire 1 ] s5 $end
$var wire 1 ^ s6 $end
$var wire 1 _ s7 $end
$var wire 1 ` s8 $end
$var wire 1 a s9 $end
$var wire 1 b s14 $end
$var wire 1 c s13 $end
$var wire 1 d s12 $end
$var wire 1 ; C4 $end
$scope module 4_bit_carry_lookahead_i0 $end
$var wire 1 < C0 $end
$var wire 1 b C1 $end
$var wire 1 c C2 $end
$var wire 1 d C3 $end
$var wire 1 ; C4 $end
$var wire 1 ^ G0 $end
$var wire 1 _ G1 $end
$var wire 1 ] G2 $end
$var wire 1 \ G3 $end
$var wire 1 [ P0 $end
$var wire 1 Z P1 $end
$var wire 1 a P2 $end
$var wire 1 ` P3 $end
$upscope $end
$upscope $end
$scope module 4_bit_lookahead_adder_i2 $end
$var wire 1 e S0 $end
$var wire 1 f S1 $end
$var wire 1 g S2 $end
$var wire 1 h S3 $end
$var wire 1 i a0 $end
$var wire 1 j a1 $end
$var wire 1 k a2 $end
$var wire 1 l a3 $end
$var wire 1 5 b0 $end
$var wire 1 4 b1 $end
$var wire 1 3 b2 $end
$var wire 1 2 b3 $end
$var wire 1 ; c0 $end
$var wire 1 m s10 $end
$var wire 1 n s11 $end
$var wire 1 o s4 $end
$var wire 1 p s5 $end
$var wire 1 q s6 $end
$var wire 1 r s7 $end
$var wire 1 s s8 $end
$var wire 1 t s9 $end
$var wire 1 u s14 $end
$var wire 1 v s13 $end
$var wire 1 w s12 $end
$var wire 1 : C4 $end
$scope module 4_bit_carry_lookahead_i0 $end
$var wire 1 ; C0 $end
$var wire 1 u C1 $end
$var wire 1 v C2 $end
$var wire 1 w C3 $end
$var wire 1 : C4 $end
$var wire 1 q G0 $end
$var wire 1 r G1 $end
$var wire 1 p G2 $end
$var wire 1 o G3 $end
$var wire 1 n P0 $end
$var wire 1 m P1 $end
$var wire 1 t P2 $end
$var wire 1 s P3 $end
$upscope $end
$upscope $end
$scope module 4_bit_lookahead_adder_i3 $end
$var wire 1 x S0 $end
$var wire 1 y S1 $end
$var wire 1 z S2 $end
$var wire 1 = S3 $end
$var wire 1 { a0 $end
$var wire 1 | a1 $end
$var wire 1 } a2 $end
$var wire 1 ~ a3 $end
$var wire 1 9 b0 $end
$var wire 1 8 b1 $end
$var wire 1 7 b2 $end
$var wire 1 6 b3 $end
$var wire 1 : c0 $end
$var wire 1 !" s10 $end
$var wire 1 "" s11 $end
$var wire 1 #" s4 $end
$var wire 1 $" s5 $end
$var wire 1 %" s6 $end
$var wire 1 &" s7 $end
$var wire 1 '" s8 $end
$var wire 1 (" s9 $end
$var wire 1 )" s14 $end
$var wire 1 *" s13 $end
$var wire 1 +" s12 $end
$var wire 1 # C4 $end
$scope module 4_bit_carry_lookahead_i0 $end
$var wire 1 : C0 $end
$var wire 1 )" C1 $end
$var wire 1 *" C2 $end
$var wire 1 +" C3 $end
$var wire 1 # C4 $end
$var wire 1 %" G0 $end
$var wire 1 &" G1 $end
$var wire 1 $" G2 $end
$var wire 1 #" G3 $end
$var wire 1 "" P0 $end
$var wire 1 !" P1 $end
$var wire 1 (" P2 $end
$var wire 1 '" P3 $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
b0 >
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
b0 (
b0 '
0&
b0 %
b0 $
0#
0"
b0 !
$end
#10
1T
1c
1@
1b
1G
1Z
1^
1B
1?
b1001011 !
b1001011 >
0R
1+
10
11
1M
1H
0[
1F
1C
1V
b110010 %
b110010 (
b11001 $
b11001 '
#20
1R
0T
1<
0c
1Q
1B
1U
1S
1e
1f
1g
1h
1=
1z
1y
1x
1O
1P
1@
0A
1I
0M
1`
0Z
1n
1m
1t
1s
1'"
1("
1!"
1""
b1111111110111010 !
b1111111110111010 >
0?
1L
0G
1N
1)
1,
1.
00
15
14
13
12
16
17
18
19
1-
1D
0C
1E
1&
b1100100 %
b1100100 (
b11110 $
b11110 '
#30
0R
0B
0<
0Q
0P
0S
0U
0e
0f
0g
0h
0=
0z
0y
0x
0O
0A
0b
0L
1G
0`
0n
0m
0t
0s
0'"
0("
0!"
0""
b11 !
b11 >
1?
0I
0N
0^
0)
0+
0.
01
05
04
03
02
06
07
08
09
0-
0F
0E
0V
0&
b1 %
b1 (
b10 $
b10 '
#40
1"
1=
1+"
1*"
0?
0H
1$"
1&"
0@
0y
b1100000000000000 !
b1100000000000000 >
1z
0,
17
18
0G
0!"
0("
0D
1|
1}
b110000000000000 %
b110000000000000 (
b110000000000000 $
b110000000000000 '
#50
0"
1#
1#"
b1100000000000000 !
b1100000000000000 >
1=
16
0'"
1~
b1110000000000000 %
b1110000000000000 (
b1110000000000000 $
b1110000000000000 '
#60
1"
0=
0+"
1)"
0&"
1!"
1%"
0x
b100000000000000 !
b100000000000000 >
1z
07
08
19
0""
0$"
0("
1{
0}
b1001000000000000 %
b1001000000000000 (
b1011000000000000 $
b1011000000000000 '
#70
1=
1+"
1w
1:
1u
1v
1d
1;
1b
1c
1Q
1P
1<
0#
1*"
1O
0y
1"
0B
0A
0@
0U
0T
0S
0R
0e
0f
0g
0h
0z
1)"
0x
1M
1N
1G
1H
1`
1a
1Z
1[
1n
1m
1t
1s
1("
b1000000000000000 !
b1000000000000000 >
0?
0#"
0%"
1""
1)
1*
1+
1,
1.
1/
10
11
15
14
13
12
06
17
18
1-
0~
0|
0{
1&
b1000000000000000 %
b1000000000000000 (
b0 $
b0 '
#80
1#
0"
b0 !
b0 >
0=
1'"
1~
b1000000000000000 $
b1000000000000000 '
#90
1"
0+"
0*"
0)"
0=
1x
1#"
0'"
0""
1y
b111000000000000 !
b111000000000000 >
1z
16
07
08
09
0&"
1!"
0$"
1("
1|
1}
b111000000000000 %
b111000000000000 (
b1110000000000000 $
b1110000000000000 '
#100
1h
0w
1f
1g
0:
1U
0u
0v
0d
1e
1B
1S
1T
0;
0Q
1A
0+"
0b
0c
0P
0*"
1R
0)"
0<
0#
1@
1x
0"
0G
1""
1?
1=
1y
b1111111111111111 !
b1111111111111111 >
1z
0+
17
18
19
1K
0H
0#"
1'"
1!"
1("
1C
0~
0|
0}
b10 %
b10 (
b1 $
b1 '
#110
