// -----------------------------------------------------------------------------
// (c) Copyright 2010 Cadence Design Systems, Inc. All rights reserved worldwide.
// -----------------------------------------------------------------------------

// HDL file for Lib - Stimulator_Model ,Cell - Digital_Stimulus_ST, View - functional
-amscompilefile "file:${IC_INVOKE_DIR}/Stimulator_Model/Digital_Stimulus_ST/functional/verilog.v lib:Stimulator_Model cell:Digital_Stimulus_ST view:functional"

// Create required libraries 
-makelib Stimulator_TestBench 
-endlib 
