Loading plugins phase: Elapsed time ==> 0s.914ms
Initializing data phase: Elapsed time ==> 4s.872ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\Design01.cyprj -d CY8C5568AXI-060 -s C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 7s.330ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.236ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Oct 19 12:27:42 2012


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Oct 19 12:27:42 2012

Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_10\PrISM_v2_10.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'
Flattening file 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1090, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1099, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1099, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1356, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1391, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1503, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1559, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\..\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v (line 1560, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Oct 19 12:27:43 2012

Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_10\PrISM_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Oct 19 12:27:46 2012

Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\PrISM_v2_10\PrISM_v2_10.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_20\B_UART_v2_20.v'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	Net_555
	Net_556
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_550
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\


Deleted 27 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing Net_409 to tmpOE__Pin_12_net_0
Aliasing Net_422 to tmpOE__Pin_12_net_0
Aliasing \PrISM_3:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_3:compare_type1\ to \PrISM_3:compare_type0\
Aliasing one to tmpOE__Pin_12_net_0
Aliasing Net_431 to tmpOE__Pin_12_net_0
Aliasing \PrISM_3:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_3:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing Net_433 to \PrISM_3:compare_type0\
Aliasing zero to \PrISM_3:compare_type0\
Aliasing Net_440 to tmpOE__Pin_12_net_0
Aliasing Net_449 to tmpOE__Pin_12_net_0
Aliasing Net_458 to tmpOE__Pin_12_net_0
Aliasing Net_411 to \PrISM_3:compare_type0\
Aliasing Net_424 to \PrISM_3:compare_type0\
Aliasing Net_460 to \PrISM_3:compare_type0\
Aliasing Net_451 to \PrISM_3:compare_type0\
Aliasing \PrISM_6:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_6:compare_type0\ to \PrISM_3:compare_type0\
Aliasing \PrISM_6:compare_type1\ to \PrISM_3:compare_type0\
Aliasing \PrISM_6:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_6:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_10_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_9_net_0 to tmpOE__Pin_12_net_0
Aliasing \PrISM_5:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_5:compare_type0\ to \PrISM_3:compare_type0\
Aliasing \PrISM_5:compare_type1\ to \PrISM_3:compare_type0\
Aliasing \PrISM_5:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_5:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_8_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_7_net_0 to tmpOE__Pin_12_net_0
Aliasing \PrISM_4:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_4:compare_type0\ to \PrISM_3:compare_type0\
Aliasing \PrISM_4:compare_type1\ to \PrISM_3:compare_type0\
Aliasing \PrISM_4:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_4:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing Net_442 to \PrISM_3:compare_type0\
Aliasing tmpOE__Pin_6_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_5_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_11_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_4_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_3_net_0 to tmpOE__Pin_12_net_0
Aliasing \PrISM_2:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_2:compare_type0\ to \PrISM_3:compare_type0\
Aliasing \PrISM_2:compare_type1\ to \PrISM_3:compare_type0\
Aliasing \PrISM_2:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_2:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing \USBUART_1:tmpOE__Dm_net_0\ to tmpOE__Pin_12_net_0
Aliasing \USBUART_1:tmpOE__Dp_1_net_0\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_1:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_1:compare_type0\ to \PrISM_3:compare_type0\
Aliasing \PrISM_1:compare_type1\ to \PrISM_3:compare_type0\
Aliasing \PrISM_1:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_1:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_2_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_1_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_13_net_0 to tmpOE__Pin_12_net_0
Aliasing \PrISM_7:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_7:compare_type0\ to \PrISM_3:compare_type0\
Aliasing \PrISM_7:compare_type1\ to \PrISM_3:compare_type0\
Aliasing Net_483 to tmpOE__Pin_12_net_0
Aliasing \PrISM_7:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_7:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing Net_485 to \PrISM_3:compare_type0\
Aliasing tmpOE__Pin_14_net_0 to tmpOE__Pin_12_net_0
Aliasing \PrISM_8:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_8:compare_type0\ to \PrISM_3:compare_type0\
Aliasing \PrISM_8:compare_type1\ to \PrISM_3:compare_type0\
Aliasing Net_491 to tmpOE__Pin_12_net_0
Aliasing \PrISM_8:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_8:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing Net_493 to \PrISM_3:compare_type0\
Aliasing tmpOE__Pin_15_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_16_net_0 to tmpOE__Pin_12_net_0
Aliasing \PrISM_9:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_9:compare_type0\ to \PrISM_3:compare_type0\
Aliasing \PrISM_9:compare_type1\ to \PrISM_3:compare_type0\
Aliasing Net_498 to tmpOE__Pin_12_net_0
Aliasing \PrISM_9:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_9:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing Net_500 to \PrISM_3:compare_type0\
Aliasing tmpOE__Pin_17_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_18_net_0 to tmpOE__Pin_12_net_0
Aliasing \PrISM_10:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_10:compare_type0\ to \PrISM_3:compare_type0\
Aliasing \PrISM_10:compare_type1\ to \PrISM_3:compare_type0\
Aliasing Net_505 to tmpOE__Pin_12_net_0
Aliasing \PrISM_10:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_10:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing Net_507 to \PrISM_3:compare_type0\
Aliasing tmpOE__Pin_19_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_20_net_0 to tmpOE__Pin_12_net_0
Aliasing \PrISM_11:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_11:compare_type0\ to \PrISM_3:compare_type0\
Aliasing \PrISM_11:compare_type1\ to \PrISM_3:compare_type0\
Aliasing Net_512 to tmpOE__Pin_12_net_0
Aliasing \PrISM_11:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_11:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing Net_514 to \PrISM_3:compare_type0\
Aliasing tmpOE__Pin_21_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_22_net_0 to tmpOE__Pin_12_net_0
Aliasing \PrISM_12:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_12:compare_type0\ to \PrISM_3:compare_type0\
Aliasing \PrISM_12:compare_type1\ to \PrISM_3:compare_type0\
Aliasing Net_519 to tmpOE__Pin_12_net_0
Aliasing \PrISM_12:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_12:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing Net_521 to \PrISM_3:compare_type0\
Aliasing tmpOE__Pin_23_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_24_net_0 to tmpOE__Pin_12_net_0
Aliasing \PrISM_13:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_13:compare_type0\ to \PrISM_3:compare_type0\
Aliasing \PrISM_13:compare_type1\ to \PrISM_3:compare_type0\
Aliasing Net_528 to tmpOE__Pin_12_net_0
Aliasing \PrISM_13:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_13:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing Net_530 to \PrISM_3:compare_type0\
Aliasing tmpOE__Pin_25_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_26_net_0 to tmpOE__Pin_12_net_0
Aliasing \PrISM_14:ctrl_enable\ to tmpOE__Pin_12_net_0
Aliasing \PrISM_14:compare_type0\ to \PrISM_3:compare_type0\
Aliasing \PrISM_14:compare_type1\ to \PrISM_3:compare_type0\
Aliasing Net_536 to tmpOE__Pin_12_net_0
Aliasing \PrISM_14:cs_addr_2\ to \PrISM_3:compare_type0\
Aliasing \PrISM_14:cs_addr_0\ to tmpOE__Pin_12_net_0
Aliasing Net_538 to \PrISM_3:compare_type0\
Aliasing tmpOE__Pin_27_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Pin_28_net_0 to tmpOE__Pin_12_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Pin_12_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:HalfDuplexSend\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:FinalParityType_1\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:FinalParityType_0\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:FinalAddrMode_2\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:FinalAddrMode_1\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:FinalAddrMode_0\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:tx_ctrl_mark\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:reset_reg_dp\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:tx_status_6\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:tx_status_5\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:tx_status_4\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_12_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Pin_12_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Pin_12_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:rx_status_1\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Pin_12_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Pin_12_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_12_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Pin_12_net_0
Aliasing \PrISM_3:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \PrISM_6:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \PrISM_5:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \PrISM_4:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \PrISM_2:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \PrISM_1:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \PrISM_7:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \PrISM_8:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \PrISM_9:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \PrISM_10:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \PrISM_11:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \PrISM_12:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \PrISM_13:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \PrISM_14:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:reset_reg\\D\ to \PrISM_3:compare_type0\
Aliasing \UART_1:BUART:rx_break_status\\D\ to \PrISM_3:compare_type0\
Removing Lhs of wire Net_409[7] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_422[8] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_3:ctrl_enable\[9] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_3:compare_type1\[11] = \PrISM_3:compare_type0\[10]
Removing Lhs of wire one[14] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_431[17] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_3:cs_addr_2\[21] = \PrISM_3:compare_type0\[10]
Removing Lhs of wire \PrISM_3:cs_addr_1\[22] = \PrISM_3:reset_reg\[20]
Removing Lhs of wire \PrISM_3:cs_addr_0\[23] = tmpOE__Pin_12_net_0[1]
Removing Rhs of wire Net_433[33] = \PrISM_3:compare_type0\[10]
Removing Lhs of wire zero[36] = Net_433[33]
Removing Lhs of wire Net_440[65] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_449[66] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_458[67] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_411[68] = Net_433[33]
Removing Lhs of wire Net_424[69] = Net_433[33]
Removing Lhs of wire Net_460[70] = Net_433[33]
Removing Lhs of wire Net_451[71] = Net_433[33]
Removing Lhs of wire \PrISM_6:ctrl_enable\[72] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_6:compare_type0\[73] = Net_433[33]
Removing Lhs of wire \PrISM_6:compare_type1\[74] = Net_433[33]
Removing Lhs of wire \PrISM_6:cs_addr_2\[81] = Net_433[33]
Removing Lhs of wire \PrISM_6:cs_addr_1\[82] = \PrISM_6:reset_reg\[80]
Removing Lhs of wire \PrISM_6:cs_addr_0\[83] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_10_net_0[123] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_9_net_0[130] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_5:ctrl_enable\[136] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_5:compare_type0\[137] = Net_433[33]
Removing Lhs of wire \PrISM_5:compare_type1\[138] = Net_433[33]
Removing Lhs of wire \PrISM_5:cs_addr_2\[145] = Net_433[33]
Removing Lhs of wire \PrISM_5:cs_addr_1\[146] = \PrISM_5:reset_reg\[144]
Removing Lhs of wire \PrISM_5:cs_addr_0\[147] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_8_net_0[186] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_7_net_0[193] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_4:ctrl_enable\[199] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_4:compare_type0\[200] = Net_433[33]
Removing Lhs of wire \PrISM_4:compare_type1\[201] = Net_433[33]
Removing Lhs of wire \PrISM_4:cs_addr_2\[208] = Net_433[33]
Removing Lhs of wire \PrISM_4:cs_addr_1\[209] = \PrISM_4:reset_reg\[207]
Removing Lhs of wire \PrISM_4:cs_addr_0\[210] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_442[219] = Net_433[33]
Removing Lhs of wire tmpOE__Pin_6_net_0[250] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_5_net_0[256] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_11_net_0[262] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_4_net_0[268] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_3_net_0[275] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_2:ctrl_enable\[282] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_2:compare_type0\[283] = Net_433[33]
Removing Lhs of wire \PrISM_2:compare_type1\[284] = Net_433[33]
Removing Lhs of wire \PrISM_2:cs_addr_2\[291] = Net_433[33]
Removing Lhs of wire \PrISM_2:cs_addr_1\[292] = \PrISM_2:reset_reg\[290]
Removing Lhs of wire \PrISM_2:cs_addr_0\[293] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \USBUART_1:tmpOE__Dm_net_0\[365] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \USBUART_1:tmpOE__Dp_1_net_0\[371] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_1:ctrl_enable\[376] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_1:compare_type0\[377] = Net_433[33]
Removing Lhs of wire \PrISM_1:compare_type1\[378] = Net_433[33]
Removing Lhs of wire \PrISM_1:cs_addr_2\[385] = Net_433[33]
Removing Lhs of wire \PrISM_1:cs_addr_1\[386] = \PrISM_1:reset_reg\[384]
Removing Lhs of wire \PrISM_1:cs_addr_0\[387] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_2_net_0[428] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_1_net_0[434] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_13_net_0[440] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_7:ctrl_enable\[446] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_7:compare_type0\[447] = Net_433[33]
Removing Lhs of wire \PrISM_7:compare_type1\[448] = Net_433[33]
Removing Lhs of wire Net_483[452] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_7:cs_addr_2\[456] = Net_433[33]
Removing Lhs of wire \PrISM_7:cs_addr_1\[457] = \PrISM_7:reset_reg\[455]
Removing Lhs of wire \PrISM_7:cs_addr_0\[458] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_485[467] = Net_433[33]
Removing Lhs of wire tmpOE__Pin_14_net_0[499] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_8:ctrl_enable\[504] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_8:compare_type0\[505] = Net_433[33]
Removing Lhs of wire \PrISM_8:compare_type1\[506] = Net_433[33]
Removing Lhs of wire Net_491[510] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_8:cs_addr_2\[514] = Net_433[33]
Removing Lhs of wire \PrISM_8:cs_addr_1\[515] = \PrISM_8:reset_reg\[513]
Removing Lhs of wire \PrISM_8:cs_addr_0\[516] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_493[526] = Net_433[33]
Removing Lhs of wire tmpOE__Pin_15_net_0[558] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_16_net_0[564] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_9:ctrl_enable\[569] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_9:compare_type0\[570] = Net_433[33]
Removing Lhs of wire \PrISM_9:compare_type1\[571] = Net_433[33]
Removing Lhs of wire Net_498[575] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_9:cs_addr_2\[579] = Net_433[33]
Removing Lhs of wire \PrISM_9:cs_addr_1\[580] = \PrISM_9:reset_reg\[578]
Removing Lhs of wire \PrISM_9:cs_addr_0\[581] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_500[591] = Net_433[33]
Removing Lhs of wire tmpOE__Pin_17_net_0[623] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_18_net_0[629] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_10:ctrl_enable\[634] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_10:compare_type0\[635] = Net_433[33]
Removing Lhs of wire \PrISM_10:compare_type1\[636] = Net_433[33]
Removing Lhs of wire Net_505[640] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_10:cs_addr_2\[644] = Net_433[33]
Removing Lhs of wire \PrISM_10:cs_addr_1\[645] = \PrISM_10:reset_reg\[643]
Removing Lhs of wire \PrISM_10:cs_addr_0\[646] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_507[656] = Net_433[33]
Removing Lhs of wire tmpOE__Pin_19_net_0[688] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_20_net_0[694] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_11:ctrl_enable\[699] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_11:compare_type0\[700] = Net_433[33]
Removing Lhs of wire \PrISM_11:compare_type1\[701] = Net_433[33]
Removing Lhs of wire Net_512[705] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_11:cs_addr_2\[709] = Net_433[33]
Removing Lhs of wire \PrISM_11:cs_addr_1\[710] = \PrISM_11:reset_reg\[708]
Removing Lhs of wire \PrISM_11:cs_addr_0\[711] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_514[721] = Net_433[33]
Removing Lhs of wire tmpOE__Pin_21_net_0[753] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_22_net_0[759] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_12:ctrl_enable\[764] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_12:compare_type0\[765] = Net_433[33]
Removing Lhs of wire \PrISM_12:compare_type1\[766] = Net_433[33]
Removing Lhs of wire Net_519[770] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_12:cs_addr_2\[774] = Net_433[33]
Removing Lhs of wire \PrISM_12:cs_addr_1\[775] = \PrISM_12:reset_reg\[773]
Removing Lhs of wire \PrISM_12:cs_addr_0\[776] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_521[786] = Net_433[33]
Removing Lhs of wire tmpOE__Pin_23_net_0[818] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_24_net_0[824] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_13:ctrl_enable\[829] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_13:compare_type0\[830] = Net_433[33]
Removing Lhs of wire \PrISM_13:compare_type1\[831] = Net_433[33]
Removing Lhs of wire Net_528[835] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_13:cs_addr_2\[839] = Net_433[33]
Removing Lhs of wire \PrISM_13:cs_addr_1\[840] = \PrISM_13:reset_reg\[838]
Removing Lhs of wire \PrISM_13:cs_addr_0\[841] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_530[851] = Net_433[33]
Removing Lhs of wire tmpOE__Pin_25_net_0[883] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_26_net_0[889] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_14:ctrl_enable\[894] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_14:compare_type0\[895] = Net_433[33]
Removing Lhs of wire \PrISM_14:compare_type1\[896] = Net_433[33]
Removing Lhs of wire Net_536[900] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_14:cs_addr_2\[904] = Net_433[33]
Removing Lhs of wire \PrISM_14:cs_addr_1\[905] = \PrISM_14:reset_reg\[903]
Removing Lhs of wire \PrISM_14:cs_addr_0\[906] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire Net_538[916] = Net_433[33]
Removing Lhs of wire tmpOE__Pin_27_net_0[948] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Pin_28_net_0[954] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[960] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \UART_1:Net_61\[968] = \UART_1:Net_9\[967]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[972] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[973] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[974] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[975] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[976] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[977] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[978] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[979] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:reset_reg_dp\[980] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[1039] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[1040] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[1041] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[1043] = \UART_1:BUART:tx_fifo_empty\[1004]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[1045] = \UART_1:BUART:tx_fifo_notfull\[1003]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[1104] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[1112] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[1123]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[1114] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[1124]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[1115] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[1140]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[1116] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[1154]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[1117] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[1118]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[1118] = \UART_1:BUART:pollcount_1\[1110]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[1119] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[1120]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[1120] = \UART_1:BUART:pollcount_0\[1113]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[1126] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[1127] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[1128] = \UART_1:BUART:pollcount_1\[1110]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[1129] = \UART_1:BUART:pollcount_1\[1110]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[1130] = \UART_1:BUART:pollcount_0\[1113]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[1131] = \UART_1:BUART:pollcount_0\[1113]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[1132] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[1133] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[1134] = \UART_1:BUART:pollcount_1\[1110]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[1135] = \UART_1:BUART:pollcount_0\[1113]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[1136] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[1137] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[1142] = \UART_1:BUART:pollcount_1\[1110]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[1143] = \UART_1:BUART:pollcount_1\[1110]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[1144] = \UART_1:BUART:pollcount_0\[1113]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[1145] = \UART_1:BUART:pollcount_0\[1113]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[1146] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[1147] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[1148] = \UART_1:BUART:pollcount_1\[1110]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[1149] = \UART_1:BUART:pollcount_0\[1113]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[1150] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[1151] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[1158] = Net_433[33]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[1159] = \UART_1:BUART:rx_parity_error_status\[1160]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[1161] = \UART_1:BUART:rx_stop_bit_error\[1162]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[1172] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[1221]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[1176] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[1243]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[1177] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[1178] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[1179] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[1180] = \UART_1:BUART:sRX:MODIN4_6\[1181]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[1181] = \UART_1:BUART:rx_count_6\[1099]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[1182] = \UART_1:BUART:sRX:MODIN4_5\[1183]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[1183] = \UART_1:BUART:rx_count_5\[1100]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[1184] = \UART_1:BUART:sRX:MODIN4_4\[1185]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[1185] = \UART_1:BUART:rx_count_4\[1101]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[1186] = \UART_1:BUART:sRX:MODIN4_3\[1187]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[1187] = \UART_1:BUART:rx_count_3\[1102]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[1188] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[1189] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[1190] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[1191] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[1192] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[1193] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[1194] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[1195] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[1196] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[1197] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[1198] = \UART_1:BUART:rx_count_6\[1099]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[1199] = \UART_1:BUART:rx_count_5\[1100]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[1200] = \UART_1:BUART:rx_count_4\[1101]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[1201] = \UART_1:BUART:rx_count_3\[1102]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[1202] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[1203] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[1204] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[1205] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[1206] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[1207] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[1208] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[1223] = \UART_1:BUART:rx_postpoll\[1058]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[1224] = \UART_1:BUART:rx_parity_bit\[1175]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[1225] = \UART_1:BUART:rx_postpoll\[1058]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[1226] = \UART_1:BUART:rx_parity_bit\[1175]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[1227] = \UART_1:BUART:rx_postpoll\[1058]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[1228] = \UART_1:BUART:rx_parity_bit\[1175]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[1230] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[1231] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1229]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[1232] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[1229]
Removing Lhs of wire tmpOE__Rx_1_net_0[1254] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_3:enable_final_reg\\D\[1259] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_3:reset_reg\\D\[1260] = Net_433[33]
Removing Lhs of wire \PrISM_6:enable_final_reg\\D\[1263] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_6:reset_reg\\D\[1264] = Net_433[33]
Removing Lhs of wire \PrISM_5:enable_final_reg\\D\[1268] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_5:reset_reg\\D\[1269] = Net_433[33]
Removing Lhs of wire \PrISM_4:enable_final_reg\\D\[1272] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_4:reset_reg\\D\[1273] = Net_433[33]
Removing Lhs of wire \PrISM_2:enable_final_reg\\D\[1276] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_2:reset_reg\\D\[1277] = Net_433[33]
Removing Lhs of wire \PrISM_1:enable_final_reg\\D\[1278] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_1:reset_reg\\D\[1279] = Net_433[33]
Removing Lhs of wire \PrISM_7:enable_final_reg\\D\[1283] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_7:reset_reg\\D\[1284] = Net_433[33]
Removing Lhs of wire \PrISM_8:enable_final_reg\\D\[1286] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_8:reset_reg\\D\[1287] = Net_433[33]
Removing Lhs of wire \PrISM_9:enable_final_reg\\D\[1290] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_9:reset_reg\\D\[1291] = Net_433[33]
Removing Lhs of wire \PrISM_10:enable_final_reg\\D\[1294] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_10:reset_reg\\D\[1295] = Net_433[33]
Removing Lhs of wire \PrISM_11:enable_final_reg\\D\[1298] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_11:reset_reg\\D\[1299] = Net_433[33]
Removing Lhs of wire \PrISM_12:enable_final_reg\\D\[1302] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_12:reset_reg\\D\[1303] = Net_433[33]
Removing Lhs of wire \PrISM_13:enable_final_reg\\D\[1306] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_13:reset_reg\\D\[1307] = Net_433[33]
Removing Lhs of wire \PrISM_14:enable_final_reg\\D\[1310] = tmpOE__Pin_12_net_0[1]
Removing Lhs of wire \PrISM_14:reset_reg\\D\[1311] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1314] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:tx_bitclk\\D\[1319] = \UART_1:BUART:tx_bitclk_enable_pre\[990]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1329] = \UART_1:BUART:rx_bitclk_pre\[1093]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1338] = \UART_1:BUART:rx_parity_error_pre\[1170]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1339] = Net_433[33]

------------------------------------------------------
Aliased 0 equations, 269 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Pin_12_net_0' (cost = 0):
tmpOE__Pin_12_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_433' (cost = 0):
Net_433 <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_3:Pd0a\' (cost = 2):
\PrISM_3:Pd0a\ <= (\PrISM_3:cl0\
	OR \PrISM_3:ce0\);

Note:  Expanding virtual equation for '\PrISM_3:Pd0b\' (cost = 0):
\PrISM_3:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_3:Pd1a\' (cost = 2):
\PrISM_3:Pd1a\ <= (\PrISM_3:cl1\
	OR \PrISM_3:ce1\);

Note:  Expanding virtual equation for '\PrISM_3:Pd1b\' (cost = 0):
\PrISM_3:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_6:Pd0a\' (cost = 2):
\PrISM_6:Pd0a\ <= (\PrISM_6:cl0\
	OR \PrISM_6:ce0\);

Note:  Expanding virtual equation for '\PrISM_6:Pd0b\' (cost = 0):
\PrISM_6:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_6:Pd1a\' (cost = 2):
\PrISM_6:Pd1a\ <= (\PrISM_6:cl1\
	OR \PrISM_6:ce1\);

Note:  Expanding virtual equation for '\PrISM_6:Pd1b\' (cost = 0):
\PrISM_6:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_5:Pd0a\' (cost = 2):
\PrISM_5:Pd0a\ <= (\PrISM_5:cl0\
	OR \PrISM_5:ce0\);

Note:  Expanding virtual equation for '\PrISM_5:Pd0b\' (cost = 0):
\PrISM_5:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_5:Pd1a\' (cost = 2):
\PrISM_5:Pd1a\ <= (\PrISM_5:cl1\
	OR \PrISM_5:ce1\);

Note:  Expanding virtual equation for '\PrISM_5:Pd1b\' (cost = 0):
\PrISM_5:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_4:Pd0a\' (cost = 2):
\PrISM_4:Pd0a\ <= (\PrISM_4:cl0\
	OR \PrISM_4:ce0\);

Note:  Expanding virtual equation for '\PrISM_4:Pd0b\' (cost = 0):
\PrISM_4:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_4:Pd1a\' (cost = 2):
\PrISM_4:Pd1a\ <= (\PrISM_4:cl1\
	OR \PrISM_4:ce1\);

Note:  Expanding virtual equation for '\PrISM_4:Pd1b\' (cost = 0):
\PrISM_4:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_2:Pd0a\' (cost = 2):
\PrISM_2:Pd0a\ <= (\PrISM_2:cl0\
	OR \PrISM_2:ce0\);

Note:  Expanding virtual equation for '\PrISM_2:Pd0b\' (cost = 0):
\PrISM_2:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_2:Pd1a\' (cost = 2):
\PrISM_2:Pd1a\ <= (\PrISM_2:cl1\
	OR \PrISM_2:ce1\);

Note:  Expanding virtual equation for '\PrISM_2:Pd1b\' (cost = 0):
\PrISM_2:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_1:Pd0a\' (cost = 2):
\PrISM_1:Pd0a\ <= (\PrISM_1:cl0\
	OR \PrISM_1:ce0\);

Note:  Expanding virtual equation for '\PrISM_1:Pd0b\' (cost = 0):
\PrISM_1:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_1:Pd1a\' (cost = 2):
\PrISM_1:Pd1a\ <= (\PrISM_1:cl1\
	OR \PrISM_1:ce1\);

Note:  Expanding virtual equation for '\PrISM_1:Pd1b\' (cost = 0):
\PrISM_1:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_7:Pd0a\' (cost = 2):
\PrISM_7:Pd0a\ <= (\PrISM_7:cl0\
	OR \PrISM_7:ce0\);

Note:  Expanding virtual equation for '\PrISM_7:Pd0b\' (cost = 0):
\PrISM_7:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_7:Pd1a\' (cost = 2):
\PrISM_7:Pd1a\ <= (\PrISM_7:cl1\
	OR \PrISM_7:ce1\);

Note:  Expanding virtual equation for '\PrISM_7:Pd1b\' (cost = 0):
\PrISM_7:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_8:Pd0a\' (cost = 2):
\PrISM_8:Pd0a\ <= (\PrISM_8:cl0\
	OR \PrISM_8:ce0\);

Note:  Expanding virtual equation for '\PrISM_8:Pd0b\' (cost = 0):
\PrISM_8:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_8:Pd1a\' (cost = 2):
\PrISM_8:Pd1a\ <= (\PrISM_8:cl1\
	OR \PrISM_8:ce1\);

Note:  Expanding virtual equation for '\PrISM_8:Pd1b\' (cost = 0):
\PrISM_8:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_9:Pd0a\' (cost = 2):
\PrISM_9:Pd0a\ <= (\PrISM_9:cl0\
	OR \PrISM_9:ce0\);

Note:  Expanding virtual equation for '\PrISM_9:Pd0b\' (cost = 0):
\PrISM_9:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_9:Pd1a\' (cost = 2):
\PrISM_9:Pd1a\ <= (\PrISM_9:cl1\
	OR \PrISM_9:ce1\);

Note:  Expanding virtual equation for '\PrISM_9:Pd1b\' (cost = 0):
\PrISM_9:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_10:Pd0a\' (cost = 2):
\PrISM_10:Pd0a\ <= (\PrISM_10:cl0\
	OR \PrISM_10:ce0\);

Note:  Expanding virtual equation for '\PrISM_10:Pd0b\' (cost = 0):
\PrISM_10:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_10:Pd1a\' (cost = 2):
\PrISM_10:Pd1a\ <= (\PrISM_10:cl1\
	OR \PrISM_10:ce1\);

Note:  Expanding virtual equation for '\PrISM_10:Pd1b\' (cost = 0):
\PrISM_10:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_11:Pd0a\' (cost = 2):
\PrISM_11:Pd0a\ <= (\PrISM_11:cl0\
	OR \PrISM_11:ce0\);

Note:  Expanding virtual equation for '\PrISM_11:Pd0b\' (cost = 0):
\PrISM_11:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_11:Pd1a\' (cost = 2):
\PrISM_11:Pd1a\ <= (\PrISM_11:cl1\
	OR \PrISM_11:ce1\);

Note:  Expanding virtual equation for '\PrISM_11:Pd1b\' (cost = 0):
\PrISM_11:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_12:Pd0a\' (cost = 2):
\PrISM_12:Pd0a\ <= (\PrISM_12:cl0\
	OR \PrISM_12:ce0\);

Note:  Expanding virtual equation for '\PrISM_12:Pd0b\' (cost = 0):
\PrISM_12:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_12:Pd1a\' (cost = 2):
\PrISM_12:Pd1a\ <= (\PrISM_12:cl1\
	OR \PrISM_12:ce1\);

Note:  Expanding virtual equation for '\PrISM_12:Pd1b\' (cost = 0):
\PrISM_12:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_13:Pd0a\' (cost = 2):
\PrISM_13:Pd0a\ <= (\PrISM_13:cl0\
	OR \PrISM_13:ce0\);

Note:  Expanding virtual equation for '\PrISM_13:Pd0b\' (cost = 0):
\PrISM_13:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_13:Pd1a\' (cost = 2):
\PrISM_13:Pd1a\ <= (\PrISM_13:cl1\
	OR \PrISM_13:ce1\);

Note:  Expanding virtual equation for '\PrISM_13:Pd1b\' (cost = 0):
\PrISM_13:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_14:Pd0a\' (cost = 2):
\PrISM_14:Pd0a\ <= (\PrISM_14:cl0\
	OR \PrISM_14:ce0\);

Note:  Expanding virtual equation for '\PrISM_14:Pd0b\' (cost = 0):
\PrISM_14:Pd0b\ <=  ('0') ;

Note:  Expanding virtual equation for '\PrISM_14:Pd1a\' (cost = 2):
\PrISM_14:Pd1a\ <= (\PrISM_14:cl1\
	OR \PrISM_14:ce1\);

Note:  Expanding virtual equation for '\PrISM_14:Pd1b\' (cost = 0):
\PrISM_14:Pd1b\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:counter_load\' (cost = 3):
\UART_1:BUART:counter_load\ <= ((not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and \UART_1:BUART:tx_bitclk\)
	OR (not \UART_1:BUART:tx_state_1\ and not \UART_1:BUART:tx_state_0\ and not \UART_1:BUART:tx_state_2\));

Note:  Expanding virtual equation for '\UART_1:BUART:tx_counter_tc\' (cost = 0):
\UART_1:BUART:tx_counter_tc\ <= (not \UART_1:BUART:tx_counter_dp\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_554 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_554 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_554 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_554 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_554 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 91 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to Net_433
Aliasing \UART_1:BUART:rx_status_6\ to Net_433
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to Net_433
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to Net_433
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to Net_433
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[1057] = \UART_1:BUART:rx_bitclk\[1105]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[1156] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[1165] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1321] = \UART_1:BUART:tx_ctrl_mark_last\[1048]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1333] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1334] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1336] = Net_433[33]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1337] = \UART_1:BUART:rx_markspace_pre\[1169]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1342] = \UART_1:BUART:rx_parity_bit\[1175]

------------------------------------------------------
Aliased 0 equations, 9 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_554 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_554 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp
Warp Program   : C:\Program Files\Cypress\PSoC Creator\2.1\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 4s.524ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V2.1.0.607, Family: PSoC3, Started at: Friday, 19 October 2012 12:27:47
Options: -yv2 -v3 -ygs -q10 -o2 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\Design01.cyprj -d CY8C5568AXI-060 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.163ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \PrISM_10:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_11:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_12:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_13:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_14:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_1:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_2:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_3:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_4:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_5:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_6:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_7:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_8:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \PrISM_9:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial

Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_551:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_addr_match_status\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_break_status\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_markspace_status\:macrocell'
    Removed unused cell/equation 'Net_551D:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=28, Signal=Prism_clock_line
    Digital Clock 1: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PrISM_10:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_10:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_10:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_10:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_11:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_11:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_11:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_11:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_12:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_12:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_12:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_12:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_13:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_13:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_13:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_13:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_14:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_14:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_14:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_14:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_1:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_1:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_1:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_1:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_2:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_2:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_2:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_2:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_3:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_3:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_3:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_3:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_4:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_4:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_4:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_4:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_5:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_5:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_5:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_5:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_6:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_6:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_6:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_6:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_7:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_7:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_7:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_7:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_8:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_8:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_8:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_8:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PrISM_9:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: \PrISM_9:enable_final_reg\:macrocell.q was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: \PrISM_9:enable_final_reg\:macrocell.q
    UDB Clk/Enable \PrISM_9:CtlClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 29 pin(s) will be assigned a location by the fitter: \USBUART_1:Dp_1(0)\, Pin_1(0), Pin_2(0), Pin_3(0), Pin_4(0), Pin_5(0), Pin_6(0), Pin_7(0), Pin_8(0), Pin_9(0), Pin_10(0), Pin_11(0), Pin_12(0), Pin_13(0), Pin_14(0), Pin_15(0), Pin_16(0), Pin_17(0), Pin_18(0), Pin_19(0), Pin_20(0), Pin_21(0), Pin_22(0), Pin_23(0), Pin_24(0), Pin_25(0), Pin_26(0), Pin_27(0), Pin_28(0)


Removing unused cells resulting from optimization
    Removed unused cell/equation 'Net_419D:macrocell'
    Removed unused cell/equation 'Net_420D:macrocell'
    Removed unused cell/equation 'Net_426D:macrocell'
    Removed unused cell/equation 'Net_429D:macrocell'
    Removed unused cell/equation 'Net_435D:macrocell'
    Removed unused cell/equation 'Net_438D:macrocell'
    Removed unused cell/equation 'Net_444D:macrocell'
    Removed unused cell/equation 'Net_447D:macrocell'
    Removed unused cell/equation 'Net_453D:macrocell'
    Removed unused cell/equation 'Net_456D:macrocell'
    Removed unused cell/equation 'Net_462D:macrocell'
    Removed unused cell/equation 'Net_465D:macrocell'
    Removed unused cell/equation 'Net_486D:macrocell'
    Removed unused cell/equation 'Net_487D:macrocell'
    Removed unused cell/equation 'Net_494D:macrocell'
    Removed unused cell/equation 'Net_495D:macrocell'
    Removed unused cell/equation 'Net_501D:macrocell'
    Removed unused cell/equation 'Net_502D:macrocell'
    Removed unused cell/equation 'Net_508D:macrocell'
    Removed unused cell/equation 'Net_509D:macrocell'
    Removed unused cell/equation 'Net_515D:macrocell'
    Removed unused cell/equation 'Net_516D:macrocell'
    Removed unused cell/equation 'Net_522D:macrocell'
    Removed unused cell/equation 'Net_523D:macrocell'
    Removed unused cell/equation 'Net_531D:macrocell'
    Removed unused cell/equation 'Net_532D:macrocell'
    Removed unused cell/equation 'Net_539D:macrocell'
    Removed unused cell/equation 'Net_540D:macrocell'
    Removed unused cell/equation '\PrISM_10:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_11:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_12:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_13:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_14:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_1:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_2:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_3:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_4:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_5:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_6:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_7:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_8:reset_reg\:macrocell'
    Removed unused cell/equation '\PrISM_9:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:pollcount_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:pollcount_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:reset_reg\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_address_detected\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_bitclk_pre\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_last\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_load_fifo\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_3\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_state_stop1_reg\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_status_2\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:rx_stop_bit_error\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_mark\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_parity_bit\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_0\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_1\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:tx_state_2\\D\:macrocell'
    Removed unused cell/equation '\UART_1:BUART:txn\\D\:macrocell'
    Removed unused cell/equation '__ZERO__:macrocell'
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \PrISM_9:enable_final_reg\, Duplicate of \PrISM_10:enable_final_reg\ 
    MacroCell: Name=\PrISM_9:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_9:enable_final_reg\ (fanout=3)

    Removing \PrISM_8:enable_final_reg\, Duplicate of \PrISM_10:enable_final_reg\ 
    MacroCell: Name=\PrISM_8:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_8:enable_final_reg\ (fanout=3)

    Removing \PrISM_7:enable_final_reg\, Duplicate of \PrISM_10:enable_final_reg\ 
    MacroCell: Name=\PrISM_7:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_7:enable_final_reg\ (fanout=3)

    Removing \PrISM_6:enable_final_reg\, Duplicate of \PrISM_10:enable_final_reg\ 
    MacroCell: Name=\PrISM_6:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_6:enable_final_reg\ (fanout=3)

    Removing \PrISM_5:enable_final_reg\, Duplicate of \PrISM_10:enable_final_reg\ 
    MacroCell: Name=\PrISM_5:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_5:enable_final_reg\ (fanout=3)

    Removing \PrISM_4:enable_final_reg\, Duplicate of \PrISM_10:enable_final_reg\ 
    MacroCell: Name=\PrISM_4:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_4:enable_final_reg\ (fanout=3)

    Removing \PrISM_3:enable_final_reg\, Duplicate of \PrISM_10:enable_final_reg\ 
    MacroCell: Name=\PrISM_3:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_3:enable_final_reg\ (fanout=3)

    Removing \PrISM_2:enable_final_reg\, Duplicate of \PrISM_10:enable_final_reg\ 
    MacroCell: Name=\PrISM_2:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_2:enable_final_reg\ (fanout=3)

    Removing \PrISM_1:enable_final_reg\, Duplicate of \PrISM_10:enable_final_reg\ 
    MacroCell: Name=\PrISM_1:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_1:enable_final_reg\ (fanout=3)

    Removing \PrISM_14:enable_final_reg\, Duplicate of \PrISM_10:enable_final_reg\ 
    MacroCell: Name=\PrISM_14:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_14:enable_final_reg\ (fanout=3)

    Removing \PrISM_13:enable_final_reg\, Duplicate of \PrISM_10:enable_final_reg\ 
    MacroCell: Name=\PrISM_13:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_13:enable_final_reg\ (fanout=3)

    Removing \PrISM_12:enable_final_reg\, Duplicate of \PrISM_10:enable_final_reg\ 
    MacroCell: Name=\PrISM_12:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_12:enable_final_reg\ (fanout=3)

    Removing \PrISM_11:enable_final_reg\, Duplicate of \PrISM_10:enable_final_reg\ 
    MacroCell: Name=\PrISM_11:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \PrISM_11:enable_final_reg\ (fanout=3)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

    Removing \UART_1:BUART:tx_ctrl_mark_last\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:rx_address_detected\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_419 ,
            pad => Pin_1(0)_PAD );

    Pin : Name = Pin_10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_453 ,
            pad => Pin_10(0)_PAD );

    Pin : Name = Pin_11(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_465 ,
            pad => Pin_11(0)_PAD );

    Pin : Name = Pin_12(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_462 ,
            pad => Pin_12(0)_PAD );

    Pin : Name = Pin_13(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_486 ,
            pad => Pin_13(0)_PAD );

    Pin : Name = Pin_14(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_487 ,
            pad => Pin_14(0)_PAD );

    Pin : Name = Pin_15(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_494 ,
            pad => Pin_15(0)_PAD );

    Pin : Name = Pin_16(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_495 ,
            pad => Pin_16(0)_PAD );

    Pin : Name = Pin_17(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_501 ,
            pad => Pin_17(0)_PAD );

    Pin : Name = Pin_18(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_502 ,
            pad => Pin_18(0)_PAD );

    Pin : Name = Pin_19(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_508 ,
            pad => Pin_19(0)_PAD );

    Pin : Name = Pin_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_420 ,
            pad => Pin_2(0)_PAD );

    Pin : Name = Pin_20(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_509 ,
            pad => Pin_20(0)_PAD );

    Pin : Name = Pin_21(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_515 ,
            pad => Pin_21(0)_PAD );

    Pin : Name = Pin_22(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_516 ,
            pad => Pin_22(0)_PAD );

    Pin : Name = Pin_23(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_522 ,
            pad => Pin_23(0)_PAD );

    Pin : Name = Pin_24(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_523 ,
            pad => Pin_24(0)_PAD );

    Pin : Name = Pin_25(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_531 ,
            pad => Pin_25(0)_PAD );

    Pin : Name = Pin_26(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_532 ,
            pad => Pin_26(0)_PAD );

    Pin : Name = Pin_27(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_539 ,
            pad => Pin_27(0)_PAD );

    Pin : Name = Pin_28(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_540 ,
            pad => Pin_28(0)_PAD );

    Pin : Name = Pin_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_429 ,
            pad => Pin_3(0)_PAD );

    Pin : Name = Pin_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_426 ,
            pad => Pin_4(0)_PAD );

    Pin : Name = Pin_5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_438 ,
            pad => Pin_5(0)_PAD );

    Pin : Name = Pin_6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_435 ,
            pad => Pin_6(0)_PAD );

    Pin : Name = Pin_7(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_447 ,
            pad => Pin_7(0)_PAD );

    Pin : Name = Pin_8(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_444 ,
            pad => Pin_8(0)_PAD );

    Pin : Name = Pin_9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            input => Net_456 ,
            pad => Pin_9(0)_PAD );

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            fb => Net_554 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            input => Net_549 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \USBUART_1:Net_597\ ,
            pad => \USBUART_1:Dm(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART_1:Dp_1(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            analog_term => \USBUART_1:Net_1000\ ,
            pad => \USBUART_1:Dp_1(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_419, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_1:ce0\ * !\PrISM_1:cl0\
        );
        Output = Net_419 (fanout=1)

    MacroCell: Name=Net_420, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_1:ce1\ * !\PrISM_1:cl1\
        );
        Output = Net_420 (fanout=1)

    MacroCell: Name=Net_426, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_2:ce1\ * !\PrISM_2:cl1\
        );
        Output = Net_426 (fanout=1)

    MacroCell: Name=Net_429, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_2:ce0\ * !\PrISM_2:cl0\
        );
        Output = Net_429 (fanout=1)

    MacroCell: Name=Net_435, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_3:ce1\ * !\PrISM_3:cl1\
        );
        Output = Net_435 (fanout=1)

    MacroCell: Name=Net_438, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_3:ce0\ * !\PrISM_3:cl0\
        );
        Output = Net_438 (fanout=1)

    MacroCell: Name=Net_444, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_4:ce1\ * !\PrISM_4:cl1\
        );
        Output = Net_444 (fanout=1)

    MacroCell: Name=Net_447, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_4:ce0\ * !\PrISM_4:cl0\
        );
        Output = Net_447 (fanout=1)

    MacroCell: Name=Net_453, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_5:ce1\ * !\PrISM_5:cl1\
        );
        Output = Net_453 (fanout=1)

    MacroCell: Name=Net_456, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_5:ce0\ * !\PrISM_5:cl0\
        );
        Output = Net_456 (fanout=1)

    MacroCell: Name=Net_462, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_6:ce1\ * !\PrISM_6:cl1\
        );
        Output = Net_462 (fanout=1)

    MacroCell: Name=Net_465, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_6:ce0\ * !\PrISM_6:cl0\
        );
        Output = Net_465 (fanout=1)

    MacroCell: Name=Net_486, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_7:ce0\ * !\PrISM_7:cl0\
        );
        Output = Net_486 (fanout=1)

    MacroCell: Name=Net_487, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_7:ce1\ * !\PrISM_7:cl1\
        );
        Output = Net_487 (fanout=1)

    MacroCell: Name=Net_494, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_8:ce0\ * !\PrISM_8:cl0\
        );
        Output = Net_494 (fanout=1)

    MacroCell: Name=Net_495, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_8:ce1\ * !\PrISM_8:cl1\
        );
        Output = Net_495 (fanout=1)

    MacroCell: Name=Net_501, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_9:ce0\ * !\PrISM_9:cl0\
        );
        Output = Net_501 (fanout=1)

    MacroCell: Name=Net_502, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_9:ce1\ * !\PrISM_9:cl1\
        );
        Output = Net_502 (fanout=1)

    MacroCell: Name=Net_508, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_10:ce0\ * !\PrISM_10:cl0\
        );
        Output = Net_508 (fanout=1)

    MacroCell: Name=Net_509, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_10:ce1\ * !\PrISM_10:cl1\
        );
        Output = Net_509 (fanout=1)

    MacroCell: Name=Net_515, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_11:ce0\ * !\PrISM_11:cl0\
        );
        Output = Net_515 (fanout=1)

    MacroCell: Name=Net_516, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_11:ce1\ * !\PrISM_11:cl1\
        );
        Output = Net_516 (fanout=1)

    MacroCell: Name=Net_522, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_12:ce0\ * !\PrISM_12:cl0\
        );
        Output = Net_522 (fanout=1)

    MacroCell: Name=Net_523, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_12:ce1\ * !\PrISM_12:cl1\
        );
        Output = Net_523 (fanout=1)

    MacroCell: Name=Net_531, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_13:ce0\ * !\PrISM_13:cl0\
        );
        Output = Net_531 (fanout=1)

    MacroCell: Name=Net_532, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_13:ce1\ * !\PrISM_13:cl1\
        );
        Output = Net_532 (fanout=1)

    MacroCell: Name=Net_539, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_14:ce0\ * !\PrISM_14:cl0\
        );
        Output = Net_539 (fanout=1)

    MacroCell: Name=Net_540, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_14:ce1\ * !\PrISM_14:cl1\
        );
        Output = Net_540 (fanout=1)

    MacroCell: Name=Net_549, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_549 (fanout=1)

    MacroCell: Name=\PrISM_10:enable_final_reg\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PrISM_10:enable_final_reg\ (fanout=42)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_554_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_554_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_554_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_554_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_554_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_554_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:rx_address_detected\ * !Net_554_SYNCOUT
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * \UART_1:BUART:rx_last\ * 
              !Net_554_SYNCOUT
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:rx_address_detected\ * !Net_554_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=14)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PrISM_10:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_10:ce0\ ,
            cl0_comb => \PrISM_10:cl0\ ,
            ce1_comb => \PrISM_10:ce1\ ,
            cl1_comb => \PrISM_10:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\PrISM_11:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_11:ce0\ ,
            cl0_comb => \PrISM_11:cl0\ ,
            ce1_comb => \PrISM_11:ce1\ ,
            cl1_comb => \PrISM_11:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\PrISM_12:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_12:ce0\ ,
            cl0_comb => \PrISM_12:cl0\ ,
            ce1_comb => \PrISM_12:ce1\ ,
            cl1_comb => \PrISM_12:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\PrISM_13:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_13:ce0\ ,
            cl0_comb => \PrISM_13:cl0\ ,
            ce1_comb => \PrISM_13:ce1\ ,
            cl1_comb => \PrISM_13:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\PrISM_14:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_14:ce0\ ,
            cl0_comb => \PrISM_14:cl0\ ,
            ce1_comb => \PrISM_14:ce1\ ,
            cl1_comb => \PrISM_14:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\PrISM_1:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_1:ce0\ ,
            cl0_comb => \PrISM_1:cl0\ ,
            ce1_comb => \PrISM_1:ce1\ ,
            cl1_comb => \PrISM_1:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\PrISM_2:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_2:ce0\ ,
            cl0_comb => \PrISM_2:cl0\ ,
            ce1_comb => \PrISM_2:ce1\ ,
            cl1_comb => \PrISM_2:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\PrISM_3:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_3:ce0\ ,
            cl0_comb => \PrISM_3:cl0\ ,
            ce1_comb => \PrISM_3:ce1\ ,
            cl1_comb => \PrISM_3:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\PrISM_4:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_4:ce0\ ,
            cl0_comb => \PrISM_4:cl0\ ,
            ce1_comb => \PrISM_4:ce1\ ,
            cl1_comb => \PrISM_4:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\PrISM_5:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_5:ce0\ ,
            cl0_comb => \PrISM_5:cl0\ ,
            ce1_comb => \PrISM_5:ce1\ ,
            cl1_comb => \PrISM_5:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\PrISM_6:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_6:ce0\ ,
            cl0_comb => \PrISM_6:cl0\ ,
            ce1_comb => \PrISM_6:ce1\ ,
            cl1_comb => \PrISM_6:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\PrISM_7:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_7:ce0\ ,
            cl0_comb => \PrISM_7:cl0\ ,
            ce1_comb => \PrISM_7:ce1\ ,
            cl1_comb => \PrISM_7:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\PrISM_8:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_8:ce0\ ,
            cl0_comb => \PrISM_8:cl0\ ,
            ce1_comb => \PrISM_8:ce1\ ,
            cl1_comb => \PrISM_8:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\PrISM_9:sC8:PrISMdp:u0\
        PORT MAP (
            clock => Prism_clock_line ,
            cs_addr_0 => __ONE__ ,
            ce0_comb => \PrISM_9:ce0\ ,
            cl0_comb => \PrISM_9:cl0\ ,
            ce1_comb => \PrISM_9:ce1\ ,
            cl1_comb => \PrISM_9:cl1\ ,
            clk_en => \PrISM_10:enable_final_reg\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:rx_address_detected\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
            cl1_comb => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_554 ,
            out => Net_554_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:ord_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_95\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_374 );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital domain clock dividers :    2 :    6 :    8 :  25.00%
Analog domain clock dividers  :    0 :    4 :    4 :   0.00%
Pins                          :   35 :   35 :   70 :  50.00%
Macrocells                    :   55 :  137 :  192 :  28.65%
Unique Pterms                 :   70 :  314 :  384 :  18.23%
Total Pterms                  :   80 :      :      : 
Datapath Cells                :   17 :    7 :   24 :  70.83%
Status Cells                  :    3 :   21 :   24 :  12.50%
            StatusI Registers :    2 
Control Cells                 :    1 :   23 :   24 :   4.17%
                 Count7 Cells :    1 
DMA Channels                  :    0 :   24 :   24 :   0.00%
Interrupts                    :    8 :   24 :   32 :  25.00%
DSM Fixed Blocks              :    0 :    1 :    1 :   0.00%
VIDAC Fixed Blocks            :    0 :    4 :    4 :   0.00%
SC Fixed Blocks               :    0 :    4 :    4 :   0.00%
Comparator Fixed Blocks       :    0 :    4 :    4 :   0.00%
Opamp Fixed Blocks            :    0 :    4 :    4 :   0.00%
CapSense Buffers              :    0 :    2 :    2 :   0.00%
CAN Fixed Blocks              :    0 :    1 :    1 :   0.00%
Decimator Fixed Blocks        :    0 :    1 :    1 :   0.00%
I2C Fixed Blocks              :    0 :    1 :    1 :   0.00%
Timer Fixed Blocks            :    0 :    4 :    4 :   0.00%
DFB Fixed Blocks              :    0 :    1 :    1 :   0.00%
USB Fixed Blocks              :    1 :    0 :    1 : 100.00%
LCD Fixed Blocks              :    0 :    1 :    1 :   0.00%
EMIF Fixed Blocks             :    0 :    1 :    1 :   0.00%
LPF Fixed Blocks              :    0 :    2 :    2 :   0.00%
SAR Fixed Blocks              :    0 :    2 :    2 :   0.00%
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.464ms
Info: mpr.M0037: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details. (App=cydsfit)
Tech mapping phase: Elapsed time ==> 0s.686ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(5)][IoId=(3)] : Rx_1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : Tx_1(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART_1:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART_1:Dp_1(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART_1:USB\
Analog Placement phase: Elapsed time ==> 0s.250ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
============ VeraRouter Final Answer Routes ============
Analog Routing phase: Elapsed time ==> 0s.005ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
Analog Code Generation phase: Elapsed time ==> 0s.055ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.09
                   Pterms :            2.38
               Macrocells :            1.72
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.048ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.753ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.054ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 825, final cost is 825 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :       6.61 :       3.06
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_539, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_14:ce0\ * !\PrISM_14:cl0\
        );
        Output = Net_539 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_540, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_14:ce1\ * !\PrISM_14:cl1\
        );
        Output = Net_540 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_14:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_14:ce0\ ,
        cl0_comb => \PrISM_14:cl0\ ,
        ce1_comb => \PrISM_14:ce1\ ,
        cl1_comb => \PrISM_14:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_501, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_9:ce0\ * !\PrISM_9:cl0\
        );
        Output = Net_501 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_502, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_9:ce1\ * !\PrISM_9:cl1\
        );
        Output = Net_502 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_9:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_9:ce0\ ,
        cl0_comb => \PrISM_9:cl0\ ,
        ce1_comb => \PrISM_9:ce1\ ,
        cl1_comb => \PrISM_9:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_523, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_12:ce1\ * !\PrISM_12:cl1\
        );
        Output = Net_523 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_522, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_12:ce0\ * !\PrISM_12:cl0\
        );
        Output = Net_522 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PrISM_12:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_12:ce0\ ,
        cl0_comb => \PrISM_12:cl0\ ,
        ce1_comb => \PrISM_12:ce1\ ,
        cl1_comb => \PrISM_12:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_465, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_6:ce0\ * !\PrISM_6:cl0\
        );
        Output = Net_465 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_462, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_6:ce1\ * !\PrISM_6:cl1\
        );
        Output = Net_462 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_6:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_6:ce0\ ,
        cl0_comb => \PrISM_6:cl0\ ,
        ce1_comb => \PrISM_6:ce1\ ,
        cl1_comb => \PrISM_6:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_531, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_13:ce0\ * !\PrISM_13:cl0\
        );
        Output = Net_531 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_532, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_13:ce1\ * !\PrISM_13:cl1\
        );
        Output = Net_532 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PrISM_13:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_13:ce0\ ,
        cl0_comb => \PrISM_13:cl0\ ,
        ce1_comb => \PrISM_13:ce1\ ,
        cl1_comb => \PrISM_13:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_453, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_5:ce1\ * !\PrISM_5:cl1\
        );
        Output = Net_453 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_456, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_5:ce0\ * !\PrISM_5:cl0\
        );
        Output = Net_456 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_5:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_5:ce0\ ,
        cl0_comb => \PrISM_5:cl0\ ,
        ce1_comb => \PrISM_5:ce1\ ,
        cl1_comb => \PrISM_5:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_509, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_10:ce1\ * !\PrISM_10:cl1\
        );
        Output = Net_509 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_508, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_10:ce0\ * !\PrISM_10:cl0\
        );
        Output = Net_508 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PrISM_10:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_10:ce0\ ,
        cl0_comb => \PrISM_10:cl0\ ,
        ce1_comb => \PrISM_10:ce1\ ,
        cl1_comb => \PrISM_10:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_444, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_4:ce1\ * !\PrISM_4:cl1\
        );
        Output = Net_444 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_447, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_4:ce0\ * !\PrISM_4:cl0\
        );
        Output = Net_447 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_4:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_4:ce0\ ,
        cl0_comb => \PrISM_4:cl0\ ,
        ce1_comb => \PrISM_4:ce1\ ,
        cl1_comb => \PrISM_4:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              !\UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:rx_address_detected\ * !Net_554_SYNCOUT
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\ * \UART_1:BUART:rx_last\ * 
              !Net_554_SYNCOUT
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_554_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_554_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_554_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\ * 
              !\UART_1:BUART:rx_address_detected\
            + !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:rx_address_detected\ * !Net_554_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_554_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:rx_address_detected\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_state_0\ * \UART_1:BUART:rx_bitclk_enable\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_5\ * 
              !\UART_1:BUART:rx_address_detected\
            + \UART_1:BUART:rx_state_0\ * !\UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\ * !\UART_1:BUART:rx_count_6\ * 
              !\UART_1:BUART:rx_count_4\ * 
              !\UART_1:BUART:rx_address_detected\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_426, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_2:ce1\ * !\PrISM_2:cl1\
        );
        Output = Net_426 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_bitclk_enable_pre\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk_enable_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_429, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_2:ce0\ * !\PrISM_2:cl0\
        );
        Output = Net_429 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_2:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_2:ce0\ ,
        cl0_comb => \PrISM_2:cl0\ ,
        ce1_comb => \PrISM_2:ce1\ ,
        cl1_comb => \PrISM_2:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_486, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_7:ce0\ * !\PrISM_7:cl0\
        );
        Output = Net_486 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_487, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_7:ce1\ * !\PrISM_7:cl1\
        );
        Output = Net_487 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_7:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_7:ce0\ ,
        cl0_comb => \PrISM_7:cl0\ ,
        ce1_comb => \PrISM_7:ce1\ ,
        cl1_comb => \PrISM_7:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_515, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_11:ce0\ * !\PrISM_11:cl0\
        );
        Output = Net_515 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_516, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_11:ce1\ * !\PrISM_11:cl1\
        );
        Output = Net_516 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_11:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_11:ce0\ ,
        cl0_comb => \PrISM_11:cl0\ ,
        ce1_comb => \PrISM_11:ce1\ ,
        cl1_comb => \PrISM_11:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_554_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_554_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_554 ,
        out => Net_554_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_549, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_549 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * \UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        cl0_comb => \UART_1:BUART:tx_bitclk_dp\ ,
        cl1_comb => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_435, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_3:ce1\ * !\PrISM_3:cl1\
        );
        Output = Net_435 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_438, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_3:ce0\ * !\PrISM_3:cl0\
        );
        Output = Net_438 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_bitclk_dp\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_3:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_3:ce0\ ,
        cl0_comb => \PrISM_3:cl0\ ,
        ce1_comb => \PrISM_3:ce1\ ,
        cl1_comb => \PrISM_3:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_420, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_1:ce1\ * !\PrISM_1:cl1\
        );
        Output = Net_420 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_419, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_1:ce0\ * !\PrISM_1:cl0\
        );
        Output = Net_419 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=5, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\ * !\UART_1:BUART:tx_counter_dp\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_1:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_1:ce0\ ,
        cl0_comb => \PrISM_1:cl0\ ,
        ce1_comb => \PrISM_1:ce1\ ,
        cl1_comb => \PrISM_1:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PrISM_10:enable_final_reg\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \PrISM_10:enable_final_reg\ (fanout=42)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_495, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_8:ce1\ * !\PrISM_8:cl1\
        );
        Output = Net_495 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_494, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Prism_clock_line) => Global
            Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)
        Main Equation            : 1 pterm
        !(
              !\PrISM_8:ce0\ * !\PrISM_8:cl0\
        );
        Output = Net_494 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PrISM_8:sC8:PrISMdp:u0\
    PORT MAP (
        clock => Prism_clock_line ,
        cs_addr_0 => __ONE__ ,
        ce0_comb => \PrISM_8:ce0\ ,
        cl0_comb => \PrISM_8:cl0\ ,
        ce1_comb => \PrISM_8:ce1\ ,
        cl1_comb => \PrISM_8:cl1\ ,
        clk_en => \PrISM_10:enable_final_reg\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000101011010100100000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000000111100000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(\PrISM_10:enable_final_reg\)

UDB [UDB=(3,5)] is empty.
Intr hod @ [IntrHod=(0)]: 
  Intr@ [IntrHod=(0)][IntrId=(0)] 
    interrupt: Name =\USBUART_1:bus_reset\
        PORT MAP (
            interrupt => \USBUART_1:Net_81\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART_1:ep_0\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_0\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART_1:ep_1\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART_1:ep_2\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(4)] 
    interrupt: Name =\USBUART_1:ep_3\
        PORT MAP (
            interrupt => \USBUART_1:ept_int_3\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(5)] 
    interrupt: Name =\USBUART_1:sof_int\
        PORT MAP (
            interrupt => Net_374 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART_1:arb_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_79\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrHod=(0)][IntrId=(25)] 
    interrupt: Name =\USBUART_1:ord_int\
        PORT MAP (
            interrupt => \USBUART_1:Net_95\ );
        Properties:
        {
            int_type = "10"
        }
Drq hod @ [DrqHod=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_20(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_509 ,
        pad => Pin_20(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_26(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_532 ,
        pad => Pin_26(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_25(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_531 ,
        pad => Pin_25(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_23(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_522 ,
        pad => Pin_23(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_21(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_515 ,
        pad => Pin_21(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_27(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_539 ,
        pad => Pin_27(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_24(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_523 ,
        pad => Pin_24(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_28(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_540 ,
        pad => Pin_28(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_11(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_465 ,
        pad => Pin_11(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_19(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_508 ,
        pad => Pin_19(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_17(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_501 ,
        pad => Pin_17(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_22(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_516 ,
        pad => Pin_22(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_16(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_495 ,
        pad => Pin_16(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_15(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_494 ,
        pad => Pin_15(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_453 ,
        pad => Pin_10(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_438 ,
        pad => Pin_5(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_8(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_444 ,
        pad => Pin_8(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_429 ,
        pad => Pin_3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_435 ,
        pad => Pin_6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_456 ,
        pad => Pin_9(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_7(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_447 ,
        pad => Pin_7(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_12(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_462 ,
        pad => Pin_12(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_420 ,
        pad => Pin_2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_426 ,
        pad => Pin_4(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Pin_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_419 ,
        pad => Pin_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_18(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_502 ,
        pad => Pin_18(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin_13(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_486 ,
        pad => Pin_13(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_14(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        input => Net_487 ,
        pad => Pin_14(0)_PAD );
    Properties:
    {
    }

Port 4 is empty
Port 5 contains the following IO cells:
[IoId=1]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        input => Net_549 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        fb => Net_554 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 is empty
Port 15 contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART_1:Dp_1(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \USBUART_1:Net_1000\ ,
        pad => \USBUART_1:Dp_1(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART_1:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        analog_term => \USBUART_1:Net_597\ ,
        pad => \USBUART_1:Dm(0)_PAD\ );
    Properties:
    {
    }

Fixed Function block hod @ [FFB(CAN,0)]: empty
Fixed Function block hod @ [FFB(Cache,0)]: empty
Fixed Function block hod @ [FFB(CapSense,0)]: empty
Fixed Function block hod @ [FFB(Clock,0)]: 
    Clock Block @ [FFB(Clock,0)]: 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            xtal => ClockBlock_XTAL ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            pllout => ClockBlock_PLL_OUT ,
            imo => ClockBlock_IMO ,
            dclk_glb_0 => Prism_clock_line ,
            dclk_0 => Prism_clock_line_local ,
            dclk_glb_1 => \UART_1:Net_9\ ,
            dclk_1 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Fixed Function block hod @ [FFB(Comparator,0)]: empty
Fixed Function block hod @ [FFB(DFB,0)]: empty
Fixed Function block hod @ [FFB(DSM,0)]: empty
Fixed Function block hod @ [FFB(Decimator,0)]: empty
Fixed Function block hod @ [FFB(EMIF,0)]: empty
Fixed Function block hod @ [FFB(I2C,0)]: empty
Fixed Function block hod @ [FFB(LCD,0)]: empty
Fixed Function block hod @ [FFB(LVD,0)]: empty
Fixed Function block hod @ [FFB(PM,0)]: empty
Fixed Function block hod @ [FFB(SC,0)]: empty
Fixed Function block hod @ [FFB(SPC,0)]: empty
Fixed Function block hod @ [FFB(Timer,0)]: empty
Fixed Function block hod @ [FFB(USB,0)]: 
    USB Block @ [FFB(USB,0)]: 
    usbcell: Name =\USBUART_1:USB\
        PORT MAP (
            dp => \USBUART_1:Net_1000\ ,
            dm => \USBUART_1:Net_597\ ,
            sof_int => Net_374 ,
            arb_int => \USBUART_1:Net_79\ ,
            usb_int => \USBUART_1:Net_81\ ,
            ept_int_8 => \USBUART_1:ept_int_8\ ,
            ept_int_7 => \USBUART_1:ept_int_7\ ,
            ept_int_6 => \USBUART_1:ept_int_6\ ,
            ept_int_5 => \USBUART_1:ept_int_5\ ,
            ept_int_4 => \USBUART_1:ept_int_4\ ,
            ept_int_3 => \USBUART_1:ept_int_3\ ,
            ept_int_2 => \USBUART_1:ept_int_2\ ,
            ept_int_1 => \USBUART_1:ept_int_1\ ,
            ept_int_0 => \USBUART_1:ept_int_0\ ,
            ord_int => \USBUART_1:Net_95\ ,
            dma_req_7 => \USBUART_1:dma_req_7\ ,
            dma_req_6 => \USBUART_1:dma_req_6\ ,
            dma_req_5 => \USBUART_1:dma_req_5\ ,
            dma_req_4 => \USBUART_1:dma_req_4\ ,
            dma_req_3 => \USBUART_1:dma_req_3\ ,
            dma_req_2 => \USBUART_1:dma_req_2\ ,
            dma_req_1 => \USBUART_1:dma_req_1\ ,
            dma_req_0 => \USBUART_1:dma_req_0\ ,
            dma_termin => \USBUART_1:Net_824\ );
        Properties:
        {
            cy_registers = ""
        }
Fixed Function block hod @ [FFB(VIDAC,0)]: empty
Fixed Function block hod @ [FFB(Abuf,0)]: empty
Fixed Function block hod @ [FFB(CsAbuf,0)]: empty
Fixed Function block hod @ [FFB(Vref,0)]: empty
Fixed Function block hod @ [FFB(LPF,0)]: empty
Fixed Function block hod @ [FFB(SAR,0)]: empty
Fixed Function block hod @ [FFB(TimingFault,0)]: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                     | 
Port | Pin | Fixed |      Type |       Drive Mode |                Name | Connections
-----+-----+-------+-----------+------------------+---------------------+-----------------------------
   0 |   0 |       |      NONE |         CMOS_OUT |           Pin_20(0) | In(Net_509)
     |   1 |       |      NONE |         CMOS_OUT |           Pin_26(0) | In(Net_532)
     |   2 |       |      NONE |         CMOS_OUT |           Pin_25(0) | In(Net_531)
     |   3 |       |      NONE |         CMOS_OUT |           Pin_23(0) | In(Net_522)
     |   4 |       |      NONE |         CMOS_OUT |           Pin_21(0) | In(Net_515)
     |   5 |       |      NONE |         CMOS_OUT |           Pin_27(0) | In(Net_539)
     |   6 |       |      NONE |         CMOS_OUT |           Pin_24(0) | In(Net_523)
     |   7 |       |      NONE |         CMOS_OUT |           Pin_28(0) | In(Net_540)
-----+-----+-------+-----------+------------------+---------------------+-----------------------------
   1 |   2 |       |      NONE |         CMOS_OUT |           Pin_11(0) | In(Net_465)
     |   4 |       |      NONE |         CMOS_OUT |           Pin_19(0) | In(Net_508)
     |   5 |       |      NONE |         CMOS_OUT |           Pin_17(0) | In(Net_501)
     |   6 |       |      NONE |         CMOS_OUT |           Pin_22(0) | In(Net_516)
     |   7 |       |      NONE |         CMOS_OUT |           Pin_16(0) | In(Net_495)
-----+-----+-------+-----------+------------------+---------------------+-----------------------------
   2 |   0 |       |      NONE |         CMOS_OUT |           Pin_15(0) | In(Net_494)
     |   1 |       |      NONE |         CMOS_OUT |           Pin_10(0) | In(Net_453)
     |   2 |       |      NONE |         CMOS_OUT |            Pin_5(0) | In(Net_438)
     |   3 |       |      NONE |         CMOS_OUT |            Pin_8(0) | In(Net_444)
     |   4 |       |      NONE |         CMOS_OUT |            Pin_3(0) | In(Net_429)
     |   5 |       |      NONE |         CMOS_OUT |            Pin_6(0) | In(Net_435)
     |   6 |       |      NONE |         CMOS_OUT |            Pin_9(0) | In(Net_456)
     |   7 |       |      NONE |         CMOS_OUT |            Pin_7(0) | In(Net_447)
-----+-----+-------+-----------+------------------+---------------------+-----------------------------
   3 |   0 |       |      NONE |         CMOS_OUT |           Pin_12(0) | In(Net_462)
     |   1 |       |      NONE |         CMOS_OUT |            Pin_2(0) | In(Net_420)
     |   2 |       |      NONE |         CMOS_OUT |            Pin_4(0) | In(Net_426)
     |   3 |       |      NONE |         CMOS_OUT |            Pin_1(0) | In(Net_419)
     |   4 |       |      NONE |         CMOS_OUT |           Pin_18(0) | In(Net_502)
     |   5 |       |      NONE |         CMOS_OUT |           Pin_13(0) | In(Net_486)
     |   6 |       |      NONE |         CMOS_OUT |           Pin_14(0) | In(Net_487)
-----+-----+-------+-----------+------------------+---------------------+-----------------------------
   5 |   1 |     * |      NONE |         CMOS_OUT |             Tx_1(0) | In(Net_549)
     |   3 |     * |      NONE |     HI_Z_DIGITAL |             Rx_1(0) | FB(Net_554)
-----+-----+-------+-----------+------------------+---------------------+-----------------------------
  15 |   6 |       |      NONE |      HI_Z_ANALOG | \USBUART_1:Dp_1(0)\ | Analog(\USBUART_1:Net_1000\)
     |   7 |     * |      NONE |      HI_Z_ANALOG |   \USBUART_1:Dm(0)\ | Analog(\USBUART_1:Net_597\)
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
Log: plm.M0038: The pin named Pin_20(0) at location P0[0] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0038: The pin named Pin_26(0) at location P0[1] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0040: The pin named Pin_25(0) at location P0[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named Pin_23(0) at location P0[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named Pin_21(0) at location P0[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named Pin_27(0) at location P0[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0039: The pin named Pin_24(0) at location P0[6] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0039: The pin named Pin_28(0) at location P0[7] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0039: The pin named Pin_12(0) at location P3[0] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0039: The pin named Pin_2(0) at location P3[1] prevents usage of the high current (2mA) feature of an IDAC. (App=cydsfit)
Log: plm.M0040: The pin named Pin_4(0) at location P3[2] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named Pin_1(0) at location P3[3] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named Pin_18(0) at location P3[4] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0040: The pin named Pin_13(0) at location P3[5] prevents a direct input connection to an Opamp. (App=cydsfit)
Log: plm.M0038: The pin named Pin_14(0) at location P3[6] prevents usage of special purposes: OpAmp:out. (App=cydsfit)
Log: plm.M0038: The pin named \USBUART_1:Dp_1(0)\ at location P15[6] prevents usage of special purposes: SWD:IO. (App=cydsfit)
Log: plm.M0038: The pin named \USBUART_1:Dm(0)\ at location P15[7] prevents usage of special purposes: SWD:CK. (App=cydsfit)
Info: plm.M0037: Design01.rpt: 
      Certain internal analog resources use the following pins for preferred routing: P0[0], P0[1], P0[2], P0[3], P0[4], P0[5], P0[6], P0[7], P3[0], P3[1], P3[2], P3[3], P3[4], P3[5], P3[6], P15[6], P15[7].
      Please check the "Final Placement Details" section of the report file (Design01.rpt) to see what resources are impacted by your pin selections.
     (File=C:\Users\Mike\Documents\PulseSensor\Design01.cydsn\Design01.rpt(1))
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.063ms
Digital Placement phase: Elapsed time ==> 5s.232ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 5s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.641ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.248ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.889ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.444ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 13s.685ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 13s.760ms
API generation phase: Elapsed time ==> 2s.053ms
Dependency generation phase: Elapsed time ==> 0s.023ms
Cleanup phase: Elapsed time ==> 0s.004ms
