{
  "nodes":
  [
    {
      "type":"component"
      , "id":2
      , "name":"kernel_2mm"
      , "children":
      [
        {
          "type":"inst"
          , "id":23
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\2mm\\kernel_2mm.cpp"
                , "line":36
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp"
              , "Start Cycle":"5"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":24
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\2mm\\kernel_2mm.cpp"
                , "line":43
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp"
              , "Start Cycle":"5"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":25
          , "name":"Store"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\2mm\\kernel_2mm.cpp"
                , "line":46
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Stores to":"tmp"
              , "Start Cycle":"0"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"inst"
          , "id":32
          , "name":"Load"
          , "debug":
          [
            [
              {
                "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\2mm\\kernel_2mm.cpp"
                , "line":55
              }
            ]
          ]
          , "details":
          [
            {
              "type":"table"
              , "Width":"32 bits"
              , "Type":"Pipelined never-stall"
              , "Stall-free":"Yes"
              , "Loads from":"tmp"
              , "Start Cycle":"5"
              , "Latency":"3"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":58
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":59
              , "name":"tmp"
              , "debug":
              [
                [
                  {
                    "filename":"kernel_2mm.cpp"
                    , "line":30
                  }
                ]
              ]
              , "children":
              [
                {
                  "type":"bank"
                  , "id":60
                  , "name":"Bank 0"
                  , "debug":
                  [
                    [
                      {
                        "filename":"kernel_2mm.cpp"
                        , "line":30
                      }
                    ]
                  ]
                  , "children":
                  [
                    {
                      "type":"port"
                      , "id":61
                      , "name":"R"
                    }
                    , {
                      "type":"port"
                      , "id":63
                      , "name":"W"
                    }
                  ]
                  , "details":
                  [
                    {
                      "type":"table"
                      , "details":
                      [
                        {
                          "type":"brief"
                          , "text":"2 total ports/bank\n1 read ports/bank\n1 write ports/bank"
                        }
                      ]
                      , "Total number of ports per bank":"2"
                      , "Number of read ports per bank":"1"
                      , "Number of write ports per bank":"1"
                      , "Total replication":"1"
                    }
                  ]
                }
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Requested size":"400 bytes"
                  , "Implemented size":"512 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"32 bits"
                  , "Bank depth":"128 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "User defined Attributes":"hls_memory; hls_singlepump; "
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Reference Manual : Local Variables in Components"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#xzx1468871996419"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
        , {
          "type":"arb"
          , "id":62
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
        , {
          "type":"arb"
          , "id":64
          , "name":"SHARE"
          , "details":
          [
            {
              "type":"table"
              , "Additional Information":"Mutually exclusive accesses, no stalls"
            }
          ]
        }
      ]
    }
    , {
      "type":"interface"
      , "id":52
      , "name":"A"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\2mm\\kernel_2mm.cpp"
            , "line":28
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"32"
          , "Address width":"32"
          , "Address Space":"1"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"4"
          , "Component":"kernel_2mm"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":53
      , "name":"B"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\2mm\\kernel_2mm.cpp"
            , "line":28
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"32"
          , "Address width":"32"
          , "Address Space":"1"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"4"
          , "Component":"kernel_2mm"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":54
      , "name":"C"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\2mm\\kernel_2mm.cpp"
            , "line":28
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"32"
          , "Address width":"32"
          , "Address Space":"1"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"4"
          , "Component":"kernel_2mm"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":55
      , "name":"D"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\2mm\\kernel_2mm.cpp"
            , "line":28
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Data width":"32"
          , "Address width":"32"
          , "Address Space":"1"
          , "Latency":"1"
          , "ReadWrite Mode":"readwrite"
          , "Maximum burst":"1"
          , "Wait request":"0"
          , "Alignment":"4"
          , "Component":"kernel_2mm"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":56
      , "name":"alpha"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\2mm\\kernel_2mm.cpp"
            , "line":28
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Width":"32 bits"
          , "Component":"kernel_2mm"
        }
      ]
    }
    , {
      "type":"interface"
      , "id":57
      , "name":"beta"
      , "debug":
      [
        [
          {
            "filename":"C:\\Users\\Elija\\Documents\\LAP_hls_benchmarks\\IntelHLS\\Cleaned\\2mm\\kernel_2mm.cpp"
            , "line":28
          }
        ]
      ]
      , "details":
      [
        {
          "type":"table"
          , "Stable":"No"
          , "Width":"32 bits"
          , "Component":"kernel_2mm"
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":62
      , "to":24
    }
    , {
      "from":62
      , "to":32
    }
    , {
      "from":61
      , "to":62
    }
    , {
      "from":25
      , "to":64
    }
    , {
      "from":23
      , "to":64
    }
    , {
      "from":64
      , "to":63
    }
  ]
}
