# Neural Network generator using TL-Verilog

This repo contains a blueprint implementation of neural network architecture using an evolving Transaction-Level design methodology i.e., TL-Verilog. 

## Motivation

## Methodology

## TODO
