nr_controllers	,	V_140
shift	,	V_43
mvebu_mbus_get_pcie_mem_aperture	,	F_72
pci_bus	,	V_34
PCI_CLASS_BRIDGE_PCI	,	V_74
mvebu_pcie_handle_membase_change	,	F_29
msleep	,	F_86
PCIE_WIN5_REMAP_OFF	,	V_20
mvebu_sw_pci_bridge_read	,	F_31
bar	,	V_95
dev	,	V_54
PCI_CLASS_REVISION	,	V_88
of_parse_phandle	,	F_63
gpio_is_valid	,	F_83
PCI_INTERRUPT_LINE	,	V_107
mvebu_sw_pci_bridge	,	V_72
pna	,	V_159
OF_GPIO_ACTIVE_LOW	,	V_180
PCI_COMMAND_IO	,	V_29
"reset-gpios"	,	L_14
old	,	V_109
io_attr	,	V_7
devfn	,	V_36
rangesz	,	V_158
mvebu_has_ioport	,	F_5
mvebu_pcie_ops	,	V_145
size	,	V_16
of_node	,	V_168
mvebu_pcie_suspend	,	F_66
bridge	,	V_57
GFP_KERNEL	,	V_171
device	,	V_77
remap	,	V_48
of_n_addr_cells	,	F_57
PCIE_WIN04_REMAP_OFF	,	F_16
of_clk_get_by_name	,	F_87
__be32	,	T_6
MVEBU_MBUS_NO_REMAP	,	V_55
mvebu_pcie_handle_iobase_change	,	F_27
mbus_dram_target_info	,	V_14
ports	,	V_115
secondary_status	,	V_102
device_node	,	V_148
_val	,	V_42
of_property_read_u32	,	F_78
vendor	,	V_75
rlen	,	V_156
PCIE_CMD_OFF	,	V_28
where	,	V_37
attribute	,	V_47
DT_TYPE_MEM32	,	V_165
"msi-parent"	,	L_6
tgt	,	V_151
stat	,	V_11
devm_ioremap_resource	,	F_54
saved_pcie_stat	,	V_169
PCIE_STAT_LINK_DOWN	,	V_9
sz	,	V_45
i	,	V_17
regs	,	V_150
ENOENT	,	V_166
fls	,	F_17
mvebu_pcie_rd_conf	,	F_37
of_pci_get_devfn	,	F_81
cs	,	V_23
of_gpio_flags	,	V_175
max_t	,	F_46
"marvell,pcie-lane"	,	L_11
mvebu_sw_pci_bridge_write	,	F_32
"PCI MEM"	,	L_3
mvebu_pcie_link_up	,	F_6
nports	,	V_114
PCI_BASE_ADDRESS_1	,	V_94
phys_addr_t	,	T_2
PCI_BASE_ADDRESS_0	,	V_93
size_mapped	,	V_49
pcie	,	V_52
platform_device	,	V_147
of_node_put	,	F_65
ERR_PTR	,	F_53
PCIE_BAR_LO_OFF	,	F_12
mvebu_pcie	,	V_110
bus	,	V_35
"Could not create MBus window at [mem %pa-%pa]: %d\n"	,	L_1
__iomem	,	T_5
mvebu_pcie_add_windows	,	F_24
dn	,	V_185
align	,	V_130
primary_bus	,	V_100
DT_CPUADDR_TO_TARGET	,	F_60
devm_gpio_request_one	,	F_84
"reset-delay-us"	,	L_16
iolimitupper	,	V_59
reg	,	V_4
mvebu_sw_pci_bridge_init	,	F_30
PCI_COMMAND	,	V_87
io_offset	,	V_124
kasprintf	,	F_80
PCIE_MASK_OFF	,	V_32
of_device_is_available	,	F_77
memwin_base	,	V_68
iobaseupper	,	V_60
ret	,	V_50
iowin_size	,	V_63
res	,	V_129
iomem_resource	,	V_121
"failed to parse bus-range property: %d\n"	,	L_8
membase	,	V_67
"PCI I/O"	,	L_4
PCI_ROM_ADDRESS1	,	V_106
PCIBIOS_DEVICE_NOT_FOUND	,	V_117
reset_gpio	,	V_177
PCIE_CONF_DATA_OFF	,	V_40
pci_dev	,	V_127
ops	,	V_144
port	,	V_2
rounddown_pow_of_two	,	F_47
PCIE_WIN04_BASE_OFF	,	F_15
name	,	V_119
"pcie%d.%d-reset"	,	L_15
mvebu_readl	,	F_3
DT_FLAGS_TO_TYPE	,	F_59
child	,	V_170
bist	,	V_91
request_resource	,	F_39
mvebu_pcie_del_windows	,	F_22
PCIE_STAT_OFF	,	V_8
cache_line_size	,	V_83
interface	,	V_89
sys	,	V_112
dev_err	,	F_26
rtype	,	V_163
align_resource	,	V_146
end	,	V_51
PCIE_WIN5_BASE_OFF	,	V_19
class	,	V_73
mask	,	V_27
memlimit	,	V_66
map_irq	,	V_142
PCI_COMMAND_MEMORY	,	V_30
start	,	V_65
clk_disable_unprepare	,	F_90
PCI_PRIMARY_BUS	,	V_96
target	,	V_46
mv_mbus_dram_info	,	F_10
mvebu_pcie_msi_enable	,	F_62
setup	,	V_141
mvebu_mbus_del_window	,	F_23
mvebu_pcie_setup	,	F_38
base	,	V_5
"PCIe%d.%d: cannot get tgt/attr for mem window\n"	,	L_13
mvebu_pcie_set_local_dev_nr	,	F_8
realio	,	V_120
ENOMEM	,	V_172
dev_get_drvdata	,	F_67
mem_attr	,	V_71
secondary_bus	,	V_99
PCIBIOS_BAD_REGISTER_NUMBER	,	V_44
IORESOURCE_IO	,	V_132
mvebu_pcie_hw_rd_conf	,	F_19
PCI_IO_RANGE_TYPE_32	,	V_84
hw	,	V_137
number	,	V_38
round_up	,	F_45
ioport_resource	,	V_122
IO_SPACE_LIMIT	,	V_174
dram	,	V_15
pci_add_resource	,	F_43
GPIOF_DIR_OUT	,	V_182
val	,	V_3
clk	,	V_184
io	,	V_64
of_irq_parse_and_map_pci	,	V_143
mem_target	,	V_70
PCI_VENDOR_ID_MARVELL	,	V_76
secondary_latency_timer	,	V_97
header_type	,	V_81
cmd	,	V_26
PCI_COMMAND_MASTER	,	V_31
mvebu_pcie_port	,	V_1
reset_udelay	,	V_178
mvebu_pcie_set_local_bus_nr	,	F_7
PCIE_CONF_ADDR	,	F_20
private_data	,	V_113
msi_ctrl	,	V_138
of_address_to_resource	,	F_52
CONFIG_PCI_MSI	,	F_49
flags	,	V_131
resource_size_t	,	T_4
range	,	V_155
of_get_property	,	F_56
PCI_PREF_MEMORY_BASE	,	V_104
PCI_IO_BASE	,	V_101
for_each_child_of_node	,	F_76
mvebu_pcie_enable	,	F_48
mvebu_mbus_get_pcie_io_aperture	,	F_73
PCIE_WIN5_CTRL_OFF	,	V_18
clk_prepare_enable	,	F_89
cpuaddr	,	V_162
mvebu_writel	,	F_1
PCIE_STAT_DEV	,	V_13
PCIE_WIN04_CTRL_OFF	,	F_14
gpio_set_value	,	F_85
of_read_number	,	F_58
err	,	V_108
PCI_IO_BASE_UPPER16	,	V_105
io_target	,	V_6
PCIE_BAR_HI_OFF	,	F_13
"invalid memory aperture size\n"	,	L_7
reset_name	,	V_181
EPROBE_DEFER	,	V_183
pci_sys_data	,	V_111
PCI_VENDOR_ID	,	V_86
subordinate_bus	,	V_98
PCIE_MASK_ENABLE_INTS	,	V_33
EINVAL	,	V_160
PCI_SLOT	,	F_36
PCIBIOS_MIN_IO	,	V_173
iowin_base	,	V_62
mvebu_pcie_map_registers	,	F_51
iobase	,	V_56
msi	,	V_139
mvebu_pcie_align_resource	,	F_44
reset_active_low	,	V_179
pci_common_init_dev	,	F_50
mbus_attr	,	V_24
mvebu_pcie_hw_wr_conf	,	F_21
"marvell,pcie-port"	,	L_9
of_pci_find_msi_chip_by_node	,	F_64
"ignoring PCIe DT node, missing pcie-port property\n"	,	L_10
size_t	,	T_3
num_cs	,	V_21
pdev	,	V_53
u32	,	T_1
hw_pci	,	V_136
release_resource	,	F_41
"ranges"	,	L_5
PCIE_DEV_ID_OFF	,	V_78
sysdata	,	V_116
mvebu_mbus_add_window_remap_by_id	,	F_25
PCIE_DEV_REV_OFF	,	V_80
PCIE_CONF_ADDR_OFF	,	V_39
"Attempt to set IO when IO is disabled\n"	,	L_2
resource	,	V_128
DT_CPUADDR_TO_ATTR	,	F_61
"pcie%d.%d"	,	L_12
mvebu_pcie_setup_wins	,	F_9
mvebu_pcie_find_port	,	F_34
iolimit	,	V_58
revision	,	V_79
SZ_1M	,	V_135
na	,	V_153
SZ_64K	,	V_133
"PCIe%d.%d: cannot get clock\n"	,	L_17
mvebu_get_tgt_attr	,	F_55
platform_set_drvdata	,	F_71
busn	,	V_126
devm_kzalloc	,	F_70
"PCIe%d.%d: cannot map registers\n"	,	L_18
np	,	V_149
PCI_MEMORY_BASE	,	V_103
nr	,	V_10
nranges	,	V_157
ns	,	V_154
slot	,	V_161
sys_to_pcie	,	F_33
mem	,	V_118
mbus_dram_target_id	,	V_25
pci_add_resource_offset	,	F_42
msi_node	,	V_167
mbus_dram_window	,	V_22
IORESOURCE_MEM	,	V_134
attr	,	V_152
value	,	V_85
of_get_named_gpio_flags	,	F_82
lane	,	V_176
of_pci_parse_bus_range	,	F_75
readl	,	F_4
writel	,	F_2
memwin_size	,	V_69
DT_TYPE_IO	,	V_164
PCI_CACHE_LINE_SIZE	,	V_90
mvebu_pcie_wr_conf	,	F_35
resources	,	V_123
dev_warn	,	F_79
pci_ioremap_io	,	F_91
latency_timer	,	V_92
mvebu_pcie_probe	,	F_69
command	,	V_61
PCIE_BAR_CTRL_OFF	,	F_11
mvebu_pcie_setup_hw	,	F_18
PCIBIOS_SUCCESSFUL	,	V_41
resource_size	,	F_40
mem_offset	,	V_125
u64	,	T_7
min_t	,	F_74
PCI_HEADER_TYPE_BRIDGE	,	V_82
dev_WARN	,	F_28
mvebu_pcie_resume	,	F_68
PCIE_STAT_BUS	,	V_12
IS_ERR	,	F_88
