C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/memoria_bb.v {1 {vlog -work work -stats=none C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/memoria_bb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module memoria

Top level modules:
	memoria

} {} {}} C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/conversor7segmentos.v {1 {vlog -work work -stats=none C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/conversor7segmentos.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module conversor7segmentos

Top level modules:
	conversor7segmentos

} {} {}} C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v {1 {vlog -work work -stats=none C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux3to1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Mux_3_to_1

Top level modules:
	Mux_3_to_1

} {} {}} C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Processador.v {1 {vlog -work work -stats=none {C:\Users\optma-31\Documents\GitHub\TP-OC2\projeto_quartus\Processador.v}
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Processador

Top level modules:
	Processador

} {} {}} C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/memoria.v {1 {vlog -work work -stats=none C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/memoria.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module memoria

Top level modules:
	memoria

} {} {}} C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v {1 {vlog -work work -stats=none C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v {1 {vlog -work work -stats=none C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Controle.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Controle

Top level modules:
	Controle

} {} {}} C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v {1 {vlog -work work -stats=none C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Banco_registradores.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Banco_registradores

Top level modules:
	Banco_registradores

} {} {}} C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v {1 {vlog -work work -stats=none C:/Users/optma-31/Documents/GitHub/TP-OC2/projeto_quartus/Mux2to1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module Mux_2_to_1

Top level modules:
	Mux_2_to_1

} {} {}}
