   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"IO004.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.IO004_Init,"ax",%progbits
  20              		.align	2
  21              		.global	IO004_Init
  22              		.thumb
  23              		.thumb_func
  25              	IO004_Init:
  26              	.LFB117:
  27              		.file 1 "../Dave/Generated/src/IO004/IO004.c"
   1:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
   2:../Dave/Generated/src/IO004/IO004.c **** **  DAVE App Name : IO004       App Version: 1.0.22               
   3:../Dave/Generated/src/IO004/IO004.c **** **  This file is generated by DAVE, User modification to this file will be    **
   4:../Dave/Generated/src/IO004/IO004.c **** **  overwritten at the next code generation.                                  **
   5:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
   6:../Dave/Generated/src/IO004/IO004.c **** 
   7:../Dave/Generated/src/IO004/IO004.c **** 
   8:../Dave/Generated/src/IO004/IO004.c **** /*CODE_BLOCK_BEGIN[IO004.c]*/
   9:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  10:../Dave/Generated/src/IO004/IO004.c ****  Copyright (c) 2012, Infineon Technologies AG                                 **
  11:../Dave/Generated/src/IO004/IO004.c ****  All rights reserved.                                                         **
  12:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  13:../Dave/Generated/src/IO004/IO004.c ****  Redistribution and use in source and binary forms, with or without           **
  14:../Dave/Generated/src/IO004/IO004.c ****  modification,are permitted provided that the following conditions are met:   **
  15:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  16:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions of source code must retain the above copyright notice,      **
  17:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer.                        **
  18:../Dave/Generated/src/IO004/IO004.c ****  *Redistributions in binary form must reproduce the above copyright notice,   **
  19:../Dave/Generated/src/IO004/IO004.c ****  this list of conditions and the following disclaimer in the documentation    **
  20:../Dave/Generated/src/IO004/IO004.c ****  and/or other materials provided with the distribution.                       **
  21:../Dave/Generated/src/IO004/IO004.c ****  *Neither the name of the copyright holders nor the names of its contributors **
  22:../Dave/Generated/src/IO004/IO004.c ****  may be used to endorse or promote products derived from this software without**
  23:../Dave/Generated/src/IO004/IO004.c ****  specific prior written permission.                                           **
  24:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  25:../Dave/Generated/src/IO004/IO004.c ****  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"  **
  26:../Dave/Generated/src/IO004/IO004.c ****  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE    **
  27:../Dave/Generated/src/IO004/IO004.c ****  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE   **
  28:../Dave/Generated/src/IO004/IO004.c ****  ARE  DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE   **
  29:../Dave/Generated/src/IO004/IO004.c ****  LIABLE  FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR         **
  30:../Dave/Generated/src/IO004/IO004.c ****  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF         **
  31:../Dave/Generated/src/IO004/IO004.c ****  SUBSTITUTE GOODS OR  SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS    **
  32:../Dave/Generated/src/IO004/IO004.c ****  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN      **
  33:../Dave/Generated/src/IO004/IO004.c ****  CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)       **
  34:../Dave/Generated/src/IO004/IO004.c ****  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE   **
  35:../Dave/Generated/src/IO004/IO004.c ****  POSSIBILITY OF SUCH DAMAGE.                                                  **
  36:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  37:../Dave/Generated/src/IO004/IO004.c ****  To improve the quality of the software, users are encouraged to share        **
  38:../Dave/Generated/src/IO004/IO004.c ****  modifications, enhancements or bug fixes with Infineon Technologies AG       **
  39:../Dave/Generated/src/IO004/IO004.c ****  dave@infineon.com).                                                          **
  40:../Dave/Generated/src/IO004/IO004.c ****                                                                               **
  41:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  42:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  43:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  44:../Dave/Generated/src/IO004/IO004.c **** ** PLATFORM : Infineon XMC4000/XMC1000 Series                                 **
  45:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  46:../Dave/Generated/src/IO004/IO004.c **** ** COMPILER : Compiler Independent                                            **
  47:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  48:../Dave/Generated/src/IO004/IO004.c **** ** AUTHOR   : App Developer                                                   **
  49:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  50:../Dave/Generated/src/IO004/IO004.c **** ** MAY BE CHANGED BY USER [yes/no]: Yes                                       **
  51:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  52:../Dave/Generated/src/IO004/IO004.c **** ** MODIFICATION DATE : Mar 16, 2013                                           **
  53:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  54:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  55:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  56:../Dave/Generated/src/IO004/IO004.c **** **                      Author(s) Identity                                    **
  57:../Dave/Generated/src/IO004/IO004.c **** ********************************************************************************
  58:../Dave/Generated/src/IO004/IO004.c **** **                                                                            **
  59:../Dave/Generated/src/IO004/IO004.c **** ** Initials     Name                                                          **
  60:../Dave/Generated/src/IO004/IO004.c **** ** ---------------------------------------------------------------------------**
  61:../Dave/Generated/src/IO004/IO004.c **** ** PAE        App Developer                                                   **
  62:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  63:../Dave/Generated/src/IO004/IO004.c **** /**
  64:../Dave/Generated/src/IO004/IO004.c ****  * @file   IO004.c
  65:../Dave/Generated/src/IO004/IO004.c ****  *
  66:../Dave/Generated/src/IO004/IO004.c ****  * @brief  IO_Digital _IO004 App
  67:../Dave/Generated/src/IO004/IO004.c ****  *
  68:../Dave/Generated/src/IO004/IO004.c ****  * This app can be used to configure a IO Pin when the output shall be 
  69:../Dave/Generated/src/IO004/IO004.c ****  * controlled by software or when it required  just as a input I/O.IO002 App can 
  70:../Dave/Generated/src/IO004/IO004.c ****  * be used in any case except when the output shall be controlled by software.			
  71:../Dave/Generated/src/IO004/IO004.c ****  *
  72:../Dave/Generated/src/IO004/IO004.c ****  *	Note: 
  73:../Dave/Generated/src/IO004/IO004.c ****  *	The App GUI configures the Port Pin as GPIO in input mode by default.
  74:../Dave/Generated/src/IO004/IO004.c ****  */
  75:../Dave/Generated/src/IO004/IO004.c **** /* Revision History 
  76:../Dave/Generated/src/IO004/IO004.c ****  *
  77:../Dave/Generated/src/IO004/IO004.c ****  * 01 Jan 2013  v1.0.12  Disabled Pad Class & Pad driver configuration for 
  78:../Dave/Generated/src/IO004/IO004.c ****  *                       XMC1000.
  79:../Dave/Generated/src/IO004/IO004.c ****  * 16 Mar 2013  v1.0.14  Modified OMR register configuration (Direct assignment 
  80:../Dave/Generated/src/IO004/IO004.c ****  *                       without reading) to upgrade performance.
  81:../Dave/Generated/src/IO004/IO004.c ****  *
  82:../Dave/Generated/src/IO004/IO004.c ****  */
  83:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  84:../Dave/Generated/src/IO004/IO004.c ****  ** INCLUDE FILES                                                             **
  85:../Dave/Generated/src/IO004/IO004.c ****  ******************************************************************************/
  86:../Dave/Generated/src/IO004/IO004.c **** 
  87:../Dave/Generated/src/IO004/IO004.c **** /** Inclusion of header file */
  88:../Dave/Generated/src/IO004/IO004.c **** #include <DAVE3.h>
  89:../Dave/Generated/src/IO004/IO004.c **** 
  90:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  91:../Dave/Generated/src/IO004/IO004.c **** **                      Private Macro Definitions                             **
  92:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  93:../Dave/Generated/src/IO004/IO004.c **** 
  94:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  95:../Dave/Generated/src/IO004/IO004.c **** **                      Private Type Definitions                              **
  96:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
  97:../Dave/Generated/src/IO004/IO004.c **** 
  98:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
  99:../Dave/Generated/src/IO004/IO004.c **** **                 Private Function Declarations:
 100:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 101:../Dave/Generated/src/IO004/IO004.c **** 
 102:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 103:../Dave/Generated/src/IO004/IO004.c **** **                      Global Constant Definitions                           **
 104:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 105:../Dave/Generated/src/IO004/IO004.c **** 
 106:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 107:../Dave/Generated/src/IO004/IO004.c **** **                      Global Variable Definitions                           **
 108:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 109:../Dave/Generated/src/IO004/IO004.c **** 
 110:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 111:../Dave/Generated/src/IO004/IO004.c **** **                      Private Constant Definitions                          **
 112:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 113:../Dave/Generated/src/IO004/IO004.c **** 
 114:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 115:../Dave/Generated/src/IO004/IO004.c **** **                 Function like macro definitions                            **
 116:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 117:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 118:../Dave/Generated/src/IO004/IO004.c **** **                      Private Function Definitions                          **
 119:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 120:../Dave/Generated/src/IO004/IO004.c **** 
 121:../Dave/Generated/src/IO004/IO004.c **** /*******************************************************************************
 122:../Dave/Generated/src/IO004/IO004.c **** **                      Public Function Definitions                           **
 123:../Dave/Generated/src/IO004/IO004.c **** *******************************************************************************/
 124:../Dave/Generated/src/IO004/IO004.c **** /** @ingroup IO004_Func
 125:../Dave/Generated/src/IO004/IO004.c ****  * @{
 126:../Dave/Generated/src/IO004/IO004.c ****  */
 127:../Dave/Generated/src/IO004/IO004.c **** 
 128:../Dave/Generated/src/IO004/IO004.c **** void IO004_Init(void)
 129:../Dave/Generated/src/IO004/IO004.c **** {
  28              		.loc 1 129 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 80B4     		push	{r7}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 7, -4
  37 0002 00AF     		add	r7, sp, #0
  38              	.LCFI1:
  39              		.cfi_def_cfa_register 7
 130:../Dave/Generated/src/IO004/IO004.c ****    /* <<<DD_IO004_API_1>>> */
 131:../Dave/Generated/src/IO004/IO004.c **** 
 132:../Dave/Generated/src/IO004/IO004.c **** 	   
 133:../Dave/Generated/src/IO004/IO004.c **** 
 134:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 2 Port 8 based on User configuration */
 135:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->OMR = 0U<< 8;
  40              		.loc 1 135 0
  41 0004 40F20003 		movw	r3, #:lower16:IO004_Handle1
  42 0008 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  43 000c 5B68     		ldr	r3, [r3, #4]
  44 000e 4FF00002 		mov	r2, #0
  45 0012 5A60     		str	r2, [r3, #4]
 136:../Dave/Generated/src/IO004/IO004.c ****   
 137:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR1  &= (uint32_t)(~(PORT2_PDR1_PD8_Msk));
  46              		.loc 1 137 0
  47 0014 40F20003 		movw	r3, #:lower16:IO004_Handle1
  48 0018 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  49 001c 5A68     		ldr	r2, [r3, #4]
  50 001e 40F20003 		movw	r3, #:lower16:IO004_Handle1
  51 0022 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  52 0026 5B68     		ldr	r3, [r3, #4]
  53 0028 5B6C     		ldr	r3, [r3, #68]
  54 002a 23F00703 		bic	r3, r3, #7
  55 002e 5364     		str	r3, [r2, #68]
 138:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->PDR1  |= (uint32_t)((4UL << PORT2_PDR1_PD8_Pos) & \
  56              		.loc 1 138 0
  57 0030 40F20003 		movw	r3, #:lower16:IO004_Handle1
  58 0034 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  59 0038 5A68     		ldr	r2, [r3, #4]
  60 003a 40F20003 		movw	r3, #:lower16:IO004_Handle1
  61 003e C0F20003 		movt	r3, #:upper16:IO004_Handle1
  62 0042 5B68     		ldr	r3, [r3, #4]
  63 0044 5B6C     		ldr	r3, [r3, #68]
  64 0046 43F00403 		orr	r3, r3, #4
  65 004a 5364     		str	r3, [r2, #68]
 139:../Dave/Generated/src/IO004/IO004.c ****                                      PORT2_PDR1_PD8_Msk);
 140:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle1.PortRegs->IOCR8 |= (0U << 3);   
  66              		.loc 1 140 0
  67 004c 40F20003 		movw	r3, #:lower16:IO004_Handle1
  68 0050 C0F20003 		movt	r3, #:upper16:IO004_Handle1
  69 0054 5A68     		ldr	r2, [r3, #4]
  70 0056 40F20003 		movw	r3, #:lower16:IO004_Handle1
  71 005a C0F20003 		movt	r3, #:upper16:IO004_Handle1
  72 005e 5B68     		ldr	r3, [r3, #4]
  73 0060 9B69     		ldr	r3, [r3, #24]
  74 0062 9361     		str	r3, [r2, #24]
 141:../Dave/Generated/src/IO004/IO004.c **** 
 142:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 1 Port 0 based on User configuration */
 143:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle10.PortRegs->OMR = 0U<< 0;
  75              		.loc 1 143 0
  76 0064 40F20003 		movw	r3, #:lower16:IO004_Handle10
  77 0068 C0F20003 		movt	r3, #:upper16:IO004_Handle10
  78 006c 5B68     		ldr	r3, [r3, #4]
  79 006e 4FF00002 		mov	r2, #0
  80 0072 5A60     		str	r2, [r3, #4]
 144:../Dave/Generated/src/IO004/IO004.c ****   
 145:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle10.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD0_Msk));
  81              		.loc 1 145 0
  82 0074 40F20003 		movw	r3, #:lower16:IO004_Handle10
  83 0078 C0F20003 		movt	r3, #:upper16:IO004_Handle10
  84 007c 5A68     		ldr	r2, [r3, #4]
  85 007e 40F20003 		movw	r3, #:lower16:IO004_Handle10
  86 0082 C0F20003 		movt	r3, #:upper16:IO004_Handle10
  87 0086 5B68     		ldr	r3, [r3, #4]
  88 0088 1B6C     		ldr	r3, [r3, #64]
  89 008a 23F00703 		bic	r3, r3, #7
  90 008e 1364     		str	r3, [r2, #64]
 146:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle10.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD0_Pos) & \
  91              		.loc 1 146 0
  92 0090 40F20003 		movw	r3, #:lower16:IO004_Handle10
  93 0094 C0F20003 		movt	r3, #:upper16:IO004_Handle10
  94 0098 5A68     		ldr	r2, [r3, #4]
  95 009a 40F20003 		movw	r3, #:lower16:IO004_Handle10
  96 009e C0F20003 		movt	r3, #:upper16:IO004_Handle10
  97 00a2 5B68     		ldr	r3, [r3, #4]
  98 00a4 1B6C     		ldr	r3, [r3, #64]
  99 00a6 43F00403 		orr	r3, r3, #4
 100 00aa 1364     		str	r3, [r2, #64]
 147:../Dave/Generated/src/IO004/IO004.c ****                                           PORT1_PDR0_PD0_Msk);
 148:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle10.PortRegs->IOCR0 |= (0U << 3);   
 101              		.loc 1 148 0
 102 00ac 40F20003 		movw	r3, #:lower16:IO004_Handle10
 103 00b0 C0F20003 		movt	r3, #:upper16:IO004_Handle10
 104 00b4 5A68     		ldr	r2, [r3, #4]
 105 00b6 40F20003 		movw	r3, #:lower16:IO004_Handle10
 106 00ba C0F20003 		movt	r3, #:upper16:IO004_Handle10
 107 00be 5B68     		ldr	r3, [r3, #4]
 108 00c0 1B69     		ldr	r3, [r3, #16]
 109 00c2 1361     		str	r3, [r2, #16]
 149:../Dave/Generated/src/IO004/IO004.c **** 
 150:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 1 Port 9 based on User configuration */
 151:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle11.PortRegs->OMR = 0U<< 9;
 110              		.loc 1 151 0
 111 00c4 40F20003 		movw	r3, #:lower16:IO004_Handle11
 112 00c8 C0F20003 		movt	r3, #:upper16:IO004_Handle11
 113 00cc 5B68     		ldr	r3, [r3, #4]
 114 00ce 4FF00002 		mov	r2, #0
 115 00d2 5A60     		str	r2, [r3, #4]
 152:../Dave/Generated/src/IO004/IO004.c ****   
 153:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle11.PortRegs->PDR1  &= (uint32_t)(~(PORT1_PDR1_PD9_Msk));
 116              		.loc 1 153 0
 117 00d4 40F20003 		movw	r3, #:lower16:IO004_Handle11
 118 00d8 C0F20003 		movt	r3, #:upper16:IO004_Handle11
 119 00dc 5A68     		ldr	r2, [r3, #4]
 120 00de 40F20003 		movw	r3, #:lower16:IO004_Handle11
 121 00e2 C0F20003 		movt	r3, #:upper16:IO004_Handle11
 122 00e6 5B68     		ldr	r3, [r3, #4]
 123 00e8 5B6C     		ldr	r3, [r3, #68]
 124 00ea 23F07003 		bic	r3, r3, #112
 125 00ee 5364     		str	r3, [r2, #68]
 154:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle11.PortRegs->PDR1  |= (uint32_t)((4UL << PORT1_PDR1_PD9_Pos) & \
 126              		.loc 1 154 0
 127 00f0 40F20003 		movw	r3, #:lower16:IO004_Handle11
 128 00f4 C0F20003 		movt	r3, #:upper16:IO004_Handle11
 129 00f8 5A68     		ldr	r2, [r3, #4]
 130 00fa 40F20003 		movw	r3, #:lower16:IO004_Handle11
 131 00fe C0F20003 		movt	r3, #:upper16:IO004_Handle11
 132 0102 5B68     		ldr	r3, [r3, #4]
 133 0104 5B6C     		ldr	r3, [r3, #68]
 134 0106 43F04003 		orr	r3, r3, #64
 135 010a 5364     		str	r3, [r2, #68]
 155:../Dave/Generated/src/IO004/IO004.c ****                                      PORT1_PDR1_PD9_Msk);
 156:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle11.PortRegs->IOCR8 |= (0U << 11);   
 136              		.loc 1 156 0
 137 010c 40F20003 		movw	r3, #:lower16:IO004_Handle11
 138 0110 C0F20003 		movt	r3, #:upper16:IO004_Handle11
 139 0114 5A68     		ldr	r2, [r3, #4]
 140 0116 40F20003 		movw	r3, #:lower16:IO004_Handle11
 141 011a C0F20003 		movt	r3, #:upper16:IO004_Handle11
 142 011e 5B68     		ldr	r3, [r3, #4]
 143 0120 9B69     		ldr	r3, [r3, #24]
 144 0122 9361     		str	r3, [r2, #24]
 157:../Dave/Generated/src/IO004/IO004.c **** 
 158:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 0 Port 8 based on User configuration */
 159:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle12.PortRegs->OMR = 0U<< 8;
 145              		.loc 1 159 0
 146 0124 40F20003 		movw	r3, #:lower16:IO004_Handle12
 147 0128 C0F20003 		movt	r3, #:upper16:IO004_Handle12
 148 012c 5B68     		ldr	r3, [r3, #4]
 149 012e 4FF00002 		mov	r2, #0
 150 0132 5A60     		str	r2, [r3, #4]
 160:../Dave/Generated/src/IO004/IO004.c ****   
 161:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle12.PortRegs->PDR1  &= (uint32_t)(~(PORT0_PDR1_PD8_Msk));
 151              		.loc 1 161 0
 152 0134 40F20003 		movw	r3, #:lower16:IO004_Handle12
 153 0138 C0F20003 		movt	r3, #:upper16:IO004_Handle12
 154 013c 5A68     		ldr	r2, [r3, #4]
 155 013e 40F20003 		movw	r3, #:lower16:IO004_Handle12
 156 0142 C0F20003 		movt	r3, #:upper16:IO004_Handle12
 157 0146 5B68     		ldr	r3, [r3, #4]
 158 0148 5B6C     		ldr	r3, [r3, #68]
 159 014a 23F00703 		bic	r3, r3, #7
 160 014e 5364     		str	r3, [r2, #68]
 162:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle12.PortRegs->PDR1  |= (uint32_t)((4UL << PORT0_PDR1_PD8_Pos) & \
 161              		.loc 1 162 0
 162 0150 40F20003 		movw	r3, #:lower16:IO004_Handle12
 163 0154 C0F20003 		movt	r3, #:upper16:IO004_Handle12
 164 0158 5A68     		ldr	r2, [r3, #4]
 165 015a 40F20003 		movw	r3, #:lower16:IO004_Handle12
 166 015e C0F20003 		movt	r3, #:upper16:IO004_Handle12
 167 0162 5B68     		ldr	r3, [r3, #4]
 168 0164 5B6C     		ldr	r3, [r3, #68]
 169 0166 43F00403 		orr	r3, r3, #4
 170 016a 5364     		str	r3, [r2, #68]
 163:../Dave/Generated/src/IO004/IO004.c ****                                      PORT0_PDR1_PD8_Msk);
 164:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle12.PortRegs->IOCR8 |= (0U << 3);   
 171              		.loc 1 164 0
 172 016c 40F20003 		movw	r3, #:lower16:IO004_Handle12
 173 0170 C0F20003 		movt	r3, #:upper16:IO004_Handle12
 174 0174 5A68     		ldr	r2, [r3, #4]
 175 0176 40F20003 		movw	r3, #:lower16:IO004_Handle12
 176 017a C0F20003 		movt	r3, #:upper16:IO004_Handle12
 177 017e 5B68     		ldr	r3, [r3, #4]
 178 0180 9B69     		ldr	r3, [r3, #24]
 179 0182 9361     		str	r3, [r2, #24]
 165:../Dave/Generated/src/IO004/IO004.c **** 
 166:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 2 Port 5 based on User configuration */
 167:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->OMR = 0U<< 5;
 180              		.loc 1 167 0
 181 0184 40F20003 		movw	r3, #:lower16:IO004_Handle2
 182 0188 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 183 018c 5B68     		ldr	r3, [r3, #4]
 184 018e 4FF00002 		mov	r2, #0
 185 0192 5A60     		str	r2, [r3, #4]
 168:../Dave/Generated/src/IO004/IO004.c ****   
 169:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD5_Msk));
 186              		.loc 1 169 0
 187 0194 40F20003 		movw	r3, #:lower16:IO004_Handle2
 188 0198 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 189 019c 5A68     		ldr	r2, [r3, #4]
 190 019e 40F20003 		movw	r3, #:lower16:IO004_Handle2
 191 01a2 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 192 01a6 5B68     		ldr	r3, [r3, #4]
 193 01a8 1B6C     		ldr	r3, [r3, #64]
 194 01aa 23F4E003 		bic	r3, r3, #7340032
 195 01ae 1364     		str	r3, [r2, #64]
 170:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD5_Pos) & \
 196              		.loc 1 170 0
 197 01b0 40F20003 		movw	r3, #:lower16:IO004_Handle2
 198 01b4 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 199 01b8 5A68     		ldr	r2, [r3, #4]
 200 01ba 40F20003 		movw	r3, #:lower16:IO004_Handle2
 201 01be C0F20003 		movt	r3, #:upper16:IO004_Handle2
 202 01c2 5B68     		ldr	r3, [r3, #4]
 203 01c4 1B6C     		ldr	r3, [r3, #64]
 204 01c6 43F48003 		orr	r3, r3, #4194304
 205 01ca 1364     		str	r3, [r2, #64]
 171:../Dave/Generated/src/IO004/IO004.c ****                                           PORT2_PDR0_PD5_Msk);
 172:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle2.PortRegs->IOCR4 |= (0U << 11);   
 206              		.loc 1 172 0
 207 01cc 40F20003 		movw	r3, #:lower16:IO004_Handle2
 208 01d0 C0F20003 		movt	r3, #:upper16:IO004_Handle2
 209 01d4 5A68     		ldr	r2, [r3, #4]
 210 01d6 40F20003 		movw	r3, #:lower16:IO004_Handle2
 211 01da C0F20003 		movt	r3, #:upper16:IO004_Handle2
 212 01de 5B68     		ldr	r3, [r3, #4]
 213 01e0 5B69     		ldr	r3, [r3, #20]
 214 01e2 5361     		str	r3, [r2, #20]
 173:../Dave/Generated/src/IO004/IO004.c **** 
 174:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 2 Port 4 based on User configuration */
 175:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle4.PortRegs->OMR = 0U<< 4;
 215              		.loc 1 175 0
 216 01e4 40F20003 		movw	r3, #:lower16:IO004_Handle4
 217 01e8 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 218 01ec 5B68     		ldr	r3, [r3, #4]
 219 01ee 4FF00002 		mov	r2, #0
 220 01f2 5A60     		str	r2, [r3, #4]
 176:../Dave/Generated/src/IO004/IO004.c ****   
 177:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle4.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD4_Msk));
 221              		.loc 1 177 0
 222 01f4 40F20003 		movw	r3, #:lower16:IO004_Handle4
 223 01f8 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 224 01fc 5A68     		ldr	r2, [r3, #4]
 225 01fe 40F20003 		movw	r3, #:lower16:IO004_Handle4
 226 0202 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 227 0206 5B68     		ldr	r3, [r3, #4]
 228 0208 1B6C     		ldr	r3, [r3, #64]
 229 020a 23F4E023 		bic	r3, r3, #458752
 230 020e 1364     		str	r3, [r2, #64]
 178:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle4.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD4_Pos) & \
 231              		.loc 1 178 0
 232 0210 40F20003 		movw	r3, #:lower16:IO004_Handle4
 233 0214 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 234 0218 5A68     		ldr	r2, [r3, #4]
 235 021a 40F20003 		movw	r3, #:lower16:IO004_Handle4
 236 021e C0F20003 		movt	r3, #:upper16:IO004_Handle4
 237 0222 5B68     		ldr	r3, [r3, #4]
 238 0224 1B6C     		ldr	r3, [r3, #64]
 239 0226 43F48023 		orr	r3, r3, #262144
 240 022a 1364     		str	r3, [r2, #64]
 179:../Dave/Generated/src/IO004/IO004.c ****                                           PORT2_PDR0_PD4_Msk);
 180:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle4.PortRegs->IOCR4 |= (0U << 3);   
 241              		.loc 1 180 0
 242 022c 40F20003 		movw	r3, #:lower16:IO004_Handle4
 243 0230 C0F20003 		movt	r3, #:upper16:IO004_Handle4
 244 0234 5A68     		ldr	r2, [r3, #4]
 245 0236 40F20003 		movw	r3, #:lower16:IO004_Handle4
 246 023a C0F20003 		movt	r3, #:upper16:IO004_Handle4
 247 023e 5B68     		ldr	r3, [r3, #4]
 248 0240 5B69     		ldr	r3, [r3, #20]
 249 0242 5361     		str	r3, [r2, #20]
 181:../Dave/Generated/src/IO004/IO004.c **** 
 182:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 2 Port 3 based on User configuration */
 183:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle5.PortRegs->OMR = 0U<< 3;
 250              		.loc 1 183 0
 251 0244 40F20003 		movw	r3, #:lower16:IO004_Handle5
 252 0248 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 253 024c 5B68     		ldr	r3, [r3, #4]
 254 024e 4FF00002 		mov	r2, #0
 255 0252 5A60     		str	r2, [r3, #4]
 184:../Dave/Generated/src/IO004/IO004.c ****   
 185:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle5.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD3_Msk));
 256              		.loc 1 185 0
 257 0254 40F20003 		movw	r3, #:lower16:IO004_Handle5
 258 0258 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 259 025c 5A68     		ldr	r2, [r3, #4]
 260 025e 40F20003 		movw	r3, #:lower16:IO004_Handle5
 261 0262 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 262 0266 5B68     		ldr	r3, [r3, #4]
 263 0268 1B6C     		ldr	r3, [r3, #64]
 264 026a 23F4E043 		bic	r3, r3, #28672
 265 026e 1364     		str	r3, [r2, #64]
 186:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle5.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD3_Pos) & \
 266              		.loc 1 186 0
 267 0270 40F20003 		movw	r3, #:lower16:IO004_Handle5
 268 0274 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 269 0278 5A68     		ldr	r2, [r3, #4]
 270 027a 40F20003 		movw	r3, #:lower16:IO004_Handle5
 271 027e C0F20003 		movt	r3, #:upper16:IO004_Handle5
 272 0282 5B68     		ldr	r3, [r3, #4]
 273 0284 1B6C     		ldr	r3, [r3, #64]
 274 0286 43F48043 		orr	r3, r3, #16384
 275 028a 1364     		str	r3, [r2, #64]
 187:../Dave/Generated/src/IO004/IO004.c ****                                           PORT2_PDR0_PD3_Msk);
 188:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle5.PortRegs->IOCR0 |= (3U << 27);   
 276              		.loc 1 188 0
 277 028c 40F20003 		movw	r3, #:lower16:IO004_Handle5
 278 0290 C0F20003 		movt	r3, #:upper16:IO004_Handle5
 279 0294 5A68     		ldr	r2, [r3, #4]
 280 0296 40F20003 		movw	r3, #:lower16:IO004_Handle5
 281 029a C0F20003 		movt	r3, #:upper16:IO004_Handle5
 282 029e 5B68     		ldr	r3, [r3, #4]
 283 02a0 1B69     		ldr	r3, [r3, #16]
 284 02a2 43F0C053 		orr	r3, r3, #402653184
 285 02a6 1361     		str	r3, [r2, #16]
 189:../Dave/Generated/src/IO004/IO004.c **** 
 190:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 2 Port 2 based on User configuration */
 191:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle6.PortRegs->OMR = 0U<< 2;
 286              		.loc 1 191 0
 287 02a8 40F20003 		movw	r3, #:lower16:IO004_Handle6
 288 02ac C0F20003 		movt	r3, #:upper16:IO004_Handle6
 289 02b0 5B68     		ldr	r3, [r3, #4]
 290 02b2 4FF00002 		mov	r2, #0
 291 02b6 5A60     		str	r2, [r3, #4]
 192:../Dave/Generated/src/IO004/IO004.c ****   
 193:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle6.PortRegs->PDR0   &= (uint32_t)(~(PORT2_PDR0_PD2_Msk));
 292              		.loc 1 193 0
 293 02b8 40F20003 		movw	r3, #:lower16:IO004_Handle6
 294 02bc C0F20003 		movt	r3, #:upper16:IO004_Handle6
 295 02c0 5A68     		ldr	r2, [r3, #4]
 296 02c2 40F20003 		movw	r3, #:lower16:IO004_Handle6
 297 02c6 C0F20003 		movt	r3, #:upper16:IO004_Handle6
 298 02ca 5B68     		ldr	r3, [r3, #4]
 299 02cc 1B6C     		ldr	r3, [r3, #64]
 300 02ce 23F4E063 		bic	r3, r3, #1792
 301 02d2 1364     		str	r3, [r2, #64]
 194:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle6.PortRegs->PDR0   |= (uint32_t)((4UL << PORT2_PDR0_PD2_Pos) & \
 302              		.loc 1 194 0
 303 02d4 40F20003 		movw	r3, #:lower16:IO004_Handle6
 304 02d8 C0F20003 		movt	r3, #:upper16:IO004_Handle6
 305 02dc 5A68     		ldr	r2, [r3, #4]
 306 02de 40F20003 		movw	r3, #:lower16:IO004_Handle6
 307 02e2 C0F20003 		movt	r3, #:upper16:IO004_Handle6
 308 02e6 5B68     		ldr	r3, [r3, #4]
 309 02e8 1B6C     		ldr	r3, [r3, #64]
 310 02ea 43F48063 		orr	r3, r3, #1024
 311 02ee 1364     		str	r3, [r2, #64]
 195:../Dave/Generated/src/IO004/IO004.c ****                                           PORT2_PDR0_PD2_Msk);
 196:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle6.PortRegs->IOCR0 |= (0U << 19);   
 312              		.loc 1 196 0
 313 02f0 40F20003 		movw	r3, #:lower16:IO004_Handle6
 314 02f4 C0F20003 		movt	r3, #:upper16:IO004_Handle6
 315 02f8 5A68     		ldr	r2, [r3, #4]
 316 02fa 40F20003 		movw	r3, #:lower16:IO004_Handle6
 317 02fe C0F20003 		movt	r3, #:upper16:IO004_Handle6
 318 0302 5B68     		ldr	r3, [r3, #4]
 319 0304 1B69     		ldr	r3, [r3, #16]
 320 0306 1361     		str	r3, [r2, #16]
 197:../Dave/Generated/src/IO004/IO004.c **** 
 198:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 1 Port 1 based on User configuration */
 199:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle8.PortRegs->OMR = 0U<< 1;
 321              		.loc 1 199 0
 322 0308 40F20003 		movw	r3, #:lower16:IO004_Handle8
 323 030c C0F20003 		movt	r3, #:upper16:IO004_Handle8
 324 0310 5B68     		ldr	r3, [r3, #4]
 325 0312 4FF00002 		mov	r2, #0
 326 0316 5A60     		str	r2, [r3, #4]
 200:../Dave/Generated/src/IO004/IO004.c ****   
 201:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle8.PortRegs->PDR0   &= (uint32_t)(~(PORT1_PDR0_PD1_Msk));
 327              		.loc 1 201 0
 328 0318 40F20003 		movw	r3, #:lower16:IO004_Handle8
 329 031c C0F20003 		movt	r3, #:upper16:IO004_Handle8
 330 0320 5A68     		ldr	r2, [r3, #4]
 331 0322 40F20003 		movw	r3, #:lower16:IO004_Handle8
 332 0326 C0F20003 		movt	r3, #:upper16:IO004_Handle8
 333 032a 5B68     		ldr	r3, [r3, #4]
 334 032c 1B6C     		ldr	r3, [r3, #64]
 335 032e 23F07003 		bic	r3, r3, #112
 336 0332 1364     		str	r3, [r2, #64]
 202:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle8.PortRegs->PDR0   |= (uint32_t)((4UL << PORT1_PDR0_PD1_Pos) & \
 337              		.loc 1 202 0
 338 0334 40F20003 		movw	r3, #:lower16:IO004_Handle8
 339 0338 C0F20003 		movt	r3, #:upper16:IO004_Handle8
 340 033c 5A68     		ldr	r2, [r3, #4]
 341 033e 40F20003 		movw	r3, #:lower16:IO004_Handle8
 342 0342 C0F20003 		movt	r3, #:upper16:IO004_Handle8
 343 0346 5B68     		ldr	r3, [r3, #4]
 344 0348 1B6C     		ldr	r3, [r3, #64]
 345 034a 43F04003 		orr	r3, r3, #64
 346 034e 1364     		str	r3, [r2, #64]
 203:../Dave/Generated/src/IO004/IO004.c ****                                           PORT1_PDR0_PD1_Msk);
 204:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle8.PortRegs->IOCR0 |= (0U << 11);   
 347              		.loc 1 204 0
 348 0350 40F20003 		movw	r3, #:lower16:IO004_Handle8
 349 0354 C0F20003 		movt	r3, #:upper16:IO004_Handle8
 350 0358 5A68     		ldr	r2, [r3, #4]
 351 035a 40F20003 		movw	r3, #:lower16:IO004_Handle8
 352 035e C0F20003 		movt	r3, #:upper16:IO004_Handle8
 353 0362 5B68     		ldr	r3, [r3, #4]
 354 0364 1B69     		ldr	r3, [r3, #16]
 355 0366 1361     		str	r3, [r2, #16]
 205:../Dave/Generated/src/IO004/IO004.c **** 
 206:../Dave/Generated/src/IO004/IO004.c ****   /* Configuration of 0 Port 7 based on User configuration */
 207:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle9.PortRegs->OMR = 0U<< 7;
 356              		.loc 1 207 0
 357 0368 40F20003 		movw	r3, #:lower16:IO004_Handle9
 358 036c C0F20003 		movt	r3, #:upper16:IO004_Handle9
 359 0370 5B68     		ldr	r3, [r3, #4]
 360 0372 4FF00002 		mov	r2, #0
 361 0376 5A60     		str	r2, [r3, #4]
 208:../Dave/Generated/src/IO004/IO004.c ****   
 209:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle9.PortRegs->PDR0   &= (uint32_t)(~(PORT0_PDR0_PD7_Msk));
 362              		.loc 1 209 0
 363 0378 40F20003 		movw	r3, #:lower16:IO004_Handle9
 364 037c C0F20003 		movt	r3, #:upper16:IO004_Handle9
 365 0380 5A68     		ldr	r2, [r3, #4]
 366 0382 40F20003 		movw	r3, #:lower16:IO004_Handle9
 367 0386 C0F20003 		movt	r3, #:upper16:IO004_Handle9
 368 038a 5B68     		ldr	r3, [r3, #4]
 369 038c 1B6C     		ldr	r3, [r3, #64]
 370 038e 23F0E043 		bic	r3, r3, #1879048192
 371 0392 1364     		str	r3, [r2, #64]
 210:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle9.PortRegs->PDR0   |= (uint32_t)((4UL << PORT0_PDR0_PD7_Pos) & \
 372              		.loc 1 210 0
 373 0394 40F20003 		movw	r3, #:lower16:IO004_Handle9
 374 0398 C0F20003 		movt	r3, #:upper16:IO004_Handle9
 375 039c 5A68     		ldr	r2, [r3, #4]
 376 039e 40F20003 		movw	r3, #:lower16:IO004_Handle9
 377 03a2 C0F20003 		movt	r3, #:upper16:IO004_Handle9
 378 03a6 5B68     		ldr	r3, [r3, #4]
 379 03a8 1B6C     		ldr	r3, [r3, #64]
 380 03aa 43F08043 		orr	r3, r3, #1073741824
 381 03ae 1364     		str	r3, [r2, #64]
 211:../Dave/Generated/src/IO004/IO004.c ****                                           PORT0_PDR0_PD7_Msk);
 212:../Dave/Generated/src/IO004/IO004.c ****   IO004_Handle9.PortRegs->IOCR4 |= (2U << 27);
 382              		.loc 1 212 0
 383 03b0 40F20003 		movw	r3, #:lower16:IO004_Handle9
 384 03b4 C0F20003 		movt	r3, #:upper16:IO004_Handle9
 385 03b8 5A68     		ldr	r2, [r3, #4]
 386 03ba 40F20003 		movw	r3, #:lower16:IO004_Handle9
 387 03be C0F20003 		movt	r3, #:upper16:IO004_Handle9
 388 03c2 5B68     		ldr	r3, [r3, #4]
 389 03c4 5B69     		ldr	r3, [r3, #20]
 390 03c6 43F08053 		orr	r3, r3, #268435456
 391 03ca 5361     		str	r3, [r2, #20]
 213:../Dave/Generated/src/IO004/IO004.c **** }
 392              		.loc 1 213 0
 393 03cc BD46     		mov	sp, r7
 394 03ce 80BC     		pop	{r7}
 395 03d0 7047     		bx	lr
 396              		.cfi_endproc
 397              	.LFE117:
 399 03d2 00BF     		.section	.text.IO004_DisableOutputDriver,"ax",%progbits
 400              		.align	2
 401              		.global	IO004_DisableOutputDriver
 402              		.thumb
 403              		.thumb_func
 405              	IO004_DisableOutputDriver:
 406              	.LFB118:
 214:../Dave/Generated/src/IO004/IO004.c **** 
 215:../Dave/Generated/src/IO004/IO004.c **** void IO004_DisableOutputDriver(const IO004_HandleType* Handle,IO004_InputModeType Mode)
 216:../Dave/Generated/src/IO004/IO004.c **** {
 407              		.loc 1 216 0
 408              		.cfi_startproc
 409              		@ args = 0, pretend = 0, frame = 16
 410              		@ frame_needed = 1, uses_anonymous_args = 0
 411              		@ link register save eliminated.
 412 0000 80B4     		push	{r7}
 413              	.LCFI2:
 414              		.cfi_def_cfa_offset 4
 415              		.cfi_offset 7, -4
 416 0002 85B0     		sub	sp, sp, #20
 417              	.LCFI3:
 418              		.cfi_def_cfa_offset 24
 419 0004 00AF     		add	r7, sp, #0
 420              	.LCFI4:
 421              		.cfi_def_cfa_register 7
 422 0006 7860     		str	r0, [r7, #4]
 423 0008 0B46     		mov	r3, r1
 424 000a FB70     		strb	r3, [r7, #3]
 217:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 425              		.loc 1 217 0
 426 000c 7B68     		ldr	r3, [r7, #4]
 427 000e 5B78     		ldrb	r3, [r3, #1]
 428 0010 FB73     		strb	r3, [r7, #15]
 218:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 219:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 429              		.loc 1 219 0
 430 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 431 0014 032B     		cmp	r3, #3
 432 0016 23D8     		bhi	.L3
 220:../Dave/Generated/src/IO004/IO004.c ****   {
 221:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 433              		.loc 1 221 0
 434 0018 7B68     		ldr	r3, [r7, #4]
 435 001a 5B68     		ldr	r3, [r3, #4]
 436 001c 7A68     		ldr	r2, [r7, #4]
 437 001e 5268     		ldr	r2, [r2, #4]
 438 0020 1169     		ldr	r1, [r2, #16]
 439 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 440 0024 4FEAC202 		lsl	r2, r2, #3
 441 0028 02F10302 		add	r2, r2, #3
 442 002c 4FF01F00 		mov	r0, #31
 443 0030 00FA02F2 		lsl	r2, r0, r2
 444 0034 6FEA0202 		mvn	r2, r2
 445 0038 0A40     		ands	r2, r2, r1
 446 003a 1A61     		str	r2, [r3, #16]
 222:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |= (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 447              		.loc 1 222 0
 448 003c 7B68     		ldr	r3, [r7, #4]
 449 003e 5B68     		ldr	r3, [r3, #4]
 450 0040 7A68     		ldr	r2, [r7, #4]
 451 0042 5268     		ldr	r2, [r2, #4]
 452 0044 1169     		ldr	r1, [r2, #16]
 453 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 454 0048 02F01F00 		and	r0, r2, #31
 455 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 456 004e 4FEAC202 		lsl	r2, r2, #3
 457 0052 02F10302 		add	r2, r2, #3
 458 0056 00FA02F2 		lsl	r2, r0, r2
 459 005a 0A43     		orrs	r2, r2, r1
 460 005c 1A61     		str	r2, [r3, #16]
 461 005e 88E0     		b	.L2
 462              	.L3:
 223:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 463              		.loc 1 223 0
 464 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 465 0062 032B     		cmp	r3, #3
 466 0064 2AD9     		bls	.L5
 467              		.loc 1 223 0 is_stmt 0 discriminator 1
 468 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 469 0068 072B     		cmp	r3, #7
 470 006a 27D8     		bhi	.L5
 224:../Dave/Generated/src/IO004/IO004.c ****   {
 225:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 471              		.loc 1 225 0 is_stmt 1
 472 006c FB7B     		ldrb	r3, [r7, #15]
 473 006e A3F10403 		sub	r3, r3, #4
 474 0072 FB73     		strb	r3, [r7, #15]
 226:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 475              		.loc 1 226 0
 476 0074 7B68     		ldr	r3, [r7, #4]
 477 0076 5B68     		ldr	r3, [r3, #4]
 478 0078 7A68     		ldr	r2, [r7, #4]
 479 007a 5268     		ldr	r2, [r2, #4]
 480 007c 5169     		ldr	r1, [r2, #20]
 481 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 482 0080 4FEAC202 		lsl	r2, r2, #3
 483 0084 02F10302 		add	r2, r2, #3
 484 0088 4FF01F00 		mov	r0, #31
 485 008c 00FA02F2 		lsl	r2, r0, r2
 486 0090 6FEA0202 		mvn	r2, r2
 487 0094 0A40     		ands	r2, r2, r1
 488 0096 5A61     		str	r2, [r3, #20]
 227:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 489              		.loc 1 227 0
 490 0098 7B68     		ldr	r3, [r7, #4]
 491 009a 5B68     		ldr	r3, [r3, #4]
 492 009c 7A68     		ldr	r2, [r7, #4]
 493 009e 5268     		ldr	r2, [r2, #4]
 494 00a0 5169     		ldr	r1, [r2, #20]
 495 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 496 00a4 02F01F00 		and	r0, r2, #31
 497 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 498 00aa 4FEAC202 		lsl	r2, r2, #3
 499 00ae 02F10302 		add	r2, r2, #3
 500 00b2 00FA02F2 		lsl	r2, r0, r2
 501 00b6 0A43     		orrs	r2, r2, r1
 502 00b8 5A61     		str	r2, [r3, #20]
 503 00ba 5AE0     		b	.L2
 504              	.L5:
 228:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 505              		.loc 1 228 0
 506 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 507 00be 072B     		cmp	r3, #7
 508 00c0 2AD9     		bls	.L6
 509              		.loc 1 228 0 is_stmt 0 discriminator 1
 510 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 511 00c4 0B2B     		cmp	r3, #11
 512 00c6 27D8     		bhi	.L6
 229:../Dave/Generated/src/IO004/IO004.c ****   {
 230:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 513              		.loc 1 230 0 is_stmt 1
 514 00c8 FB7B     		ldrb	r3, [r7, #15]
 515 00ca A3F10803 		sub	r3, r3, #8
 516 00ce FB73     		strb	r3, [r7, #15]
 231:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 517              		.loc 1 231 0
 518 00d0 7B68     		ldr	r3, [r7, #4]
 519 00d2 5B68     		ldr	r3, [r3, #4]
 520 00d4 7A68     		ldr	r2, [r7, #4]
 521 00d6 5268     		ldr	r2, [r2, #4]
 522 00d8 9169     		ldr	r1, [r2, #24]
 523 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 524 00dc 4FEAC202 		lsl	r2, r2, #3
 525 00e0 02F10302 		add	r2, r2, #3
 526 00e4 4FF01F00 		mov	r0, #31
 527 00e8 00FA02F2 		lsl	r2, r0, r2
 528 00ec 6FEA0202 		mvn	r2, r2
 529 00f0 0A40     		ands	r2, r2, r1
 530 00f2 9A61     		str	r2, [r3, #24]
 232:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 531              		.loc 1 232 0
 532 00f4 7B68     		ldr	r3, [r7, #4]
 533 00f6 5B68     		ldr	r3, [r3, #4]
 534 00f8 7A68     		ldr	r2, [r7, #4]
 535 00fa 5268     		ldr	r2, [r2, #4]
 536 00fc 9169     		ldr	r1, [r2, #24]
 537 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 538 0100 02F01F00 		and	r0, r2, #31
 539 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 540 0106 4FEAC202 		lsl	r2, r2, #3
 541 010a 02F10302 		add	r2, r2, #3
 542 010e 00FA02F2 		lsl	r2, r0, r2
 543 0112 0A43     		orrs	r2, r2, r1
 544 0114 9A61     		str	r2, [r3, #24]
 545 0116 2CE0     		b	.L2
 546              	.L6:
 233:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 547              		.loc 1 233 0
 548 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 549 011a 0B2B     		cmp	r3, #11
 550 011c 29D9     		bls	.L2
 551              		.loc 1 233 0 is_stmt 0 discriminator 1
 552 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 553 0120 0F2B     		cmp	r3, #15
 554 0122 26D8     		bhi	.L2
 234:../Dave/Generated/src/IO004/IO004.c ****   {
 235:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 555              		.loc 1 235 0 is_stmt 1
 556 0124 FB7B     		ldrb	r3, [r7, #15]
 557 0126 A3F10C03 		sub	r3, r3, #12
 558 012a FB73     		strb	r3, [r7, #15]
 236:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 559              		.loc 1 236 0
 560 012c 7B68     		ldr	r3, [r7, #4]
 561 012e 5B68     		ldr	r3, [r3, #4]
 562 0130 7A68     		ldr	r2, [r7, #4]
 563 0132 5268     		ldr	r2, [r2, #4]
 564 0134 D169     		ldr	r1, [r2, #28]
 565 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 566 0138 4FEAC202 		lsl	r2, r2, #3
 567 013c 02F10302 		add	r2, r2, #3
 568 0140 4FF01F00 		mov	r0, #31
 569 0144 00FA02F2 		lsl	r2, r0, r2
 570 0148 6FEA0202 		mvn	r2, r2
 571 014c 0A40     		ands	r2, r2, r1
 572 014e DA61     		str	r2, [r3, #28]
 237:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 573              		.loc 1 237 0
 574 0150 7B68     		ldr	r3, [r7, #4]
 575 0152 5B68     		ldr	r3, [r3, #4]
 576 0154 7A68     		ldr	r2, [r7, #4]
 577 0156 5268     		ldr	r2, [r2, #4]
 578 0158 D169     		ldr	r1, [r2, #28]
 579 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 580 015c 02F01F00 		and	r0, r2, #31
 581 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 582 0162 4FEAC202 		lsl	r2, r2, #3
 583 0166 02F10302 		add	r2, r2, #3
 584 016a 00FA02F2 		lsl	r2, r0, r2
 585 016e 0A43     		orrs	r2, r2, r1
 586 0170 DA61     		str	r2, [r3, #28]
 587              	.L2:
 238:../Dave/Generated/src/IO004/IO004.c ****   }
 239:../Dave/Generated/src/IO004/IO004.c ****   else
 240:../Dave/Generated/src/IO004/IO004.c ****   {
 241:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 242:../Dave/Generated/src/IO004/IO004.c ****   }
 243:../Dave/Generated/src/IO004/IO004.c **** 
 244:../Dave/Generated/src/IO004/IO004.c **** }
 588              		.loc 1 244 0
 589 0172 07F11407 		add	r7, r7, #20
 590 0176 BD46     		mov	sp, r7
 591 0178 80BC     		pop	{r7}
 592 017a 7047     		bx	lr
 593              		.cfi_endproc
 594              	.LFE118:
 596              		.section	.text.IO004_EnableOutputDriver,"ax",%progbits
 597              		.align	2
 598              		.global	IO004_EnableOutputDriver
 599              		.thumb
 600              		.thumb_func
 602              	IO004_EnableOutputDriver:
 603              	.LFB119:
 245:../Dave/Generated/src/IO004/IO004.c **** 
 246:../Dave/Generated/src/IO004/IO004.c **** void IO004_EnableOutputDriver(const IO004_HandleType* Handle,IO004_OutputModeType Mode)
 247:../Dave/Generated/src/IO004/IO004.c **** {
 604              		.loc 1 247 0
 605              		.cfi_startproc
 606              		@ args = 0, pretend = 0, frame = 16
 607              		@ frame_needed = 1, uses_anonymous_args = 0
 608              		@ link register save eliminated.
 609 0000 80B4     		push	{r7}
 610              	.LCFI5:
 611              		.cfi_def_cfa_offset 4
 612              		.cfi_offset 7, -4
 613 0002 85B0     		sub	sp, sp, #20
 614              	.LCFI6:
 615              		.cfi_def_cfa_offset 24
 616 0004 00AF     		add	r7, sp, #0
 617              	.LCFI7:
 618              		.cfi_def_cfa_register 7
 619 0006 7860     		str	r0, [r7, #4]
 620 0008 0B46     		mov	r3, r1
 621 000a FB70     		strb	r3, [r7, #3]
 248:../Dave/Generated/src/IO004/IO004.c **** 
 249:../Dave/Generated/src/IO004/IO004.c ****   uint8_t Pin = Handle->PortPin;
 622              		.loc 1 249 0
 623 000c 7B68     		ldr	r3, [r7, #4]
 624 000e 5B78     		ldrb	r3, [r3, #1]
 625 0010 FB73     		strb	r3, [r7, #15]
 250:../Dave/Generated/src/IO004/IO004.c ****   /* <<<DD_IO004_API_2>>> */
 251:../Dave/Generated/src/IO004/IO004.c ****   if(Pin < 4U)
 626              		.loc 1 251 0
 627 0012 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 628 0014 032B     		cmp	r3, #3
 629 0016 23D8     		bhi	.L8
 252:../Dave/Generated/src/IO004/IO004.c ****   {
 253:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0  =  (uint32_t)(Handle->PortRegs->IOCR0 & ~(0x0000001FUL << (3U+(Pin*8U)
 630              		.loc 1 253 0
 631 0018 7B68     		ldr	r3, [r7, #4]
 632 001a 5B68     		ldr	r3, [r3, #4]
 633 001c 7A68     		ldr	r2, [r7, #4]
 634 001e 5268     		ldr	r2, [r2, #4]
 635 0020 1169     		ldr	r1, [r2, #16]
 636 0022 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 637 0024 4FEAC202 		lsl	r2, r2, #3
 638 0028 02F10302 		add	r2, r2, #3
 639 002c 4FF01F00 		mov	r0, #31
 640 0030 00FA02F2 		lsl	r2, r0, r2
 641 0034 6FEA0202 		mvn	r2, r2
 642 0038 0A40     		ands	r2, r2, r1
 643 003a 1A61     		str	r2, [r3, #16]
 254:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR0 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 644              		.loc 1 254 0
 645 003c 7B68     		ldr	r3, [r7, #4]
 646 003e 5B68     		ldr	r3, [r3, #4]
 647 0040 7A68     		ldr	r2, [r7, #4]
 648 0042 5268     		ldr	r2, [r2, #4]
 649 0044 1169     		ldr	r1, [r2, #16]
 650 0046 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 651 0048 02F01F00 		and	r0, r2, #31
 652 004c FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 653 004e 4FEAC202 		lsl	r2, r2, #3
 654 0052 02F10302 		add	r2, r2, #3
 655 0056 00FA02F2 		lsl	r2, r0, r2
 656 005a 0A43     		orrs	r2, r2, r1
 657 005c 1A61     		str	r2, [r3, #16]
 658 005e 88E0     		b	.L7
 659              	.L8:
 255:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 4U) && (Pin <= 7U))
 660              		.loc 1 255 0
 661 0060 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 662 0062 032B     		cmp	r3, #3
 663 0064 2AD9     		bls	.L10
 664              		.loc 1 255 0 is_stmt 0 discriminator 1
 665 0066 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 666 0068 072B     		cmp	r3, #7
 667 006a 27D8     		bhi	.L10
 256:../Dave/Generated/src/IO004/IO004.c ****   {
 257:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 4U;
 668              		.loc 1 257 0 is_stmt 1
 669 006c FB7B     		ldrb	r3, [r7, #15]
 670 006e A3F10403 		sub	r3, r3, #4
 671 0072 FB73     		strb	r3, [r7, #15]
 258:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4  =  (uint32_t)(Handle->PortRegs->IOCR4 & ~(0x0000001FUL << (3U+(Pin*8U)
 672              		.loc 1 258 0
 673 0074 7B68     		ldr	r3, [r7, #4]
 674 0076 5B68     		ldr	r3, [r3, #4]
 675 0078 7A68     		ldr	r2, [r7, #4]
 676 007a 5268     		ldr	r2, [r2, #4]
 677 007c 5169     		ldr	r1, [r2, #20]
 678 007e FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 679 0080 4FEAC202 		lsl	r2, r2, #3
 680 0084 02F10302 		add	r2, r2, #3
 681 0088 4FF01F00 		mov	r0, #31
 682 008c 00FA02F2 		lsl	r2, r0, r2
 683 0090 6FEA0202 		mvn	r2, r2
 684 0094 0A40     		ands	r2, r2, r1
 685 0096 5A61     		str	r2, [r3, #20]
 259:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR4 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 686              		.loc 1 259 0
 687 0098 7B68     		ldr	r3, [r7, #4]
 688 009a 5B68     		ldr	r3, [r3, #4]
 689 009c 7A68     		ldr	r2, [r7, #4]
 690 009e 5268     		ldr	r2, [r2, #4]
 691 00a0 5169     		ldr	r1, [r2, #20]
 692 00a2 FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 693 00a4 02F01F00 		and	r0, r2, #31
 694 00a8 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 695 00aa 4FEAC202 		lsl	r2, r2, #3
 696 00ae 02F10302 		add	r2, r2, #3
 697 00b2 00FA02F2 		lsl	r2, r0, r2
 698 00b6 0A43     		orrs	r2, r2, r1
 699 00b8 5A61     		str	r2, [r3, #20]
 700 00ba 5AE0     		b	.L7
 701              	.L10:
 260:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 8U) && (Pin <= 11U))
 702              		.loc 1 260 0
 703 00bc FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 704 00be 072B     		cmp	r3, #7
 705 00c0 2AD9     		bls	.L11
 706              		.loc 1 260 0 is_stmt 0 discriminator 1
 707 00c2 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 708 00c4 0B2B     		cmp	r3, #11
 709 00c6 27D8     		bhi	.L11
 261:../Dave/Generated/src/IO004/IO004.c ****   {
 262:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 8U;
 710              		.loc 1 262 0 is_stmt 1
 711 00c8 FB7B     		ldrb	r3, [r7, #15]
 712 00ca A3F10803 		sub	r3, r3, #8
 713 00ce FB73     		strb	r3, [r7, #15]
 263:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8  =  (uint32_t)(Handle->PortRegs->IOCR8 & ~(0x0000001FUL << (3U+(Pin*8U)
 714              		.loc 1 263 0
 715 00d0 7B68     		ldr	r3, [r7, #4]
 716 00d2 5B68     		ldr	r3, [r3, #4]
 717 00d4 7A68     		ldr	r2, [r7, #4]
 718 00d6 5268     		ldr	r2, [r2, #4]
 719 00d8 9169     		ldr	r1, [r2, #24]
 720 00da FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 721 00dc 4FEAC202 		lsl	r2, r2, #3
 722 00e0 02F10302 		add	r2, r2, #3
 723 00e4 4FF01F00 		mov	r0, #31
 724 00e8 00FA02F2 		lsl	r2, r0, r2
 725 00ec 6FEA0202 		mvn	r2, r2
 726 00f0 0A40     		ands	r2, r2, r1
 727 00f2 9A61     		str	r2, [r3, #24]
 264:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR8 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 728              		.loc 1 264 0
 729 00f4 7B68     		ldr	r3, [r7, #4]
 730 00f6 5B68     		ldr	r3, [r3, #4]
 731 00f8 7A68     		ldr	r2, [r7, #4]
 732 00fa 5268     		ldr	r2, [r2, #4]
 733 00fc 9169     		ldr	r1, [r2, #24]
 734 00fe FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 735 0100 02F01F00 		and	r0, r2, #31
 736 0104 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 737 0106 4FEAC202 		lsl	r2, r2, #3
 738 010a 02F10302 		add	r2, r2, #3
 739 010e 00FA02F2 		lsl	r2, r0, r2
 740 0112 0A43     		orrs	r2, r2, r1
 741 0114 9A61     		str	r2, [r3, #24]
 742 0116 2CE0     		b	.L7
 743              	.L11:
 265:../Dave/Generated/src/IO004/IO004.c ****   } else if ((Pin >= 12U) && (Pin <= 15U))
 744              		.loc 1 265 0
 745 0118 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 746 011a 0B2B     		cmp	r3, #11
 747 011c 29D9     		bls	.L7
 748              		.loc 1 265 0 is_stmt 0 discriminator 1
 749 011e FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
 750 0120 0F2B     		cmp	r3, #15
 751 0122 26D8     		bhi	.L7
 266:../Dave/Generated/src/IO004/IO004.c ****   {
 267:../Dave/Generated/src/IO004/IO004.c ****     Pin = Pin - 12U;
 752              		.loc 1 267 0 is_stmt 1
 753 0124 FB7B     		ldrb	r3, [r7, #15]
 754 0126 A3F10C03 		sub	r3, r3, #12
 755 012a FB73     		strb	r3, [r7, #15]
 268:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12  =  (uint32_t)(Handle->PortRegs->IOCR12 & ~(0x0000001FUL << (3U+(Pin*8
 756              		.loc 1 268 0
 757 012c 7B68     		ldr	r3, [r7, #4]
 758 012e 5B68     		ldr	r3, [r3, #4]
 759 0130 7A68     		ldr	r2, [r7, #4]
 760 0132 5268     		ldr	r2, [r2, #4]
 761 0134 D169     		ldr	r1, [r2, #28]
 762 0136 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 763 0138 4FEAC202 		lsl	r2, r2, #3
 764 013c 02F10302 		add	r2, r2, #3
 765 0140 4FF01F00 		mov	r0, #31
 766 0144 00FA02F2 		lsl	r2, r0, r2
 767 0148 6FEA0202 		mvn	r2, r2
 768 014c 0A40     		ands	r2, r2, r1
 769 014e DA61     		str	r2, [r3, #28]
 269:../Dave/Generated/src/IO004/IO004.c ****     Handle->PortRegs->IOCR12 |=  (uint32_t)(((uint32_t)Mode & 0x1FUL) << (3U+(Pin*8U)));
 770              		.loc 1 269 0
 771 0150 7B68     		ldr	r3, [r7, #4]
 772 0152 5B68     		ldr	r3, [r3, #4]
 773 0154 7A68     		ldr	r2, [r7, #4]
 774 0156 5268     		ldr	r2, [r2, #4]
 775 0158 D169     		ldr	r1, [r2, #28]
 776 015a FA78     		ldrb	r2, [r7, #3]	@ zero_extendqisi2
 777 015c 02F01F00 		and	r0, r2, #31
 778 0160 FA7B     		ldrb	r2, [r7, #15]	@ zero_extendqisi2
 779 0162 4FEAC202 		lsl	r2, r2, #3
 780 0166 02F10302 		add	r2, r2, #3
 781 016a 00FA02F2 		lsl	r2, r0, r2
 782 016e 0A43     		orrs	r2, r2, r1
 783 0170 DA61     		str	r2, [r3, #28]
 784              	.L7:
 270:../Dave/Generated/src/IO004/IO004.c ****   }
 271:../Dave/Generated/src/IO004/IO004.c ****   else
 272:../Dave/Generated/src/IO004/IO004.c ****   {
 273:../Dave/Generated/src/IO004/IO004.c **** 	  /*Not supposed to be here */
 274:../Dave/Generated/src/IO004/IO004.c ****   }
 275:../Dave/Generated/src/IO004/IO004.c **** }
 785              		.loc 1 275 0
 786 0172 07F11407 		add	r7, r7, #20
 787 0176 BD46     		mov	sp, r7
 788 0178 80BC     		pop	{r7}
 789 017a 7047     		bx	lr
 790              		.cfi_endproc
 791              	.LFE119:
 793              		.text
 794              	.Letext0:
 795              		.file 2 "c:\\dave-3.1.10\\arm-gcc\\bin\\../lib/gcc/arm-none-eabi/4.7.4/../../../../arm-none-eabi/i
 796              		.file 3 "C:\\Users\\Carlos\\Desktop\\NOVOWORKSPACE\\Joystick\\Dave\\Generated\\inc\\DAVESupport/..
 797              		.file 4 "C:\\DAVE-3.1.10\\eclipse\\/../CMSIS/Include/core_cm4.h"
 798              		.file 5 "C:\\Users\\Carlos\\Desktop\\NOVOWORKSPACE\\Joystick\\Dave\\Generated\\inc\\DAVESupport/..
DEFINED SYMBOLS
                            *ABS*:00000000 IO004.c
C:\Users\Carlos\AppData\Local\Temp\cc4xzSL6.s:20     .text.IO004_Init:00000000 $t
C:\Users\Carlos\AppData\Local\Temp\cc4xzSL6.s:25     .text.IO004_Init:00000000 IO004_Init
C:\Users\Carlos\AppData\Local\Temp\cc4xzSL6.s:400    .text.IO004_DisableOutputDriver:00000000 $t
C:\Users\Carlos\AppData\Local\Temp\cc4xzSL6.s:405    .text.IO004_DisableOutputDriver:00000000 IO004_DisableOutputDriver
C:\Users\Carlos\AppData\Local\Temp\cc4xzSL6.s:597    .text.IO004_EnableOutputDriver:00000000 $t
C:\Users\Carlos\AppData\Local\Temp\cc4xzSL6.s:602    .text.IO004_EnableOutputDriver:00000000 IO004_EnableOutputDriver
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.35166846b5321d4273ad8c4248893ac3
                           .group:00000000 wm4.XMC4500.h.45.215f4b8c79f46c7645c15373868d08c0
                           .group:00000000 wm4.core_cm4.h.47.41af406cb4cda82c972f112a9cd0a024
                           .group:00000000 wm4.newlib.h.8.a9901dc52d1357e3e94003403d43f8b5
                           .group:00000000 wm4.features.h.22.b72b3baab2bb2eab3661375590100b6b
                           .group:00000000 wm4.config.h.193.5fb8ef056cdff92dec3dee9552839d8c
                           .group:00000000 wm4._ansi.h.23.7aefdac4826acebbfc9f3822a0aeb14c
                           .group:00000000 wm4.stdint.h.20.54ad762faa59e3c05491630641c8d8bf
                           .group:00000000 wm4.core_cmInstr.h.39.3d3d1b4a79aef37532666dc6ee87c6ac
                           .group:00000000 wm4.core_cm4_simd.h.43.b5d1d38735af6366227b4256d330cf13
                           .group:00000000 wm4.core_cm4.h.178.e5ef5ce66d198d7f00f9d0076e267c41
                           .group:00000000 wm4.system_XMC4500.h.29.827f68baa362c84f2abae4ab67dde7c9
                           .group:00000000 wm4.XMC4500.h.198.8e022f279ff353ed081df898dc7b9cf3
                           .group:00000000 wm4.stddef.h.40.50cf36416e06376af8a9dca28536f2e4
                           .group:00000000 wm4.types.h.60.e75c47576398c648cdcf9000ace5e3d8
                           .group:00000000 wm4.MULTIPLEXER.h.46.4a863fbae1c79f0db26da3ce2dc30d02
                           .group:00000000 wm4.CCU8PWMLIB.h.74.725ec81203769525cc7a424597055f47
                           .group:00000000 wm4.MOTORLIB.h.62.951091d95913dd2ff36d761323a1771d
                           .group:00000000 wm4.DBG001.h.116.d6d9e7459a0faa3905c97c1d2edb339d
                           .group:00000000 wm4.IO004.h.53.442ea5eb47ad9eedc675253aa35f3107
                           .group:00000000 wm4.uc_id.h.35.fa57ecd9f559d2767f56c96da2848c12
                           .group:00000000 wm4.CLK001_Const.h.50.e5e9c2ddc89f4cc9e7b93e9648fa94e4
                           .group:00000000 wm4.CLK001_Conf.h.81.82a8db895dc146da001475dd68223522
                           .group:00000000 wm4.Usic.h.54.8af9f733ba5771eeb374435d205ea54b
                           .group:00000000 wm4.UART001_Conf.h.53.ec21866ed24322af6d30be63c4791501
                           .group:00000000 wm4.UART001.h.109.3e835815a7a59791d8bd39655f4d4cc9
                           .group:00000000 wm4.ADCGROUP001.h.66.3ee81aba16709c201614af7d67499bdb
                           .group:00000000 wm4.IO001.h.49.4efcabb368feaef60c65bd7504b48505
                           .group:00000000 wm4.ADC001.h.72.a0f6b9479a18584b91fa95e6f862978d
                           .group:00000000 wm4.NVIC002_Conf.h.63.2037966d607e03e4d09b45a6c3213a0d

UNDEFINED SYMBOLS
IO004_Handle1
IO004_Handle10
IO004_Handle11
IO004_Handle12
IO004_Handle2
IO004_Handle4
IO004_Handle5
IO004_Handle6
IO004_Handle8
IO004_Handle9
