#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Dec 10 14:12:03 2025
# Process ID         : 511396
# Current directory  : /home/ianh7095/Downloads/FPGA-AudioSynth
# Command line       : vivado
# Log file           : /home/ianh7095/Downloads/FPGA-AudioSynth/vivado.log
# Journal file       : /home/ianh7095/Downloads/FPGA-AudioSynth/vivado.jou
# Running On         : eecs-digital-34
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : 13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency      : 800.000 MHz
# CPU Physical cores : 16
# CPU Logical cores  : 24
# Host memory        : 33325 MB
# Swap memory        : 8589 MB
# Total Virtual      : 41915 MB
# Available Virtual  : 26247 MB
#-----------------------------------------------------------
start_gui
open_project /home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
open_bd_design {/home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {/home/ianh7095/Downloads/FPGA-AudioSynth/vivado/synth.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_4
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_5
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_6
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_7
endgroup
set_property CONFIG.WIDTH {1} [get_bd_cells xpm_cdc_gen_6]
set_property CONFIG.WIDTH {1} [get_bd_cells xpm_cdc_gen_5]
connect_bd_net [get_bd_pins xpm_cdc_gen_5/dest_out] [get_bd_pins effect_mux_wrapper_0/enable_bitcrush]
connect_bd_net [get_bd_pins xpm_cdc_gen_6/dest_out] [get_bd_pins effect_mux_wrapper_0/enable_delay]
set_property CONFIG.WIDTH {4} [get_bd_cells xpm_cdc_gen_7]
set_property CONFIG.WIDTH {5} [get_bd_cells xpm_cdc_gen_7]
connect_bd_net [get_bd_pins xpm_cdc_gen_7/dest_out] [get_bd_pins effect_mux_wrapper_0/delay_num_samples]
undo
connect_bd_net [get_bd_pins xpm_cdc_gen_7/dest_out] [get_bd_pins effect_mux_wrapper_0/bit_depth]
set_property CONFIG.WIDTH {16} [get_bd_cells xpm_cdc_gen_4]
connect_bd_net [get_bd_pins xpm_cdc_gen_4/dest_out] [get_bd_pins effect_mux_wrapper_0/delay_num_samples]
connect_bd_net [get_bd_pins xpm_cdc_gen_6/dest_clk] [get_bd_pins xpm_cdc_gen_6/src_clk]
connect_bd_net [get_bd_pins xpm_cdc_gen_5/dest_clk] [get_bd_pins xpm_cdc_gen_5/src_clk]
connect_bd_net [get_bd_pins xpm_cdc_gen_4/dest_clk] [get_bd_pins xpm_cdc_gen_4/src_clk]
connect_bd_net [get_bd_pins xpm_cdc_gen_5/src_clk] [get_bd_pins xpm_cdc_gen_4/dest_clk]
connect_bd_net [get_bd_pins xpm_cdc_gen_7/src_clk] [get_bd_pins xpm_cdc_gen_7/dest_clk]
connect_bd_net [get_bd_pins xpm_cdc_gen_6/src_clk] [get_bd_pins xpm_cdc_gen_5/dest_clk]
connect_bd_net [get_bd_pins xpm_cdc_gen_7/src_clk] [get_bd_pins xpm_cdc_gen_6/dest_clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:effect_interface:1.0 effect_interface_0
endgroup
connect_bd_net [get_bd_pins effect_interface_0/enable_delay] [get_bd_pins xpm_cdc_gen_6/src_in]
connect_bd_net [get_bd_pins effect_interface_0/enable_bitcrush] [get_bd_pins xpm_cdc_gen_5/src_in]
connect_bd_net [get_bd_pins effect_interface_0/delay_num_samples] [get_bd_pins xpm_cdc_gen_4/src_in]
connect_bd_net [get_bd_pins effect_interface_0/bit_depth] [get_bd_pins xpm_cdc_gen_7/src_in]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_8
endgroup
set_property CONFIG.WIDTH {8} [get_bd_cells xpm_cdc_gen_8]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_9
endgroup
set_property CONFIG.WIDTH {8} [get_bd_cells xpm_cdc_gen_9]
connect_bd_net [get_bd_pins xpm_cdc_gen_9/src_clk] [get_bd_pins xpm_cdc_gen_9/dest_clk]
connect_bd_net [get_bd_pins xpm_cdc_gen_8/dest_clk] [get_bd_pins xpm_cdc_gen_8/src_clk]
connect_bd_net [get_bd_pins xpm_cdc_gen_9/src_clk] [get_bd_pins xpm_cdc_gen_8/src_clk]
connect_bd_net [get_bd_pins xpm_cdc_gen_9/src_in] [get_bd_pins effect_interface_0/delay_feedback_amount]
connect_bd_net [get_bd_pins xpm_cdc_gen_9/dest_out] [get_bd_pins effect_mux_wrapper_0/delay_feedback_amount]
connect_bd_net [get_bd_pins xpm_cdc_gen_8/src_in] [get_bd_pins effect_interface_0/delay_effect_amount]
connect_bd_net [get_bd_pins xpm_cdc_gen_8/dest_out] [get_bd_pins effect_mux_wrapper_0/delay_effect_amount]
save_bd_design
delete_bd_objs [get_bd_nets audio_fir_interface_0_coeffs]
delete_bd_objs [get_bd_nets audio_fir_interface_0_scaler]
delete_bd_objs [get_bd_nets audio_fir_interface_0_enable]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_10
endgroup
set_property CONFIG.WIDTH {1024} [get_bd_cells xpm_cdc_gen_10]
connect_bd_net [get_bd_pins audio_fir_interface_0/scaler] [get_bd_pins xpm_cdc_gen_10/src_in]
undo
connect_bd_net [get_bd_pins audio_fir_interface_0/coeffs] [get_bd_pins xpm_cdc_gen_10/src_in]
connect_bd_net [get_bd_pins xpm_cdc_gen_10/dest_clk] [get_bd_pins xpm_cdc_gen_10/src_clk]
connect_bd_net [get_bd_pins xpm_cdc_gen_10/src_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_11
endgroup
connect_bd_net [get_bd_pins xpm_cdc_gen_11/dest_clk] [get_bd_pins xpm_cdc_gen_11/src_clk]
connect_bd_net [get_bd_pins xpm_cdc_gen_11/src_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property CONFIG.WIDTH {16} [get_bd_cells xpm_cdc_gen_11]
endgroup
connect_bd_net [get_bd_pins xpm_cdc_gen_11/src_in] [get_bd_pins audio_fir_interface_0/scaler]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xpm_cdc_gen:1.0 xpm_cdc_gen_12
endgroup
connect_bd_net [get_bd_pins xpm_cdc_gen_12/src_clk] [get_bd_pins xpm_cdc_gen_12/dest_clk]
connect_bd_net [get_bd_pins xpm_cdc_gen_12/src_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
set_property CONFIG.WIDTH {1} [get_bd_cells xpm_cdc_gen_12]
endgroup
connect_bd_net [get_bd_pins audio_fir_interface_0/enable] [get_bd_pins xpm_cdc_gen_12/src_in]
connect_bd_net [get_bd_pins xpm_cdc_gen_10/dest_out] [get_bd_pins audio_fir_wrapper_0/coeffs]
connect_bd_net [get_bd_pins xpm_cdc_gen_11/dest_out] [get_bd_pins audio_fir_wrapper_0/scaler]
connect_bd_net [get_bd_pins xpm_cdc_gen_12/dest_out] [get_bd_pins audio_fir_wrapper_0/enable]
regenerate_bd_layout
connect_bd_net [get_bd_pins xpm_cdc_gen_5/src_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins xpm_cdc_gen_8/src_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/effect_interface_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_smc} master_apm {0}}  [get_bd_intf_pins effect_interface_0/S00_AXI]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
