xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../Xilinx/Vivado/2020.2/data/ip/xpm/xpm_VCOMP.vhd,
dist_mem_gen_v8_0.v,verilog,dist_mem_gen_v8_0_13,../../../ipstatic/simulation/dist_mem_gen_v8_0.v,
ROM_B.v,verilog,xil_defaultlib,../../../../Lab4_test.gen/sources_1/ip/ROM_B/sim/ROM_B.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
