{
  "design": {
    "design_info": {
      "boundary_crc": "0xDFF037E18F6E3BC5",
      "device": "xc7z020clg400-1",
      "gen_directory": "../../../../FPGA_projekt.gen/sources_1/bd/buildup",
      "name": "buildup",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "block_encoder_0": "",
      "xlconstant_1": "",
      "edge_detector_0": "",
      "pwm_gen_0": "",
      "counter_0": "",
      "clock_divider_0": "",
      "SPI_0": ""
    },
    "ports": {
      "btn_0": {
        "direction": "I"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "btn_2",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "buildup_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "btn_2": {
        "direction": "I"
      },
      "btn_1": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "ja_0": {
        "direction": "O"
      },
      "ja_1": {
        "direction": "I"
      },
      "ja_2": {
        "direction": "I"
      },
      "ja_3": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "buildup_ja_3",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "led_0": {
        "direction": "O"
      }
    },
    "components": {
      "block_encoder_0": {
        "vlnv": "user.org:user:block_encoder:1.0",
        "ip_revision": "2",
        "xci_name": "buildup_block_encoder_0_0",
        "xci_path": "ip/buildup_block_encoder_0_0/buildup_block_encoder_0_0.xci",
        "inst_hier_path": "block_encoder_0"
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "8",
        "xci_name": "buildup_xlconstant_1_0",
        "xci_path": "ip/buildup_xlconstant_1_0/buildup_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1"
      },
      "edge_detector_0": {
        "vlnv": "xilinx.com:module_ref:edge_detector:1.0",
        "ip_revision": "1",
        "xci_name": "buildup_edge_detector_0_0",
        "xci_path": "ip/buildup_edge_detector_0_0/buildup_edge_detector_0_0.xci",
        "inst_hier_path": "edge_detector_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "edge_detector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "buildup_clk",
                "value_src": "default_prop"
              }
            }
          },
          "d": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "default_prop"
              },
              "CLK_DOMAIN": {
                "value": "buildup_ja_3",
                "value_src": "default_prop"
              }
            }
          },
          "result": {
            "direction": "O"
          }
        }
      },
      "pwm_gen_0": {
        "vlnv": "xilinx.com:module_ref:pwm_gen:1.0",
        "ip_revision": "1",
        "xci_name": "buildup_pwm_gen_0_0",
        "xci_path": "ip/buildup_pwm_gen_0_0/buildup_pwm_gen_0_0.xci",
        "inst_hier_path": "pwm_gen_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pwm_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "cnt": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "duty": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "pwm": {
            "direction": "O"
          }
        }
      },
      "counter_0": {
        "vlnv": "xilinx.com:module_ref:counter:1.0",
        "ip_revision": "1",
        "xci_name": "buildup_counter_0_0",
        "xci_path": "ip/buildup_counter_0_0/buildup_counter_0_0.xci",
        "inst_hier_path": "counter_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "counter",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "en": {
            "direction": "I"
          },
          "cnt": {
            "direction": "O",
            "left": "15",
            "right": "0"
          }
        }
      },
      "clock_divider_0": {
        "vlnv": "xilinx.com:module_ref:clock_divider:1.0",
        "ip_revision": "1",
        "xci_name": "buildup_clock_divider_0_0",
        "xci_path": "ip/buildup_clock_divider_0_0/buildup_clock_divider_0_0.xci",
        "inst_hier_path": "clock_divider_0",
        "parameters": {
          "n_bits": {
            "value": "4"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "buildup_clk",
                "value_src": "default_prop"
              }
            }
          },
          "clk_div": {
            "direction": "O"
          }
        }
      },
      "SPI_0": {
        "vlnv": "user.org:user:SPI:1.0",
        "ip_revision": "2",
        "xci_name": "buildup_SPI_0_0",
        "xci_path": "ip/buildup_SPI_0_0/buildup_SPI_0_0.xci",
        "inst_hier_path": "SPI_0"
      }
    },
    "nets": {
      "SPI_0_SPI_out": {
        "ports": [
          "SPI_0/SPI_out",
          "pwm_gen_0/duty"
        ]
      },
      "SPI_0_miso": {
        "ports": [
          "SPI_0/miso",
          "led_0"
        ]
      },
      "block_encoder_0_pulse_cnt": {
        "ports": [
          "block_encoder_0/pulse_cnt",
          "SPI_0/encoder_in"
        ]
      },
      "btn_0_1": {
        "ports": [
          "btn_0",
          "SPI_0/SPI_chip_select"
        ]
      },
      "btn_1_1": {
        "ports": [
          "btn_1",
          "SPI_0/mosi"
        ]
      },
      "btn_2_1": {
        "ports": [
          "btn_2",
          "block_encoder_0/rst",
          "clock_divider_0/rst",
          "SPI_0/rst",
          "counter_0/rst"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "block_encoder_0/clk",
          "edge_detector_0/clk",
          "clock_divider_0/clk"
        ]
      },
      "clock_divider_0_clk_div": {
        "ports": [
          "clock_divider_0/clk_div",
          "counter_0/clk"
        ]
      },
      "counter_0_cnt": {
        "ports": [
          "counter_0/cnt",
          "pwm_gen_0/cnt"
        ]
      },
      "edge_detector_0_result": {
        "ports": [
          "edge_detector_0/result",
          "SPI_0/SPI_sample"
        ]
      },
      "encoder_a_0_1": {
        "ports": [
          "ja_1",
          "block_encoder_0/encoder_a"
        ]
      },
      "encoder_b_0_1": {
        "ports": [
          "ja_2",
          "block_encoder_0/encoder_b"
        ]
      },
      "ja_3_1": {
        "ports": [
          "ja_3",
          "edge_detector_0/d"
        ]
      },
      "pwm_gen_0_pwm": {
        "ports": [
          "pwm_gen_0/pwm",
          "ja_0"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "block_encoder_0/enable",
          "counter_0/en"
        ]
      }
    }
  }
}