Analysis & Synthesis report for dxp_cache_2w_v
Thu Nov 17 09:58:39 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for dxpRISC521_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_83j1:auto_generated
 13. Source assignments for dxp_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated
 14. Parameter Settings for User Entity Instance: Top-level Entity: |dxp_cache_2w_v
 15. Parameter Settings for User Entity Instance: dxp_pll_3_v:my_pll|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: dxp_CAM_v:my_cam0
 17. Parameter Settings for User Entity Instance: dxp_CAM_v:my_cam1
 18. Parameter Settings for User Entity Instance: dxpRISC521_ram1:my_ram|altsyncram:altsyncram_component
 19. Parameter Settings for User Entity Instance: dxp_cache_v:my_cache|altsyncram:altsyncram_component
 20. altpll Parameter Settings by Entity Instance
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "dxp_CAM_v:my_cam1"
 23. Port Connectivity Checks: "dxp_CAM_v:my_cam0"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 17 09:58:39 2022       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; dxp_cache_2w_v                              ;
; Top-level Entity Name              ; dxp_cache_2w_v                              ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 595                                         ;
;     Total combinational functions  ; 569                                         ;
;     Dedicated logic registers      ; 135                                         ;
; Total registers                    ; 135                                         ;
; Total pins                         ; 48                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 81,920                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; dxp_cache_2w_v     ; dxp_cache_2w_v     ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                          ; Library ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+---------+
; dxpRISC521_rom1.mif              ; yes             ; User Memory Initialization File  ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxpRISC521_rom1.mif     ;         ;
; dxpRISC521_ram1.v                ; yes             ; User Wizard-Generated File       ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxpRISC521_ram1.v       ;         ;
; dxp_pll_3_v.v                    ; yes             ; User Wizard-Generated File       ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_pll_3_v.v           ;         ;
; dxp_CAM_v.v                      ; yes             ; User Verilog HDL File            ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v             ;         ;
; dxp_cache_v.v                    ; yes             ; User Wizard-Generated File       ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_v.v           ;         ;
; dxp_cache_2w_v.v                 ; yes             ; User Verilog HDL File            ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_2w_v.v        ;         ;
; dxp_4to16_dec.v                  ; yes             ; User Verilog HDL File            ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_4to16_dec.v         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                                     ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                 ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                                ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                              ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                              ;         ;
; db/dxp_pll_3_v_altpll.v          ; yes             ; Auto-Generated Megafunction      ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/db/dxp_pll_3_v_altpll.v ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                 ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                          ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                    ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                 ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                  ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                     ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                   ;         ;
; db/altsyncram_83j1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/db/altsyncram_83j1.tdf  ;         ;
; db/altsyncram_99g1.tdf           ; yes             ; Auto-Generated Megafunction      ; E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/db/altsyncram_99g1.tdf  ;         ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 595                                                                                           ;
;                                             ;                                                                                               ;
; Total combinational functions               ; 569                                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                               ;
;     -- 4 input functions                    ; 293                                                                                           ;
;     -- 3 input functions                    ; 217                                                                                           ;
;     -- <=2 input functions                  ; 59                                                                                            ;
;                                             ;                                                                                               ;
; Logic elements by mode                      ;                                                                                               ;
;     -- normal mode                          ; 569                                                                                           ;
;     -- arithmetic mode                      ; 0                                                                                             ;
;                                             ;                                                                                               ;
; Total registers                             ; 135                                                                                           ;
;     -- Dedicated logic registers            ; 135                                                                                           ;
;     -- I/O registers                        ; 0                                                                                             ;
;                                             ;                                                                                               ;
; I/O pins                                    ; 48                                                                                            ;
; Total memory bits                           ; 81920                                                                                         ;
;                                             ;                                                                                               ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                             ;
;                                             ;                                                                                               ;
; Total PLLs                                  ; 1                                                                                             ;
;     -- PLLs                                 ; 1                                                                                             ;
;                                             ;                                                                                               ;
; Maximum fan-out node                        ; dxp_pll_3_v:my_pll|altpll:altpll_component|dxp_pll_3_v_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 138                                                                                           ;
; Total fan-out                               ; 2879                                                                                          ;
; Average fan-out                             ; 3.46                                                                                          ;
+---------------------------------------------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |dxp_cache_2w_v                              ; 569 (425)           ; 135 (135)                 ; 81920       ; 0            ; 0       ; 0         ; 48   ; 0            ; |dxp_cache_2w_v                                                                                       ; dxp_cache_2w_v     ; work         ;
;    |dxpRISC521_ram1:my_ram|                  ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dxp_cache_2w_v|dxpRISC521_ram1:my_ram                                                                ; dxpRISC521_ram1    ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dxp_cache_2w_v|dxpRISC521_ram1:my_ram|altsyncram:altsyncram_component                                ; altsyncram         ; work         ;
;          |altsyncram_83j1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dxp_cache_2w_v|dxpRISC521_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_83j1:auto_generated ; altsyncram_83j1    ; work         ;
;    |dxp_4to16_dec:my_dec|                    ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dxp_cache_2w_v|dxp_4to16_dec:my_dec                                                                  ; dxp_4to16_dec      ; work         ;
;    |dxp_CAM_v:my_cam0|                       ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dxp_cache_2w_v|dxp_CAM_v:my_cam0                                                                     ; dxp_CAM_v          ; work         ;
;    |dxp_CAM_v:my_cam1|                       ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dxp_cache_2w_v|dxp_CAM_v:my_cam1                                                                     ; dxp_CAM_v          ; work         ;
;    |dxp_cache_v:my_cache|                    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dxp_cache_2w_v|dxp_cache_v:my_cache                                                                  ; dxp_cache_v        ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dxp_cache_2w_v|dxp_cache_v:my_cache|altsyncram:altsyncram_component                                  ; altsyncram         ; work         ;
;          |altsyncram_99g1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |dxp_cache_2w_v|dxp_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated   ; altsyncram_99g1    ; work         ;
;    |dxp_pll_3_v:my_pll|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dxp_cache_2w_v|dxp_pll_3_v:my_pll                                                                    ; dxp_pll_3_v        ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dxp_cache_2w_v|dxp_pll_3_v:my_pll|altpll:altpll_component                                            ; altpll             ; work         ;
;          |dxp_pll_3_v_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |dxp_cache_2w_v|dxp_pll_3_v:my_pll|altpll:altpll_component|dxp_pll_3_v_altpll:auto_generated          ; dxp_pll_3_v_altpll ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+
; Name                                                                                             ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                 ;
+--------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+
; dxpRISC521_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_83j1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 16           ; --           ; --           ; 65536 ; dxpRISC521_rom1.mif ;
; dxp_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated|ALTSYNCRAM   ; AUTO ; Single Port ; 1024         ; 16           ; --           ; --           ; 16384 ; None                ;
+--------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; dxp_CAM_v:my_cam0|cam_mem[0][0]                     ; dxp_CAM_v:my_cam0|cam_mem[0][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[0][1]                     ; dxp_CAM_v:my_cam0|cam_mem[0][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[0][2]                     ; dxp_CAM_v:my_cam0|cam_mem[0][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[1][0]                     ; dxp_CAM_v:my_cam0|cam_mem[1][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[1][1]                     ; dxp_CAM_v:my_cam0|cam_mem[1][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[1][2]                     ; dxp_CAM_v:my_cam0|cam_mem[1][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[2][0]                     ; dxp_CAM_v:my_cam0|cam_mem[2][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[2][1]                     ; dxp_CAM_v:my_cam0|cam_mem[2][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[2][2]                     ; dxp_CAM_v:my_cam0|cam_mem[2][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[3][0]                     ; dxp_CAM_v:my_cam0|cam_mem[3][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[3][1]                     ; dxp_CAM_v:my_cam0|cam_mem[3][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[3][2]                     ; dxp_CAM_v:my_cam0|cam_mem[3][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[4][0]                     ; dxp_CAM_v:my_cam0|cam_mem[4][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[4][1]                     ; dxp_CAM_v:my_cam0|cam_mem[4][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[4][2]                     ; dxp_CAM_v:my_cam0|cam_mem[4][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[5][0]                     ; dxp_CAM_v:my_cam0|cam_mem[5][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[5][1]                     ; dxp_CAM_v:my_cam0|cam_mem[5][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[5][2]                     ; dxp_CAM_v:my_cam0|cam_mem[5][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[6][0]                     ; dxp_CAM_v:my_cam0|cam_mem[6][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[6][1]                     ; dxp_CAM_v:my_cam0|cam_mem[6][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[6][2]                     ; dxp_CAM_v:my_cam0|cam_mem[6][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[7][0]                     ; dxp_CAM_v:my_cam0|cam_mem[7][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[7][1]                     ; dxp_CAM_v:my_cam0|cam_mem[7][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[7][2]                     ; dxp_CAM_v:my_cam0|cam_mem[7][2]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[8][0]                     ; dxp_CAM_v:my_cam0|cam_mem[8][1]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[8][1]                     ; dxp_CAM_v:my_cam0|cam_mem[8][1]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[8][2]                     ; dxp_CAM_v:my_cam0|cam_mem[8][1]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[9][0]                     ; dxp_CAM_v:my_cam0|cam_mem[9][0]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[9][1]                     ; dxp_CAM_v:my_cam0|cam_mem[9][0]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[9][2]                     ; dxp_CAM_v:my_cam0|cam_mem[9][0]  ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[10][0]                    ; dxp_CAM_v:my_cam0|cam_mem[10][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[10][1]                    ; dxp_CAM_v:my_cam0|cam_mem[10][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[10][2]                    ; dxp_CAM_v:my_cam0|cam_mem[10][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[11][0]                    ; dxp_CAM_v:my_cam0|cam_mem[11][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[11][1]                    ; dxp_CAM_v:my_cam0|cam_mem[11][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[11][2]                    ; dxp_CAM_v:my_cam0|cam_mem[11][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[12][0]                    ; dxp_CAM_v:my_cam0|cam_mem[12][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[12][1]                    ; dxp_CAM_v:my_cam0|cam_mem[12][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[12][2]                    ; dxp_CAM_v:my_cam0|cam_mem[12][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[13][0]                    ; dxp_CAM_v:my_cam0|cam_mem[13][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[13][1]                    ; dxp_CAM_v:my_cam0|cam_mem[13][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[13][2]                    ; dxp_CAM_v:my_cam0|cam_mem[13][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[14][0]                    ; dxp_CAM_v:my_cam0|cam_mem[14][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[14][1]                    ; dxp_CAM_v:my_cam0|cam_mem[14][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[14][2]                    ; dxp_CAM_v:my_cam0|cam_mem[14][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[15][0]                    ; dxp_CAM_v:my_cam0|cam_mem[15][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[15][1]                    ; dxp_CAM_v:my_cam0|cam_mem[15][0] ; yes                    ;
; dxp_CAM_v:my_cam0|cam_mem[15][2]                    ; dxp_CAM_v:my_cam0|cam_mem[15][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[0][0]                     ; dxp_CAM_v:my_cam1|cam_mem[0][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[0][1]                     ; dxp_CAM_v:my_cam1|cam_mem[0][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[0][2]                     ; dxp_CAM_v:my_cam1|cam_mem[0][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[1][0]                     ; dxp_CAM_v:my_cam1|cam_mem[1][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[1][1]                     ; dxp_CAM_v:my_cam1|cam_mem[1][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[1][2]                     ; dxp_CAM_v:my_cam1|cam_mem[1][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[2][0]                     ; dxp_CAM_v:my_cam1|cam_mem[2][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[2][1]                     ; dxp_CAM_v:my_cam1|cam_mem[2][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[2][2]                     ; dxp_CAM_v:my_cam1|cam_mem[2][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[3][0]                     ; dxp_CAM_v:my_cam1|cam_mem[3][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[3][1]                     ; dxp_CAM_v:my_cam1|cam_mem[3][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[3][2]                     ; dxp_CAM_v:my_cam1|cam_mem[3][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[4][0]                     ; dxp_CAM_v:my_cam1|cam_mem[4][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[4][1]                     ; dxp_CAM_v:my_cam1|cam_mem[4][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[4][2]                     ; dxp_CAM_v:my_cam1|cam_mem[4][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[5][0]                     ; dxp_CAM_v:my_cam1|cam_mem[5][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[5][1]                     ; dxp_CAM_v:my_cam1|cam_mem[5][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[5][2]                     ; dxp_CAM_v:my_cam1|cam_mem[5][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[6][0]                     ; dxp_CAM_v:my_cam1|cam_mem[6][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[6][1]                     ; dxp_CAM_v:my_cam1|cam_mem[6][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[6][2]                     ; dxp_CAM_v:my_cam1|cam_mem[6][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[7][0]                     ; dxp_CAM_v:my_cam1|cam_mem[7][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[7][1]                     ; dxp_CAM_v:my_cam1|cam_mem[7][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[7][2]                     ; dxp_CAM_v:my_cam1|cam_mem[7][2]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[8][0]                     ; dxp_CAM_v:my_cam1|cam_mem[8][1]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[8][1]                     ; dxp_CAM_v:my_cam1|cam_mem[8][1]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[8][2]                     ; dxp_CAM_v:my_cam1|cam_mem[8][1]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[9][0]                     ; dxp_CAM_v:my_cam1|cam_mem[9][0]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[9][1]                     ; dxp_CAM_v:my_cam1|cam_mem[9][0]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[9][2]                     ; dxp_CAM_v:my_cam1|cam_mem[9][0]  ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[10][0]                    ; dxp_CAM_v:my_cam1|cam_mem[10][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[10][1]                    ; dxp_CAM_v:my_cam1|cam_mem[10][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[10][2]                    ; dxp_CAM_v:my_cam1|cam_mem[10][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[11][0]                    ; dxp_CAM_v:my_cam1|cam_mem[11][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[11][1]                    ; dxp_CAM_v:my_cam1|cam_mem[11][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[11][2]                    ; dxp_CAM_v:my_cam1|cam_mem[11][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[12][0]                    ; dxp_CAM_v:my_cam1|cam_mem[12][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[12][1]                    ; dxp_CAM_v:my_cam1|cam_mem[12][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[12][2]                    ; dxp_CAM_v:my_cam1|cam_mem[12][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[13][0]                    ; dxp_CAM_v:my_cam1|cam_mem[13][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[13][1]                    ; dxp_CAM_v:my_cam1|cam_mem[13][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[13][2]                    ; dxp_CAM_v:my_cam1|cam_mem[13][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[14][0]                    ; dxp_CAM_v:my_cam1|cam_mem[14][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[14][1]                    ; dxp_CAM_v:my_cam1|cam_mem[14][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[14][2]                    ; dxp_CAM_v:my_cam1|cam_mem[14][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[15][0]                    ; dxp_CAM_v:my_cam1|cam_mem[15][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[15][1]                    ; dxp_CAM_v:my_cam1|cam_mem[15][0] ; yes                    ;
; dxp_CAM_v:my_cam1|cam_mem[15][2]                    ; dxp_CAM_v:my_cam1|cam_mem[15][0] ; yes                    ;
; Number of user-specified and inferred latches = 96  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 135   ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 11    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 44    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |dxp_cache_2w_v|transfer_count[1]    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |dxp_cache_2w_v|CACHE_address[2]     ;
; 32:1               ; 3 bits    ; 63 LEs        ; 63 LEs               ; 0 LEs                  ; Yes        ; |dxp_cache_2w_v|MEMint_WRaddress[10] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |dxp_cache_2w_v|transfer_count       ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |dxp_cache_2w_v|Mux1                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for dxpRISC521_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_83j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for dxp_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |dxp_cache_2w_v ;
+----------------+-------+-------------------------------------------------------+
; Parameter Name ; Value ; Type                                                  ;
+----------------+-------+-------------------------------------------------------+
; ma_max         ; 16    ; Signed Integer                                        ;
; md_max         ; 16    ; Signed Integer                                        ;
; ca_max         ; 10    ; Signed Integer                                        ;
; t_cnt_max      ; 5     ; Signed Integer                                        ;
; cam_addrs_max  ; 4     ; Signed Integer                                        ;
; cam_arg_max    ; 7     ; Signed Integer                                        ;
; cam_depth_max  ; 16    ; Signed Integer                                        ;
+----------------+-------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dxp_pll_3_v:my_pll|altpll:altpll_component ;
+-------------------------------+-------------------------------+-------------------------+
; Parameter Name                ; Value                         ; Type                    ;
+-------------------------------+-------------------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped                 ;
; PLL_TYPE                      ; AUTO                          ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=dxp_pll_3_v ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                          ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped                 ;
; LOCK_HIGH                     ; 1                             ; Untyped                 ;
; LOCK_LOW                      ; 1                             ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped                 ;
; SKIP_VCO                      ; OFF                           ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped                 ;
; BANDWIDTH                     ; 0                             ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped                 ;
; DOWN_SPREAD                   ; 0                             ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped                 ;
; CLK2_MULTIPLY_BY              ; 1                             ; Signed Integer          ;
; CLK1_MULTIPLY_BY              ; 1                             ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 1                             ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped                 ;
; CLK2_DIVIDE_BY                ; 1                             ; Signed Integer          ;
; CLK1_DIVIDE_BY                ; 1                             ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 1                             ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 3333                          ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 1667                          ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped                 ;
; CLK2_DUTY_CYCLE               ; 50                            ; Signed Integer          ;
; CLK1_DUTY_CYCLE               ; 50                            ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped                 ;
; DPA_DIVIDER                   ; 0                             ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped                 ;
; VCO_MIN                       ; 0                             ; Untyped                 ;
; VCO_MAX                       ; 0                             ; Untyped                 ;
; VCO_CENTER                    ; 0                             ; Untyped                 ;
; PFD_MIN                       ; 0                             ; Untyped                 ;
; PFD_MAX                       ; 0                             ; Untyped                 ;
; M_INITIAL                     ; 0                             ; Untyped                 ;
; M                             ; 0                             ; Untyped                 ;
; N                             ; 1                             ; Untyped                 ;
; M2                            ; 1                             ; Untyped                 ;
; N2                            ; 1                             ; Untyped                 ;
; SS                            ; 1                             ; Untyped                 ;
; C0_HIGH                       ; 0                             ; Untyped                 ;
; C1_HIGH                       ; 0                             ; Untyped                 ;
; C2_HIGH                       ; 0                             ; Untyped                 ;
; C3_HIGH                       ; 0                             ; Untyped                 ;
; C4_HIGH                       ; 0                             ; Untyped                 ;
; C5_HIGH                       ; 0                             ; Untyped                 ;
; C6_HIGH                       ; 0                             ; Untyped                 ;
; C7_HIGH                       ; 0                             ; Untyped                 ;
; C8_HIGH                       ; 0                             ; Untyped                 ;
; C9_HIGH                       ; 0                             ; Untyped                 ;
; C0_LOW                        ; 0                             ; Untyped                 ;
; C1_LOW                        ; 0                             ; Untyped                 ;
; C2_LOW                        ; 0                             ; Untyped                 ;
; C3_LOW                        ; 0                             ; Untyped                 ;
; C4_LOW                        ; 0                             ; Untyped                 ;
; C5_LOW                        ; 0                             ; Untyped                 ;
; C6_LOW                        ; 0                             ; Untyped                 ;
; C7_LOW                        ; 0                             ; Untyped                 ;
; C8_LOW                        ; 0                             ; Untyped                 ;
; C9_LOW                        ; 0                             ; Untyped                 ;
; C0_INITIAL                    ; 0                             ; Untyped                 ;
; C1_INITIAL                    ; 0                             ; Untyped                 ;
; C2_INITIAL                    ; 0                             ; Untyped                 ;
; C3_INITIAL                    ; 0                             ; Untyped                 ;
; C4_INITIAL                    ; 0                             ; Untyped                 ;
; C5_INITIAL                    ; 0                             ; Untyped                 ;
; C6_INITIAL                    ; 0                             ; Untyped                 ;
; C7_INITIAL                    ; 0                             ; Untyped                 ;
; C8_INITIAL                    ; 0                             ; Untyped                 ;
; C9_INITIAL                    ; 0                             ; Untyped                 ;
; C0_MODE                       ; BYPASS                        ; Untyped                 ;
; C1_MODE                       ; BYPASS                        ; Untyped                 ;
; C2_MODE                       ; BYPASS                        ; Untyped                 ;
; C3_MODE                       ; BYPASS                        ; Untyped                 ;
; C4_MODE                       ; BYPASS                        ; Untyped                 ;
; C5_MODE                       ; BYPASS                        ; Untyped                 ;
; C6_MODE                       ; BYPASS                        ; Untyped                 ;
; C7_MODE                       ; BYPASS                        ; Untyped                 ;
; C8_MODE                       ; BYPASS                        ; Untyped                 ;
; C9_MODE                       ; BYPASS                        ; Untyped                 ;
; C0_PH                         ; 0                             ; Untyped                 ;
; C1_PH                         ; 0                             ; Untyped                 ;
; C2_PH                         ; 0                             ; Untyped                 ;
; C3_PH                         ; 0                             ; Untyped                 ;
; C4_PH                         ; 0                             ; Untyped                 ;
; C5_PH                         ; 0                             ; Untyped                 ;
; C6_PH                         ; 0                             ; Untyped                 ;
; C7_PH                         ; 0                             ; Untyped                 ;
; C8_PH                         ; 0                             ; Untyped                 ;
; C9_PH                         ; 0                             ; Untyped                 ;
; L0_HIGH                       ; 1                             ; Untyped                 ;
; L1_HIGH                       ; 1                             ; Untyped                 ;
; G0_HIGH                       ; 1                             ; Untyped                 ;
; G1_HIGH                       ; 1                             ; Untyped                 ;
; G2_HIGH                       ; 1                             ; Untyped                 ;
; G3_HIGH                       ; 1                             ; Untyped                 ;
; E0_HIGH                       ; 1                             ; Untyped                 ;
; E1_HIGH                       ; 1                             ; Untyped                 ;
; E2_HIGH                       ; 1                             ; Untyped                 ;
; E3_HIGH                       ; 1                             ; Untyped                 ;
; L0_LOW                        ; 1                             ; Untyped                 ;
; L1_LOW                        ; 1                             ; Untyped                 ;
; G0_LOW                        ; 1                             ; Untyped                 ;
; G1_LOW                        ; 1                             ; Untyped                 ;
; G2_LOW                        ; 1                             ; Untyped                 ;
; G3_LOW                        ; 1                             ; Untyped                 ;
; E0_LOW                        ; 1                             ; Untyped                 ;
; E1_LOW                        ; 1                             ; Untyped                 ;
; E2_LOW                        ; 1                             ; Untyped                 ;
; E3_LOW                        ; 1                             ; Untyped                 ;
; L0_INITIAL                    ; 1                             ; Untyped                 ;
; L1_INITIAL                    ; 1                             ; Untyped                 ;
; G0_INITIAL                    ; 1                             ; Untyped                 ;
; G1_INITIAL                    ; 1                             ; Untyped                 ;
; G2_INITIAL                    ; 1                             ; Untyped                 ;
; G3_INITIAL                    ; 1                             ; Untyped                 ;
; E0_INITIAL                    ; 1                             ; Untyped                 ;
; E1_INITIAL                    ; 1                             ; Untyped                 ;
; E2_INITIAL                    ; 1                             ; Untyped                 ;
; E3_INITIAL                    ; 1                             ; Untyped                 ;
; L0_MODE                       ; BYPASS                        ; Untyped                 ;
; L1_MODE                       ; BYPASS                        ; Untyped                 ;
; G0_MODE                       ; BYPASS                        ; Untyped                 ;
; G1_MODE                       ; BYPASS                        ; Untyped                 ;
; G2_MODE                       ; BYPASS                        ; Untyped                 ;
; G3_MODE                       ; BYPASS                        ; Untyped                 ;
; E0_MODE                       ; BYPASS                        ; Untyped                 ;
; E1_MODE                       ; BYPASS                        ; Untyped                 ;
; E2_MODE                       ; BYPASS                        ; Untyped                 ;
; E3_MODE                       ; BYPASS                        ; Untyped                 ;
; L0_PH                         ; 0                             ; Untyped                 ;
; L1_PH                         ; 0                             ; Untyped                 ;
; G0_PH                         ; 0                             ; Untyped                 ;
; G1_PH                         ; 0                             ; Untyped                 ;
; G2_PH                         ; 0                             ; Untyped                 ;
; G3_PH                         ; 0                             ; Untyped                 ;
; E0_PH                         ; 0                             ; Untyped                 ;
; E1_PH                         ; 0                             ; Untyped                 ;
; E2_PH                         ; 0                             ; Untyped                 ;
; E3_PH                         ; 0                             ; Untyped                 ;
; M_PH                          ; 0                             ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped                 ;
; CLK0_COUNTER                  ; G0                            ; Untyped                 ;
; CLK1_COUNTER                  ; G0                            ; Untyped                 ;
; CLK2_COUNTER                  ; G0                            ; Untyped                 ;
; CLK3_COUNTER                  ; G0                            ; Untyped                 ;
; CLK4_COUNTER                  ; G0                            ; Untyped                 ;
; CLK5_COUNTER                  ; G0                            ; Untyped                 ;
; CLK6_COUNTER                  ; E0                            ; Untyped                 ;
; CLK7_COUNTER                  ; E1                            ; Untyped                 ;
; CLK8_COUNTER                  ; E2                            ; Untyped                 ;
; CLK9_COUNTER                  ; E3                            ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                             ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                             ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                             ; Untyped                 ;
; M_TIME_DELAY                  ; 0                             ; Untyped                 ;
; N_TIME_DELAY                  ; 0                             ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                            ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                            ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                             ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped                 ;
; VCO_POST_SCALE                ; 0                             ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                  ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED                     ; Untyped                 ;
; PORT_CLK2                     ; PORT_USED                     ; Untyped                 ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                             ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                             ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                             ; Untyped                 ;
; CBXI_PARAMETER                ; dxp_pll_3_v_altpll            ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE          ;
+-------------------------------+-------------------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dxp_CAM_v:my_cam0 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; arg_max        ; 7     ; Signed Integer                        ;
; addrs_max      ; 4     ; Signed Integer                        ;
; bl_max         ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dxp_CAM_v:my_cam1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; arg_max        ; 7     ; Signed Integer                        ;
; addrs_max      ; 4     ; Signed Integer                        ;
; bl_max         ; 16    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dxpRISC521_ram1:my_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                 ;
; WIDTH_A                            ; 16                   ; Signed Integer                          ;
; WIDTHAD_A                          ; 12                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; dxpRISC521_rom1.mif  ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_83j1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dxp_cache_v:my_cache|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_99g1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                               ;
+-------------------------------+--------------------------------------------+
; Name                          ; Value                                      ;
+-------------------------------+--------------------------------------------+
; Number of entity instances    ; 1                                          ;
; Entity Instance               ; dxp_pll_3_v:my_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                     ;
;     -- PLL_TYPE               ; AUTO                                       ;
;     -- PRIMARY_CLOCK          ; INCLK0                                     ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                      ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                          ;
;     -- VCO_MULTIPLY_BY        ; 0                                          ;
;     -- VCO_DIVIDE_BY          ; 0                                          ;
+-------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 2                                                      ;
; Entity Instance                           ; dxpRISC521_ram1:my_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 16                                                     ;
;     -- NUMWORDS_A                         ; 4096                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
; Entity Instance                           ; dxp_cache_v:my_cache|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                            ;
;     -- WIDTH_A                            ; 16                                                     ;
;     -- NUMWORDS_A                         ; 1024                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                           ;
;     -- WIDTH_B                            ; 1                                                      ;
;     -- NUMWORDS_B                         ; 1                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                 ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                           ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ;
+-------------------------------------------+--------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "dxp_CAM_v:my_cam1" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; rd   ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "dxp_CAM_v:my_cam0" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; rd   ; Input ; Info     ; Stuck at VCC        ;
+------+-------+----------+---------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 48                          ;
; cycloneiii_ff         ; 135                         ;
;     ENA               ; 38                          ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 5                           ;
;     SCLR              ; 68                          ;
;     SCLR SLD          ; 5                           ;
;     SLD               ; 1                           ;
;     plain             ; 17                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 569                         ;
;     normal            ; 569                         ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 217                         ;
;         4 data inputs ; 293                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 17.00                       ;
; Average LUT depth     ; 9.81                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 17 09:58:30 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off dxp_cache_2w_v -c dxp_cache_2w_v
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file dxprisc521_ram1.v
    Info (12023): Found entity 1: dxpRISC521_ram1 File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxpRISC521_ram1.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dxp_pll_v.v
    Info (12023): Found entity 1: dxp_pll_v File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_pll_v.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dxp_pll_3_v.v
    Info (12023): Found entity 1: dxp_pll_3_v File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_pll_3_v.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file dxp_cam_v.v
    Info (12023): Found entity 1: dxp_CAM_v File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dxp_cache_v.v
    Info (12023): Found entity 1: dxp_cache_v File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_v.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file dxp_cache_2w_v_tb.v
    Info (12023): Found entity 1: dxp_cache_2w_v_tb File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_2w_v_tb.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file dxp_cache_2w_v.v
    Info (12023): Found entity 1: dxp_cache_2w_v File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_2w_v.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file dxp_4to16_dec.v
    Info (12023): Found entity 1: dxp_4to16_dec File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_4to16_dec.v Line: 1
Info (12127): Elaborating entity "dxp_cache_2w_v" for the top level hierarchy
Info (12128): Elaborating entity "dxp_pll_3_v" for hierarchy "dxp_pll_3_v:my_pll" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_2w_v.v Line: 67
Info (12128): Elaborating entity "altpll" for hierarchy "dxp_pll_3_v:my_pll|altpll:altpll_component" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_pll_3_v.v Line: 98
Info (12130): Elaborated megafunction instantiation "dxp_pll_3_v:my_pll|altpll:altpll_component" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_pll_3_v.v Line: 98
Info (12133): Instantiated megafunction "dxp_pll_3_v:my_pll|altpll:altpll_component" with the following parameter: File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_pll_3_v.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "1667"
    Info (12134): Parameter "clk2_divide_by" = "1"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "3333"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=dxp_pll_3_v"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dxp_pll_3_v_altpll.v
    Info (12023): Found entity 1: dxp_pll_3_v_altpll File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/db/dxp_pll_3_v_altpll.v Line: 29
Info (12128): Elaborating entity "dxp_pll_3_v_altpll" for hierarchy "dxp_pll_3_v:my_pll|altpll:altpll_component|dxp_pll_3_v_altpll:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "dxp_CAM_v" for hierarchy "dxp_CAM_v:my_cam0" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_2w_v.v Line: 71
Info (10041): Inferred latch for "cam_mem[0][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[0][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[0][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[1][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[1][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[1][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[2][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[2][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[2][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[3][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[3][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[3][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[4][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[4][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[4][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[5][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[5][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[5][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[6][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[6][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[6][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[7][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[7][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[7][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[8][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[8][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[8][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[9][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[9][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[9][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[10][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[10][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[10][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[11][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[11][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[11][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[12][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[12][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[12][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[13][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[13][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[13][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[14][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[14][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[14][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[15][0]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[15][1]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (10041): Inferred latch for "cam_mem[15][2]" at dxp_CAM_v.v(31) File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 31
Info (12128): Elaborating entity "dxpRISC521_ram1" for hierarchy "dxpRISC521_ram1:my_ram" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_2w_v.v Line: 80
Info (12128): Elaborating entity "altsyncram" for hierarchy "dxpRISC521_ram1:my_ram|altsyncram:altsyncram_component" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxpRISC521_ram1.v Line: 86
Info (12130): Elaborated megafunction instantiation "dxpRISC521_ram1:my_ram|altsyncram:altsyncram_component" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxpRISC521_ram1.v Line: 86
Info (12133): Instantiated megafunction "dxpRISC521_ram1:my_ram|altsyncram:altsyncram_component" with the following parameter: File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxpRISC521_ram1.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "dxpRISC521_rom1.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_83j1.tdf
    Info (12023): Found entity 1: altsyncram_83j1 File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/db/altsyncram_83j1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_83j1" for hierarchy "dxpRISC521_ram1:my_ram|altsyncram:altsyncram_component|altsyncram_83j1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dxp_cache_v" for hierarchy "dxp_cache_v:my_cache" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_2w_v.v Line: 88
Info (12128): Elaborating entity "altsyncram" for hierarchy "dxp_cache_v:my_cache|altsyncram:altsyncram_component" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_v.v Line: 86
Info (12130): Elaborated megafunction instantiation "dxp_cache_v:my_cache|altsyncram:altsyncram_component" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_v.v Line: 86
Info (12133): Instantiated megafunction "dxp_cache_v:my_cache|altsyncram:altsyncram_component" with the following parameter: File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_v.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_99g1.tdf
    Info (12023): Found entity 1: altsyncram_99g1 File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/db/altsyncram_99g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_99g1" for hierarchy "dxp_cache_v:my_cache|altsyncram:altsyncram_component|altsyncram_99g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "dxp_4to16_dec" for hierarchy "dxp_4to16_dec:my_dec" File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_2w_v.v Line: 93
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer cache_clk File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_2w_v.v Line: 39
    Warning (19017): Found clock multiplexer mem_clk File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_cache_2w_v.v Line: 39
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "dxp_CAM_v:my_cam1|dout[2]" feeding internal logic into a wire File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 13
    Warning (13049): Converted tri-state buffer "dxp_CAM_v:my_cam1|dout[1]" feeding internal logic into a wire File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 13
    Warning (13049): Converted tri-state buffer "dxp_CAM_v:my_cam1|dout[0]" feeding internal logic into a wire File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 13
    Warning (13049): Converted tri-state buffer "dxp_CAM_v:my_cam0|dout[2]" feeding internal logic into a wire File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 13
    Warning (13049): Converted tri-state buffer "dxp_CAM_v:my_cam0|dout[1]" feeding internal logic into a wire File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 13
    Warning (13049): Converted tri-state buffer "dxp_CAM_v:my_cam0|dout[0]" feeding internal logic into a wire File: E:/RIT/Fall_22/EE-621-Design-of-Computer-System/Lab_9/dxp_cache_2w_v_restored/dxp_CAM_v.v Line: 13
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 689 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 31 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 608 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 4831 megabytes
    Info: Processing ended: Thu Nov 17 09:58:39 2022
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:15


