<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="363" />
   <clocksource preferredWidth="362" />
   <frequency preferredWidth="343" />
  </columns>
 </clocktable>
 <window width="1380" height="594" x="-8" y="-8" />
 <library
   expandedCategories="Library/Peripherals,Library/Interface Protocols/Serial,Library/DSP/Video and Image Processing,Library/Interface Protocols,Library/Qsys Interconnect/Interrupt,Project,Library/Peripherals/Debug and Performance,Library,Library/DSP,Library/Qsys Interconnect" />
 <generation synthesis="VHDL" />
 <hdlexample language="VERILOG" />
</preferences>
