// Seed: 1130817766
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input tri1 id_2
);
  wire [-1  >=  -1 : -1 'b0] id_4;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_2
  );
  output wire id_1;
  wire id_4;
  ;
  supply0 [1 : 1] id_5 = -1 ? id_4 - -1 : id_5 - -1;
  wire id_6;
  ;
endmodule
