
Starting:    C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     C:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    JIJEESH-5300
Date:        Fri Oct 25 14:59:57 2024
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log m2s_sys_top_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel from server ark-1120.tecnomic.lan 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srr"

Running: synthesis in foreground



Running m2s_sys_top_syn|synthesis


Running: compile (Compile) on m2s_sys_top_syn|synthesis
# Fri Oct 25 14:59:57 2024


Running: compile_flow (Compile Process) on m2s_sys_top_syn|synthesis
# Fri Oct 25 14:59:57 2024


Running: compiler (Compile Input) on m2s_sys_top_syn|synthesis
# Fri Oct 25 14:59:57 2024

Copied C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\synwork\m2s_sys_top_comp.srs to C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srs


compiler completed
# Fri Oct 25 15:00:00 2024

Return Code: 0
Run Time:00h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on m2s_sys_top_syn|synthesis
# Fri Oct 25 15:00:00 2024


multi_srs_gen completed
# Fri Oct 25 15:00:00 2024

Return Code: 0
Run Time:00h:00m:00s

Copied C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\synwork\m2s_sys_top_mult.srs to C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srs

Complete: Compile Process on m2s_sys_top_syn|synthesis


Running: premap (Pre-mapping) on m2s_sys_top_syn|synthesis
# Fri Oct 25 15:00:00 2024


premap completed with warnings
# Fri Oct 25 15:00:01 2024

Return Code: 1
Run Time:00h:00m:01s

Complete: Compile on m2s_sys_top_syn|synthesis


Running: map (Map) on m2s_sys_top_syn|synthesis
# Fri Oct 25 15:00:01 2024

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on m2s_sys_top_syn|synthesis
# Fri Oct 25 15:00:01 2024

Copied C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\synwork\m2s_sys_top_m.srm to C:\jijeesh\workspace.m2s\m2s-fabric-ip\fpga-design\m2s-creative-brd\m2s-creative-basic\synthesis\m2s_sys_top.srm


fpga_mapper completed with warnings
# Fri Oct 25 15:00:06 2024

Return Code: 1
Run Time:00h:00m:05s

Complete: Map on m2s_sys_top_syn|synthesis

Complete: Logic Synthesis on m2s_sys_top_syn|synthesis

TCL script complete: "m2s_sys_top_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

