#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x1206c9be0 .scope module, "testbench" "testbench" 2 10;
 .timescale -9 -12;
v0x12072fcb0_0 .var "clk", 0 0;
v0x12072fe40_0 .var/i "fp_w", 31 0;
v0x12072fed0_0 .var "rst_n", 0 0;
S_0x12068c420 .scope module, "CPU" "Pipeline_CPU" 2 14, 3 7 0, S_0x1206c9be0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0x12072ff60 .functor AND 1, L_0x120736320, v0x1206fe760_0, C4<1>, C4<1>;
L_0x120730010 .functor OR 1, L_0x12072ff60, L_0x120735a90, C4<0>, C4<0>;
v0x12072c9f0_0 .net "ALUOp", 1 0, L_0x120736460;  1 drivers
v0x12072cac0_0 .net "ALUSelSrc1", 1 0, v0x12070a090_0;  1 drivers
v0x12072cb50_0 .net "ALUSelSrc2", 1 0, v0x12070a120_0;  1 drivers
v0x12072cc20_0 .net "ALUSrc", 0 0, L_0x120735e60;  1 drivers
v0x12072ccb0_0 .net "ALUSrc1_o", 31 0, L_0x1207387f0;  1 drivers
v0x12072cdc0_0 .net "ALUSrc2_o", 31 0, L_0x120738e30;  1 drivers
v0x12072ce50_0 .net "ALU_Ctrl_o", 3 0, L_0x1207384c0;  1 drivers
v0x12072cf20_0 .net "ALUresult", 31 0, v0x12072c5d0_0;  1 drivers
v0x12072cff0_0 .net "Branch", 0 0, L_0x120736320;  1 drivers
v0x12072d100_0 .net "DM_o", 31 0, L_0x12073c5a0;  1 drivers
v0x12072d190_0 .net "EXEMEM_ALUresult_o", 31 0, v0x12070e8a0_0;  1 drivers
v0x12072d220_0 .net "EXEMEM_Mem_o", 1 0, v0x12070fa80_0;  1 drivers
v0x12072d2b0_0 .net "EXEMEM_RTdata_o", 31 0, v0x12070d4d0_0;  1 drivers
v0x12072d380_0 .net "EXEMEM_WB_o", 2 0, v0x12070f890_0;  1 drivers
v0x12072d410_0 .net "EXEMEM_instr_11_7_o", 4 0, v0x12070ea90_0;  1 drivers
v0x12072d4b0_0 .net "EXEMEM_instr_o", 31 0, v0x12070d820_0;  1 drivers
v0x12072d550_0 .net "EXEMEM_pc_add4_o", 31 0, v0x12070d630_0;  1 drivers
v0x12072d720_0 .net "EXEMEM_zero_o", 0 0, v0x12070c450_0;  1 drivers
v0x12072d7b0_0 .net "IDEXE_Exe_o", 2 0, v0x12066bfc0_0;  1 drivers
v0x12072d840_0 .net "IDEXE_ImmGen_o", 31 0, v0x120671d10_0;  1 drivers
v0x12072d8d0_0 .net "IDEXE_Mem_o", 1 0, v0x120705b90_0;  1 drivers
v0x12072d9a0_0 .net "IDEXE_RSdata_o", 31 0, v0x120704540_0;  1 drivers
v0x12072da70_0 .net "IDEXE_RTdata_o", 31 0, v0x120671bf0_0;  1 drivers
v0x12072db40_0 .net "IDEXE_WB_o", 2 0, v0x1207059a0_0;  1 drivers
v0x12072dc10_0 .net "IDEXE_instr_11_7_o", 4 0, v0x1207057b0_0;  1 drivers
v0x12072dca0_0 .net "IDEXE_instr_30_14_12_o", 3 0, v0x120704920_0;  1 drivers
v0x12072dd70_0 .net "IDEXE_instr_o", 31 0, v0x120668160_0;  1 drivers
v0x12072de40_0 .net "IDEXE_pc_add4_o", 31 0, v0x120665810_0;  1 drivers
o0x128055680 .functor BUFZ 1, C4<z>; HiZ drive
v0x12072df10_0 .net "IFID_flush", 0 0, o0x128055680;  0 drivers
v0x12072dfa0_0 .net "IFID_instr_o", 31 0, v0x12065def0_0;  1 drivers
v0x12072e0b0_0 .net "IFID_pc_add4_o", 31 0, v0x120647650_0;  1 drivers
v0x12072e140_0 .net "IFID_pc_o", 31 0, v0x120664c50_0;  1 drivers
v0x12072e210_0 .net "IFID_write", 0 0, L_0x120730840;  1 drivers
v0x12072d620_0 .net "IF_instr", 31 0, L_0x120730720;  1 drivers
L_0x128088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12072e4e0_0 .net "Imm_0", 31 0, L_0x128088058;  1 drivers
L_0x128088010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12072e570_0 .net "Imm_4", 31 0, L_0x128088010;  1 drivers
v0x12072e600_0 .net "Imm_Gen_o", 31 0, v0x1206386a0_0;  1 drivers
v0x12072e690_0 .net "Jump", 0 0, L_0x120735a90;  1 drivers
v0x12072e720_0 .net "MEMWB_ALUresult_o", 31 0, v0x12062d280_0;  1 drivers
v0x12072e7f0_0 .net "MEMWB_DM_o", 31 0, v0x120631ac0_0;  1 drivers
v0x12072e8c0_0 .net "MEMWB_WB_o", 2 0, v0x120631be0_0;  1 drivers
v0x12072e990_0 .net "MEMWB_instr_11_7_o", 4 0, v0x12062d160_0;  1 drivers
v0x12072ea20_0 .net "MEMWB_pc_add4_o", 31 0, v0x120626690_0;  1 drivers
v0x12072eab0_0 .net "MemRead", 0 0, L_0x120735f40;  1 drivers
v0x12072eb40_0 .net "MemWrite", 0 0, L_0x120736020;  1 drivers
v0x12072ebd0_0 .net "MuxALUSrc_o", 31 0, L_0x120739190;  1 drivers
v0x12072eca0_0 .net "MuxMemtoReg_o", 31 0, L_0x12073d020;  1 drivers
o0x128057420 .functor BUFZ 24, C4<zzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12072edb0_0 .net "Mux_control_notuse_i", 23 0, o0x128057420;  0 drivers
v0x12072ee40_0 .net "Mux_control_notuse_o", 23 0, L_0x120736c60;  1 drivers
v0x12072eed0_0 .net "Mux_control_o", 7 0, L_0x120736d40;  1 drivers
v0x12072ef60_0 .net "PCSrc", 0 0, L_0x120730010;  1 drivers
v0x12072f010_0 .net "PC_write", 0 0, L_0x1207307d0;  1 drivers
v0x12072f0a0_0 .net "RSdata_o", 31 0, L_0x120736fa0;  1 drivers
v0x12072f130_0 .net "RTdata_o", 31 0, L_0x120737250;  1 drivers
v0x12072f1c0_0 .net "RegWrite", 0 0, L_0x120736240;  1 drivers
v0x12072f250_0 .net "SL1_o", 31 0, L_0x120737900;  1 drivers
v0x12072f320_0 .net "WriteBack", 1 0, L_0x120736120;  1 drivers
v0x12072f3c0_0 .net *"_ivl_32", 0 0, L_0x120737e00;  1 drivers
v0x12072f460_0 .net *"_ivl_34", 2 0, L_0x120737f10;  1 drivers
v0x12072f510_0 .net *"_ivl_4", 0 0, L_0x12072ff60;  1 drivers
v0x12072f5c0_0 .net "branch_zero", 0 0, v0x1206fe760_0;  1 drivers
v0x12072f670_0 .net "clk_i", 0 0, v0x12072fcb0_0;  1 drivers
v0x12072f700_0 .net "control_output_select", 0 0, v0x120708f60_0;  1 drivers
v0x12072f7d0_0 .net "cout", 0 0, v0x12072c450_0;  1 drivers
v0x12072f860_0 .net "ovf", 0 0, v0x12072c4f0_0;  1 drivers
v0x12072e2c0_0 .net "pc_add4", 31 0, L_0x1207304a0;  1 drivers
v0x12072e350_0 .net "pc_add_immediate", 31 0, L_0x1207379a0;  1 drivers
v0x12072f8f0_0 .net "pc_i", 31 0, L_0x120730340;  1 drivers
v0x12072f980_0 .net "pc_o", 31 0, v0x12072a4a0_0;  1 drivers
v0x12072fa90_0 .net "rst_i", 0 0, v0x12072fed0_0;  1 drivers
v0x12072fc20_0 .net "zero", 0 0, v0x12072c8e0_0;  1 drivers
L_0x120730920 .part v0x12065def0_0, 15, 5;
L_0x1207309c0 .part v0x12065def0_0, 20, 5;
L_0x120730a80 .part v0x120705b90_0, 1, 1;
LS_0x120736b40_0_0 .concat [ 2 1 1 1], L_0x120736120, L_0x120736240, L_0x120736020, L_0x120735f40;
LS_0x120736b40_0_4 .concat [ 1 2 24 0], L_0x120735e60, L_0x120736460, o0x128057420;
L_0x120736b40 .concat [ 5 27 0 0], LS_0x120736b40_0_0, LS_0x120736b40_0_4;
L_0x120736c60 .part L_0x120736a60, 8, 24;
L_0x120736d40 .part L_0x120736a60, 0, 8;
L_0x120737340 .part v0x12065def0_0, 15, 5;
L_0x120737460 .part v0x12065def0_0, 20, 5;
L_0x120737540 .part v0x120631be0_0, 2, 1;
L_0x120737ba0 .part L_0x120736d40, 0, 3;
L_0x120737c40 .part L_0x120736d40, 3, 2;
L_0x120737ce0 .part L_0x120736d40, 5, 3;
L_0x120737e00 .part v0x12065def0_0, 30, 1;
L_0x120737f10 .part v0x12065def0_0, 12, 3;
L_0x120737fb0 .concat [ 3 1 0 0], L_0x120737f10, L_0x120737e00;
L_0x1207380d0 .part v0x12065def0_0, 7, 5;
L_0x120738420 .part v0x120668160_0, 15, 5;
L_0x120738550 .part v0x120668160_0, 20, 5;
L_0x120739270 .part v0x12066bfc0_0, 0, 1;
L_0x1207394d0 .part v0x12066bfc0_0, 1, 2;
L_0x12073c980 .part v0x12070fa80_0, 1, 1;
L_0x120739390 .part v0x12070fa80_0, 0, 1;
L_0x12073d140 .part v0x120631be0_0, 0, 2;
S_0x1206d30b0 .scope module, "ALU_Ctrl" "ALU_Ctrl" 3 274, 4 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "instr";
    .port_info 1 /INPUT 2 "ALUOp";
    .port_info 2 /OUTPUT 4 "ALU_Ctrl_o";
L_0x1207384c0 .functor BUFZ 4, v0x1206f1050_0, C4<0000>, C4<0000>, C4<0000>;
v0x12064a320_0 .net "ALUOp", 1 0, L_0x1207394d0;  1 drivers
v0x1206f22b0_0 .net "ALU_Ctrl_o", 3 0, L_0x1207384c0;  alias, 1 drivers
v0x1206f1050_0 .var "ALU_Ctrl_o_reg", 3 0;
v0x1206f10e0_0 .net "func3", 2 0, L_0x120739430;  1 drivers
v0x1206e9370_0 .net "instr", 3 0, v0x120704920_0;  alias, 1 drivers
E_0x1206a5910 .event edge, v0x12064a320_0, v0x1206e9370_0, v0x1206f10e0_0;
L_0x120739430 .part v0x120704920_0, 0, 3;
S_0x1206a9420 .scope module, "Branch_Adder" "Adder" 3 202, 5 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x1206efec0_0 .net "src1_i", 31 0, v0x120664c50_0;  alias, 1 drivers
v0x1206eec90_0 .net "src2_i", 31 0, L_0x120737900;  alias, 1 drivers
v0x1206eed20_0 .net "sum_o", 31 0, L_0x1207379a0;  alias, 1 drivers
L_0x1207379a0 .arith/sum 32, v0x120664c50_0, L_0x120737900;
S_0x1206da250 .scope module, "Check_Equal" "Substractor" 3 185, 6 7 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 32 "src1";
    .port_info 2 /INPUT 32 "src2";
    .port_info 3 /OUTPUT 1 "zero";
v0x1206ec8e0_0 .var/s "a", 31 0;
v0x1206ec9a0_0 .var/s "b", 31 0;
v0x1206eb710_0 .var "result", 31 0;
v0x1206ff8b0_0 .net "rst_n", 0 0, v0x12072fed0_0;  alias, 1 drivers
v0x1206ff940_0 .net "src1", 31 0, L_0x120736fa0;  alias, 1 drivers
v0x1206fe6d0_0 .net "src2", 31 0, L_0x120737250;  alias, 1 drivers
v0x1206fe760_0 .var "zero", 0 0;
E_0x1206edb80/0 .event edge, v0x1206ff940_0, v0x1206fe6d0_0, v0x1206ec8e0_0, v0x1206ec9a0_0;
E_0x1206edb80/1 .event edge, v0x1206eb710_0;
E_0x1206edb80 .event/or E_0x1206edb80/0, E_0x1206edb80/1;
E_0x1206edbe0 .event negedge, v0x1206ff8b0_0;
S_0x1206c7f40 .scope module, "Data_Memory" "Data_Memory" 3 315, 7 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x1206fc310 .array "Mem", 127 0, 7 0;
v0x120713e90_0 .net "MemRead_i", 0 0, L_0x12073c980;  1 drivers
v0x12070fdd0_0 .net "MemWrite_i", 0 0, L_0x120739390;  1 drivers
v0x12070fe60_0 .net *"_ivl_224", 7 0, L_0x12073bb80;  1 drivers
v0x12070ebf0_0 .net *"_ivl_226", 32 0, L_0x12073b990;  1 drivers
L_0x128089498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12070ec80_0 .net *"_ivl_229", 0 0, L_0x128089498;  1 drivers
L_0x1280894e0 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12070da10_0 .net/2u *"_ivl_230", 32 0, L_0x1280894e0;  1 drivers
v0x12070daa0_0 .net *"_ivl_232", 32 0, L_0x12073be30;  1 drivers
v0x12070c830_0 .net *"_ivl_234", 7 0, L_0x12073bc20;  1 drivers
v0x12070b650_0 .net *"_ivl_236", 32 0, L_0x12073c030;  1 drivers
L_0x128089528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12070b6e0_0 .net *"_ivl_239", 0 0, L_0x128089528;  1 drivers
L_0x128089570 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12070a470_0 .net/2u *"_ivl_240", 32 0, L_0x128089570;  1 drivers
v0x12070a500_0 .net *"_ivl_242", 32 0, L_0x12073bf10;  1 drivers
v0x120709290_0 .net *"_ivl_244", 7 0, L_0x12073c240;  1 drivers
v0x120709320_0 .net *"_ivl_246", 32 0, L_0x12073c0d0;  1 drivers
L_0x1280895b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1207080b0_0 .net *"_ivl_249", 0 0, L_0x1280895b8;  1 drivers
L_0x128089600 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x120708140_0 .net/2u *"_ivl_250", 32 0, L_0x128089600;  1 drivers
v0x120705cf0_0 .net *"_ivl_252", 32 0, L_0x12073c420;  1 drivers
v0x120705d80_0 .net *"_ivl_254", 7 0, L_0x12073c2e0;  1 drivers
v0x120704b10_0 .net *"_ivl_256", 31 0, L_0x12073c380;  1 drivers
L_0x128089648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120704ba0_0 .net/2u *"_ivl_258", 31 0, L_0x128089648;  1 drivers
v0x1206c7680_0 .net "addr_i", 31 0, v0x12070e8a0_0;  alias, 1 drivers
v0x1206c7710_0 .net "clk_i", 0 0, v0x12072fcb0_0;  alias, 1 drivers
v0x1206c61a0_0 .net "data_i", 31 0, v0x12070d4d0_0;  alias, 1 drivers
v0x1206c6230_0 .net "data_o", 31 0, L_0x12073c5a0;  alias, 1 drivers
v0x1206c5d50_0 .var/i "i", 31 0;
v0x1206c5de0 .array "memory", 31 0;
v0x1206c5de0_0 .net v0x1206c5de0 0, 31 0, L_0x120739570; 1 drivers
v0x1206c5de0_1 .net v0x1206c5de0 1, 31 0, L_0x120739630; 1 drivers
v0x1206c5de0_2 .net v0x1206c5de0 2, 31 0, L_0x120739760; 1 drivers
v0x1206c5de0_3 .net v0x1206c5de0 3, 31 0, L_0x1207398b0; 1 drivers
v0x1206c5de0_4 .net v0x1206c5de0 4, 31 0, L_0x1207399c0; 1 drivers
v0x1206c5de0_5 .net v0x1206c5de0 5, 31 0, L_0x120739b20; 1 drivers
v0x1206c5de0_6 .net v0x1206c5de0 6, 31 0, L_0x120739c00; 1 drivers
v0x1206c5de0_7 .net v0x1206c5de0 7, 31 0, L_0x120739d70; 1 drivers
v0x1206c5de0_8 .net v0x1206c5de0 8, 31 0, L_0x120739e50; 1 drivers
v0x1206c5de0_9 .net v0x1206c5de0 9, 31 0, L_0x120739fd0; 1 drivers
v0x1206c5de0_10 .net v0x1206c5de0 10, 31 0, L_0x12073a0e0; 1 drivers
v0x1206c5de0_11 .net v0x1206c5de0 11, 31 0, L_0x12073a250; 1 drivers
v0x1206c5de0_12 .net v0x1206c5de0 12, 31 0, L_0x12073a330; 1 drivers
v0x1206c5de0_13 .net v0x1206c5de0 13, 31 0, L_0x12073a4b0; 1 drivers
v0x1206c5de0_14 .net v0x1206c5de0 14, 31 0, L_0x12073a580; 1 drivers
v0x1206c5de0_15 .net v0x1206c5de0 15, 31 0, L_0x12073a750; 1 drivers
v0x1206c5de0_16 .net v0x1206c5de0 16, 31 0, L_0x12073a810; 1 drivers
v0x1206c5de0_17 .net v0x1206c5de0 17, 31 0, L_0x12073a9a0; 1 drivers
v0x1206c5de0_18 .net v0x1206c5de0 18, 31 0, L_0x12073aa70; 1 drivers
v0x1206c5de0_19 .net v0x1206c5de0 19, 31 0, L_0x12073ac10; 1 drivers
v0x1206c5de0_20 .net v0x1206c5de0 20, 31 0, L_0x12073ace0; 1 drivers
v0x1206c5de0_21 .net v0x1206c5de0 21, 31 0, L_0x12073ab70; 1 drivers
v0x1206c5de0_22 .net v0x1206c5de0 22, 31 0, L_0x12073af10; 1 drivers
v0x1206c5de0_23 .net v0x1206c5de0 23, 31 0, L_0x12073b0e0; 1 drivers
v0x1206c5de0_24 .net v0x1206c5de0 24, 31 0, L_0x12073b1b0; 1 drivers
v0x1206c5de0_25 .net v0x1206c5de0 25, 31 0, L_0x12073b340; 1 drivers
v0x1206c5de0_26 .net v0x1206c5de0 26, 31 0, L_0x12073b410; 1 drivers
v0x1206c5de0_27 .net v0x1206c5de0 27, 31 0, L_0x12073b5d0; 1 drivers
v0x1206c5de0_28 .net v0x1206c5de0 28, 31 0, L_0x12073b690; 1 drivers
v0x1206c5de0_29 .net v0x1206c5de0 29, 31 0, L_0x12073b820; 1 drivers
v0x1206c5de0_30 .net v0x1206c5de0 30, 31 0, L_0x12073b8f0; 1 drivers
v0x1206c5de0_31 .net v0x1206c5de0 31, 31 0, L_0x12073ba90; 1 drivers
E_0x1206fd600 .event posedge, v0x1206c7710_0;
v0x1206fc310_0 .array/port v0x1206fc310, 0;
v0x1206fc310_1 .array/port v0x1206fc310, 1;
v0x1206fc310_2 .array/port v0x1206fc310, 2;
v0x1206fc310_3 .array/port v0x1206fc310, 3;
L_0x120739570 .concat [ 8 8 8 8], v0x1206fc310_0, v0x1206fc310_1, v0x1206fc310_2, v0x1206fc310_3;
v0x1206fc310_4 .array/port v0x1206fc310, 4;
v0x1206fc310_5 .array/port v0x1206fc310, 5;
v0x1206fc310_6 .array/port v0x1206fc310, 6;
v0x1206fc310_7 .array/port v0x1206fc310, 7;
L_0x120739630 .concat [ 8 8 8 8], v0x1206fc310_4, v0x1206fc310_5, v0x1206fc310_6, v0x1206fc310_7;
v0x1206fc310_8 .array/port v0x1206fc310, 8;
v0x1206fc310_9 .array/port v0x1206fc310, 9;
v0x1206fc310_10 .array/port v0x1206fc310, 10;
v0x1206fc310_11 .array/port v0x1206fc310, 11;
L_0x120739760 .concat [ 8 8 8 8], v0x1206fc310_8, v0x1206fc310_9, v0x1206fc310_10, v0x1206fc310_11;
v0x1206fc310_12 .array/port v0x1206fc310, 12;
v0x1206fc310_13 .array/port v0x1206fc310, 13;
v0x1206fc310_14 .array/port v0x1206fc310, 14;
v0x1206fc310_15 .array/port v0x1206fc310, 15;
L_0x1207398b0 .concat [ 8 8 8 8], v0x1206fc310_12, v0x1206fc310_13, v0x1206fc310_14, v0x1206fc310_15;
v0x1206fc310_16 .array/port v0x1206fc310, 16;
v0x1206fc310_17 .array/port v0x1206fc310, 17;
v0x1206fc310_18 .array/port v0x1206fc310, 18;
v0x1206fc310_19 .array/port v0x1206fc310, 19;
L_0x1207399c0 .concat [ 8 8 8 8], v0x1206fc310_16, v0x1206fc310_17, v0x1206fc310_18, v0x1206fc310_19;
v0x1206fc310_20 .array/port v0x1206fc310, 20;
v0x1206fc310_21 .array/port v0x1206fc310, 21;
v0x1206fc310_22 .array/port v0x1206fc310, 22;
v0x1206fc310_23 .array/port v0x1206fc310, 23;
L_0x120739b20 .concat [ 8 8 8 8], v0x1206fc310_20, v0x1206fc310_21, v0x1206fc310_22, v0x1206fc310_23;
v0x1206fc310_24 .array/port v0x1206fc310, 24;
v0x1206fc310_25 .array/port v0x1206fc310, 25;
v0x1206fc310_26 .array/port v0x1206fc310, 26;
v0x1206fc310_27 .array/port v0x1206fc310, 27;
L_0x120739c00 .concat [ 8 8 8 8], v0x1206fc310_24, v0x1206fc310_25, v0x1206fc310_26, v0x1206fc310_27;
v0x1206fc310_28 .array/port v0x1206fc310, 28;
v0x1206fc310_29 .array/port v0x1206fc310, 29;
v0x1206fc310_30 .array/port v0x1206fc310, 30;
v0x1206fc310_31 .array/port v0x1206fc310, 31;
L_0x120739d70 .concat [ 8 8 8 8], v0x1206fc310_28, v0x1206fc310_29, v0x1206fc310_30, v0x1206fc310_31;
v0x1206fc310_32 .array/port v0x1206fc310, 32;
v0x1206fc310_33 .array/port v0x1206fc310, 33;
v0x1206fc310_34 .array/port v0x1206fc310, 34;
v0x1206fc310_35 .array/port v0x1206fc310, 35;
L_0x120739e50 .concat [ 8 8 8 8], v0x1206fc310_32, v0x1206fc310_33, v0x1206fc310_34, v0x1206fc310_35;
v0x1206fc310_36 .array/port v0x1206fc310, 36;
v0x1206fc310_37 .array/port v0x1206fc310, 37;
v0x1206fc310_38 .array/port v0x1206fc310, 38;
v0x1206fc310_39 .array/port v0x1206fc310, 39;
L_0x120739fd0 .concat [ 8 8 8 8], v0x1206fc310_36, v0x1206fc310_37, v0x1206fc310_38, v0x1206fc310_39;
v0x1206fc310_40 .array/port v0x1206fc310, 40;
v0x1206fc310_41 .array/port v0x1206fc310, 41;
v0x1206fc310_42 .array/port v0x1206fc310, 42;
v0x1206fc310_43 .array/port v0x1206fc310, 43;
L_0x12073a0e0 .concat [ 8 8 8 8], v0x1206fc310_40, v0x1206fc310_41, v0x1206fc310_42, v0x1206fc310_43;
v0x1206fc310_44 .array/port v0x1206fc310, 44;
v0x1206fc310_45 .array/port v0x1206fc310, 45;
v0x1206fc310_46 .array/port v0x1206fc310, 46;
v0x1206fc310_47 .array/port v0x1206fc310, 47;
L_0x12073a250 .concat [ 8 8 8 8], v0x1206fc310_44, v0x1206fc310_45, v0x1206fc310_46, v0x1206fc310_47;
v0x1206fc310_48 .array/port v0x1206fc310, 48;
v0x1206fc310_49 .array/port v0x1206fc310, 49;
v0x1206fc310_50 .array/port v0x1206fc310, 50;
v0x1206fc310_51 .array/port v0x1206fc310, 51;
L_0x12073a330 .concat [ 8 8 8 8], v0x1206fc310_48, v0x1206fc310_49, v0x1206fc310_50, v0x1206fc310_51;
v0x1206fc310_52 .array/port v0x1206fc310, 52;
v0x1206fc310_53 .array/port v0x1206fc310, 53;
v0x1206fc310_54 .array/port v0x1206fc310, 54;
v0x1206fc310_55 .array/port v0x1206fc310, 55;
L_0x12073a4b0 .concat [ 8 8 8 8], v0x1206fc310_52, v0x1206fc310_53, v0x1206fc310_54, v0x1206fc310_55;
v0x1206fc310_56 .array/port v0x1206fc310, 56;
v0x1206fc310_57 .array/port v0x1206fc310, 57;
v0x1206fc310_58 .array/port v0x1206fc310, 58;
v0x1206fc310_59 .array/port v0x1206fc310, 59;
L_0x12073a580 .concat [ 8 8 8 8], v0x1206fc310_56, v0x1206fc310_57, v0x1206fc310_58, v0x1206fc310_59;
v0x1206fc310_60 .array/port v0x1206fc310, 60;
v0x1206fc310_61 .array/port v0x1206fc310, 61;
v0x1206fc310_62 .array/port v0x1206fc310, 62;
v0x1206fc310_63 .array/port v0x1206fc310, 63;
L_0x12073a750 .concat [ 8 8 8 8], v0x1206fc310_60, v0x1206fc310_61, v0x1206fc310_62, v0x1206fc310_63;
v0x1206fc310_64 .array/port v0x1206fc310, 64;
v0x1206fc310_65 .array/port v0x1206fc310, 65;
v0x1206fc310_66 .array/port v0x1206fc310, 66;
v0x1206fc310_67 .array/port v0x1206fc310, 67;
L_0x12073a810 .concat [ 8 8 8 8], v0x1206fc310_64, v0x1206fc310_65, v0x1206fc310_66, v0x1206fc310_67;
v0x1206fc310_68 .array/port v0x1206fc310, 68;
v0x1206fc310_69 .array/port v0x1206fc310, 69;
v0x1206fc310_70 .array/port v0x1206fc310, 70;
v0x1206fc310_71 .array/port v0x1206fc310, 71;
L_0x12073a9a0 .concat [ 8 8 8 8], v0x1206fc310_68, v0x1206fc310_69, v0x1206fc310_70, v0x1206fc310_71;
v0x1206fc310_72 .array/port v0x1206fc310, 72;
v0x1206fc310_73 .array/port v0x1206fc310, 73;
v0x1206fc310_74 .array/port v0x1206fc310, 74;
v0x1206fc310_75 .array/port v0x1206fc310, 75;
L_0x12073aa70 .concat [ 8 8 8 8], v0x1206fc310_72, v0x1206fc310_73, v0x1206fc310_74, v0x1206fc310_75;
v0x1206fc310_76 .array/port v0x1206fc310, 76;
v0x1206fc310_77 .array/port v0x1206fc310, 77;
v0x1206fc310_78 .array/port v0x1206fc310, 78;
v0x1206fc310_79 .array/port v0x1206fc310, 79;
L_0x12073ac10 .concat [ 8 8 8 8], v0x1206fc310_76, v0x1206fc310_77, v0x1206fc310_78, v0x1206fc310_79;
v0x1206fc310_80 .array/port v0x1206fc310, 80;
v0x1206fc310_81 .array/port v0x1206fc310, 81;
v0x1206fc310_82 .array/port v0x1206fc310, 82;
v0x1206fc310_83 .array/port v0x1206fc310, 83;
L_0x12073ace0 .concat [ 8 8 8 8], v0x1206fc310_80, v0x1206fc310_81, v0x1206fc310_82, v0x1206fc310_83;
v0x1206fc310_84 .array/port v0x1206fc310, 84;
v0x1206fc310_85 .array/port v0x1206fc310, 85;
v0x1206fc310_86 .array/port v0x1206fc310, 86;
v0x1206fc310_87 .array/port v0x1206fc310, 87;
L_0x12073ab70 .concat [ 8 8 8 8], v0x1206fc310_84, v0x1206fc310_85, v0x1206fc310_86, v0x1206fc310_87;
v0x1206fc310_88 .array/port v0x1206fc310, 88;
v0x1206fc310_89 .array/port v0x1206fc310, 89;
v0x1206fc310_90 .array/port v0x1206fc310, 90;
v0x1206fc310_91 .array/port v0x1206fc310, 91;
L_0x12073af10 .concat [ 8 8 8 8], v0x1206fc310_88, v0x1206fc310_89, v0x1206fc310_90, v0x1206fc310_91;
v0x1206fc310_92 .array/port v0x1206fc310, 92;
v0x1206fc310_93 .array/port v0x1206fc310, 93;
v0x1206fc310_94 .array/port v0x1206fc310, 94;
v0x1206fc310_95 .array/port v0x1206fc310, 95;
L_0x12073b0e0 .concat [ 8 8 8 8], v0x1206fc310_92, v0x1206fc310_93, v0x1206fc310_94, v0x1206fc310_95;
v0x1206fc310_96 .array/port v0x1206fc310, 96;
v0x1206fc310_97 .array/port v0x1206fc310, 97;
v0x1206fc310_98 .array/port v0x1206fc310, 98;
v0x1206fc310_99 .array/port v0x1206fc310, 99;
L_0x12073b1b0 .concat [ 8 8 8 8], v0x1206fc310_96, v0x1206fc310_97, v0x1206fc310_98, v0x1206fc310_99;
v0x1206fc310_100 .array/port v0x1206fc310, 100;
v0x1206fc310_101 .array/port v0x1206fc310, 101;
v0x1206fc310_102 .array/port v0x1206fc310, 102;
v0x1206fc310_103 .array/port v0x1206fc310, 103;
L_0x12073b340 .concat [ 8 8 8 8], v0x1206fc310_100, v0x1206fc310_101, v0x1206fc310_102, v0x1206fc310_103;
v0x1206fc310_104 .array/port v0x1206fc310, 104;
v0x1206fc310_105 .array/port v0x1206fc310, 105;
v0x1206fc310_106 .array/port v0x1206fc310, 106;
v0x1206fc310_107 .array/port v0x1206fc310, 107;
L_0x12073b410 .concat [ 8 8 8 8], v0x1206fc310_104, v0x1206fc310_105, v0x1206fc310_106, v0x1206fc310_107;
v0x1206fc310_108 .array/port v0x1206fc310, 108;
v0x1206fc310_109 .array/port v0x1206fc310, 109;
v0x1206fc310_110 .array/port v0x1206fc310, 110;
v0x1206fc310_111 .array/port v0x1206fc310, 111;
L_0x12073b5d0 .concat [ 8 8 8 8], v0x1206fc310_108, v0x1206fc310_109, v0x1206fc310_110, v0x1206fc310_111;
v0x1206fc310_112 .array/port v0x1206fc310, 112;
v0x1206fc310_113 .array/port v0x1206fc310, 113;
v0x1206fc310_114 .array/port v0x1206fc310, 114;
v0x1206fc310_115 .array/port v0x1206fc310, 115;
L_0x12073b690 .concat [ 8 8 8 8], v0x1206fc310_112, v0x1206fc310_113, v0x1206fc310_114, v0x1206fc310_115;
v0x1206fc310_116 .array/port v0x1206fc310, 116;
v0x1206fc310_117 .array/port v0x1206fc310, 117;
v0x1206fc310_118 .array/port v0x1206fc310, 118;
v0x1206fc310_119 .array/port v0x1206fc310, 119;
L_0x12073b820 .concat [ 8 8 8 8], v0x1206fc310_116, v0x1206fc310_117, v0x1206fc310_118, v0x1206fc310_119;
v0x1206fc310_120 .array/port v0x1206fc310, 120;
v0x1206fc310_121 .array/port v0x1206fc310, 121;
v0x1206fc310_122 .array/port v0x1206fc310, 122;
v0x1206fc310_123 .array/port v0x1206fc310, 123;
L_0x12073b8f0 .concat [ 8 8 8 8], v0x1206fc310_120, v0x1206fc310_121, v0x1206fc310_122, v0x1206fc310_123;
v0x1206fc310_124 .array/port v0x1206fc310, 124;
v0x1206fc310_125 .array/port v0x1206fc310, 125;
v0x1206fc310_126 .array/port v0x1206fc310, 126;
v0x1206fc310_127 .array/port v0x1206fc310, 127;
L_0x12073ba90 .concat [ 8 8 8 8], v0x1206fc310_124, v0x1206fc310_125, v0x1206fc310_126, v0x1206fc310_127;
L_0x12073bb80 .array/port v0x1206fc310, L_0x12073be30;
L_0x12073b990 .concat [ 32 1 0 0], v0x12070e8a0_0, L_0x128089498;
L_0x12073be30 .arith/sum 33, L_0x12073b990, L_0x1280894e0;
L_0x12073bc20 .array/port v0x1206fc310, L_0x12073bf10;
L_0x12073c030 .concat [ 32 1 0 0], v0x12070e8a0_0, L_0x128089528;
L_0x12073bf10 .arith/sum 33, L_0x12073c030, L_0x128089570;
L_0x12073c240 .array/port v0x1206fc310, L_0x12073c420;
L_0x12073c0d0 .concat [ 32 1 0 0], v0x12070e8a0_0, L_0x1280895b8;
L_0x12073c420 .arith/sum 33, L_0x12073c0d0, L_0x128089600;
L_0x12073c2e0 .array/port v0x1206fc310, v0x12070e8a0_0;
L_0x12073c380 .concat [ 8 8 8 8], L_0x12073c2e0, L_0x12073c240, L_0x12073bc20, L_0x12073bb80;
L_0x12073c5a0 .functor MUXZ 32, L_0x128089648, L_0x12073c380, L_0x12073c980, C4<>;
S_0x1206da590 .scope module, "Decoder" "Decoder" 3 153, 8 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "ALUSrc";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 2 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemRead";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 2 "WriteBack";
    .port_info 8 /OUTPUT 1 "Jump";
L_0x120731410 .functor AND 1, L_0x1207311b0, L_0x120731290, C4<1>, C4<1>;
L_0x120731710 .functor AND 1, L_0x120731500, L_0x1207315e0, C4<1>, C4<1>;
L_0x1207317c0 .functor OR 1, L_0x120731410, L_0x120731710, C4<0>, C4<0>;
L_0x120731b90 .functor AND 1, L_0x1207318b0, L_0x120731a90, C4<1>, C4<1>;
L_0x120731c40 .functor OR 1, L_0x1207317c0, L_0x120731b90, C4<0>, C4<0>;
L_0x120731fc0 .functor AND 1, L_0x120731d30, L_0x120731100, C4<1>, C4<1>;
L_0x120732070 .functor OR 1, L_0x120731c40, L_0x120731fc0, C4<0>, C4<0>;
L_0x120731f50 .functor AND 1, L_0x1207321a0, L_0x120732280, C4<1>, C4<1>;
L_0x120732460 .functor OR 1, L_0x120732070, L_0x120731f50, C4<0>, C4<0>;
L_0x1207327b0 .functor AND 1, L_0x1207325a0, L_0x120732640, C4<1>, C4<1>;
L_0x120732820 .functor OR 1, L_0x120732460, L_0x1207327b0, C4<0>, C4<0>;
L_0x120730fc0 .functor AND 1, L_0x120732970, L_0x120732a10, C4<1>, C4<1>;
L_0x120732c50 .functor OR 1, L_0x120732820, L_0x120730fc0, C4<0>, C4<0>;
L_0x120733e00 .functor AND 1, L_0x1207334a0, L_0x120731990, C4<1>, C4<1>;
L_0x1207343c0 .functor AND 1, L_0x1207341c0, L_0x120734030, C4<1>, C4<1>;
L_0x1207345d0 .functor AND 1, L_0x1207342a0, L_0x120734700, C4<1>, C4<1>;
v0x1206e8e90_0 .net "ALUOp", 1 0, L_0x120736460;  alias, 1 drivers
v0x12068a4e0_0 .net "ALUSrc", 0 0, L_0x120735e60;  alias, 1 drivers
v0x12068a570_0 .net "Branch", 0 0, L_0x120736320;  alias, 1 drivers
v0x1206cad00_0 .net "Ctrl_o", 9 0, L_0x120735c00;  1 drivers
v0x1206cad90_0 .net "Instr_field", 2 0, L_0x120733570;  1 drivers
v0x1206cb930_0 .net "Jump", 0 0, L_0x120735a90;  alias, 1 drivers
v0x1206cb9c0_0 .net "MemRead", 0 0, L_0x120735f40;  alias, 1 drivers
v0x1206a6fa0_0 .net "MemWrite", 0 0, L_0x120736020;  alias, 1 drivers
v0x1206a7030_0 .net "RegWrite", 0 0, L_0x120736240;  alias, 1 drivers
v0x1206da960_0 .net "WriteBack", 1 0, L_0x120736120;  alias, 1 drivers
L_0x128088208 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x1206b8460_0 .net/2u *"_ivl_10", 6 0, L_0x128088208;  1 drivers
v0x1206b84f0_0 .net *"_ivl_101", 0 0, L_0x120730fc0;  1 drivers
v0x1206f79a0_0 .net *"_ivl_103", 0 0, L_0x120732c50;  1 drivers
L_0x128088718 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1206f7a30_0 .net/2s *"_ivl_104", 3 0, L_0x128088718;  1 drivers
L_0x128088760 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x1206f77b0_0 .net/2u *"_ivl_106", 6 0, L_0x128088760;  1 drivers
v0x1206f7840_0 .net *"_ivl_108", 0 0, L_0x120732db0;  1 drivers
L_0x1280887a8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1206f75c0_0 .net/2s *"_ivl_110", 3 0, L_0x1280887a8;  1 drivers
L_0x1280887f0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1206e9f40_0 .net/2s *"_ivl_112", 3 0, L_0x1280887f0;  1 drivers
v0x1206e9fd0_0 .net *"_ivl_114", 3 0, L_0x120732e50;  1 drivers
v0x1206f67c0_0 .net *"_ivl_116", 3 0, L_0x120732fe0;  1 drivers
v0x1206f6850_0 .net *"_ivl_118", 3 0, L_0x120733140;  1 drivers
v0x1206f65d0_0 .net *"_ivl_12", 0 0, L_0x120730ec0;  1 drivers
v0x1206f6660_0 .net *"_ivl_120", 3 0, L_0x1207332e0;  1 drivers
v0x1206f63e0_0 .net *"_ivl_122", 3 0, L_0x120733400;  1 drivers
v0x1206f6470_0 .net *"_ivl_126", 31 0, L_0x120733650;  1 drivers
L_0x128088838 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1206f55e0_0 .net *"_ivl_129", 28 0, L_0x128088838;  1 drivers
L_0x128088880 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1206f5670_0 .net/2u *"_ivl_130", 31 0, L_0x128088880;  1 drivers
v0x1206f53f0_0 .net *"_ivl_132", 0 0, L_0x1207334a0;  1 drivers
v0x1206f5480_0 .net *"_ivl_135", 0 0, L_0x1207338d0;  1 drivers
v0x1206f5200_0 .net *"_ivl_136", 31 0, L_0x120733a60;  1 drivers
L_0x1280888c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1206f5290_0 .net *"_ivl_139", 30 0, L_0x1280888c8;  1 drivers
L_0x128088250 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x1206f4400_0 .net/2s *"_ivl_14", 3 0, L_0x128088250;  1 drivers
L_0x128088910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1206f4490_0 .net/2u *"_ivl_140", 31 0, L_0x128088910;  1 drivers
v0x1206f7650_0 .net *"_ivl_142", 0 0, L_0x120731990;  1 drivers
v0x120671df0_0 .net *"_ivl_145", 0 0, L_0x120733e00;  1 drivers
L_0x128088958 .functor BUFT 1, C4<0010100010>, C4<0>, C4<0>, C4<0>;
v0x1206f4210_0 .net/2u *"_ivl_146", 9 0, L_0x128088958;  1 drivers
v0x1206f42a0_0 .net *"_ivl_148", 31 0, L_0x120733e70;  1 drivers
L_0x1280889a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1206f4020_0 .net *"_ivl_151", 28 0, L_0x1280889a0;  1 drivers
L_0x1280889e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1206f40b0_0 .net/2u *"_ivl_152", 31 0, L_0x1280889e8;  1 drivers
v0x1206f3220_0 .net *"_ivl_154", 0 0, L_0x120733f10;  1 drivers
L_0x128088a30 .functor BUFT 1, C4<0000100010>, C4<0>, C4<0>, C4<0>;
v0x1206f32b0_0 .net/2u *"_ivl_156", 9 0, L_0x128088a30;  1 drivers
v0x1206f3030_0 .net *"_ivl_158", 31 0, L_0x120733d00;  1 drivers
L_0x128088298 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x1206f30c0_0 .net/2u *"_ivl_16", 6 0, L_0x128088298;  1 drivers
L_0x128088a78 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1206f2e40_0 .net *"_ivl_161", 28 0, L_0x128088a78;  1 drivers
L_0x128088ac0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1206f2ed0_0 .net/2u *"_ivl_162", 31 0, L_0x128088ac0;  1 drivers
v0x1206f2040_0 .net *"_ivl_164", 0 0, L_0x1207341c0;  1 drivers
L_0x128088b08 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x1206f20d0_0 .net/2u *"_ivl_166", 6 0, L_0x128088b08;  1 drivers
v0x1206f1e50_0 .net *"_ivl_168", 0 0, L_0x120734030;  1 drivers
v0x1206f1ee0_0 .net *"_ivl_171", 0 0, L_0x1207343c0;  1 drivers
L_0x128088b50 .functor BUFT 1, C4<1010100000>, C4<0>, C4<0>, C4<0>;
v0x1206f1c60_0 .net/2u *"_ivl_172", 9 0, L_0x128088b50;  1 drivers
v0x1206f1cf0_0 .net *"_ivl_174", 31 0, L_0x120734530;  1 drivers
L_0x128088b98 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1206f0e60_0 .net *"_ivl_177", 28 0, L_0x128088b98;  1 drivers
L_0x128088be0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1206f0ef0_0 .net/2u *"_ivl_178", 31 0, L_0x128088be0;  1 drivers
v0x1206f0c70_0 .net *"_ivl_18", 0 0, L_0x120731060;  1 drivers
v0x1206f0d00_0 .net *"_ivl_180", 0 0, L_0x1207342a0;  1 drivers
L_0x128088c28 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x1206f0a80_0 .net/2u *"_ivl_182", 6 0, L_0x128088c28;  1 drivers
v0x1206f0b10_0 .net *"_ivl_184", 0 0, L_0x120734700;  1 drivers
v0x1206efc80_0 .net *"_ivl_187", 0 0, L_0x1207345d0;  1 drivers
L_0x128088c70 .functor BUFT 1, C4<0011110000>, C4<0>, C4<0>, C4<0>;
v0x1206efd10_0 .net/2u *"_ivl_188", 9 0, L_0x128088c70;  1 drivers
v0x1206efa90_0 .net *"_ivl_190", 31 0, L_0x120734920;  1 drivers
L_0x128088cb8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1206efb20_0 .net *"_ivl_193", 28 0, L_0x128088cb8;  1 drivers
L_0x128088d00 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x1206ef8a0_0 .net/2u *"_ivl_194", 31 0, L_0x128088d00;  1 drivers
v0x1206ef930_0 .net *"_ivl_196", 0 0, L_0x1207349c0;  1 drivers
L_0x128088d48 .functor BUFT 1, C4<0010100011>, C4<0>, C4<0>, C4<0>;
v0x1206e9180_0 .net/2u *"_ivl_198", 9 0, L_0x128088d48;  1 drivers
L_0x1280882e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1206e9210_0 .net/2s *"_ivl_20", 3 0, L_0x1280882e0;  1 drivers
v0x1206eeaa0_0 .net *"_ivl_200", 31 0, L_0x1207347e0;  1 drivers
L_0x128088d90 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1206eeb30_0 .net *"_ivl_203", 28 0, L_0x128088d90;  1 drivers
L_0x128088dd8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x1206ee8b0_0 .net/2u *"_ivl_204", 31 0, L_0x128088dd8;  1 drivers
v0x1206ee940_0 .net *"_ivl_206", 0 0, L_0x120734c30;  1 drivers
L_0x128088e20 .functor BUFT 1, C4<0010001000>, C4<0>, C4<0>, C4<0>;
v0x1206ee6c0_0 .net/2u *"_ivl_208", 9 0, L_0x128088e20;  1 drivers
v0x1206ee750_0 .net *"_ivl_210", 31 0, L_0x120734ae0;  1 drivers
L_0x128088e68 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1206ed8c0_0 .net *"_ivl_213", 28 0, L_0x128088e68;  1 drivers
L_0x128088eb0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x1206ed950_0 .net/2u *"_ivl_214", 31 0, L_0x128088eb0;  1 drivers
v0x1206ed6d0_0 .net *"_ivl_216", 0 0, L_0x120734b80;  1 drivers
L_0x128088ef8 .functor BUFT 1, C4<0000000101>, C4<0>, C4<0>, C4<0>;
v0x1206ed760_0 .net/2u *"_ivl_218", 9 0, L_0x128088ef8;  1 drivers
L_0x128088328 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x1206ed4e0_0 .net/2u *"_ivl_22", 6 0, L_0x128088328;  1 drivers
v0x1206ed570_0 .net *"_ivl_220", 31 0, L_0x120734d10;  1 drivers
L_0x128088f40 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1206e8f90_0 .net *"_ivl_223", 28 0, L_0x128088f40;  1 drivers
L_0x128088f88 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1206e9020_0 .net/2u *"_ivl_224", 31 0, L_0x128088f88;  1 drivers
v0x1206ec6e0_0 .net *"_ivl_226", 0 0, L_0x120735120;  1 drivers
L_0x128088fd0 .functor BUFT 1, C4<1100100000>, C4<0>, C4<0>, C4<0>;
v0x1206ec770_0 .net/2u *"_ivl_228", 9 0, L_0x128088fd0;  1 drivers
L_0x128089018 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x1206ec4f0_0 .net/2u *"_ivl_230", 9 0, L_0x128089018;  1 drivers
v0x1206ec580_0 .net *"_ivl_232", 9 0, L_0x120734fb0;  1 drivers
v0x1206ec300_0 .net *"_ivl_234", 9 0, L_0x120735340;  1 drivers
v0x1206ec390_0 .net *"_ivl_236", 9 0, L_0x120735280;  1 drivers
v0x1206eb500_0 .net *"_ivl_238", 9 0, L_0x120735630;  1 drivers
v0x1206eb590_0 .net *"_ivl_24", 0 0, L_0x1207311b0;  1 drivers
v0x1206eb310_0 .net *"_ivl_240", 9 0, L_0x1207354a0;  1 drivers
v0x1206eb3a0_0 .net *"_ivl_242", 9 0, L_0x120735930;  1 drivers
v0x1206eb120_0 .net *"_ivl_244", 9 0, L_0x120735790;  1 drivers
v0x1206eb1b0_0 .net *"_ivl_253", 0 0, L_0x120735ca0;  1 drivers
v0x1206ff6c0_0 .net *"_ivl_255", 0 0, L_0x120735dc0;  1 drivers
L_0x128088370 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x1206ff750_0 .net/2u *"_ivl_26", 2 0, L_0x128088370;  1 drivers
v0x1206ff4d0_0 .net *"_ivl_267", 1 0, L_0x1207363c0;  1 drivers
v0x1206ff560_0 .net *"_ivl_28", 0 0, L_0x120731290;  1 drivers
v0x1206ff2e0_0 .net *"_ivl_31", 0 0, L_0x120731410;  1 drivers
L_0x1280883b8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x1206ff370_0 .net/2u *"_ivl_32", 6 0, L_0x1280883b8;  1 drivers
v0x1206fe4e0_0 .net *"_ivl_34", 0 0, L_0x120731500;  1 drivers
L_0x128088400 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1206fe570_0 .net/2u *"_ivl_36", 2 0, L_0x128088400;  1 drivers
v0x1206fe2f0_0 .net *"_ivl_38", 0 0, L_0x1207315e0;  1 drivers
L_0x128088178 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x1206fe380_0 .net/2u *"_ivl_4", 6 0, L_0x128088178;  1 drivers
v0x1206fe100_0 .net *"_ivl_41", 0 0, L_0x120731710;  1 drivers
v0x1206fe190_0 .net *"_ivl_43", 0 0, L_0x1207317c0;  1 drivers
L_0x128088448 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x1206fd300_0 .net/2u *"_ivl_44", 6 0, L_0x128088448;  1 drivers
v0x1206fd390_0 .net *"_ivl_46", 0 0, L_0x1207318b0;  1 drivers
L_0x128088490 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x1206fd110_0 .net/2u *"_ivl_48", 2 0, L_0x128088490;  1 drivers
v0x1206fd1a0_0 .net *"_ivl_50", 0 0, L_0x120731a90;  1 drivers
v0x1206fcf20_0 .net *"_ivl_53", 0 0, L_0x120731b90;  1 drivers
v0x1206fcfb0_0 .net *"_ivl_55", 0 0, L_0x120731c40;  1 drivers
L_0x1280884d8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x1206fc120_0 .net/2u *"_ivl_56", 6 0, L_0x1280884d8;  1 drivers
v0x1206fc1b0_0 .net *"_ivl_58", 0 0, L_0x120731d30;  1 drivers
v0x1206fbf30_0 .net *"_ivl_6", 0 0, L_0x120730de0;  1 drivers
L_0x128088520 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x1206fbfc0_0 .net/2u *"_ivl_60", 2 0, L_0x128088520;  1 drivers
v0x1206fbd40_0 .net *"_ivl_62", 0 0, L_0x120731100;  1 drivers
v0x1206fbdd0_0 .net *"_ivl_65", 0 0, L_0x120731fc0;  1 drivers
v0x1206faf40_0 .net *"_ivl_67", 0 0, L_0x120732070;  1 drivers
L_0x128088568 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x1206fafd0_0 .net/2u *"_ivl_68", 6 0, L_0x128088568;  1 drivers
v0x1206fad50_0 .net *"_ivl_70", 0 0, L_0x1207321a0;  1 drivers
L_0x1280885b0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x1206fade0_0 .net/2u *"_ivl_72", 2 0, L_0x1280885b0;  1 drivers
v0x1206fab60_0 .net *"_ivl_74", 0 0, L_0x120732280;  1 drivers
v0x1206fabf0_0 .net *"_ivl_77", 0 0, L_0x120731f50;  1 drivers
v0x1206ea320_0 .net *"_ivl_79", 0 0, L_0x120732460;  1 drivers
L_0x1280881c0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x1206ea3b0_0 .net/2s *"_ivl_8", 3 0, L_0x1280881c0;  1 drivers
L_0x1280885f8 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x1206f9d60_0 .net/2u *"_ivl_80", 6 0, L_0x1280885f8;  1 drivers
v0x1206f9df0_0 .net *"_ivl_82", 0 0, L_0x1207325a0;  1 drivers
L_0x128088640 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x1206f9b70_0 .net/2u *"_ivl_84", 2 0, L_0x128088640;  1 drivers
v0x1206f9c00_0 .net *"_ivl_86", 0 0, L_0x120732640;  1 drivers
v0x1206f9980_0 .net *"_ivl_89", 0 0, L_0x1207327b0;  1 drivers
v0x1206f9a10_0 .net *"_ivl_91", 0 0, L_0x120732820;  1 drivers
L_0x128088688 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x1206f8b80_0 .net/2u *"_ivl_92", 6 0, L_0x128088688;  1 drivers
v0x1206f8c10_0 .net *"_ivl_94", 0 0, L_0x120732970;  1 drivers
L_0x1280886d0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v0x1206f8990_0 .net/2u *"_ivl_96", 2 0, L_0x1280886d0;  1 drivers
v0x1206f8a20_0 .net *"_ivl_98", 0 0, L_0x120732a10;  1 drivers
v0x1206f87a0_0 .net "funct3", 2 0, L_0x120730c00;  1 drivers
v0x1206f8830_0 .net "instr_i", 31 0, v0x12065def0_0;  alias, 1 drivers
v0x1206ea130_0 .net "opcode", 6 0, L_0x120730b60;  1 drivers
L_0x120730b60 .part v0x12065def0_0, 0, 7;
L_0x120730c00 .part v0x12065def0_0, 12, 3;
L_0x120730de0 .cmp/eq 7, L_0x120730b60, L_0x128088178;
L_0x120730ec0 .cmp/eq 7, L_0x120730b60, L_0x128088208;
L_0x120731060 .cmp/eq 7, L_0x120730b60, L_0x128088298;
L_0x1207311b0 .cmp/eq 7, L_0x120730b60, L_0x128088328;
L_0x120731290 .cmp/eq 3, L_0x120730c00, L_0x128088370;
L_0x120731500 .cmp/eq 7, L_0x120730b60, L_0x1280883b8;
L_0x1207315e0 .cmp/eq 3, L_0x120730c00, L_0x128088400;
L_0x1207318b0 .cmp/eq 7, L_0x120730b60, L_0x128088448;
L_0x120731a90 .cmp/eq 3, L_0x120730c00, L_0x128088490;
L_0x120731d30 .cmp/eq 7, L_0x120730b60, L_0x1280884d8;
L_0x120731100 .cmp/eq 3, L_0x120730c00, L_0x128088520;
L_0x1207321a0 .cmp/eq 7, L_0x120730b60, L_0x128088568;
L_0x120732280 .cmp/eq 3, L_0x120730c00, L_0x1280885b0;
L_0x1207325a0 .cmp/eq 7, L_0x120730b60, L_0x1280885f8;
L_0x120732640 .cmp/eq 3, L_0x120730c00, L_0x128088640;
L_0x120732970 .cmp/eq 7, L_0x120730b60, L_0x128088688;
L_0x120732a10 .cmp/eq 3, L_0x120730c00, L_0x1280886d0;
L_0x120732db0 .cmp/eq 7, L_0x120730b60, L_0x128088760;
L_0x120732e50 .functor MUXZ 4, L_0x1280887f0, L_0x1280887a8, L_0x120732db0, C4<>;
L_0x120732fe0 .functor MUXZ 4, L_0x120732e50, L_0x128088718, L_0x120732c50, C4<>;
L_0x120733140 .functor MUXZ 4, L_0x120732fe0, L_0x1280882e0, L_0x120731060, C4<>;
L_0x1207332e0 .functor MUXZ 4, L_0x120733140, L_0x128088250, L_0x120730ec0, C4<>;
L_0x120733400 .functor MUXZ 4, L_0x1207332e0, L_0x1280881c0, L_0x120730de0, C4<>;
L_0x120733570 .part L_0x120733400, 0, 3;
L_0x120733650 .concat [ 3 29 0 0], L_0x120733570, L_0x128088838;
L_0x1207334a0 .cmp/eq 32, L_0x120733650, L_0x128088880;
L_0x1207338d0 .part L_0x120730b60, 5, 1;
L_0x120733a60 .concat [ 1 31 0 0], L_0x1207338d0, L_0x1280888c8;
L_0x120731990 .cmp/eq 32, L_0x120733a60, L_0x128088910;
L_0x120733e70 .concat [ 3 29 0 0], L_0x120733570, L_0x1280889a0;
L_0x120733f10 .cmp/eq 32, L_0x120733e70, L_0x1280889e8;
L_0x120733d00 .concat [ 3 29 0 0], L_0x120733570, L_0x128088a78;
L_0x1207341c0 .cmp/eq 32, L_0x120733d00, L_0x128088ac0;
L_0x120734030 .cmp/eq 7, L_0x120730b60, L_0x128088b08;
L_0x120734530 .concat [ 3 29 0 0], L_0x120733570, L_0x128088b98;
L_0x1207342a0 .cmp/eq 32, L_0x120734530, L_0x128088be0;
L_0x120734700 .cmp/eq 7, L_0x120730b60, L_0x128088c28;
L_0x120734920 .concat [ 3 29 0 0], L_0x120733570, L_0x128088cb8;
L_0x1207349c0 .cmp/eq 32, L_0x120734920, L_0x128088d00;
L_0x1207347e0 .concat [ 3 29 0 0], L_0x120733570, L_0x128088d90;
L_0x120734c30 .cmp/eq 32, L_0x1207347e0, L_0x128088dd8;
L_0x120734ae0 .concat [ 3 29 0 0], L_0x120733570, L_0x128088e68;
L_0x120734b80 .cmp/eq 32, L_0x120734ae0, L_0x128088eb0;
L_0x120734d10 .concat [ 3 29 0 0], L_0x120733570, L_0x128088f40;
L_0x120735120 .cmp/eq 32, L_0x120734d10, L_0x128088f88;
L_0x120734fb0 .functor MUXZ 10, L_0x128089018, L_0x128088fd0, L_0x120735120, C4<>;
L_0x120735340 .functor MUXZ 10, L_0x120734fb0, L_0x128088ef8, L_0x120734b80, C4<>;
L_0x120735280 .functor MUXZ 10, L_0x120735340, L_0x128088e20, L_0x120734c30, C4<>;
L_0x120735630 .functor MUXZ 10, L_0x120735280, L_0x128088d48, L_0x1207349c0, C4<>;
L_0x1207354a0 .functor MUXZ 10, L_0x120735630, L_0x128088c70, L_0x1207345d0, C4<>;
L_0x120735930 .functor MUXZ 10, L_0x1207354a0, L_0x128088b50, L_0x1207343c0, C4<>;
L_0x120735790 .functor MUXZ 10, L_0x120735930, L_0x128088a30, L_0x120733f10, C4<>;
L_0x120735c00 .functor MUXZ 10, L_0x120735790, L_0x128088958, L_0x120733e00, C4<>;
L_0x120735a90 .part L_0x120735c00, 8, 1;
L_0x120735e60 .part L_0x120735c00, 7, 1;
L_0x120735ca0 .part L_0x120735c00, 9, 1;
L_0x120735dc0 .part L_0x120735c00, 6, 1;
L_0x120736120 .concat [ 1 1 0 0], L_0x120735dc0, L_0x120735ca0;
L_0x120736240 .part L_0x120735c00, 5, 1;
L_0x120735f40 .part L_0x120735c00, 4, 1;
L_0x120736020 .part L_0x120735c00, 3, 1;
L_0x120736320 .part L_0x120735c00, 2, 1;
L_0x1207363c0 .part L_0x120735c00, 0, 2;
L_0x120736460 .concat [ 2 0 0 0], L_0x1207363c0;
S_0x12070fbe0 .scope module, "EXEtoMEM" "MEM_register" 3 291, 9 6 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 3 "WB_i";
    .port_info 4 /INPUT 2 "Mem_i";
    .port_info 5 /INPUT 1 "zero_i";
    .port_info 6 /INPUT 32 "alu_ans_i";
    .port_info 7 /INPUT 32 "rtdata_i";
    .port_info 8 /INPUT 5 "WBreg_i";
    .port_info 9 /INPUT 32 "pc_add4_i";
    .port_info 10 /OUTPUT 32 "instr_o";
    .port_info 11 /OUTPUT 3 "WB_o";
    .port_info 12 /OUTPUT 2 "Mem_o";
    .port_info 13 /OUTPUT 1 "zero_o";
    .port_info 14 /OUTPUT 32 "alu_ans_o";
    .port_info 15 /OUTPUT 32 "rtdata_o";
    .port_info 16 /OUTPUT 5 "WBreg_o";
    .port_info 17 /OUTPUT 32 "pc_add4_o";
v0x12070f9f0_0 .net "Mem_i", 1 0, v0x120705b90_0;  alias, 1 drivers
v0x12070fa80_0 .var "Mem_o", 1 0;
v0x12070f800_0 .net "WB_i", 2 0, v0x1207059a0_0;  alias, 1 drivers
v0x12070f890_0 .var "WB_o", 2 0;
v0x12070ea00_0 .net "WBreg_i", 4 0, v0x1207057b0_0;  alias, 1 drivers
v0x12070ea90_0 .var "WBreg_o", 4 0;
v0x12070e810_0 .net "alu_ans_i", 31 0, v0x12072c5d0_0;  alias, 1 drivers
v0x12070e8a0_0 .var "alu_ans_o", 31 0;
v0x12070e620_0 .net "clk_i", 0 0, v0x12072fcb0_0;  alias, 1 drivers
v0x12070e6b0_0 .net "instr_i", 31 0, v0x120668160_0;  alias, 1 drivers
v0x12070d820_0 .var "instr_o", 31 0;
v0x12070d8b0_0 .net "pc_add4_i", 31 0, v0x120665810_0;  alias, 1 drivers
v0x12070d630_0 .var "pc_add4_o", 31 0;
v0x12070d6c0_0 .net "rst_i", 0 0, v0x12072fed0_0;  alias, 1 drivers
v0x12070d440_0 .net "rtdata_i", 31 0, L_0x120738e30;  alias, 1 drivers
v0x12070d4d0_0 .var "rtdata_o", 31 0;
v0x12070c640_0 .net "zero_i", 0 0, v0x12072c8e0_0;  alias, 1 drivers
v0x12070c450_0 .var "zero_o", 0 0;
S_0x12070c260 .scope module, "FWUnit" "ForwardingUnit" 3 239, 10 6 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "EXE_instr19_15";
    .port_info 1 /INPUT 5 "EXE_instr24_20";
    .port_info 2 /INPUT 5 "MEM_instr11_7";
    .port_info 3 /INPUT 3 "MEM_WBControl";
    .port_info 4 /INPUT 5 "WB_instr11_7";
    .port_info 5 /INPUT 3 "WB_Control";
    .port_info 6 /OUTPUT 2 "src1_sel_o";
    .port_info 7 /OUTPUT 2 "src2_sel_o";
v0x1206ea1c0_0 .net "EXE_instr19_15", 4 0, L_0x120738420;  1 drivers
v0x12070b520_0 .net "EXE_instr24_20", 4 0, L_0x120738550;  1 drivers
v0x12070b270_0 .net "MEM_Regwrite", 0 0, L_0x120738290;  1 drivers
v0x12070b300_0 .net "MEM_WBControl", 2 0, v0x12070f890_0;  alias, 1 drivers
v0x12070b080_0 .net "MEM_instr11_7", 4 0, v0x12070ea90_0;  alias, 1 drivers
v0x12070b110_0 .net "Regwrite", 0 0, L_0x120738170;  1 drivers
v0x12070a280_0 .net "WB_Control", 2 0, v0x120631be0_0;  alias, 1 drivers
v0x12070a310_0 .net "WB_instr11_7", 4 0, v0x12062d160_0;  alias, 1 drivers
v0x12070a090_0 .var "sel1_o_reg", 1 0;
v0x12070a120_0 .var "sel2_o_reg", 1 0;
v0x120709ea0_0 .net "src1_sel_o", 1 0, v0x12070a090_0;  alias, 1 drivers
v0x120709f30_0 .net "src2_sel_o", 1 0, v0x12070a120_0;  alias, 1 drivers
E_0x1206fd270/0 .event edge, v0x12070b270_0, v0x12070ea90_0, v0x1206ea1c0_0, v0x12070a310_0;
E_0x1206fd270/1 .event edge, v0x12070b520_0;
E_0x1206fd270 .event/or E_0x1206fd270/0, E_0x1206fd270/1;
L_0x120738170 .part v0x120631be0_0, 2, 1;
L_0x120738290 .part v0x12070f890_0, 2, 1;
S_0x1207090a0 .scope module, "Hazard_detection_obj" "Hazard_detection" 3 136, 11 6 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "IFID_regRs";
    .port_info 1 /INPUT 5 "IFID_regRt";
    .port_info 2 /INPUT 5 "IDEXE_regRd";
    .port_info 3 /INPUT 1 "IDEXE_memRead";
    .port_info 4 /OUTPUT 1 "PC_write";
    .port_info 5 /OUTPUT 1 "IFID_write";
    .port_info 6 /OUTPUT 1 "control_output_select";
L_0x1207307d0 .functor BUFZ 1, v0x120707ae0_0, C4<0>, C4<0>, C4<0>;
L_0x120730840 .functor BUFZ 1, v0x120707ec0_0, C4<0>, C4<0>, C4<0>;
v0x120708f60_0 .var "COS_reg", 0 0;
v0x120708cc0_0 .net "IDEXE_memRead", 0 0, L_0x120730a80;  1 drivers
v0x120708d50_0 .net "IDEXE_regRd", 4 0, v0x1207057b0_0;  alias, 1 drivers
v0x120707ec0_0 .var "IFIDW_reg", 0 0;
v0x120707f50_0 .net "IFID_regRs", 4 0, L_0x120730920;  1 drivers
v0x120707cd0_0 .net "IFID_regRt", 4 0, L_0x1207309c0;  1 drivers
v0x120707d60_0 .net "IFID_write", 0 0, L_0x120730840;  alias, 1 drivers
v0x120707ae0_0 .var "PCW_reg", 0 0;
v0x120707b70_0 .net "PC_write", 0 0, L_0x1207307d0;  alias, 1 drivers
v0x120706ce0_0 .net "control_output_select", 0 0, v0x120708f60_0;  alias, 1 drivers
E_0x1206eb460 .event edge, v0x120708cc0_0, v0x12070ea00_0, v0x120707f50_0, v0x120707cd0_0;
S_0x120706af0 .scope module, "IDtoEXE" "EXE_register" 3 210, 12 6 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 3 "WB_i";
    .port_info 4 /INPUT 2 "Mem_i";
    .port_info 5 /INPUT 3 "Exe_i";
    .port_info 6 /INPUT 32 "data1_i";
    .port_info 7 /INPUT 32 "data2_i";
    .port_info 8 /INPUT 32 "immgen_i";
    .port_info 9 /INPUT 4 "alu_ctrl_instr";
    .port_info 10 /INPUT 5 "WBreg_i";
    .port_info 11 /INPUT 32 "pc_add4_i";
    .port_info 12 /OUTPUT 32 "instr_o";
    .port_info 13 /OUTPUT 3 "WB_o";
    .port_info 14 /OUTPUT 2 "Mem_o";
    .port_info 15 /OUTPUT 3 "Exe_o";
    .port_info 16 /OUTPUT 32 "data1_o";
    .port_info 17 /OUTPUT 32 "data2_o";
    .port_info 18 /OUTPUT 32 "immgen_o";
    .port_info 19 /OUTPUT 4 "alu_ctrl_input";
    .port_info 20 /OUTPUT 5 "WBreg_o";
    .port_info 21 /OUTPUT 32 "pc_add4_o";
v0x1207069b0_0 .net "Exe_i", 2 0, L_0x120737ce0;  1 drivers
v0x12066bfc0_0 .var "Exe_o", 2 0;
v0x120705b00_0 .net "Mem_i", 1 0, L_0x120737c40;  1 drivers
v0x120705b90_0 .var "Mem_o", 1 0;
v0x120705910_0 .net "WB_i", 2 0, L_0x120737ba0;  1 drivers
v0x1207059a0_0 .var "WB_o", 2 0;
v0x120705720_0 .net "WBreg_i", 4 0, L_0x1207380d0;  1 drivers
v0x1207057b0_0 .var "WBreg_o", 4 0;
v0x120704920_0 .var "alu_ctrl_input", 3 0;
v0x1207049b0_0 .net "alu_ctrl_instr", 3 0, L_0x120737fb0;  1 drivers
v0x120704730_0 .net "clk_i", 0 0, v0x12072fcb0_0;  alias, 1 drivers
v0x1207047c0_0 .net "data1_i", 31 0, L_0x120736fa0;  alias, 1 drivers
v0x120704540_0 .var "data1_o", 31 0;
v0x1207045d0_0 .net "data2_i", 31 0, L_0x120737250;  alias, 1 drivers
v0x120671bf0_0 .var "data2_o", 31 0;
v0x120671c80_0 .net "immgen_i", 31 0, v0x1206386a0_0;  alias, 1 drivers
v0x120671d10_0 .var "immgen_o", 31 0;
v0x1206680d0_0 .net "instr_i", 31 0, v0x12065def0_0;  alias, 1 drivers
v0x120668160_0 .var "instr_o", 31 0;
v0x1206681f0_0 .net "pc_add4_i", 31 0, v0x120647650_0;  alias, 1 drivers
v0x120665810_0 .var "pc_add4_o", 31 0;
v0x1206658a0_0 .net "rst_i", 0 0, v0x12072fed0_0;  alias, 1 drivers
S_0x120664a50 .scope module, "IFtoID" "IF_register" 3 121, 13 6 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "IFID_write";
    .port_info 3 /INPUT 32 "address_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /INPUT 32 "pc_add4_i";
    .port_info 6 /INPUT 1 "flush";
    .port_info 7 /OUTPUT 32 "address_o";
    .port_info 8 /OUTPUT 32 "instr_o";
    .port_info 9 /OUTPUT 32 "pc_add4_o";
v0x120664bc0_0 .net "IFID_write", 0 0, L_0x120730840;  alias, 1 drivers
v0x120706900_0 .net "address_i", 31 0, v0x12072a4a0_0;  alias, 1 drivers
v0x120664c50_0 .var "address_o", 31 0;
v0x12065dd40_0 .net "clk_i", 0 0, v0x12072fcb0_0;  alias, 1 drivers
v0x12065ddd0_0 .net "flush", 0 0, o0x128055680;  alias, 0 drivers
v0x12065de60_0 .net "instr_i", 31 0, L_0x120730720;  alias, 1 drivers
v0x12065def0_0 .var "instr_o", 31 0;
v0x12065df80_0 .net "pc_add4_i", 31 0, L_0x1207304a0;  alias, 1 drivers
v0x120647650_0 .var "pc_add4_o", 31 0;
v0x1206476e0_0 .net "rst_i", 0 0, v0x12072fed0_0;  alias, 1 drivers
S_0x120647770 .scope module, "IM" "Instr_Memory" 3 116, 14 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x120730720 .functor BUFZ 32, L_0x1207305a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x120645a60_0 .net *"_ivl_0", 31 0, L_0x1207305a0;  1 drivers
L_0x128088130 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x120645af0_0 .net/2u *"_ivl_2", 31 0, L_0x128088130;  1 drivers
v0x120645b80_0 .net *"_ivl_4", 31 0, L_0x120730640;  1 drivers
v0x120645c10_0 .net "addr_i", 31 0, v0x12072a4a0_0;  alias, 1 drivers
v0x120645ca0_0 .var/i "i", 31 0;
v0x1206445e0_0 .net "instr_o", 31 0, L_0x120730720;  alias, 1 drivers
v0x120644670 .array "instruction_file", 31 0, 31 0;
L_0x1207305a0 .array/port v0x120644670, L_0x120730640;
L_0x120730640 .arith/div 32, v0x12072a4a0_0, L_0x128088130;
S_0x120644700 .scope module, "ImmGen" "Imm_Gen" 3 192, 15 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "instr_i";
    .port_info 1 /OUTPUT 32 "Imm_Gen_o";
v0x120638610_0 .net "Imm_Gen_o", 31 0, v0x1206386a0_0;  alias, 1 drivers
v0x1206386a0_0 .var "Imm_Gen_o_reg", 31 0;
v0x120638730_0 .net "func3", 2 0, L_0x1207376d0;  1 drivers
v0x1206387c0_0 .net "instr_i", 31 0, v0x12065def0_0;  alias, 1 drivers
v0x120638850_0 .net "opcode", 6 0, L_0x120737630;  1 drivers
E_0x1206f5540 .event edge, v0x120638850_0, v0x1206f8830_0;
L_0x120737630 .part v0x12065def0_0, 0, 7;
L_0x1207376d0 .part v0x12065def0_0, 12, 3;
S_0x12063eed0 .scope begin, "Btype" "Btype" 15 33, 15 33 0, S_0x120644700;
 .timescale -9 -12;
S_0x12063f040 .scope begin, "Itype" "Itype" 15 27, 15 27 0, S_0x120644700;
 .timescale -9 -12;
S_0x12063cec0 .scope begin, "Jtype" "Jtype" 15 36, 15 36 0, S_0x120644700;
 .timescale -9 -12;
S_0x12063d030 .scope begin, "Stype" "Stype" 15 30, 15 30 0, S_0x120644700;
 .timescale -9 -12;
S_0x1206349e0 .scope module, "MEMtoWB" "WB_register" 3 324, 16 6 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 3 "WB_i";
    .port_info 3 /INPUT 32 "DM_i";
    .port_info 4 /INPUT 32 "alu_ans_i";
    .port_info 5 /INPUT 5 "WBreg_i";
    .port_info 6 /INPUT 32 "pc_add4_i";
    .port_info 7 /OUTPUT 3 "WB_o";
    .port_info 8 /OUTPUT 32 "DM_o";
    .port_info 9 /OUTPUT 32 "alu_ans_o";
    .port_info 10 /OUTPUT 5 "WBreg_o";
    .port_info 11 /OUTPUT 32 "pc_add4_o";
v0x120631a30_0 .net "DM_i", 31 0, L_0x12073c5a0;  alias, 1 drivers
v0x120631ac0_0 .var "DM_o", 31 0;
v0x120631b50_0 .net "WB_i", 2 0, v0x12070f890_0;  alias, 1 drivers
v0x120631be0_0 .var "WB_o", 2 0;
v0x120631c70_0 .net "WBreg_i", 4 0, v0x12070ea90_0;  alias, 1 drivers
v0x12062d160_0 .var "WBreg_o", 4 0;
v0x12062d1f0_0 .net "alu_ans_i", 31 0, v0x12070e8a0_0;  alias, 1 drivers
v0x12062d280_0 .var "alu_ans_o", 31 0;
v0x12062d310_0 .net "clk_i", 0 0, v0x12072fcb0_0;  alias, 1 drivers
v0x120626600_0 .net "pc_add4_i", 31 0, v0x12070d630_0;  alias, 1 drivers
v0x120626690_0 .var "pc_add4_o", 31 0;
v0x120626720_0 .net "rst_i", 0 0, v0x12072fed0_0;  alias, 1 drivers
S_0x12061f5c0 .scope module, "MUX_ALU_src1" "MUX_3to1" 3 251, 17 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x12061f7b0_0 .net *"_ivl_0", 31 0, L_0x1207385f0;  1 drivers
L_0x128089258 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12060d920_0 .net *"_ivl_11", 29 0, L_0x128089258;  1 drivers
L_0x1280892a0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12060d9b0_0 .net/2u *"_ivl_12", 31 0, L_0x1280892a0;  1 drivers
v0x12060da40_0 .net *"_ivl_14", 0 0, L_0x120733c40;  1 drivers
v0x12060dad0_0 .net *"_ivl_16", 31 0, L_0x120738710;  1 drivers
L_0x1280891c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12060db60_0 .net *"_ivl_3", 29 0, L_0x1280891c8;  1 drivers
L_0x128089210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12060c770_0 .net/2u *"_ivl_4", 31 0, L_0x128089210;  1 drivers
v0x12060c800_0 .net *"_ivl_6", 0 0, L_0x120733b00;  1 drivers
v0x12060c890_0 .net *"_ivl_8", 31 0, L_0x120733ba0;  1 drivers
v0x12060c920_0 .net "data0_i", 31 0, v0x120704540_0;  alias, 1 drivers
v0x12060c9b0_0 .net "data1_i", 31 0, L_0x12073d020;  alias, 1 drivers
v0x1206084c0_0 .net "data2_i", 31 0, v0x12070e8a0_0;  alias, 1 drivers
v0x120608550_0 .net "data_o", 31 0, L_0x1207387f0;  alias, 1 drivers
v0x1206085e0_0 .net "select_i", 1 0, v0x12070a090_0;  alias, 1 drivers
L_0x1207385f0 .concat [ 2 30 0 0], v0x12070a090_0, L_0x1280891c8;
L_0x120733b00 .cmp/eq 32, L_0x1207385f0, L_0x128089210;
L_0x120733ba0 .concat [ 2 30 0 0], v0x12070a090_0, L_0x128089258;
L_0x120733c40 .cmp/eq 32, L_0x120733ba0, L_0x1280892a0;
L_0x120738710 .functor MUXZ 32, v0x12070e8a0_0, L_0x12073d020, L_0x120733c40, C4<>;
L_0x1207387f0 .functor MUXZ 32, L_0x120738710, v0x120704540_0, L_0x120733b00, C4<>;
S_0x12065c560 .scope module, "MUX_ALU_src2" "MUX_3to1" 3 259, 17 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x1206086f0_0 .net *"_ivl_0", 31 0, L_0x120738910;  1 drivers
L_0x128089378 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12065c6d0_0 .net *"_ivl_11", 29 0, L_0x128089378;  1 drivers
L_0x1280893c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12065c760_0 .net/2u *"_ivl_12", 31 0, L_0x1280893c0;  1 drivers
v0x12065c7f0_0 .net *"_ivl_14", 0 0, L_0x120738c30;  1 drivers
v0x120727ab0_0 .net *"_ivl_16", 31 0, L_0x120738d50;  1 drivers
L_0x1280892e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120727b40_0 .net *"_ivl_3", 29 0, L_0x1280892e8;  1 drivers
L_0x128089330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120727bd0_0 .net/2u *"_ivl_4", 31 0, L_0x128089330;  1 drivers
v0x120727c60_0 .net *"_ivl_6", 0 0, L_0x120738a30;  1 drivers
v0x120727cf0_0 .net *"_ivl_8", 31 0, L_0x120738b50;  1 drivers
v0x120727e00_0 .net "data0_i", 31 0, v0x120671bf0_0;  alias, 1 drivers
v0x120727e90_0 .net "data1_i", 31 0, L_0x12073d020;  alias, 1 drivers
v0x120727f20_0 .net "data2_i", 31 0, v0x12070e8a0_0;  alias, 1 drivers
v0x120728030_0 .net "data_o", 31 0, L_0x120738e30;  alias, 1 drivers
v0x1207280c0_0 .net "select_i", 1 0, v0x12070a120_0;  alias, 1 drivers
L_0x120738910 .concat [ 2 30 0 0], v0x12070a120_0, L_0x1280892e8;
L_0x120738a30 .cmp/eq 32, L_0x120738910, L_0x128089330;
L_0x120738b50 .concat [ 2 30 0 0], v0x12070a120_0, L_0x128089378;
L_0x120738c30 .cmp/eq 32, L_0x120738b50, L_0x1280893c0;
L_0x120738d50 .functor MUXZ 32, v0x12070e8a0_0, L_0x12073d020, L_0x120738c30, C4<>;
L_0x120738e30 .functor MUXZ 32, L_0x120738d50, v0x120671bf0_0, L_0x120738a30, C4<>;
S_0x120728150 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 267, 18 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x1207282c0_0 .net *"_ivl_0", 31 0, L_0x120738f90;  1 drivers
L_0x128089408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120728350_0 .net *"_ivl_3", 30 0, L_0x128089408;  1 drivers
L_0x128089450 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1207283e0_0 .net/2u *"_ivl_4", 31 0, L_0x128089450;  1 drivers
v0x120728470_0 .net *"_ivl_6", 0 0, L_0x120739070;  1 drivers
v0x120728500_0 .net "data0_i", 31 0, L_0x120738e30;  alias, 1 drivers
v0x120728590_0 .net "data1_i", 31 0, v0x120671d10_0;  alias, 1 drivers
v0x120728620_0 .net "data_o", 31 0, L_0x120739190;  alias, 1 drivers
v0x1207286b0_0 .net "select_i", 0 0, L_0x120739270;  1 drivers
L_0x120738f90 .concat [ 1 31 0 0], L_0x120739270, L_0x128089408;
L_0x120739070 .cmp/eq 32, L_0x120738f90, L_0x128089450;
L_0x120739190 .functor MUXZ 32, v0x120671d10_0, L_0x120738e30, L_0x120739070, C4<>;
S_0x120728740 .scope module, "Mux_MemtoReg" "MUX_3to1" 3 351, 17 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x1207289b0_0 .net *"_ivl_0", 31 0, L_0x12073cb10;  1 drivers
L_0x128089720 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120728a40_0 .net *"_ivl_11", 29 0, L_0x128089720;  1 drivers
L_0x128089768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x120728ad0_0 .net/2u *"_ivl_12", 31 0, L_0x128089768;  1 drivers
v0x120728b60_0 .net *"_ivl_14", 0 0, L_0x12073ce10;  1 drivers
v0x120728bf0_0 .net *"_ivl_16", 31 0, L_0x12073cf10;  1 drivers
L_0x128089690 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120728c80_0 .net *"_ivl_3", 29 0, L_0x128089690;  1 drivers
L_0x1280896d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120728d10_0 .net/2u *"_ivl_4", 31 0, L_0x1280896d8;  1 drivers
v0x120728da0_0 .net *"_ivl_6", 0 0, L_0x12073cbb0;  1 drivers
v0x120728e30_0 .net *"_ivl_8", 31 0, L_0x12073ccd0;  1 drivers
v0x120728f40_0 .net "data0_i", 31 0, v0x12062d280_0;  alias, 1 drivers
v0x120728fd0_0 .net "data1_i", 31 0, v0x120631ac0_0;  alias, 1 drivers
v0x120729060_0 .net "data2_i", 31 0, v0x120626690_0;  alias, 1 drivers
v0x1207290f0_0 .net "data_o", 31 0, L_0x12073d020;  alias, 1 drivers
v0x120729180_0 .net "select_i", 1 0, L_0x12073d140;  1 drivers
L_0x12073cb10 .concat [ 2 30 0 0], L_0x12073d140, L_0x128089690;
L_0x12073cbb0 .cmp/eq 32, L_0x12073cb10, L_0x1280896d8;
L_0x12073ccd0 .concat [ 2 30 0 0], L_0x12073d140, L_0x128089720;
L_0x12073ce10 .cmp/eq 32, L_0x12073ccd0, L_0x128089768;
L_0x12073cf10 .functor MUXZ 32, v0x120626690_0, v0x120631ac0_0, L_0x12073ce10, C4<>;
L_0x12073d020 .functor MUXZ 32, L_0x12073cf10, v0x12062d280_0, L_0x12073cbb0, C4<>;
S_0x120729210 .scope module, "Mux_PCSrc" "MUX_2to1" 3 95, 18 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x120729380_0 .net *"_ivl_0", 31 0, L_0x120730140;  1 drivers
L_0x1280880a0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120729410_0 .net *"_ivl_3", 30 0, L_0x1280880a0;  1 drivers
L_0x1280880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1207294a0_0 .net/2u *"_ivl_4", 31 0, L_0x1280880e8;  1 drivers
v0x120729530_0 .net *"_ivl_6", 0 0, L_0x120730220;  1 drivers
v0x1207295c0_0 .net "data0_i", 31 0, L_0x1207304a0;  alias, 1 drivers
v0x120729650_0 .net "data1_i", 31 0, L_0x1207379a0;  alias, 1 drivers
v0x1207296e0_0 .net "data_o", 31 0, L_0x120730340;  alias, 1 drivers
v0x120729770_0 .net "select_i", 0 0, L_0x120730010;  alias, 1 drivers
L_0x120730140 .concat [ 1 31 0 0], L_0x120730010, L_0x1280880a0;
L_0x120730220 .cmp/eq 32, L_0x120730140, L_0x1280880e8;
L_0x120730340 .functor MUXZ 32, L_0x1207379a0, L_0x1207304a0, L_0x120730220, C4<>;
S_0x120729810 .scope module, "Mux_control" "MUX_2to1" 3 166, 18 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x120729a30_0 .net *"_ivl_0", 31 0, L_0x120736820;  1 drivers
L_0x128089060 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120729af0_0 .net *"_ivl_3", 30 0, L_0x128089060;  1 drivers
L_0x1280890a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x120729ba0_0 .net/2u *"_ivl_4", 31 0, L_0x1280890a8;  1 drivers
v0x120729c60_0 .net *"_ivl_6", 0 0, L_0x120736940;  1 drivers
v0x120729d00_0 .net "data0_i", 31 0, L_0x120736b40;  1 drivers
v0x120729df0_0 .net "data1_i", 31 0, L_0x128088058;  alias, 1 drivers
v0x120729ea0_0 .net "data_o", 31 0, L_0x120736a60;  1 drivers
v0x120729f50_0 .net "select_i", 0 0, v0x120708f60_0;  alias, 1 drivers
L_0x120736820 .concat [ 1 31 0 0], v0x120708f60_0, L_0x128089060;
L_0x120736940 .cmp/eq 32, L_0x120736820, L_0x1280890a8;
L_0x120736a60 .functor MUXZ 32, L_0x128088058, L_0x120736b40, L_0x120736940, C4<>;
S_0x12072a030 .scope module, "PC" "ProgramCounter" 3 102, 19 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "PCWrite";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v0x12072a2a0_0 .net "PCWrite", 0 0, L_0x1207307d0;  alias, 1 drivers
v0x12072a340_0 .net "clk_i", 0 0, v0x12072fcb0_0;  alias, 1 drivers
v0x12072a3d0_0 .net "pc_i", 31 0, L_0x120730340;  alias, 1 drivers
v0x12072a4a0_0 .var "pc_o", 31 0;
v0x12072a570_0 .net "rst_i", 0 0, v0x12072fed0_0;  alias, 1 drivers
S_0x12072a690 .scope module, "PC_plus_4_Adder" "Adder" 3 110, 5 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0x12072a8a0_0 .net "src1_i", 31 0, v0x12072a4a0_0;  alias, 1 drivers
v0x12072a950_0 .net "src2_i", 31 0, L_0x128088010;  alias, 1 drivers
v0x12072a9f0_0 .net "sum_o", 31 0, L_0x1207304a0;  alias, 1 drivers
L_0x1207304a0 .arith/sum 32, v0x12072a4a0_0, L_0x128088010;
S_0x12072aaf0 .scope module, "RF" "Reg_File" 3 173, 20 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0x120736fa0 .functor BUFZ 32, L_0x120736de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x120737250 .functor BUFZ 32, L_0x120737090, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12072ae30_0 .net "RDaddr_i", 4 0, v0x12062d160_0;  alias, 1 drivers
v0x12072af20_0 .net "RDdata_i", 31 0, L_0x12073d020;  alias, 1 drivers
v0x12072afb0_0 .net "RSaddr_i", 4 0, L_0x120737340;  1 drivers
v0x12072b040_0 .net "RSdata_o", 31 0, L_0x120736fa0;  alias, 1 drivers
v0x12072b120_0 .net "RTaddr_i", 4 0, L_0x120737460;  1 drivers
v0x12072b1f0_0 .net "RTdata_o", 31 0, L_0x120737250;  alias, 1 drivers
v0x12072b2d0_0 .net "RegWrite_i", 0 0, L_0x120737540;  1 drivers
v0x12072b360 .array/s "Reg_File", 31 0, 31 0;
v0x12072b3f0_0 .net *"_ivl_0", 31 0, L_0x120736de0;  1 drivers
v0x12072b500_0 .net *"_ivl_10", 6 0, L_0x120737130;  1 drivers
L_0x128089138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12072b5b0_0 .net *"_ivl_13", 1 0, L_0x128089138;  1 drivers
v0x12072b660_0 .net *"_ivl_2", 6 0, L_0x120736e80;  1 drivers
L_0x1280890f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12072b710_0 .net *"_ivl_5", 1 0, L_0x1280890f0;  1 drivers
v0x12072b7c0_0 .net *"_ivl_8", 31 0, L_0x120737090;  1 drivers
v0x12072b870_0 .net "clk_i", 0 0, v0x12072fcb0_0;  alias, 1 drivers
v0x12072b900_0 .net "rst_i", 0 0, v0x12072fed0_0;  alias, 1 drivers
E_0x12072ade0 .event negedge, v0x1206c7710_0;
L_0x120736de0 .array/port v0x12072b360, L_0x120736e80;
L_0x120736e80 .concat [ 5 2 0 0], L_0x120737340, L_0x1280890f0;
L_0x120737090 .array/port v0x12072b360, L_0x120737130;
L_0x120737130 .concat [ 5 2 0 0], L_0x120737460, L_0x128089138;
S_0x12072ba70 .scope module, "SL1" "Shift_Left_1" 3 197, 21 8 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x12072bbe0_0 .net *"_ivl_2", 30 0, L_0x120737860;  1 drivers
L_0x128089180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12072bca0_0 .net *"_ivl_4", 0 0, L_0x128089180;  1 drivers
v0x12072bd50_0 .net "data_i", 31 0, v0x1206386a0_0;  alias, 1 drivers
v0x12072be40_0 .net "data_o", 31 0, L_0x120737900;  alias, 1 drivers
L_0x120737860 .part v0x1206386a0_0, 0, 31;
L_0x120737900 .concat [ 1 31 0 0], L_0x128089180, L_0x120737860;
S_0x12072bf00 .scope module, "alu" "alu" 3 280, 22 7 0, S_0x12068c420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst_n";
    .port_info 1 /INPUT 32 "src1";
    .port_info 2 /INPUT 32 "src2";
    .port_info 3 /INPUT 4 "ALU_control";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "cout";
    .port_info 7 /OUTPUT 1 "overflow";
v0x12072c220_0 .net "ALU_control", 3 0, L_0x1207384c0;  alias, 1 drivers
v0x12072c2f0_0 .var/s "a", 31 0;
v0x12072c390_0 .var/s "b", 31 0;
v0x12072c450_0 .var "cout", 0 0;
v0x12072c4f0_0 .var "overflow", 0 0;
v0x12072c5d0_0 .var "result", 31 0;
v0x12072c670_0 .net "rst_n", 0 0, v0x12072fed0_0;  alias, 1 drivers
v0x12072c700_0 .net "src1", 31 0, L_0x1207387f0;  alias, 1 drivers
v0x12072c7b0_0 .net "src2", 31 0, L_0x120739190;  alias, 1 drivers
v0x12072c8e0_0 .var "zero", 0 0;
E_0x12072c1c0/0 .event edge, v0x120608550_0, v0x120728620_0, v0x1206f22b0_0, v0x12072c2f0_0;
E_0x12072c1c0/1 .event edge, v0x12072c390_0, v0x12070e810_0;
E_0x12072c1c0 .event/or E_0x12072c1c0/0, E_0x12072c1c0/1;
    .scope S_0x12072a030;
T_0 ;
    %wait E_0x1206fd600;
    %load/vec4 v0x12072a570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12072a4a0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12072a2a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x12072a3d0_0;
    %assign/vec4 v0x12072a4a0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x120647770;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x120645ca0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0x120645ca0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x120645ca0_0;
    %store/vec4a v0x120644670, 4, 0;
    %load/vec4 v0x120645ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x120645ca0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %vpi_call 14 19 "$readmemb", "CO_test_data13.txt", v0x120644670 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x120664a50;
T_2 ;
    %wait E_0x1206fd600;
    %load/vec4 v0x1206476e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120664c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12065def0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120647650_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x12065ddd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120664c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12065def0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120647650_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x120664bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x120706900_0;
    %assign/vec4 v0x120664c50_0, 0;
    %load/vec4 v0x12065de60_0;
    %assign/vec4 v0x12065def0_0, 0;
    %load/vec4 v0x12065df80_0;
    %assign/vec4 v0x120647650_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120664c50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12065def0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120647650_0, 0;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1207090a0;
T_3 ;
    %wait E_0x1206eb460;
    %load/vec4 v0x120708cc0_0;
    %load/vec4 v0x120708d50_0;
    %load/vec4 v0x120707f50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x120708d50_0;
    %load/vec4 v0x120707cd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120707ae0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120707ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120708f60_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120707ae0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x120707ec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x120708f60_0, 0, 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12072aaf0;
T_4 ;
    %wait E_0x12072ade0;
    %load/vec4 v0x12072b900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12072b2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12072af20_0;
    %load/vec4 v0x12072ae30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x12072ae30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x12072b360, 4;
    %load/vec4 v0x12072ae30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12072b360, 0, 4;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1206da250;
T_5 ;
    %wait E_0x1206edbe0;
    %load/vec4 v0x1206ff8b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1206fe760_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1206da250;
T_6 ;
    %wait E_0x1206edb80;
    %load/vec4 v0x1206ff940_0;
    %store/vec4 v0x1206ec8e0_0, 0, 32;
    %load/vec4 v0x1206fe6d0_0;
    %store/vec4 v0x1206ec9a0_0, 0, 32;
    %load/vec4 v0x1206ec8e0_0;
    %load/vec4 v0x1206ec9a0_0;
    %sub;
    %store/vec4 v0x1206eb710_0, 0, 32;
    %load/vec4 v0x1206eb710_0;
    %or/r;
    %inv;
    %store/vec4 v0x1206fe760_0, 0, 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x120644700;
T_7 ;
    %wait E_0x1206f5540;
    %load/vec4 v0x120638850_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1206386a0_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %fork t_1, S_0x12063f040;
    %jmp t_0;
    .scope S_0x12063f040;
t_1 ;
    %load/vec4 v0x1206387c0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x1206387c0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1206386a0_0, 0, 32;
    %end;
    .scope S_0x120644700;
t_0 %join;
    %jmp T_7.7;
T_7.1 ;
    %fork t_3, S_0x12063f040;
    %jmp t_2;
    .scope S_0x12063f040;
t_3 ;
    %load/vec4 v0x1206387c0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x1206387c0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1206386a0_0, 0, 32;
    %end;
    .scope S_0x120644700;
t_2 %join;
    %jmp T_7.7;
T_7.2 ;
    %fork t_5, S_0x12063f040;
    %jmp t_4;
    .scope S_0x12063f040;
t_5 ;
    %load/vec4 v0x1206387c0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x1206387c0_0;
    %parti/s 11, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1206386a0_0, 0, 32;
    %end;
    .scope S_0x120644700;
t_4 %join;
    %jmp T_7.7;
T_7.3 ;
    %fork t_7, S_0x12063d030;
    %jmp t_6;
    .scope S_0x12063d030;
t_7 ;
    %load/vec4 v0x1206387c0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %load/vec4 v0x1206387c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1206387c0_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1206386a0_0, 0, 32;
    %end;
    .scope S_0x120644700;
t_6 %join;
    %jmp T_7.7;
T_7.4 ;
    %fork t_9, S_0x12063eed0;
    %jmp t_8;
    .scope S_0x12063eed0;
t_9 ;
    %load/vec4 v0x1206387c0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x1206387c0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1206387c0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1206387c0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1206386a0_0, 0, 32;
    %end;
    .scope S_0x120644700;
t_8 %join;
    %jmp T_7.7;
T_7.5 ;
    %fork t_11, S_0x12063cec0;
    %jmp t_10;
    .scope S_0x12063cec0;
t_11 ;
    %load/vec4 v0x1206387c0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0x1206387c0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1206387c0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1206387c0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x1206386a0_0, 0, 32;
    %end;
    .scope S_0x120644700;
t_10 %join;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x120706af0;
T_8 ;
    %wait E_0x1206fd600;
    %load/vec4 v0x1206658a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120668160_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1207059a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x120705b90_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12066bfc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120704540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120671bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120671d10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x120704920_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1207057b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120665810_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1206680d0_0;
    %assign/vec4 v0x120668160_0, 0;
    %load/vec4 v0x120705910_0;
    %assign/vec4 v0x1207059a0_0, 0;
    %load/vec4 v0x120705b00_0;
    %assign/vec4 v0x120705b90_0, 0;
    %load/vec4 v0x1207069b0_0;
    %assign/vec4 v0x12066bfc0_0, 0;
    %load/vec4 v0x1207047c0_0;
    %assign/vec4 v0x120704540_0, 0;
    %load/vec4 v0x1207045d0_0;
    %assign/vec4 v0x120671bf0_0, 0;
    %load/vec4 v0x120671c80_0;
    %assign/vec4 v0x120671d10_0, 0;
    %load/vec4 v0x1207049b0_0;
    %assign/vec4 v0x120704920_0, 0;
    %load/vec4 v0x120705720_0;
    %assign/vec4 v0x1207057b0_0, 0;
    %load/vec4 v0x1206681f0_0;
    %assign/vec4 v0x120665810_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x12070c260;
T_9 ;
    %wait E_0x1206fd270;
    %load/vec4 v0x12070b270_0;
    %load/vec4 v0x12070b080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12070b080_0;
    %load/vec4 v0x1206ea1c0_0;
    %cmp/e;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12070a090_0, 0, 2;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x12070a310_0;
    %load/vec4 v0x1206ea1c0_0;
    %cmp/e;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12070a090_0, 0, 2;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12070a090_0, 0, 2;
T_9.5 ;
T_9.3 ;
    %load/vec4 v0x12070b080_0;
    %load/vec4 v0x12070b520_0;
    %cmp/e;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x12070a120_0, 0, 2;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x12070a310_0;
    %load/vec4 v0x12070b520_0;
    %cmp/e;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x12070a120_0, 0, 2;
    %jmp T_9.9;
T_9.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12070a120_0, 0, 2;
T_9.9 ;
T_9.7 ;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12070a090_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x12070a120_0, 0, 2;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1206d30b0;
T_10 ;
    %wait E_0x1206a5910;
    %load/vec4 v0x12064a320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.5;
T_10.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.5;
T_10.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v0x1206e9370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_10.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.14;
T_10.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.14;
T_10.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.14;
T_10.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.14;
T_10.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.14;
T_10.10 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v0x1206f10e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_10.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_10.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_10.20, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.22;
T_10.15 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.22;
T_10.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.22;
T_10.17 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.22;
T_10.18 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.22;
T_10.19 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.22;
T_10.20 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1206f1050_0, 0, 4;
    %jmp T_10.22;
T_10.22 ;
    %pop/vec4 1;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x12072bf00;
T_11 ;
    %wait E_0x1206edbe0;
    %load/vec4 v0x12072c670_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12072c5d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072c8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072c450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12072c4f0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x12072bf00;
T_12 ;
    %wait E_0x12072c1c0;
    %load/vec4 v0x12072c700_0;
    %store/vec4 v0x12072c2f0_0, 0, 32;
    %load/vec4 v0x12072c7b0_0;
    %store/vec4 v0x12072c390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12072c450_0, 0, 1;
    %load/vec4 v0x12072c220_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %load/vec4 v0x12072c5d0_0;
    %store/vec4 v0x12072c5d0_0, 0, 32;
    %jmp T_12.8;
T_12.0 ;
    %load/vec4 v0x12072c2f0_0;
    %load/vec4 v0x12072c390_0;
    %and;
    %store/vec4 v0x12072c5d0_0, 0, 32;
    %jmp T_12.8;
T_12.1 ;
    %load/vec4 v0x12072c2f0_0;
    %load/vec4 v0x12072c390_0;
    %or;
    %store/vec4 v0x12072c5d0_0, 0, 32;
    %jmp T_12.8;
T_12.2 ;
    %load/vec4 v0x12072c2f0_0;
    %load/vec4 v0x12072c390_0;
    %add;
    %store/vec4 v0x12072c5d0_0, 0, 32;
    %jmp T_12.8;
T_12.3 ;
    %load/vec4 v0x12072c2f0_0;
    %load/vec4 v0x12072c390_0;
    %sub;
    %store/vec4 v0x12072c5d0_0, 0, 32;
    %jmp T_12.8;
T_12.4 ;
    %load/vec4 v0x12072c700_0;
    %load/vec4 v0x12072c7b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12072c5d0_0, 4, 1;
    %pushi/vec4 0, 0, 31;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12072c5d0_0, 4, 31;
    %jmp T_12.8;
T_12.5 ;
    %load/vec4 v0x12072c700_0;
    %load/vec4 v0x12072c7b0_0;
    %xor;
    %store/vec4 v0x12072c5d0_0, 0, 32;
    %jmp T_12.8;
T_12.6 ;
    %load/vec4 v0x12072c700_0;
    %ix/getv 4, v0x12072c7b0_0;
    %shiftl 4;
    %store/vec4 v0x12072c5d0_0, 0, 32;
    %jmp T_12.8;
T_12.8 ;
    %pop/vec4 1;
    %load/vec4 v0x12072c5d0_0;
    %or/r;
    %inv;
    %store/vec4 v0x12072c8e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12072c450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12072c4f0_0, 0, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x12070fbe0;
T_13 ;
    %wait E_0x1206fd600;
    %load/vec4 v0x12070d6c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12070d820_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x12070f890_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x12070fa80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12070c450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12070e8a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12070d4d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12070ea90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12070d630_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12070e6b0_0;
    %assign/vec4 v0x12070d820_0, 0;
    %load/vec4 v0x12070f800_0;
    %assign/vec4 v0x12070f890_0, 0;
    %load/vec4 v0x12070f9f0_0;
    %assign/vec4 v0x12070fa80_0, 0;
    %load/vec4 v0x12070c640_0;
    %assign/vec4 v0x12070c450_0, 0;
    %load/vec4 v0x12070e810_0;
    %assign/vec4 v0x12070e8a0_0, 0;
    %load/vec4 v0x12070d440_0;
    %assign/vec4 v0x12070d4d0_0, 0;
    %load/vec4 v0x12070ea00_0;
    %assign/vec4 v0x12070ea90_0, 0;
    %load/vec4 v0x12070d8b0_0;
    %assign/vec4 v0x12070d630_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x1206c7f40;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1206c5d50_0, 0, 32;
T_14.0 ;
    %load/vec4 v0x1206c5d50_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x1206c5d50_0;
    %store/vec4a v0x1206fc310, 4, 0;
    %load/vec4 v0x1206c5d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1206c5d50_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1206fc310, 4, 0;
    %end;
    .thread T_14;
    .scope S_0x1206c7f40;
T_15 ;
    %wait E_0x1206fd600;
    %load/vec4 v0x12070fdd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x1206c61a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x1206c7680_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1206fc310, 0, 4;
    %load/vec4 v0x1206c61a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x1206c7680_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1206fc310, 0, 4;
    %load/vec4 v0x1206c61a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x1206c7680_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1206fc310, 0, 4;
    %load/vec4 v0x1206c61a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0x1206c7680_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1206fc310, 0, 4;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x1206349e0;
T_16 ;
    %wait E_0x1206fd600;
    %load/vec4 v0x120626720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x120631be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120631ac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12062d280_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x12062d160_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x120626690_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x120631b50_0;
    %assign/vec4 v0x120631be0_0, 0;
    %load/vec4 v0x120631a30_0;
    %assign/vec4 v0x120631ac0_0, 0;
    %load/vec4 v0x12062d1f0_0;
    %assign/vec4 v0x12062d280_0, 0;
    %load/vec4 v0x120631c70_0;
    %assign/vec4 v0x12062d160_0, 0;
    %load/vec4 v0x120626600_0;
    %assign/vec4 v0x120626690_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x1206c9be0;
T_17 ;
    %delay 25000, 0;
    %load/vec4 v0x12072fcb0_0;
    %inv;
    %store/vec4 v0x12072fcb0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1206c9be0;
T_18 ;
    %vpi_call 2 22 "$dumpfile", "lab5.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1206c9be0 {0 0 0};
    %end;
    .thread T_18;
    .scope S_0x1206c9be0;
T_19 ;
    %vpi_func 2 28 "$fopen" 32, "result.txt", "w" {0 0 0};
    %store/vec4 v0x12072fe40_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12072fcb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12072fed0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12072fed0_0, 0, 1;
    %delay 1750000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %vpi_call 2 34 "$fclose", v0x12072fe40_0 {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x1206c9be0;
T_20 ;
    %wait E_0x1206fd600;
    %load/vec4 v0x12072fed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call 2 39 "$display", "PC = %d", v0x12072a4a0_0 {0 0 0};
    %vpi_call 2 40 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x1206c5de0_0, v0x1206c5de0_1, v0x1206c5de0_2, v0x1206c5de0_3, v0x1206c5de0_4, v0x1206c5de0_5, v0x1206c5de0_6, v0x1206c5de0_7 {0 0 0};
    %vpi_call 2 41 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x1206c5de0_8, v0x1206c5de0_9, v0x1206c5de0_10, v0x1206c5de0_11, v0x1206c5de0_12, v0x1206c5de0_13, v0x1206c5de0_14, v0x1206c5de0_15 {0 0 0};
    %vpi_call 2 42 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x1206c5de0_16, v0x1206c5de0_17, v0x1206c5de0_18, v0x1206c5de0_19, v0x1206c5de0_20, v0x1206c5de0_21, v0x1206c5de0_22, v0x1206c5de0_23 {0 0 0};
    %vpi_call 2 43 "$display", "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d", v0x1206c5de0_24, v0x1206c5de0_25, v0x1206c5de0_26, v0x1206c5de0_27, v0x1206c5de0_28, v0x1206c5de0_29, v0x1206c5de0_30, v0x1206c5de0_31 {0 0 0};
    %vpi_call 2 44 "$display", "Registers" {0 0 0};
    %vpi_call 2 45 "$display", "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d", &A<v0x12072b360, 0>, &A<v0x12072b360, 1>, &A<v0x12072b360, 2>, &A<v0x12072b360, 3>, &A<v0x12072b360, 4>, &A<v0x12072b360, 5>, &A<v0x12072b360, 6>, &A<v0x12072b360, 7> {0 0 0};
    %vpi_call 2 46 "$display", "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d", &A<v0x12072b360, 8>, &A<v0x12072b360, 9>, &A<v0x12072b360, 10>, &A<v0x12072b360, 11>, &A<v0x12072b360, 12>, &A<v0x12072b360, 13>, &A<v0x12072b360, 14>, &A<v0x12072b360, 15> {0 0 0};
    %vpi_call 2 47 "$display", "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d", &A<v0x12072b360, 16>, &A<v0x12072b360, 17>, &A<v0x12072b360, 18>, &A<v0x12072b360, 19>, &A<v0x12072b360, 20>, &A<v0x12072b360, 21>, &A<v0x12072b360, 22>, &A<v0x12072b360, 23> {0 0 0};
    %vpi_call 2 48 "$display", "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x12072b360, 24>, &A<v0x12072b360, 25>, &A<v0x12072b360, 26>, &A<v0x12072b360, 27>, &A<v0x12072b360, 28>, &A<v0x12072b360, 29>, &A<v0x12072b360, 30>, &A<v0x12072b360, 31> {0 0 0};
    %vpi_call 2 49 "$fwrite", v0x12072fe40_0, "PC = %d\012", v0x12072a4a0_0 {0 0 0};
    %vpi_call 2 50 "$fwrite", v0x12072fe40_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x1206c5de0_0, v0x1206c5de0_1, v0x1206c5de0_2, v0x1206c5de0_3, v0x1206c5de0_4, v0x1206c5de0_5, v0x1206c5de0_6, v0x1206c5de0_7 {0 0 0};
    %vpi_call 2 51 "$fwrite", v0x12072fe40_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x1206c5de0_8, v0x1206c5de0_9, v0x1206c5de0_10, v0x1206c5de0_11, v0x1206c5de0_12, v0x1206c5de0_13, v0x1206c5de0_14, v0x1206c5de0_15 {0 0 0};
    %vpi_call 2 52 "$fwrite", v0x12072fe40_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x1206c5de0_16, v0x1206c5de0_17, v0x1206c5de0_18, v0x1206c5de0_19, v0x1206c5de0_20, v0x1206c5de0_21, v0x1206c5de0_22, v0x1206c5de0_23 {0 0 0};
    %vpi_call 2 53 "$fwrite", v0x12072fe40_0, "Data Memory = %d, %d, %d, %d, %d, %d, %d, %d\012", v0x1206c5de0_24, v0x1206c5de0_25, v0x1206c5de0_26, v0x1206c5de0_27, v0x1206c5de0_28, v0x1206c5de0_29, v0x1206c5de0_30, v0x1206c5de0_31 {0 0 0};
    %vpi_call 2 54 "$fwrite", v0x12072fe40_0, "Registers\012" {0 0 0};
    %vpi_call 2 55 "$fwrite", v0x12072fe40_0, "R0 = %d, R1 = %d, R2 = %d, R3 = %d, R4 = %d, R5 = %d, R6 = %d, R7 = %d\012", &A<v0x12072b360, 0>, &A<v0x12072b360, 1>, &A<v0x12072b360, 2>, &A<v0x12072b360, 3>, &A<v0x12072b360, 4>, &A<v0x12072b360, 5>, &A<v0x12072b360, 6>, &A<v0x12072b360, 7> {0 0 0};
    %vpi_call 2 56 "$fwrite", v0x12072fe40_0, "R8 = %d, R9 = %d, R10 =%d, R11 =%d, R12 =%d, R13 =%d, R14 =%d, R15 =%d\012", &A<v0x12072b360, 8>, &A<v0x12072b360, 9>, &A<v0x12072b360, 10>, &A<v0x12072b360, 11>, &A<v0x12072b360, 12>, &A<v0x12072b360, 13>, &A<v0x12072b360, 14>, &A<v0x12072b360, 15> {0 0 0};
    %vpi_call 2 57 "$fwrite", v0x12072fe40_0, "R16 =%d, R17 =%d, R18 =%d, R19 =%d, R20 =%d, R21 =%d, R22 =%d, R23 =%d\012", &A<v0x12072b360, 16>, &A<v0x12072b360, 17>, &A<v0x12072b360, 18>, &A<v0x12072b360, 19>, &A<v0x12072b360, 20>, &A<v0x12072b360, 21>, &A<v0x12072b360, 22>, &A<v0x12072b360, 23> {0 0 0};
    %vpi_call 2 58 "$fwrite", v0x12072fe40_0, "R24 =%d, R25 =%d, R26 =%d, R27 =%d, R28 =%d, R29 =%d, R30 =%d, R31 =%d\012", &A<v0x12072b360, 24>, &A<v0x12072b360, 25>, &A<v0x12072b360, 26>, &A<v0x12072b360, 27>, &A<v0x12072b360, 28>, &A<v0x12072b360, 29>, &A<v0x12072b360, 30>, &A<v0x12072b360, 31> {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Pipeline_CPU.v";
    "ALU_Ctrl.v";
    "Adder.v";
    "Substractor.v";
    "Data_Memory.v";
    "Decoder.v";
    "MEM_register.v";
    "ForwardingUnit.v";
    "Hazard_detection.v";
    "EXE_register.v";
    "IF_register.v";
    "Instr_Memory.v";
    "Imm_Gen.v";
    "WB_register.v";
    "MUX_3to1.v";
    "MUX_2to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Shift_Left_1.v";
    "alu.v";
