// $Id: $
// File name:   sync_low.sv
// Created:     9/12/2018
// Author:      Tsung Lin Hsia
// Lab Section: 337-04
// Version:     1.0  Initial Design Entry
// Description: sync_low
module sync_low
(
	input reg clk,
	input wire n_rst,
	input wire async_in,
	output reg sync_out
);
reg x;
always_ff @ (posedge clk, negedge n_rst) begin : low
	if(1'b0==n_rst)
	begin
		x<=1'b0;
		sync_out<=1'b0;
	end
	else begin
		sync_out<=x;
		x<=async_in;
	end
end		
endmodule
