{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1365753329922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1365753329922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 13:25:29 2013 " "Processing started: Fri Apr 12 13:25:29 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1365753329922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1365753329922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off slaveFIFO2b_ZLP -c slaveFIFO2b_ZLP " "Command: quartus_eda --read_settings_files=off --write_settings_files=off slaveFIFO2b_ZLP -c slaveFIFO2b_ZLP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1365753329922 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slaveFIFO2b_ZLP_6_1200mv_85c_slow.vo D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/ simulation " "Generated file slaveFIFO2b_ZLP_6_1200mv_85c_slow.vo in folder \"D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1365753331031 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slaveFIFO2b_ZLP_6_1200mv_0c_slow.vo D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/ simulation " "Generated file slaveFIFO2b_ZLP_6_1200mv_0c_slow.vo in folder \"D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1365753331125 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slaveFIFO2b_ZLP_min_1200mv_0c_fast.vo D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/ simulation " "Generated file slaveFIFO2b_ZLP_min_1200mv_0c_fast.vo in folder \"D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1365753331219 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slaveFIFO2b_ZLP.vo D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/ simulation " "Generated file slaveFIFO2b_ZLP.vo in folder \"D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1365753331297 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slaveFIFO2b_ZLP_6_1200mv_85c_v_slow.sdo D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/ simulation " "Generated file slaveFIFO2b_ZLP_6_1200mv_85c_v_slow.sdo in folder \"D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1365753331375 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slaveFIFO2b_ZLP_6_1200mv_0c_v_slow.sdo D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/ simulation " "Generated file slaveFIFO2b_ZLP_6_1200mv_0c_v_slow.sdo in folder \"D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1365753331453 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slaveFIFO2b_ZLP_min_1200mv_0c_v_fast.sdo D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/ simulation " "Generated file slaveFIFO2b_ZLP_min_1200mv_0c_v_fast.sdo in folder \"D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1365753331531 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slaveFIFO2b_ZLP_v.sdo D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/ simulation " "Generated file slaveFIFO2b_ZLP_v.sdo in folder \"D:/scratch_rahul_new/cypress/fx3_slaveFIFO2b_altera2/fpga_zlp/verilog_proj/verlog_zlp_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1365753331609 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1365753331781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 13:25:31 2013 " "Processing ended: Fri Apr 12 13:25:31 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1365753331781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1365753331781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1365753331781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1365753331781 ""}
