// Node Statistic Information File
// Tool:  ispLEVER Classic 2.1.00.02.49.20
// Design 'lcd1602' created   Fri May 13 09:05:52 2022

// Fmax Logic Level: 2.

// Path: state_FSM_i1.Q
//    -> lcdD_4__0
//    -> lcdD_7_.CE-

// Signal Name: lcdRw
// Type: Output
BEGIN lcdRw
Fanin Number		0
Pterm Number		0
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
END

// Signal Name: lcdD_4_.D.X1
// Type: Output_reg
BEGIN lcdD_4_.D.X1
Fanin Number		12
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i3.Q      	1
Fanin Node      	state_FSM_i4.Q      	1
Fanin Node      	state_FSM_i5.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i252.Q 	3
END

// Signal Name: lcdD_4_.D.X2
// Type: Output_reg
BEGIN lcdD_4_.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dataInBuf_i0_i252.Q 	3
END

// Signal Name: lcdD_4_.C
// Type: Output_reg
BEGIN lcdD_4_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: lcdD_4_.CE-
// Type: Output_reg
BEGIN lcdD_4_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	lcdD_4__0.BLIF      	2
END

// Signal Name: lcdD_4_.AR
// Type: Output_reg
BEGIN lcdD_4_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: lcdD_3_.D
// Type: Output_reg
BEGIN lcdD_3_.D
Fanin Number		12
Pterm Number		12
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i3.Q      	1
Fanin Node      	state_FSM_i4.Q      	1
Fanin Node      	state_FSM_i5.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i251.Q 	3
END

// Signal Name: lcdD_3_.C
// Type: Output_reg
BEGIN lcdD_3_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: lcdD_3_.CE-
// Type: Output_reg
BEGIN lcdD_3_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	lcdD_4__0.BLIF      	2
END

// Signal Name: lcdD_3_.AR
// Type: Output_reg
BEGIN lcdD_3_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: lcdD_2_.D
// Type: Output_reg
BEGIN lcdD_2_.D
Fanin Number		11
Pterm Number		10
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i3.Q      	1
Fanin Node      	state_FSM_i4.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i250.Q 	3
END

// Signal Name: lcdD_2_.C
// Type: Output_reg
BEGIN lcdD_2_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: lcdD_2_.CE-
// Type: Output_reg
BEGIN lcdD_2_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	lcdD_4__0.BLIF      	2
END

// Signal Name: lcdD_2_.AR
// Type: Output_reg
BEGIN lcdD_2_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: lcdD_1_.D.X1
// Type: Output_reg
BEGIN lcdD_1_.D.X1
Fanin Number		10
Pterm Number		8
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i3.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i249.Q 	3
END

// Signal Name: lcdD_1_.D.X2
// Type: Output_reg
BEGIN lcdD_1_.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dataInBuf_i0_i249.Q 	3
END

// Signal Name: lcdD_1_.C
// Type: Output_reg
BEGIN lcdD_1_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: lcdD_1_.CE-
// Type: Output_reg
BEGIN lcdD_1_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	lcdD_4__0.BLIF      	2
END

// Signal Name: lcdD_1_.AR
// Type: Output_reg
BEGIN lcdD_1_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: lcdD_7_.D
// Type: Output_reg
BEGIN lcdD_7_.D
Fanin Number		11
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i3.Q      	1
Fanin Node      	state_FSM_i4.Q      	1
Fanin Node      	state_FSM_i5.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: lcdD_7_.C
// Type: Output_reg
BEGIN lcdD_7_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: lcdD_7_.CE-
// Type: Output_reg
BEGIN lcdD_7_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	lcdD_4__0.BLIF      	2
END

// Signal Name: lcdD_7_.AR
// Type: Output_reg
BEGIN lcdD_7_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: lcdD_0_.D
// Type: Output_reg
BEGIN lcdD_0_.D
Fanin Number		9
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i248.Q 	3
END

// Signal Name: lcdD_0_.C
// Type: Output_reg
BEGIN lcdD_0_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: lcdD_0_.CE-
// Type: Output_reg
BEGIN lcdD_0_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	lcdD_4__0.BLIF      	2
END

// Signal Name: lcdD_0_.AP
// Type: Output_reg
BEGIN lcdD_0_.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: lcdRs.D
// Type: Output_reg
BEGIN lcdRs.D
Fanin Number		8
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: lcdRs.C
// Type: Output_reg
BEGIN lcdRs.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: lcdRs.AR
// Type: Output_reg
BEGIN lcdRs.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: ledEN.D
// Type: Output_reg
BEGIN ledEN.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	n6029.BLIF          	1
Fanin Output    	ledEN.Q             	2
END

// Signal Name: ledEN.C
// Type: Output_reg
BEGIN ledEN.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: lcdD_6_.D.X1
// Type: Output_reg
BEGIN lcdD_6_.D.X1
Fanin Number		9
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i254.Q 	3
END

// Signal Name: lcdD_6_.D.X2
// Type: Output_reg
BEGIN lcdD_6_.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dataInBuf_i0_i254.Q 	3
END

// Signal Name: lcdD_6_.C
// Type: Output_reg
BEGIN lcdD_6_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: lcdD_6_.CE-
// Type: Output_reg
BEGIN lcdD_6_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	lcdD_4__0.BLIF      	2
END

// Signal Name: lcdD_6_.AR
// Type: Output_reg
BEGIN lcdD_6_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: lcdD_5_.D.X1
// Type: Output_reg
BEGIN lcdD_5_.D.X1
Fanin Number		12
Pterm Number		9
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i3.Q      	1
Fanin Node      	state_FSM_i4.Q      	1
Fanin Node      	state_FSM_i5.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i253.Q 	4
END

// Signal Name: lcdD_5_.D.X2
// Type: Output_reg
BEGIN lcdD_5_.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dataInBuf_i0_i253.Q 	4
END

// Signal Name: lcdD_5_.C
// Type: Output_reg
BEGIN lcdD_5_.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: lcdD_5_.CE-
// Type: Output_reg
BEGIN lcdD_5_.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	lcdD_4__0.BLIF      	2
END

// Signal Name: lcdD_5_.AR
// Type: Output_reg
BEGIN lcdD_5_.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: dataInBuf_i0_i5.D
// Type: Node_reg
BEGIN dataInBuf_i0_i5.D
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	dataInBuf_i0_i5.Q   	3
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: dataInBuf_i0_i5.C
// Type: Node_reg
BEGIN dataInBuf_i0_i5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i5.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i5.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: n6029
// Type: Node
BEGIN n6029
Fanin Number		20
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	cnt_172__i19.Q      	4
Fanin Node      	cnt_172__i18.Q      	3
Fanin Node      	cnt_172__i17.Q      	2
Fanin Node      	cnt_172__i16.Q      	4
Fanin Node      	cnt_172__i15.Q      	3
Fanin Node      	cnt_172__i14.Q      	2
Fanin Node      	cnt_172__i13.Q      	1
Fanin Node      	cnt_172__i12.Q      	4
Fanin Node      	cnt_172__i11.Q      	3
Fanin Node      	cnt_172__i10.Q      	2
Fanin Node      	cnt_172__i9.Q       	1
Fanin Node      	cnt_172__i8.Q       	4
Fanin Node      	cnt_172__i7.Q       	3
Fanin Node      	cnt_172__i6.Q       	2
Fanin Node      	cnt_172__i5.Q       	1
Fanin Node      	cnt_172__i4.Q       	1
Fanin Node      	cnt_172__i3.Q       	4
Fanin Node      	cnt_172__i2.Q       	3
Fanin Node      	cnt_172__i1.Q       	2
Fanin Node      	cnt_172__i0.Q       	1
END

// Signal Name: cnt_172__i19.D
// Type: Node_reg
BEGIN cnt_172__i19.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i19.Q      	4
Fanin Node      	cnt_172__i18.Q      	3
Fanin Node      	cnt_172__i17.Q      	2
Fanin Node      	n5996.BLIF          	1
END

// Signal Name: cnt_172__i19.C
// Type: Node_reg
BEGIN cnt_172__i19.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i18.D
// Type: Node_reg
BEGIN cnt_172__i18.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i18.Q      	3
Fanin Node      	cnt_172__i17.Q      	2
Fanin Node      	n5996.BLIF          	1
END

// Signal Name: cnt_172__i18.C
// Type: Node_reg
BEGIN cnt_172__i18.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i17.D
// Type: Node_reg
BEGIN cnt_172__i17.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i17.Q      	2
Fanin Node      	n5996.BLIF          	1
END

// Signal Name: cnt_172__i17.C
// Type: Node_reg
BEGIN cnt_172__i17.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i16.D
// Type: Node_reg
BEGIN cnt_172__i16.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i16.Q      	4
Fanin Node      	cnt_172__i15.Q      	3
Fanin Node      	cnt_172__i14.Q      	2
Fanin Node      	n5975.BLIF          	1
END

// Signal Name: cnt_172__i16.C
// Type: Node_reg
BEGIN cnt_172__i16.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i15.D
// Type: Node_reg
BEGIN cnt_172__i15.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i15.Q      	3
Fanin Node      	cnt_172__i14.Q      	2
Fanin Node      	n5975.BLIF          	1
END

// Signal Name: cnt_172__i15.C
// Type: Node_reg
BEGIN cnt_172__i15.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i14.D
// Type: Node_reg
BEGIN cnt_172__i14.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i14.Q      	2
Fanin Node      	n5975.BLIF          	1
END

// Signal Name: cnt_172__i14.C
// Type: Node_reg
BEGIN cnt_172__i14.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i13.D.X1
// Type: Node_reg
BEGIN cnt_172__i13.D.X1
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	cnt_172__i13.Q      	1
END

// Signal Name: cnt_172__i13.D.X2
// Type: Node_reg
BEGIN cnt_172__i13.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i12.Q      	4
Fanin Node      	cnt_172__i11.Q      	3
Fanin Node      	cnt_172__i10.Q      	2
Fanin Node      	n5947.BLIF          	1
END

// Signal Name: cnt_172__i13.C
// Type: Node_reg
BEGIN cnt_172__i13.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i12.D
// Type: Node_reg
BEGIN cnt_172__i12.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i12.Q      	4
Fanin Node      	cnt_172__i11.Q      	3
Fanin Node      	cnt_172__i10.Q      	2
Fanin Node      	n5947.BLIF          	1
END

// Signal Name: cnt_172__i12.C
// Type: Node_reg
BEGIN cnt_172__i12.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i11.D
// Type: Node_reg
BEGIN cnt_172__i11.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i11.Q      	3
Fanin Node      	cnt_172__i10.Q      	2
Fanin Node      	n5947.BLIF          	1
END

// Signal Name: cnt_172__i11.C
// Type: Node_reg
BEGIN cnt_172__i11.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i10.D
// Type: Node_reg
BEGIN cnt_172__i10.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i10.Q      	2
Fanin Node      	n5947.BLIF          	1
END

// Signal Name: cnt_172__i10.C
// Type: Node_reg
BEGIN cnt_172__i10.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i9.D.X1
// Type: Node_reg
BEGIN cnt_172__i9.D.X1
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	cnt_172__i9.Q       	1
END

// Signal Name: cnt_172__i9.D.X2
// Type: Node_reg
BEGIN cnt_172__i9.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i8.Q       	4
Fanin Node      	cnt_172__i7.Q       	3
Fanin Node      	cnt_172__i6.Q       	2
Fanin Node      	n5919.BLIF          	1
END

// Signal Name: cnt_172__i9.C
// Type: Node_reg
BEGIN cnt_172__i9.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i8.D
// Type: Node_reg
BEGIN cnt_172__i8.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i8.Q       	4
Fanin Node      	cnt_172__i7.Q       	3
Fanin Node      	cnt_172__i6.Q       	2
Fanin Node      	n5919.BLIF          	1
END

// Signal Name: cnt_172__i8.C
// Type: Node_reg
BEGIN cnt_172__i8.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: n5947
// Type: Node
BEGIN n5947
Fanin Number		10
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	cnt_172__i9.Q       	1
Fanin Node      	cnt_172__i8.Q       	4
Fanin Node      	cnt_172__i7.Q       	3
Fanin Node      	cnt_172__i6.Q       	2
Fanin Node      	cnt_172__i5.Q       	1
Fanin Node      	cnt_172__i4.Q       	1
Fanin Node      	cnt_172__i3.Q       	4
Fanin Node      	cnt_172__i2.Q       	3
Fanin Node      	cnt_172__i1.Q       	2
Fanin Node      	cnt_172__i0.Q       	1
END

// Signal Name: cnt_172__i7.D
// Type: Node_reg
BEGIN cnt_172__i7.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i7.Q       	3
Fanin Node      	cnt_172__i6.Q       	2
Fanin Node      	n5919.BLIF          	1
END

// Signal Name: cnt_172__i7.C
// Type: Node_reg
BEGIN cnt_172__i7.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i6.D
// Type: Node_reg
BEGIN cnt_172__i6.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	cnt_172__i6.Q       	2
Fanin Node      	n5919.BLIF          	1
END

// Signal Name: cnt_172__i6.C
// Type: Node_reg
BEGIN cnt_172__i6.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i5.T
// Type: Node_reg
BEGIN cnt_172__i5.T
Fanin Number		5
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	cnt_172__i4.Q       	1
Fanin Node      	cnt_172__i3.Q       	4
Fanin Node      	cnt_172__i2.Q       	3
Fanin Node      	cnt_172__i1.Q       	2
Fanin Node      	cnt_172__i0.Q       	1
END

// Signal Name: cnt_172__i5.C
// Type: Node_reg
BEGIN cnt_172__i5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i4.D.X1
// Type: Node_reg
BEGIN cnt_172__i4.D.X1
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	cnt_172__i4.Q       	1
END

// Signal Name: cnt_172__i4.D.X2
// Type: Node_reg
BEGIN cnt_172__i4.D.X2
Fanin Number		4
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	cnt_172__i3.Q       	4
Fanin Node      	cnt_172__i2.Q       	3
Fanin Node      	cnt_172__i1.Q       	2
Fanin Node      	cnt_172__i0.Q       	1
END

// Signal Name: cnt_172__i4.C
// Type: Node_reg
BEGIN cnt_172__i4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i3.D
// Type: Node_reg
BEGIN cnt_172__i3.D
Fanin Number		4
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	cnt_172__i3.Q       	4
Fanin Node      	cnt_172__i2.Q       	3
Fanin Node      	cnt_172__i1.Q       	2
Fanin Node      	cnt_172__i0.Q       	1
END

// Signal Name: cnt_172__i3.C
// Type: Node_reg
BEGIN cnt_172__i3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i2.D
// Type: Node_reg
BEGIN cnt_172__i2.D
Fanin Number		3
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	cnt_172__i2.Q       	3
Fanin Node      	cnt_172__i1.Q       	2
Fanin Node      	cnt_172__i0.Q       	1
END

// Signal Name: cnt_172__i2.C
// Type: Node_reg
BEGIN cnt_172__i2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i1.D
// Type: Node_reg
BEGIN cnt_172__i1.D
Fanin Number		2
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	cnt_172__i1.Q       	2
Fanin Node      	cnt_172__i0.Q       	1
END

// Signal Name: cnt_172__i1.C
// Type: Node_reg
BEGIN cnt_172__i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: cnt_172__i0.D
// Type: Node_reg
BEGIN cnt_172__i0.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	cnt_172__i0.Q       	1
END

// Signal Name: cnt_172__i0.C
// Type: Node_reg
BEGIN cnt_172__i0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	clk_50m.BLIF        	0
END

// Signal Name: state_FSM_i1.D
// Type: Node_reg
BEGIN state_FSM_i1.D
Fanin Number		9
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i3.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: state_FSM_i1.C
// Type: Node_reg
BEGIN state_FSM_i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: state_FSM_i1.AR
// Type: Node_reg
BEGIN state_FSM_i1.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: state_FSM_i2.D
// Type: Node_reg
BEGIN state_FSM_i2.D
Fanin Number		7
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: state_FSM_i2.C
// Type: Node_reg
BEGIN state_FSM_i2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: state_FSM_i2.AR
// Type: Node_reg
BEGIN state_FSM_i2.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: state_FSM_i3.D
// Type: Node_reg
BEGIN state_FSM_i3.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i4.Q      	1
END

// Signal Name: state_FSM_i3.C
// Type: Node_reg
BEGIN state_FSM_i3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: state_FSM_i3.AR
// Type: Node_reg
BEGIN state_FSM_i3.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: state_FSM_i4.D
// Type: Node_reg
BEGIN state_FSM_i4.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i5.Q      	1
END

// Signal Name: state_FSM_i4.C
// Type: Node_reg
BEGIN state_FSM_i4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: state_FSM_i4.AR
// Type: Node_reg
BEGIN state_FSM_i4.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: state_FSM_i5.D
// Type: Node_reg
BEGIN state_FSM_i5.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i6.Q      	1
END

// Signal Name: state_FSM_i5.C
// Type: Node_reg
BEGIN state_FSM_i5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: state_FSM_i5.AR
// Type: Node_reg
BEGIN state_FSM_i5.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: lcdRs_N_618
// Type: Node
BEGIN lcdRs_N_618
Fanin Number		6
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: state_FSM_i6.D
// Type: Node_reg
BEGIN state_FSM_i6.D
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i7.Q      	1
END

// Signal Name: state_FSM_i6.C
// Type: Node_reg
BEGIN state_FSM_i6.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: state_FSM_i6.AR
// Type: Node_reg
BEGIN state_FSM_i6.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: state_FSM_i7.D
// Type: Node_reg
BEGIN state_FSM_i7.D
Fanin Number		7
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: state_FSM_i7.C
// Type: Node_reg
BEGIN state_FSM_i7.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: state_FSM_i7.AP
// Type: Node_reg
BEGIN state_FSM_i7.AP
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: dispCount_i0_i5.T
// Type: Node_reg
BEGIN dispCount_i0_i5.T
Fanin Number		8
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: dispCount_i0_i5.C
// Type: Node_reg
BEGIN dispCount_i0_i5.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dispCount_i0_i5.CE-
// Type: Node_reg
BEGIN dispCount_i0_i5.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dispCount_i0_i5_0.BLIF	3
END

// Signal Name: dispCount_i0_i5.AR
// Type: Node_reg
BEGIN dispCount_i0_i5.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: dispCount_i0_i4.T
// Type: Node_reg
BEGIN dispCount_i0_i4.T
Fanin Number		8
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: dispCount_i0_i4.C
// Type: Node_reg
BEGIN dispCount_i0_i4.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dispCount_i0_i4.CE-
// Type: Node_reg
BEGIN dispCount_i0_i4.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dispCount_i0_i5_0.BLIF	3
END

// Signal Name: dispCount_i0_i4.AR
// Type: Node_reg
BEGIN dispCount_i0_i4.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: dispCount_i0_i3.T
// Type: Node_reg
BEGIN dispCount_i0_i3.T
Fanin Number		8
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: dispCount_i0_i3.C
// Type: Node_reg
BEGIN dispCount_i0_i3.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dispCount_i0_i3.CE-
// Type: Node_reg
BEGIN dispCount_i0_i3.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dispCount_i0_i5_0.BLIF	3
END

// Signal Name: dispCount_i0_i3.AR
// Type: Node_reg
BEGIN dispCount_i0_i3.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: dispCount_i0_i2.D
// Type: Node_reg
BEGIN dispCount_i0_i2.D
Fanin Number		7
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: dispCount_i0_i2.C
// Type: Node_reg
BEGIN dispCount_i0_i2.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dispCount_i0_i2.CE-
// Type: Node_reg
BEGIN dispCount_i0_i2.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dispCount_i0_i5_0.BLIF	3
END

// Signal Name: dispCount_i0_i2.AR
// Type: Node_reg
BEGIN dispCount_i0_i2.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: dispCount_i0_i1.D
// Type: Node_reg
BEGIN dispCount_i0_i1.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: dispCount_i0_i1.C
// Type: Node_reg
BEGIN dispCount_i0_i1.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dispCount_i0_i1.CE-
// Type: Node_reg
BEGIN dispCount_i0_i1.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dispCount_i0_i5_0.BLIF	3
END

// Signal Name: dispCount_i0_i1.AR
// Type: Node_reg
BEGIN dispCount_i0_i1.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: dispCount_i0_i0.D
// Type: Node_reg
BEGIN dispCount_i0_i0.D
Fanin Number		8
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: dispCount_i0_i0.C
// Type: Node_reg
BEGIN dispCount_i0_i0.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dispCount_i0_i0.CE-
// Type: Node_reg
BEGIN dispCount_i0_i0.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dispCount_i0_i5_0.BLIF	3
END

// Signal Name: dispCount_i0_i0.AR
// Type: Node_reg
BEGIN dispCount_i0_i0.AR
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
END

// Signal Name: dataInBuf_i0_i254.D
// Type: Node_reg
BEGIN dataInBuf_i0_i254.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i254.Q 	3
Fanin Node      	dataInBuf_i0_i246.Q 	3
END

// Signal Name: dataInBuf_i0_i254.C
// Type: Node_reg
BEGIN dataInBuf_i0_i254.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i254.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i254.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i253.D
// Type: Node_reg
BEGIN dataInBuf_i0_i253.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i253.Q 	4
Fanin Node      	dataInBuf_i0_i245.Q 	4
END

// Signal Name: dataInBuf_i0_i253.C
// Type: Node_reg
BEGIN dataInBuf_i0_i253.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i253.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i253.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i252.D
// Type: Node_reg
BEGIN dataInBuf_i0_i252.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i252.Q 	3
Fanin Node      	dataInBuf_i0_i244.Q 	3
END

// Signal Name: dataInBuf_i0_i252.C
// Type: Node_reg
BEGIN dataInBuf_i0_i252.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i252.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i252.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i251.D
// Type: Node_reg
BEGIN dataInBuf_i0_i251.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i251.Q 	3
Fanin Node      	dataInBuf_i0_i243.Q 	3
END

// Signal Name: dataInBuf_i0_i251.C
// Type: Node_reg
BEGIN dataInBuf_i0_i251.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i251.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i251.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i250.D
// Type: Node_reg
BEGIN dataInBuf_i0_i250.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i250.Q 	3
Fanin Node      	dataInBuf_i0_i242.Q 	3
END

// Signal Name: dataInBuf_i0_i250.C
// Type: Node_reg
BEGIN dataInBuf_i0_i250.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i250.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i250.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i249.D
// Type: Node_reg
BEGIN dataInBuf_i0_i249.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i249.Q 	3
Fanin Node      	dataInBuf_i0_i241.Q 	3
END

// Signal Name: dataInBuf_i0_i249.C
// Type: Node_reg
BEGIN dataInBuf_i0_i249.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i249.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i249.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i248.D
// Type: Node_reg
BEGIN dataInBuf_i0_i248.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i248.Q 	3
Fanin Node      	dataInBuf_i0_i240.Q 	3
END

// Signal Name: dataInBuf_i0_i248.C
// Type: Node_reg
BEGIN dataInBuf_i0_i248.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i248.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i248.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i246.D
// Type: Node_reg
BEGIN dataInBuf_i0_i246.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i246.Q 	3
Fanin Node      	dataInBuf_i0_i238.Q 	3
END

// Signal Name: dataInBuf_i0_i246.C
// Type: Node_reg
BEGIN dataInBuf_i0_i246.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i246.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i246.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i245.D
// Type: Node_reg
BEGIN dataInBuf_i0_i245.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i245.Q 	4
Fanin Node      	dataInBuf_i0_i237.Q 	4
END

// Signal Name: dataInBuf_i0_i245.C
// Type: Node_reg
BEGIN dataInBuf_i0_i245.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i245.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i245.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i244.D
// Type: Node_reg
BEGIN dataInBuf_i0_i244.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i244.Q 	3
Fanin Node      	dataInBuf_i0_i236.Q 	3
END

// Signal Name: dataInBuf_i0_i244.C
// Type: Node_reg
BEGIN dataInBuf_i0_i244.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i244.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i244.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i243.D
// Type: Node_reg
BEGIN dataInBuf_i0_i243.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i243.Q 	3
Fanin Node      	dataInBuf_i0_i235.Q 	3
END

// Signal Name: dataInBuf_i0_i243.C
// Type: Node_reg
BEGIN dataInBuf_i0_i243.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i243.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i243.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i242.D
// Type: Node_reg
BEGIN dataInBuf_i0_i242.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i242.Q 	3
Fanin Node      	dataInBuf_i0_i234.Q 	3
END

// Signal Name: dataInBuf_i0_i242.C
// Type: Node_reg
BEGIN dataInBuf_i0_i242.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i242.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i242.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i241.D
// Type: Node_reg
BEGIN dataInBuf_i0_i241.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i241.Q 	3
Fanin Node      	dataInBuf_i0_i233.Q 	3
END

// Signal Name: dataInBuf_i0_i241.C
// Type: Node_reg
BEGIN dataInBuf_i0_i241.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i241.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i241.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i240.D
// Type: Node_reg
BEGIN dataInBuf_i0_i240.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i240.Q 	3
Fanin Node      	dataInBuf_i0_i232.Q 	3
END

// Signal Name: dataInBuf_i0_i240.C
// Type: Node_reg
BEGIN dataInBuf_i0_i240.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i240.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i240.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i238.D
// Type: Node_reg
BEGIN dataInBuf_i0_i238.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i238.Q 	3
Fanin Node      	dataInBuf_i0_i230.Q 	3
END

// Signal Name: dataInBuf_i0_i238.C
// Type: Node_reg
BEGIN dataInBuf_i0_i238.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i238.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i238.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i237.D
// Type: Node_reg
BEGIN dataInBuf_i0_i237.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i237.Q 	4
Fanin Node      	dataInBuf_i0_i229.Q 	4
END

// Signal Name: dataInBuf_i0_i237.C
// Type: Node_reg
BEGIN dataInBuf_i0_i237.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i237.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i237.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i236.D
// Type: Node_reg
BEGIN dataInBuf_i0_i236.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i236.Q 	3
Fanin Node      	dataInBuf_i0_i228.Q 	3
END

// Signal Name: dataInBuf_i0_i236.C
// Type: Node_reg
BEGIN dataInBuf_i0_i236.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i236.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i236.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i235.D
// Type: Node_reg
BEGIN dataInBuf_i0_i235.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i235.Q 	3
Fanin Node      	dataInBuf_i0_i227.Q 	3
END

// Signal Name: dataInBuf_i0_i235.C
// Type: Node_reg
BEGIN dataInBuf_i0_i235.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i235.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i235.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i234.D
// Type: Node_reg
BEGIN dataInBuf_i0_i234.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i234.Q 	3
Fanin Node      	dataInBuf_i0_i226.Q 	3
END

// Signal Name: dataInBuf_i0_i234.C
// Type: Node_reg
BEGIN dataInBuf_i0_i234.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i234.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i234.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i233.D
// Type: Node_reg
BEGIN dataInBuf_i0_i233.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i233.Q 	3
Fanin Node      	dataInBuf_i0_i225.Q 	3
END

// Signal Name: dataInBuf_i0_i233.C
// Type: Node_reg
BEGIN dataInBuf_i0_i233.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i233.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i233.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i232.D
// Type: Node_reg
BEGIN dataInBuf_i0_i232.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i232.Q 	3
Fanin Node      	dataInBuf_i0_i224.Q 	3
END

// Signal Name: dataInBuf_i0_i232.C
// Type: Node_reg
BEGIN dataInBuf_i0_i232.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i232.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i232.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i230.D
// Type: Node_reg
BEGIN dataInBuf_i0_i230.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i230.Q 	3
Fanin Node      	dataInBuf_i0_i222.Q 	3
END

// Signal Name: dataInBuf_i0_i230.C
// Type: Node_reg
BEGIN dataInBuf_i0_i230.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i230.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i230.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i229.D
// Type: Node_reg
BEGIN dataInBuf_i0_i229.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i229.Q 	4
Fanin Node      	dataInBuf_i0_i221.Q 	4
END

// Signal Name: dataInBuf_i0_i229.C
// Type: Node_reg
BEGIN dataInBuf_i0_i229.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i229.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i229.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i228.D
// Type: Node_reg
BEGIN dataInBuf_i0_i228.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i228.Q 	3
Fanin Node      	dataInBuf_i0_i220.Q 	4
END

// Signal Name: dataInBuf_i0_i228.C
// Type: Node_reg
BEGIN dataInBuf_i0_i228.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i228.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i228.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i227.D
// Type: Node_reg
BEGIN dataInBuf_i0_i227.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i227.Q 	3
Fanin Node      	dataInBuf_i0_i219.Q 	3
END

// Signal Name: dataInBuf_i0_i227.C
// Type: Node_reg
BEGIN dataInBuf_i0_i227.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i227.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i227.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i226.D
// Type: Node_reg
BEGIN dataInBuf_i0_i226.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i226.Q 	3
Fanin Node      	dataInBuf_i0_i218.Q 	3
END

// Signal Name: dataInBuf_i0_i226.C
// Type: Node_reg
BEGIN dataInBuf_i0_i226.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i226.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i226.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i225.D
// Type: Node_reg
BEGIN dataInBuf_i0_i225.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i225.Q 	3
Fanin Node      	dataInBuf_i0_i217.Q 	3
END

// Signal Name: dataInBuf_i0_i225.C
// Type: Node_reg
BEGIN dataInBuf_i0_i225.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i225.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i225.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i224.D
// Type: Node_reg
BEGIN dataInBuf_i0_i224.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i224.Q 	3
Fanin Node      	dataInBuf_i0_i216.Q 	3
END

// Signal Name: dataInBuf_i0_i224.C
// Type: Node_reg
BEGIN dataInBuf_i0_i224.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i224.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i224.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: n5919
// Type: Node
BEGIN n5919
Fanin Number		6
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	cnt_172__i5.Q       	1
Fanin Node      	cnt_172__i4.Q       	1
Fanin Node      	cnt_172__i3.Q       	4
Fanin Node      	cnt_172__i2.Q       	3
Fanin Node      	cnt_172__i1.Q       	2
Fanin Node      	cnt_172__i0.Q       	1
END

// Signal Name: dataInBuf_i0_i222.D
// Type: Node_reg
BEGIN dataInBuf_i0_i222.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i222.Q 	3
Fanin Node      	dataInBuf_i0_i214.Q 	3
END

// Signal Name: dataInBuf_i0_i222.C
// Type: Node_reg
BEGIN dataInBuf_i0_i222.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i222.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i222.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i221.D
// Type: Node_reg
BEGIN dataInBuf_i0_i221.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i221.Q 	4
Fanin Node      	dataInBuf_i0_i213.Q 	4
END

// Signal Name: dataInBuf_i0_i221.C
// Type: Node_reg
BEGIN dataInBuf_i0_i221.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i221.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i221.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i220.D
// Type: Node_reg
BEGIN dataInBuf_i0_i220.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i220.Q 	4
Fanin Node      	dataInBuf_i0_i212.Q 	4
END

// Signal Name: dataInBuf_i0_i220.C
// Type: Node_reg
BEGIN dataInBuf_i0_i220.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i220.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i220.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i219.D
// Type: Node_reg
BEGIN dataInBuf_i0_i219.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i219.Q 	3
Fanin Node      	dataInBuf_i0_i211.Q 	3
END

// Signal Name: dataInBuf_i0_i219.C
// Type: Node_reg
BEGIN dataInBuf_i0_i219.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i219.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i219.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i218.D
// Type: Node_reg
BEGIN dataInBuf_i0_i218.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i218.Q 	3
Fanin Node      	dataInBuf_i0_i210.Q 	3
END

// Signal Name: dataInBuf_i0_i218.C
// Type: Node_reg
BEGIN dataInBuf_i0_i218.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i218.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i218.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i217.D
// Type: Node_reg
BEGIN dataInBuf_i0_i217.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i217.Q 	3
Fanin Node      	dataInBuf_i0_i209.Q 	3
END

// Signal Name: dataInBuf_i0_i217.C
// Type: Node_reg
BEGIN dataInBuf_i0_i217.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i217.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i217.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i216.D
// Type: Node_reg
BEGIN dataInBuf_i0_i216.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i216.Q 	3
Fanin Node      	dataInBuf_i0_i208.Q 	4
END

// Signal Name: dataInBuf_i0_i216.C
// Type: Node_reg
BEGIN dataInBuf_i0_i216.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i216.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i216.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i214.D
// Type: Node_reg
BEGIN dataInBuf_i0_i214.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i214.Q 	3
Fanin Node      	dataInBuf_i0_i206.Q 	3
END

// Signal Name: dataInBuf_i0_i214.C
// Type: Node_reg
BEGIN dataInBuf_i0_i214.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i214.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i214.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i213.D
// Type: Node_reg
BEGIN dataInBuf_i0_i213.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i213.Q 	4
Fanin Node      	dataInBuf_i0_i205.Q 	4
END

// Signal Name: dataInBuf_i0_i213.C
// Type: Node_reg
BEGIN dataInBuf_i0_i213.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i213.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i213.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i212.D
// Type: Node_reg
BEGIN dataInBuf_i0_i212.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i212.Q 	4
Fanin Node      	dataInBuf_i0_i204.Q 	4
END

// Signal Name: dataInBuf_i0_i212.C
// Type: Node_reg
BEGIN dataInBuf_i0_i212.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i212.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i212.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i211.D
// Type: Node_reg
BEGIN dataInBuf_i0_i211.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i211.Q 	3
Fanin Node      	dataInBuf_i0_i203.Q 	3
END

// Signal Name: dataInBuf_i0_i211.C
// Type: Node_reg
BEGIN dataInBuf_i0_i211.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i211.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i211.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i210.D
// Type: Node_reg
BEGIN dataInBuf_i0_i210.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i210.Q 	3
Fanin Node      	dataInBuf_i0_i202.Q 	3
END

// Signal Name: dataInBuf_i0_i210.C
// Type: Node_reg
BEGIN dataInBuf_i0_i210.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i210.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i210.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i209.D
// Type: Node_reg
BEGIN dataInBuf_i0_i209.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i209.Q 	3
Fanin Node      	dataInBuf_i0_i201.Q 	4
END

// Signal Name: dataInBuf_i0_i209.C
// Type: Node_reg
BEGIN dataInBuf_i0_i209.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i209.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i209.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i208.D
// Type: Node_reg
BEGIN dataInBuf_i0_i208.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i208.Q 	4
Fanin Node      	dataInBuf_i0_i200.Q 	3
END

// Signal Name: dataInBuf_i0_i208.C
// Type: Node_reg
BEGIN dataInBuf_i0_i208.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i208.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i208.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i206.D
// Type: Node_reg
BEGIN dataInBuf_i0_i206.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i206.Q 	3
Fanin Node      	dataInBuf_i0_i198.Q 	3
END

// Signal Name: dataInBuf_i0_i206.C
// Type: Node_reg
BEGIN dataInBuf_i0_i206.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i206.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i206.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i205.D
// Type: Node_reg
BEGIN dataInBuf_i0_i205.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i205.Q 	4
Fanin Node      	dataInBuf_i0_i197.Q 	4
END

// Signal Name: dataInBuf_i0_i205.C
// Type: Node_reg
BEGIN dataInBuf_i0_i205.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i205.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i205.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i204.D
// Type: Node_reg
BEGIN dataInBuf_i0_i204.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i204.Q 	4
Fanin Node      	dataInBuf_i0_i196.Q 	4
END

// Signal Name: dataInBuf_i0_i204.C
// Type: Node_reg
BEGIN dataInBuf_i0_i204.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i204.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i204.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i203.D
// Type: Node_reg
BEGIN dataInBuf_i0_i203.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i203.Q 	3
Fanin Node      	dataInBuf_i0_i195.Q 	3
END

// Signal Name: dataInBuf_i0_i203.C
// Type: Node_reg
BEGIN dataInBuf_i0_i203.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i203.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i203.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i202.D
// Type: Node_reg
BEGIN dataInBuf_i0_i202.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i202.Q 	3
Fanin Node      	dataInBuf_i0_i194.Q 	3
END

// Signal Name: dataInBuf_i0_i202.C
// Type: Node_reg
BEGIN dataInBuf_i0_i202.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i202.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i202.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i201.D
// Type: Node_reg
BEGIN dataInBuf_i0_i201.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i201.Q 	4
Fanin Node      	dataInBuf_i0_i193.Q 	4
END

// Signal Name: dataInBuf_i0_i201.C
// Type: Node_reg
BEGIN dataInBuf_i0_i201.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i201.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i201.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i200.D
// Type: Node_reg
BEGIN dataInBuf_i0_i200.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i200.Q 	3
Fanin Node      	dataInBuf_i0_i192.Q 	4
END

// Signal Name: dataInBuf_i0_i200.C
// Type: Node_reg
BEGIN dataInBuf_i0_i200.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i200.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i200.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i198.D
// Type: Node_reg
BEGIN dataInBuf_i0_i198.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i198.Q 	3
Fanin Node      	dataInBuf_i0_i190.Q 	3
END

// Signal Name: dataInBuf_i0_i198.C
// Type: Node_reg
BEGIN dataInBuf_i0_i198.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i198.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i198.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i197.D
// Type: Node_reg
BEGIN dataInBuf_i0_i197.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i197.Q 	4
Fanin Node      	dataInBuf_i0_i189.Q 	4
END

// Signal Name: dataInBuf_i0_i197.C
// Type: Node_reg
BEGIN dataInBuf_i0_i197.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i197.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i197.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i196.D
// Type: Node_reg
BEGIN dataInBuf_i0_i196.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i196.Q 	4
Fanin Node      	dataInBuf_i0_i188.Q 	4
END

// Signal Name: dataInBuf_i0_i196.C
// Type: Node_reg
BEGIN dataInBuf_i0_i196.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i196.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i196.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i195.D
// Type: Node_reg
BEGIN dataInBuf_i0_i195.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i195.Q 	3
Fanin Node      	dataInBuf_i0_i187.Q 	3
END

// Signal Name: dataInBuf_i0_i195.C
// Type: Node_reg
BEGIN dataInBuf_i0_i195.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i195.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i195.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i194.D
// Type: Node_reg
BEGIN dataInBuf_i0_i194.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i194.Q 	3
Fanin Node      	dataInBuf_i0_i186.Q 	4
END

// Signal Name: dataInBuf_i0_i194.C
// Type: Node_reg
BEGIN dataInBuf_i0_i194.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i194.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i194.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i193.D
// Type: Node_reg
BEGIN dataInBuf_i0_i193.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i193.Q 	4
Fanin Node      	dataInBuf_i0_i185.Q 	3
END

// Signal Name: dataInBuf_i0_i193.C
// Type: Node_reg
BEGIN dataInBuf_i0_i193.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i193.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i193.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i192.D
// Type: Node_reg
BEGIN dataInBuf_i0_i192.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i192.Q 	4
Fanin Node      	dataInBuf_i0_i184.Q 	3
END

// Signal Name: dataInBuf_i0_i192.C
// Type: Node_reg
BEGIN dataInBuf_i0_i192.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i192.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i192.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i190.D
// Type: Node_reg
BEGIN dataInBuf_i0_i190.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i190.Q 	3
Fanin Node      	dataInBuf_i0_i182.Q 	3
END

// Signal Name: dataInBuf_i0_i190.C
// Type: Node_reg
BEGIN dataInBuf_i0_i190.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i190.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i190.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i189.D
// Type: Node_reg
BEGIN dataInBuf_i0_i189.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i189.Q 	4
Fanin Node      	dataInBuf_i0_i181.Q 	4
END

// Signal Name: dataInBuf_i0_i189.C
// Type: Node_reg
BEGIN dataInBuf_i0_i189.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i189.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i189.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i188.D
// Type: Node_reg
BEGIN dataInBuf_i0_i188.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i188.Q 	4
Fanin Node      	dataInBuf_i0_i180.Q 	4
END

// Signal Name: dataInBuf_i0_i188.C
// Type: Node_reg
BEGIN dataInBuf_i0_i188.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i188.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i188.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i187.D
// Type: Node_reg
BEGIN dataInBuf_i0_i187.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i187.Q 	3
Fanin Node      	dataInBuf_i0_i179.Q 	3
END

// Signal Name: dataInBuf_i0_i187.C
// Type: Node_reg
BEGIN dataInBuf_i0_i187.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i187.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i187.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: n5975
// Type: Node
BEGIN n5975
Fanin Number		14
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	cnt_172__i13.Q      	1
Fanin Node      	cnt_172__i12.Q      	4
Fanin Node      	cnt_172__i11.Q      	3
Fanin Node      	cnt_172__i10.Q      	2
Fanin Node      	cnt_172__i9.Q       	1
Fanin Node      	cnt_172__i8.Q       	4
Fanin Node      	cnt_172__i7.Q       	3
Fanin Node      	cnt_172__i6.Q       	2
Fanin Node      	cnt_172__i5.Q       	1
Fanin Node      	cnt_172__i4.Q       	1
Fanin Node      	cnt_172__i3.Q       	4
Fanin Node      	cnt_172__i2.Q       	3
Fanin Node      	cnt_172__i1.Q       	2
Fanin Node      	cnt_172__i0.Q       	1
END

// Signal Name: dataInBuf_i0_i186.D
// Type: Node_reg
BEGIN dataInBuf_i0_i186.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i186.Q 	4
Fanin Node      	dataInBuf_i0_i178.Q 	4
END

// Signal Name: dataInBuf_i0_i186.C
// Type: Node_reg
BEGIN dataInBuf_i0_i186.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i186.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i186.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i185.D
// Type: Node_reg
BEGIN dataInBuf_i0_i185.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i185.Q 	3
Fanin Node      	dataInBuf_i0_i177.Q 	3
END

// Signal Name: dataInBuf_i0_i185.C
// Type: Node_reg
BEGIN dataInBuf_i0_i185.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i185.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i185.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i184.D
// Type: Node_reg
BEGIN dataInBuf_i0_i184.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i184.Q 	3
Fanin Node      	dataInBuf_i0_i176.Q 	4
END

// Signal Name: dataInBuf_i0_i184.C
// Type: Node_reg
BEGIN dataInBuf_i0_i184.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i184.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i184.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i182.D
// Type: Node_reg
BEGIN dataInBuf_i0_i182.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i182.Q 	3
Fanin Node      	dataInBuf_i0_i174.Q 	3
END

// Signal Name: dataInBuf_i0_i182.C
// Type: Node_reg
BEGIN dataInBuf_i0_i182.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i182.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i182.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i181.D
// Type: Node_reg
BEGIN dataInBuf_i0_i181.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i181.Q 	4
Fanin Node      	dataInBuf_i0_i173.Q 	4
END

// Signal Name: dataInBuf_i0_i181.C
// Type: Node_reg
BEGIN dataInBuf_i0_i181.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i181.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i181.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i180.D
// Type: Node_reg
BEGIN dataInBuf_i0_i180.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i180.Q 	4
Fanin Node      	dataInBuf_i0_i172.Q 	4
END

// Signal Name: dataInBuf_i0_i180.C
// Type: Node_reg
BEGIN dataInBuf_i0_i180.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i180.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i180.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i179.D
// Type: Node_reg
BEGIN dataInBuf_i0_i179.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i179.Q 	3
Fanin Node      	dataInBuf_i0_i171.Q 	3
END

// Signal Name: dataInBuf_i0_i179.C
// Type: Node_reg
BEGIN dataInBuf_i0_i179.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i179.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i179.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i178.D
// Type: Node_reg
BEGIN dataInBuf_i0_i178.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i178.Q 	4
Fanin Node      	dataInBuf_i0_i170.Q 	4
END

// Signal Name: dataInBuf_i0_i178.C
// Type: Node_reg
BEGIN dataInBuf_i0_i178.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i178.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i178.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i177.D
// Type: Node_reg
BEGIN dataInBuf_i0_i177.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i177.Q 	3
Fanin Node      	dataInBuf_i0_i169.Q 	4
END

// Signal Name: dataInBuf_i0_i177.C
// Type: Node_reg
BEGIN dataInBuf_i0_i177.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i177.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i177.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i176.D
// Type: Node_reg
BEGIN dataInBuf_i0_i176.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i176.Q 	4
Fanin Node      	dataInBuf_i0_i168.Q 	3
END

// Signal Name: dataInBuf_i0_i176.C
// Type: Node_reg
BEGIN dataInBuf_i0_i176.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i176.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i176.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i174.D
// Type: Node_reg
BEGIN dataInBuf_i0_i174.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i174.Q 	3
Fanin Node      	dataInBuf_i0_i166.Q 	3
END

// Signal Name: dataInBuf_i0_i174.C
// Type: Node_reg
BEGIN dataInBuf_i0_i174.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i174.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i174.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i173.D
// Type: Node_reg
BEGIN dataInBuf_i0_i173.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i173.Q 	4
Fanin Node      	dataInBuf_i0_i165.Q 	4
END

// Signal Name: dataInBuf_i0_i173.C
// Type: Node_reg
BEGIN dataInBuf_i0_i173.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i173.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i173.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i172.D
// Type: Node_reg
BEGIN dataInBuf_i0_i172.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i172.Q 	4
Fanin Node      	dataInBuf_i0_i164.Q 	4
END

// Signal Name: dataInBuf_i0_i172.C
// Type: Node_reg
BEGIN dataInBuf_i0_i172.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i172.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i172.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i171.D
// Type: Node_reg
BEGIN dataInBuf_i0_i171.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i171.Q 	3
Fanin Node      	dataInBuf_i0_i163.Q 	3
END

// Signal Name: dataInBuf_i0_i171.C
// Type: Node_reg
BEGIN dataInBuf_i0_i171.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i171.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i171.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i170.D
// Type: Node_reg
BEGIN dataInBuf_i0_i170.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i170.Q 	4
Fanin Node      	dataInBuf_i0_i162.Q 	4
END

// Signal Name: dataInBuf_i0_i170.C
// Type: Node_reg
BEGIN dataInBuf_i0_i170.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i170.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i170.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i169.D
// Type: Node_reg
BEGIN dataInBuf_i0_i169.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i169.Q 	4
Fanin Node      	dataInBuf_i0_i161.Q 	4
END

// Signal Name: dataInBuf_i0_i169.C
// Type: Node_reg
BEGIN dataInBuf_i0_i169.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i169.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i169.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i168.D
// Type: Node_reg
BEGIN dataInBuf_i0_i168.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i168.Q 	3
Fanin Node      	dataInBuf_i0_i160.Q 	4
END

// Signal Name: dataInBuf_i0_i168.C
// Type: Node_reg
BEGIN dataInBuf_i0_i168.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i168.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i168.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i166.D
// Type: Node_reg
BEGIN dataInBuf_i0_i166.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i166.Q 	3
Fanin Node      	dataInBuf_i0_i158.Q 	3
END

// Signal Name: dataInBuf_i0_i166.C
// Type: Node_reg
BEGIN dataInBuf_i0_i166.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i166.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i166.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i165.D
// Type: Node_reg
BEGIN dataInBuf_i0_i165.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i165.Q 	4
Fanin Node      	dataInBuf_i0_i157.Q 	4
END

// Signal Name: dataInBuf_i0_i165.C
// Type: Node_reg
BEGIN dataInBuf_i0_i165.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i165.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i165.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i164.D
// Type: Node_reg
BEGIN dataInBuf_i0_i164.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i164.Q 	4
Fanin Node      	dataInBuf_i0_i156.Q 	3
END

// Signal Name: dataInBuf_i0_i164.C
// Type: Node_reg
BEGIN dataInBuf_i0_i164.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i164.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i164.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i163.D
// Type: Node_reg
BEGIN dataInBuf_i0_i163.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i163.Q 	3
Fanin Node      	dataInBuf_i0_i155.Q 	3
END

// Signal Name: dataInBuf_i0_i163.C
// Type: Node_reg
BEGIN dataInBuf_i0_i163.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i163.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i163.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i162.D
// Type: Node_reg
BEGIN dataInBuf_i0_i162.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i162.Q 	4
Fanin Node      	dataInBuf_i0_i154.Q 	3
END

// Signal Name: dataInBuf_i0_i162.C
// Type: Node_reg
BEGIN dataInBuf_i0_i162.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i162.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i162.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i161.D
// Type: Node_reg
BEGIN dataInBuf_i0_i161.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i161.Q 	4
Fanin Node      	dataInBuf_i0_i153.Q 	3
END

// Signal Name: dataInBuf_i0_i161.C
// Type: Node_reg
BEGIN dataInBuf_i0_i161.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i161.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i161.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i160.D
// Type: Node_reg
BEGIN dataInBuf_i0_i160.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i160.Q 	4
Fanin Node      	dataInBuf_i0_i152.Q 	3
END

// Signal Name: dataInBuf_i0_i160.C
// Type: Node_reg
BEGIN dataInBuf_i0_i160.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i160.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i160.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i158.D
// Type: Node_reg
BEGIN dataInBuf_i0_i158.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i158.Q 	3
Fanin Node      	dataInBuf_i0_i150.Q 	3
END

// Signal Name: dataInBuf_i0_i158.C
// Type: Node_reg
BEGIN dataInBuf_i0_i158.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i158.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i158.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i157.D
// Type: Node_reg
BEGIN dataInBuf_i0_i157.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i157.Q 	4
Fanin Node      	dataInBuf_i0_i149.Q 	4
END

// Signal Name: dataInBuf_i0_i157.C
// Type: Node_reg
BEGIN dataInBuf_i0_i157.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i157.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i157.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i156.D
// Type: Node_reg
BEGIN dataInBuf_i0_i156.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i156.Q 	3
Fanin Node      	dataInBuf_i0_i148.Q 	3
END

// Signal Name: dataInBuf_i0_i156.C
// Type: Node_reg
BEGIN dataInBuf_i0_i156.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i156.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i156.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i155.D
// Type: Node_reg
BEGIN dataInBuf_i0_i155.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i155.Q 	3
Fanin Node      	dataInBuf_i0_i147.Q 	3
END

// Signal Name: dataInBuf_i0_i155.C
// Type: Node_reg
BEGIN dataInBuf_i0_i155.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i155.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i155.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i154.D
// Type: Node_reg
BEGIN dataInBuf_i0_i154.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i154.Q 	3
Fanin Node      	dataInBuf_i0_i146.Q 	3
END

// Signal Name: dataInBuf_i0_i154.C
// Type: Node_reg
BEGIN dataInBuf_i0_i154.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i154.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i154.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i153.D
// Type: Node_reg
BEGIN dataInBuf_i0_i153.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i153.Q 	3
Fanin Node      	dataInBuf_i0_i145.Q 	3
END

// Signal Name: dataInBuf_i0_i153.C
// Type: Node_reg
BEGIN dataInBuf_i0_i153.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i153.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i153.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i152.D
// Type: Node_reg
BEGIN dataInBuf_i0_i152.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i152.Q 	3
Fanin Node      	dataInBuf_i0_i144.Q 	3
END

// Signal Name: dataInBuf_i0_i152.C
// Type: Node_reg
BEGIN dataInBuf_i0_i152.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i152.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i152.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i150.D
// Type: Node_reg
BEGIN dataInBuf_i0_i150.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i150.Q 	3
Fanin Node      	dataInBuf_i0_i142.Q 	3
END

// Signal Name: dataInBuf_i0_i150.C
// Type: Node_reg
BEGIN dataInBuf_i0_i150.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i150.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i150.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i149.D
// Type: Node_reg
BEGIN dataInBuf_i0_i149.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i149.Q 	4
Fanin Node      	dataInBuf_i0_i141.Q 	4
END

// Signal Name: dataInBuf_i0_i149.C
// Type: Node_reg
BEGIN dataInBuf_i0_i149.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i149.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i149.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i148.D
// Type: Node_reg
BEGIN dataInBuf_i0_i148.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i148.Q 	3
Fanin Node      	dataInBuf_i0_i140.Q 	3
END

// Signal Name: dataInBuf_i0_i148.C
// Type: Node_reg
BEGIN dataInBuf_i0_i148.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i148.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i148.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i147.D
// Type: Node_reg
BEGIN dataInBuf_i0_i147.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i147.Q 	3
Fanin Node      	dataInBuf_i0_i139.Q 	3
END

// Signal Name: dataInBuf_i0_i147.C
// Type: Node_reg
BEGIN dataInBuf_i0_i147.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i147.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i147.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i146.D
// Type: Node_reg
BEGIN dataInBuf_i0_i146.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i146.Q 	3
Fanin Node      	dataInBuf_i0_i138.Q 	3
END

// Signal Name: dataInBuf_i0_i146.C
// Type: Node_reg
BEGIN dataInBuf_i0_i146.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i146.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i146.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i145.D
// Type: Node_reg
BEGIN dataInBuf_i0_i145.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i145.Q 	3
Fanin Node      	dataInBuf_i0_i137.Q 	3
END

// Signal Name: dataInBuf_i0_i145.C
// Type: Node_reg
BEGIN dataInBuf_i0_i145.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i145.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i145.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i144.D
// Type: Node_reg
BEGIN dataInBuf_i0_i144.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i144.Q 	3
Fanin Node      	dataInBuf_i0_i136.Q 	3
END

// Signal Name: dataInBuf_i0_i144.C
// Type: Node_reg
BEGIN dataInBuf_i0_i144.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i144.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i144.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i142.D
// Type: Node_reg
BEGIN dataInBuf_i0_i142.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i142.Q 	3
Fanin Node      	dataInBuf_i0_i134.Q 	3
END

// Signal Name: dataInBuf_i0_i142.C
// Type: Node_reg
BEGIN dataInBuf_i0_i142.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i142.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i142.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i141.D
// Type: Node_reg
BEGIN dataInBuf_i0_i141.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i141.Q 	4
Fanin Node      	dataInBuf_i0_i133.Q 	4
END

// Signal Name: dataInBuf_i0_i141.C
// Type: Node_reg
BEGIN dataInBuf_i0_i141.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i141.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i141.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i140.D
// Type: Node_reg
BEGIN dataInBuf_i0_i140.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i140.Q 	3
Fanin Node      	dataInBuf_i0_i132.Q 	3
END

// Signal Name: dataInBuf_i0_i140.C
// Type: Node_reg
BEGIN dataInBuf_i0_i140.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i140.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i140.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i139.D
// Type: Node_reg
BEGIN dataInBuf_i0_i139.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i139.Q 	3
Fanin Node      	dataInBuf_i0_i131.Q 	3
END

// Signal Name: dataInBuf_i0_i139.C
// Type: Node_reg
BEGIN dataInBuf_i0_i139.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i139.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i139.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i138.D
// Type: Node_reg
BEGIN dataInBuf_i0_i138.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i138.Q 	3
Fanin Node      	dataInBuf_i0_i130.Q 	3
END

// Signal Name: dataInBuf_i0_i138.C
// Type: Node_reg
BEGIN dataInBuf_i0_i138.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i138.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i138.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i137.D
// Type: Node_reg
BEGIN dataInBuf_i0_i137.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i137.Q 	3
Fanin Node      	dataInBuf_i0_i129.Q 	3
END

// Signal Name: dataInBuf_i0_i137.C
// Type: Node_reg
BEGIN dataInBuf_i0_i137.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i137.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i137.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i136.D
// Type: Node_reg
BEGIN dataInBuf_i0_i136.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i136.Q 	3
Fanin Node      	dataInBuf_i0_i128.Q 	3
END

// Signal Name: dataInBuf_i0_i136.C
// Type: Node_reg
BEGIN dataInBuf_i0_i136.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i136.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i136.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i134.D
// Type: Node_reg
BEGIN dataInBuf_i0_i134.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i134.Q 	3
Fanin Node      	dataInBuf_i0_i126.Q 	3
END

// Signal Name: dataInBuf_i0_i134.C
// Type: Node_reg
BEGIN dataInBuf_i0_i134.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i134.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i134.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i133.D
// Type: Node_reg
BEGIN dataInBuf_i0_i133.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i133.Q 	4
Fanin Node      	dataInBuf_i0_i125.Q 	4
END

// Signal Name: dataInBuf_i0_i133.C
// Type: Node_reg
BEGIN dataInBuf_i0_i133.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i133.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i133.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i132.D
// Type: Node_reg
BEGIN dataInBuf_i0_i132.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i132.Q 	3
Fanin Node      	dataInBuf_i0_i124.Q 	3
END

// Signal Name: dataInBuf_i0_i132.C
// Type: Node_reg
BEGIN dataInBuf_i0_i132.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i132.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i132.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i131.D
// Type: Node_reg
BEGIN dataInBuf_i0_i131.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i131.Q 	3
Fanin Node      	dataInBuf_i0_i123.Q 	3
END

// Signal Name: dataInBuf_i0_i131.C
// Type: Node_reg
BEGIN dataInBuf_i0_i131.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i131.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i131.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i130.D
// Type: Node_reg
BEGIN dataInBuf_i0_i130.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i130.Q 	3
Fanin Node      	dataInBuf_i0_i122.Q 	3
END

// Signal Name: dataInBuf_i0_i130.C
// Type: Node_reg
BEGIN dataInBuf_i0_i130.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i130.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i130.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i129.D
// Type: Node_reg
BEGIN dataInBuf_i0_i129.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i129.Q 	3
Fanin Node      	dataInBuf_i0_i121.Q 	3
END

// Signal Name: dataInBuf_i0_i129.C
// Type: Node_reg
BEGIN dataInBuf_i0_i129.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i129.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i129.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i128.D
// Type: Node_reg
BEGIN dataInBuf_i0_i128.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i128.Q 	3
Fanin Node      	dataInBuf_i0_i120.Q 	3
END

// Signal Name: dataInBuf_i0_i128.C
// Type: Node_reg
BEGIN dataInBuf_i0_i128.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i128.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i128.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i126.D
// Type: Node_reg
BEGIN dataInBuf_i0_i126.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i126.Q 	3
Fanin Node      	dataInBuf_i0_i118.Q 	3
END

// Signal Name: dataInBuf_i0_i126.C
// Type: Node_reg
BEGIN dataInBuf_i0_i126.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i126.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i126.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i125.D
// Type: Node_reg
BEGIN dataInBuf_i0_i125.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i125.Q 	4
Fanin Node      	dataInBuf_i0_i117.Q 	4
END

// Signal Name: dataInBuf_i0_i125.C
// Type: Node_reg
BEGIN dataInBuf_i0_i125.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i125.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i125.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i124.D
// Type: Node_reg
BEGIN dataInBuf_i0_i124.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i124.Q 	3
Fanin Node      	dataInBuf_i0_i116.Q 	3
END

// Signal Name: dataInBuf_i0_i124.C
// Type: Node_reg
BEGIN dataInBuf_i0_i124.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i124.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i124.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i123.D
// Type: Node_reg
BEGIN dataInBuf_i0_i123.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i123.Q 	3
Fanin Node      	dataInBuf_i0_i115.Q 	3
END

// Signal Name: dataInBuf_i0_i123.C
// Type: Node_reg
BEGIN dataInBuf_i0_i123.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i123.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i123.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i122.D
// Type: Node_reg
BEGIN dataInBuf_i0_i122.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i122.Q 	3
Fanin Node      	dataInBuf_i0_i114.Q 	3
END

// Signal Name: dataInBuf_i0_i122.C
// Type: Node_reg
BEGIN dataInBuf_i0_i122.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i122.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i122.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i121.D
// Type: Node_reg
BEGIN dataInBuf_i0_i121.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i121.Q 	3
Fanin Node      	dataInBuf_i0_i113.Q 	3
END

// Signal Name: dataInBuf_i0_i121.C
// Type: Node_reg
BEGIN dataInBuf_i0_i121.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i121.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i121.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i120.D
// Type: Node_reg
BEGIN dataInBuf_i0_i120.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i120.Q 	3
Fanin Node      	dataInBuf_i0_i112.Q 	3
END

// Signal Name: dataInBuf_i0_i120.C
// Type: Node_reg
BEGIN dataInBuf_i0_i120.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i120.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i120.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i118.D
// Type: Node_reg
BEGIN dataInBuf_i0_i118.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i118.Q 	3
Fanin Node      	dataInBuf_i0_i110.Q 	3
END

// Signal Name: dataInBuf_i0_i118.C
// Type: Node_reg
BEGIN dataInBuf_i0_i118.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i118.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i118.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i117.D
// Type: Node_reg
BEGIN dataInBuf_i0_i117.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i117.Q 	4
Fanin Node      	dataInBuf_i0_i109.Q 	4
END

// Signal Name: dataInBuf_i0_i117.C
// Type: Node_reg
BEGIN dataInBuf_i0_i117.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i117.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i117.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i116.D
// Type: Node_reg
BEGIN dataInBuf_i0_i116.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i116.Q 	3
Fanin Node      	dataInBuf_i0_i108.Q 	3
END

// Signal Name: dataInBuf_i0_i116.C
// Type: Node_reg
BEGIN dataInBuf_i0_i116.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i116.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i116.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i115.D
// Type: Node_reg
BEGIN dataInBuf_i0_i115.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i115.Q 	3
Fanin Node      	dataInBuf_i0_i107.Q 	3
END

// Signal Name: dataInBuf_i0_i115.C
// Type: Node_reg
BEGIN dataInBuf_i0_i115.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i115.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i115.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i114.D
// Type: Node_reg
BEGIN dataInBuf_i0_i114.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i114.Q 	3
Fanin Node      	dataInBuf_i0_i106.Q 	3
END

// Signal Name: dataInBuf_i0_i114.C
// Type: Node_reg
BEGIN dataInBuf_i0_i114.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i114.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i114.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i113.D
// Type: Node_reg
BEGIN dataInBuf_i0_i113.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i113.Q 	3
Fanin Node      	dataInBuf_i0_i105.Q 	3
END

// Signal Name: dataInBuf_i0_i113.C
// Type: Node_reg
BEGIN dataInBuf_i0_i113.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i113.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i113.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i112.D
// Type: Node_reg
BEGIN dataInBuf_i0_i112.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i112.Q 	3
Fanin Node      	dataInBuf_i0_i104.Q 	3
END

// Signal Name: dataInBuf_i0_i112.C
// Type: Node_reg
BEGIN dataInBuf_i0_i112.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i112.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i112.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i110.D
// Type: Node_reg
BEGIN dataInBuf_i0_i110.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i110.Q 	3
Fanin Node      	dataInBuf_i0_i102.Q 	3
END

// Signal Name: dataInBuf_i0_i110.C
// Type: Node_reg
BEGIN dataInBuf_i0_i110.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i110.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i110.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i109.D
// Type: Node_reg
BEGIN dataInBuf_i0_i109.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i109.Q 	4
Fanin Node      	dataInBuf_i0_i101.Q 	4
END

// Signal Name: dataInBuf_i0_i109.C
// Type: Node_reg
BEGIN dataInBuf_i0_i109.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i109.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i109.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i108.D
// Type: Node_reg
BEGIN dataInBuf_i0_i108.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i108.Q 	3
Fanin Node      	dataInBuf_i0_i100.Q 	3
END

// Signal Name: dataInBuf_i0_i108.C
// Type: Node_reg
BEGIN dataInBuf_i0_i108.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i108.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i108.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i107.D
// Type: Node_reg
BEGIN dataInBuf_i0_i107.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i107.Q 	3
Fanin Node      	dataInBuf_i0_i99.Q  	5
END

// Signal Name: dataInBuf_i0_i107.C
// Type: Node_reg
BEGIN dataInBuf_i0_i107.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i107.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i107.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i106.D
// Type: Node_reg
BEGIN dataInBuf_i0_i106.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i106.Q 	3
Fanin Node      	dataInBuf_i0_i98.Q  	5
END

// Signal Name: dataInBuf_i0_i106.C
// Type: Node_reg
BEGIN dataInBuf_i0_i106.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i106.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i106.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i105.D
// Type: Node_reg
BEGIN dataInBuf_i0_i105.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i105.Q 	3
Fanin Node      	dataInBuf_i0_i97.Q  	5
END

// Signal Name: dataInBuf_i0_i105.C
// Type: Node_reg
BEGIN dataInBuf_i0_i105.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i105.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i105.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i104.D
// Type: Node_reg
BEGIN dataInBuf_i0_i104.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i104.Q 	3
Fanin Node      	dataInBuf_i0_i96.Q  	5
END

// Signal Name: dataInBuf_i0_i104.C
// Type: Node_reg
BEGIN dataInBuf_i0_i104.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i104.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i104.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i102.D
// Type: Node_reg
BEGIN dataInBuf_i0_i102.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i102.Q 	3
Fanin Node      	dataInBuf_i0_i94.Q  	5
END

// Signal Name: dataInBuf_i0_i102.C
// Type: Node_reg
BEGIN dataInBuf_i0_i102.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i102.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i102.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i101.D
// Type: Node_reg
BEGIN dataInBuf_i0_i101.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i101.Q 	4
Fanin Node      	dataInBuf_i0_i93.Q  	6
END

// Signal Name: dataInBuf_i0_i101.C
// Type: Node_reg
BEGIN dataInBuf_i0_i101.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i101.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i101.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i100.D
// Type: Node_reg
BEGIN dataInBuf_i0_i100.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i100.Q 	3
Fanin Node      	dataInBuf_i0_i92.Q  	6
END

// Signal Name: dataInBuf_i0_i100.C
// Type: Node_reg
BEGIN dataInBuf_i0_i100.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i100.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i100.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i99.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i99.D.X1
Fanin Number		10
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i99.Q  	5
Fanin Node      	dataInBuf_i0_i91.Q  	6
END

// Signal Name: dataInBuf_i0_i99.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i99.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dataInBuf_i0_i91.Q  	6
END

// Signal Name: dataInBuf_i0_i99.C
// Type: Node_reg
BEGIN dataInBuf_i0_i99.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i99.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i99.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i98.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i98.D.X1
Fanin Number		10
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i98.Q  	5
Fanin Node      	dataInBuf_i0_i90.Q  	5
END

// Signal Name: dataInBuf_i0_i98.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i98.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dataInBuf_i0_i90.Q  	5
END

// Signal Name: dataInBuf_i0_i98.C
// Type: Node_reg
BEGIN dataInBuf_i0_i98.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i98.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i98.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i97.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i97.D.X1
Fanin Number		10
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i97.Q  	5
Fanin Node      	dataInBuf_i0_i89.Q  	5
END

// Signal Name: dataInBuf_i0_i97.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i97.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dataInBuf_i0_i89.Q  	5
END

// Signal Name: dataInBuf_i0_i97.C
// Type: Node_reg
BEGIN dataInBuf_i0_i97.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i97.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i97.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i96.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i96.D.X1
Fanin Number		10
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i96.Q  	5
Fanin Node      	dataInBuf_i0_i88.Q  	5
END

// Signal Name: dataInBuf_i0_i96.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i96.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dataInBuf_i0_i88.Q  	5
END

// Signal Name: dataInBuf_i0_i96.C
// Type: Node_reg
BEGIN dataInBuf_i0_i96.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i96.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i96.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i94.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i94.D.X1
Fanin Number		10
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i94.Q  	5
Fanin Node      	dataInBuf_i0_i86.Q  	5
END

// Signal Name: dataInBuf_i0_i94.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i94.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dataInBuf_i0_i86.Q  	5
END

// Signal Name: dataInBuf_i0_i94.C
// Type: Node_reg
BEGIN dataInBuf_i0_i94.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i94.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i94.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i93.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i93.D.X1
Fanin Number		11
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i93.Q  	6
Fanin Node      	dataInBuf_i0_i85.Q  	6
END

// Signal Name: dataInBuf_i0_i93.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i93.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i85.Q  	6
END

// Signal Name: dataInBuf_i0_i93.C
// Type: Node_reg
BEGIN dataInBuf_i0_i93.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i93.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i93.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i92.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i92.D.X1
Fanin Number		11
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i92.Q  	6
Fanin Node      	dataInBuf_i0_i84.Q  	3
END

// Signal Name: dataInBuf_i0_i92.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i92.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i84.Q  	3
END

// Signal Name: dataInBuf_i0_i92.C
// Type: Node_reg
BEGIN dataInBuf_i0_i92.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i92.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i92.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i91.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i91.D.X1
Fanin Number		11
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i91.Q  	6
Fanin Node      	dataInBuf_i0_i83.Q  	3
END

// Signal Name: dataInBuf_i0_i91.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i91.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i83.Q  	3
END

// Signal Name: dataInBuf_i0_i91.C
// Type: Node_reg
BEGIN dataInBuf_i0_i91.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i91.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i91.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i90.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i90.D.X1
Fanin Number		10
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i90.Q  	5
Fanin Node      	dataInBuf_i0_i82.Q  	5
END

// Signal Name: dataInBuf_i0_i90.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i90.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dataInBuf_i0_i82.Q  	5
END

// Signal Name: dataInBuf_i0_i90.C
// Type: Node_reg
BEGIN dataInBuf_i0_i90.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i90.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i90.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i89.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i89.D.X1
Fanin Number		10
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i89.Q  	5
Fanin Node      	dataInBuf_i0_i81.Q  	5
END

// Signal Name: dataInBuf_i0_i89.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i89.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dataInBuf_i0_i81.Q  	5
END

// Signal Name: dataInBuf_i0_i89.C
// Type: Node_reg
BEGIN dataInBuf_i0_i89.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i89.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i89.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i88.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i88.D.X1
Fanin Number		10
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i88.Q  	5
Fanin Node      	dataInBuf_i0_i80.Q  	6
END

// Signal Name: dataInBuf_i0_i88.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i88.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dataInBuf_i0_i80.Q  	6
END

// Signal Name: dataInBuf_i0_i88.C
// Type: Node_reg
BEGIN dataInBuf_i0_i88.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i88.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i88.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i86.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i86.D.X1
Fanin Number		10
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i86.Q  	5
Fanin Node      	dataInBuf_i0_i78.Q  	6
END

// Signal Name: dataInBuf_i0_i86.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i86.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dataInBuf_i0_i78.Q  	6
END

// Signal Name: dataInBuf_i0_i86.C
// Type: Node_reg
BEGIN dataInBuf_i0_i86.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i86.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i86.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i85.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i85.D.X1
Fanin Number		11
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i85.Q  	6
Fanin Node      	dataInBuf_i0_i77.Q  	5
END

// Signal Name: dataInBuf_i0_i85.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i85.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i77.Q  	5
END

// Signal Name: dataInBuf_i0_i85.C
// Type: Node_reg
BEGIN dataInBuf_i0_i85.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i85.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i85.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i84.D
// Type: Node_reg
BEGIN dataInBuf_i0_i84.D
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i84.Q  	3
END

// Signal Name: dataInBuf_i0_i84.C
// Type: Node_reg
BEGIN dataInBuf_i0_i84.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i84.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i84.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i83.D
// Type: Node_reg
BEGIN dataInBuf_i0_i83.D
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i83.Q  	3
END

// Signal Name: dataInBuf_i0_i83.C
// Type: Node_reg
BEGIN dataInBuf_i0_i83.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i83.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i83.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i82.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i82.D.X1
Fanin Number		10
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i82.Q  	5
Fanin Node      	dataInBuf_i0_i74.Q  	3
END

// Signal Name: dataInBuf_i0_i82.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i82.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dataInBuf_i0_i74.Q  	3
END

// Signal Name: dataInBuf_i0_i82.C
// Type: Node_reg
BEGIN dataInBuf_i0_i82.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i82.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i82.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i81.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i81.D.X1
Fanin Number		10
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i81.Q  	5
Fanin Node      	dataInBuf_i0_i73.Q  	3
END

// Signal Name: dataInBuf_i0_i81.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i81.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dataInBuf_i0_i73.Q  	3
END

// Signal Name: dataInBuf_i0_i81.C
// Type: Node_reg
BEGIN dataInBuf_i0_i81.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i81.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i81.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i80.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i80.D.X1
Fanin Number		11
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i80.Q  	6
Fanin Node      	dataInBuf_i0_i72.Q  	4
END

// Signal Name: dataInBuf_i0_i80.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i80.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i72.Q  	4
END

// Signal Name: dataInBuf_i0_i80.C
// Type: Node_reg
BEGIN dataInBuf_i0_i80.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i80.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i80.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i78.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i78.D.X1
Fanin Number		11
Pterm Number		6
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i78.Q  	6
Fanin Node      	dataInBuf_i0_i70.Q  	4
END

// Signal Name: dataInBuf_i0_i78.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i78.D.X2
Fanin Number		3
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i70.Q  	4
END

// Signal Name: dataInBuf_i0_i78.C
// Type: Node_reg
BEGIN dataInBuf_i0_i78.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i78.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i78.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i77.D.X1
// Type: Node_reg
BEGIN dataInBuf_i0_i77.D.X1
Fanin Number		10
Pterm Number		5
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i77.Q  	5
Fanin Node      	dataInBuf_i0_i69.Q  	3
END

// Signal Name: dataInBuf_i0_i77.D.X2
// Type: Node_reg
BEGIN dataInBuf_i0_i77.D.X2
Fanin Number		2
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	dataInBuf_i0_i69.Q  	3
END

// Signal Name: dataInBuf_i0_i77.C
// Type: Node_reg
BEGIN dataInBuf_i0_i77.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i77.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i77.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i74.D
// Type: Node_reg
BEGIN dataInBuf_i0_i74.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i74.Q  	3
Fanin Node      	dataInBuf_i0_i66.Q  	3
END

// Signal Name: dataInBuf_i0_i74.C
// Type: Node_reg
BEGIN dataInBuf_i0_i74.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i74.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i74.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i73.D
// Type: Node_reg
BEGIN dataInBuf_i0_i73.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i73.Q  	3
Fanin Node      	dataInBuf_i0_i65.Q  	4
END

// Signal Name: dataInBuf_i0_i73.C
// Type: Node_reg
BEGIN dataInBuf_i0_i73.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i73.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i73.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i72.D
// Type: Node_reg
BEGIN dataInBuf_i0_i72.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i72.Q  	4
Fanin Node      	dataInBuf_i0_i64.Q  	3
END

// Signal Name: dataInBuf_i0_i72.C
// Type: Node_reg
BEGIN dataInBuf_i0_i72.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i72.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i72.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i70.D
// Type: Node_reg
BEGIN dataInBuf_i0_i70.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i70.Q  	4
Fanin Node      	dataInBuf_i0_i62.Q  	4
END

// Signal Name: dataInBuf_i0_i70.C
// Type: Node_reg
BEGIN dataInBuf_i0_i70.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i70.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i70.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i69.D
// Type: Node_reg
BEGIN dataInBuf_i0_i69.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i69.Q  	3
Fanin Node      	dataInBuf_i0_i61.Q  	3
END

// Signal Name: dataInBuf_i0_i69.C
// Type: Node_reg
BEGIN dataInBuf_i0_i69.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i69.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i69.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i66.D
// Type: Node_reg
BEGIN dataInBuf_i0_i66.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i66.Q  	3
Fanin Node      	dataInBuf_i0_i58.Q  	3
END

// Signal Name: dataInBuf_i0_i66.C
// Type: Node_reg
BEGIN dataInBuf_i0_i66.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i66.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i66.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i65.D
// Type: Node_reg
BEGIN dataInBuf_i0_i65.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i65.Q  	4
Fanin Node      	dataInBuf_i0_i57.Q  	4
END

// Signal Name: dataInBuf_i0_i65.C
// Type: Node_reg
BEGIN dataInBuf_i0_i65.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i65.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i65.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i64.D
// Type: Node_reg
BEGIN dataInBuf_i0_i64.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i64.Q  	3
Fanin Node      	dataInBuf_i0_i56.Q  	4
END

// Signal Name: dataInBuf_i0_i64.C
// Type: Node_reg
BEGIN dataInBuf_i0_i64.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i64.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i64.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i62.D
// Type: Node_reg
BEGIN dataInBuf_i0_i62.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i62.Q  	4
Fanin Node      	dataInBuf_i0_i54.Q  	4
END

// Signal Name: dataInBuf_i0_i62.C
// Type: Node_reg
BEGIN dataInBuf_i0_i62.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i62.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i62.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i61.D
// Type: Node_reg
BEGIN dataInBuf_i0_i61.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i61.Q  	3
Fanin Node      	dataInBuf_i0_i53.Q  	3
END

// Signal Name: dataInBuf_i0_i61.C
// Type: Node_reg
BEGIN dataInBuf_i0_i61.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i61.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i61.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i58.D
// Type: Node_reg
BEGIN dataInBuf_i0_i58.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i58.Q  	3
Fanin Node      	dataInBuf_i0_i50.Q  	4
END

// Signal Name: dataInBuf_i0_i58.C
// Type: Node_reg
BEGIN dataInBuf_i0_i58.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i58.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i58.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i57.D
// Type: Node_reg
BEGIN dataInBuf_i0_i57.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i57.Q  	4
Fanin Node      	dataInBuf_i0_i49.Q  	3
END

// Signal Name: dataInBuf_i0_i57.C
// Type: Node_reg
BEGIN dataInBuf_i0_i57.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i57.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i57.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i56.D
// Type: Node_reg
BEGIN dataInBuf_i0_i56.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i56.Q  	4
Fanin Node      	dataInBuf_i0_i48.Q  	3
END

// Signal Name: dataInBuf_i0_i56.C
// Type: Node_reg
BEGIN dataInBuf_i0_i56.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i56.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i56.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i54.D
// Type: Node_reg
BEGIN dataInBuf_i0_i54.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i54.Q  	4
Fanin Node      	dataInBuf_i0_i46.Q  	4
END

// Signal Name: dataInBuf_i0_i54.C
// Type: Node_reg
BEGIN dataInBuf_i0_i54.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i54.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i54.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: n5996
// Type: Node
BEGIN n5996
Fanin Number		17
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	cnt_172__i16.Q      	4
Fanin Node      	cnt_172__i15.Q      	3
Fanin Node      	cnt_172__i14.Q      	2
Fanin Node      	cnt_172__i13.Q      	1
Fanin Node      	cnt_172__i12.Q      	4
Fanin Node      	cnt_172__i11.Q      	3
Fanin Node      	cnt_172__i10.Q      	2
Fanin Node      	cnt_172__i9.Q       	1
Fanin Node      	cnt_172__i8.Q       	4
Fanin Node      	cnt_172__i7.Q       	3
Fanin Node      	cnt_172__i6.Q       	2
Fanin Node      	cnt_172__i5.Q       	1
Fanin Node      	cnt_172__i4.Q       	1
Fanin Node      	cnt_172__i3.Q       	4
Fanin Node      	cnt_172__i2.Q       	3
Fanin Node      	cnt_172__i1.Q       	2
Fanin Node      	cnt_172__i0.Q       	1
END

// Signal Name: dataInBuf_i0_i53.D
// Type: Node_reg
BEGIN dataInBuf_i0_i53.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i53.Q  	3
Fanin Node      	dataInBuf_i0_i45.Q  	3
END

// Signal Name: dataInBuf_i0_i53.C
// Type: Node_reg
BEGIN dataInBuf_i0_i53.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i53.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i53.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i50.D
// Type: Node_reg
BEGIN dataInBuf_i0_i50.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i50.Q  	4
Fanin Node      	dataInBuf_i0_i42.Q  	4
END

// Signal Name: dataInBuf_i0_i50.C
// Type: Node_reg
BEGIN dataInBuf_i0_i50.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i50.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i50.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i49.D
// Type: Node_reg
BEGIN dataInBuf_i0_i49.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i49.Q  	3
Fanin Node      	dataInBuf_i0_i41.Q  	3
END

// Signal Name: dataInBuf_i0_i49.C
// Type: Node_reg
BEGIN dataInBuf_i0_i49.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i49.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i49.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i48.D
// Type: Node_reg
BEGIN dataInBuf_i0_i48.D
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i48.Q  	3
END

// Signal Name: dataInBuf_i0_i48.C
// Type: Node_reg
BEGIN dataInBuf_i0_i48.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i48.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i48.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i46.D
// Type: Node_reg
BEGIN dataInBuf_i0_i46.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i46.Q  	4
Fanin Node      	dataInBuf_i0_i38.Q  	3
END

// Signal Name: dataInBuf_i0_i46.C
// Type: Node_reg
BEGIN dataInBuf_i0_i46.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i46.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i46.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i45.D
// Type: Node_reg
BEGIN dataInBuf_i0_i45.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i45.Q  	3
Fanin Node      	dataInBuf_i0_i37.Q  	3
END

// Signal Name: dataInBuf_i0_i45.C
// Type: Node_reg
BEGIN dataInBuf_i0_i45.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i45.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i45.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i42.D
// Type: Node_reg
BEGIN dataInBuf_i0_i42.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i42.Q  	4
Fanin Node      	dataInBuf_i0_i34.Q  	3
END

// Signal Name: dataInBuf_i0_i42.C
// Type: Node_reg
BEGIN dataInBuf_i0_i42.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i42.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i42.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i41.D
// Type: Node_reg
BEGIN dataInBuf_i0_i41.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i41.Q  	3
Fanin Node      	dataInBuf_i0_i33.Q  	3
END

// Signal Name: dataInBuf_i0_i41.C
// Type: Node_reg
BEGIN dataInBuf_i0_i41.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i41.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i41.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i38.D
// Type: Node_reg
BEGIN dataInBuf_i0_i38.D
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i38.Q  	3
END

// Signal Name: dataInBuf_i0_i38.C
// Type: Node_reg
BEGIN dataInBuf_i0_i38.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i38.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i38.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i37.D
// Type: Node_reg
BEGIN dataInBuf_i0_i37.D
Fanin Number		5
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	dataInBuf_i0_i37.Q  	3
Fanin Node      	dataInBuf_i0_i29.Q  	4
END

// Signal Name: dataInBuf_i0_i37.C
// Type: Node_reg
BEGIN dataInBuf_i0_i37.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i37.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i37.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i34.D
// Type: Node_reg
BEGIN dataInBuf_i0_i34.D
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i34.Q  	3
END

// Signal Name: dataInBuf_i0_i34.C
// Type: Node_reg
BEGIN dataInBuf_i0_i34.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i34.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i34.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i33.D
// Type: Node_reg
BEGIN dataInBuf_i0_i33.D
Fanin Number		9
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		1
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
Fanin Node      	dataInBuf_i0_i33.Q  	3
END

// Signal Name: dataInBuf_i0_i33.C
// Type: Node_reg
BEGIN dataInBuf_i0_i33.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i33.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i33.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i29.D
// Type: Node_reg
BEGIN dataInBuf_i0_i29.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i29.Q  	4
Fanin Node      	dataInBuf_i0_i21.Q  	4
END

// Signal Name: dataInBuf_i0_i29.C
// Type: Node_reg
BEGIN dataInBuf_i0_i29.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i29.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i29.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i21.D
// Type: Node_reg
BEGIN dataInBuf_i0_i21.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i21.Q  	4
Fanin Node      	dataInBuf_i0_i13.Q  	4
END

// Signal Name: dataInBuf_i0_i21.C
// Type: Node_reg
BEGIN dataInBuf_i0_i21.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i21.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i21.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: dataInBuf_i0_i13.D
// Type: Node_reg
BEGIN dataInBuf_i0_i13.D
Fanin Number		6
Pterm Number		4
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5.Q   	3
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	lcdRs_N_618.BLIF    	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dataInBuf_i0_i13.Q  	4
END

// Signal Name: dataInBuf_i0_i13.C
// Type: Node_reg
BEGIN dataInBuf_i0_i13.C
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Output    	ledEN.Q             	2
END

// Signal Name: dataInBuf_i0_i13.CE-
// Type: Node_reg
BEGIN dataInBuf_i0_i13.CE
Fanin Number		1
Pterm Number		1
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		2
Fanin Node      	dataInBuf_i0_i5_0.BLIF	3
END

// Signal Name: lcdD_4__0
// Type: Node
BEGIN lcdD_4__0
Fanin Number		8
Pterm Number		2
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: dataInBuf_i0_i5_0
// Type: Node
BEGIN dataInBuf_i0_i5_0
Fanin Number		10
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Input     	reset.BLIF          	0
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	state_FSM_i7.Q      	1
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Signal Name: dispCount_i0_i5_0
// Type: Node
BEGIN dispCount_i0_i5_0
Fanin Number		8
Pterm Number		3
Fanin per Macrocell	N/A
Cluster PT		N/A
Logic Levels		N/A
Fanin Node      	state_FSM_i1.Q      	4
Fanin Node      	state_FSM_i2.Q      	2
Fanin Node      	dispCount_i0_i5.Q   	4
Fanin Node      	dispCount_i0_i4.Q   	5
Fanin Node      	dispCount_i0_i3.Q   	5
Fanin Node      	dispCount_i0_i2.Q   	5
Fanin Node      	dispCount_i0_i1.Q   	4
Fanin Node      	dispCount_i0_i0.Q   	5
END

// Design 'lcd1602' used clock signal list:
CLOCK	clk_50m

