// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        impop_data1_dout,
        impop_data1_num_data_valid,
        impop_data1_fifo_cap,
        impop_data1_empty_n,
        impop_data1_read,
        p_read,
        p_read1,
        ltm_in_data242_din,
        ltm_in_data242_num_data_valid,
        ltm_in_data242_fifo_cap,
        ltm_in_data242_full_n,
        ltm_in_data242_write,
        hist_0_address0,
        hist_0_ce0,
        hist_0_q0,
        hist_1_address0,
        hist_1_ce0,
        hist_1_q0,
        hist_2_address0,
        hist_2_ce0,
        hist_2_q0,
        p
);

parameter    ap_ST_fsm_state1 = 126'd1;
parameter    ap_ST_fsm_state2 = 126'd2;
parameter    ap_ST_fsm_state3 = 126'd4;
parameter    ap_ST_fsm_state4 = 126'd8;
parameter    ap_ST_fsm_state5 = 126'd16;
parameter    ap_ST_fsm_state6 = 126'd32;
parameter    ap_ST_fsm_state7 = 126'd64;
parameter    ap_ST_fsm_state8 = 126'd128;
parameter    ap_ST_fsm_state9 = 126'd256;
parameter    ap_ST_fsm_state10 = 126'd512;
parameter    ap_ST_fsm_state11 = 126'd1024;
parameter    ap_ST_fsm_state12 = 126'd2048;
parameter    ap_ST_fsm_state13 = 126'd4096;
parameter    ap_ST_fsm_state14 = 126'd8192;
parameter    ap_ST_fsm_state15 = 126'd16384;
parameter    ap_ST_fsm_state16 = 126'd32768;
parameter    ap_ST_fsm_state17 = 126'd65536;
parameter    ap_ST_fsm_state18 = 126'd131072;
parameter    ap_ST_fsm_state19 = 126'd262144;
parameter    ap_ST_fsm_state20 = 126'd524288;
parameter    ap_ST_fsm_state21 = 126'd1048576;
parameter    ap_ST_fsm_state22 = 126'd2097152;
parameter    ap_ST_fsm_state23 = 126'd4194304;
parameter    ap_ST_fsm_state24 = 126'd8388608;
parameter    ap_ST_fsm_state25 = 126'd16777216;
parameter    ap_ST_fsm_state26 = 126'd33554432;
parameter    ap_ST_fsm_state27 = 126'd67108864;
parameter    ap_ST_fsm_state28 = 126'd134217728;
parameter    ap_ST_fsm_state29 = 126'd268435456;
parameter    ap_ST_fsm_state30 = 126'd536870912;
parameter    ap_ST_fsm_state31 = 126'd1073741824;
parameter    ap_ST_fsm_state32 = 126'd2147483648;
parameter    ap_ST_fsm_state33 = 126'd4294967296;
parameter    ap_ST_fsm_state34 = 126'd8589934592;
parameter    ap_ST_fsm_state35 = 126'd17179869184;
parameter    ap_ST_fsm_state36 = 126'd34359738368;
parameter    ap_ST_fsm_state37 = 126'd68719476736;
parameter    ap_ST_fsm_state38 = 126'd137438953472;
parameter    ap_ST_fsm_state39 = 126'd274877906944;
parameter    ap_ST_fsm_state40 = 126'd549755813888;
parameter    ap_ST_fsm_state41 = 126'd1099511627776;
parameter    ap_ST_fsm_state42 = 126'd2199023255552;
parameter    ap_ST_fsm_state43 = 126'd4398046511104;
parameter    ap_ST_fsm_state44 = 126'd8796093022208;
parameter    ap_ST_fsm_state45 = 126'd17592186044416;
parameter    ap_ST_fsm_state46 = 126'd35184372088832;
parameter    ap_ST_fsm_state47 = 126'd70368744177664;
parameter    ap_ST_fsm_state48 = 126'd140737488355328;
parameter    ap_ST_fsm_state49 = 126'd281474976710656;
parameter    ap_ST_fsm_state50 = 126'd562949953421312;
parameter    ap_ST_fsm_state51 = 126'd1125899906842624;
parameter    ap_ST_fsm_state52 = 126'd2251799813685248;
parameter    ap_ST_fsm_state53 = 126'd4503599627370496;
parameter    ap_ST_fsm_state54 = 126'd9007199254740992;
parameter    ap_ST_fsm_state55 = 126'd18014398509481984;
parameter    ap_ST_fsm_state56 = 126'd36028797018963968;
parameter    ap_ST_fsm_state57 = 126'd72057594037927936;
parameter    ap_ST_fsm_state58 = 126'd144115188075855872;
parameter    ap_ST_fsm_state59 = 126'd288230376151711744;
parameter    ap_ST_fsm_state60 = 126'd576460752303423488;
parameter    ap_ST_fsm_state61 = 126'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 126'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 126'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 126'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 126'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 126'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 126'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 126'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 126'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 126'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 126'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 126'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 126'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 126'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 126'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 126'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 126'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 126'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 126'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 126'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 126'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 126'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 126'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 126'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 126'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 126'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 126'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 126'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 126'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 126'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 126'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 126'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 126'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 126'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 126'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 126'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 126'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 126'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 126'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 126'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 126'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 126'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 126'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 126'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 126'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 126'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 126'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 126'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 126'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 126'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 126'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 126'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 126'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 126'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 126'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 126'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 126'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 126'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 126'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 126'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 126'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 126'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 126'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 126'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 126'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 126'd42535295865117307932921825928971026432;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [29:0] impop_data1_dout;
input  [1:0] impop_data1_num_data_valid;
input  [1:0] impop_data1_fifo_cap;
input   impop_data1_empty_n;
output   impop_data1_read;
input  [10:0] p_read;
input  [10:0] p_read1;
output  [29:0] ltm_in_data242_din;
input  [1:0] ltm_in_data242_num_data_valid;
input  [1:0] ltm_in_data242_fifo_cap;
input   ltm_in_data242_full_n;
output   ltm_in_data242_write;
output  [9:0] hist_0_address0;
output   hist_0_ce0;
input  [31:0] hist_0_q0;
output  [9:0] hist_1_address0;
output   hist_1_ce0;
input  [31:0] hist_1_q0;
output  [9:0] hist_2_address0;
output   hist_2_ce0;
input  [31:0] hist_2_q0;
input  [31:0] p;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg impop_data1_read;
reg ltm_in_data242_write;
reg[9:0] hist_0_address0;
reg hist_0_ce0;
reg[9:0] hist_1_address0;
reg hist_1_ce0;
reg[9:0] hist_2_address0;
reg hist_2_ce0;

(* fsm_encoding = "none" *) reg   [125:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [62:0] trunc_ln590_fu_406_p1;
reg   [62:0] trunc_ln590_reg_1024;
wire    ap_CS_fsm_state2;
reg   [0:0] p_Result_17_reg_1029;
reg   [10:0] exp_tmp_reg_1034;
wire   [51:0] trunc_ln600_fu_428_p1;
reg   [51:0] trunc_ln600_reg_1039;
wire    ap_CS_fsm_state3;
wire   [53:0] man_V_2_fu_460_p3;
reg   [53:0] man_V_2_reg_1064;
wire   [0:0] icmp_ln606_fu_467_p2;
reg   [0:0] icmp_ln606_reg_1069;
wire  signed [11:0] sh_amt_fu_496_p3;
reg  signed [11:0] sh_amt_reg_1075;
wire   [0:0] icmp_ln617_fu_504_p2;
reg   [0:0] icmp_ln617_reg_1082;
wire   [17:0] trunc_ln618_fu_510_p1;
reg   [17:0] trunc_ln618_reg_1087;
wire   [0:0] and_ln616_fu_526_p2;
reg   [0:0] and_ln616_reg_1093;
wire  signed [31:0] sext_ln616_fu_532_p1;
reg  signed [31:0] sext_ln616_reg_1098;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln620_fu_535_p2;
reg   [0:0] icmp_ln620_reg_1103;
wire   [17:0] select_ln617_fu_572_p3;
reg   [17:0] select_ln617_reg_1108;
wire  signed [17:0] s2_V_fu_623_p3;
reg  signed [17:0] s2_V_reg_1113;
wire    ap_CS_fsm_state5;
wire   [21:0] grp_fu_920_p2;
reg   [21:0] total_reg_1119;
wire    ap_CS_fsm_state6;
wire   [20:0] ret_V_54_fu_633_p2;
reg   [20:0] ret_V_54_reg_1126;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
wire   [42:0] grp_fu_645_p2;
reg   [42:0] r_V_24_reg_1151;
wire    ap_CS_fsm_state10;
wire  signed [39:0] grp_fu_926_p2;
reg  signed [39:0] r_V_reg_1156;
wire    ap_CS_fsm_state11;
reg   [0:0] tmp_65_reg_1162;
wire    ap_CS_fsm_state12;
wire   [0:0] p_Result_s_fu_682_p2;
reg   [0:0] p_Result_s_reg_1178;
wire   [80:0] grp_fu_676_p2;
reg   [80:0] mul_ln1349_reg_1183;
wire    ap_CS_fsm_state13;
reg   [33:0] tmp_67_reg_1188;
wire  signed [39:0] sext_ln1349_5_fu_716_p1;
reg  signed [39:0] sext_ln1349_5_reg_1193;
wire    ap_CS_fsm_state14;
wire   [39:0] sub_ln1349_1_fu_726_p2;
reg   [39:0] sub_ln1349_1_reg_1198;
wire   [26:0] ret_V_53_fu_775_p3;
reg   [26:0] ret_V_53_reg_1203;
wire    ap_CS_fsm_state15;
wire   [28:0] zext_ln1029_fu_792_p1;
reg   [28:0] zext_ln1029_reg_1208;
reg   [1:0] j_5_reg_1213;
wire    ap_CS_fsm_state16;
wire   [17:0] sub_ln859_1_fu_823_p2;
reg  signed [17:0] sub_ln859_1_reg_1222;
wire   [0:0] icmp_ln303_fu_800_p2;
wire   [17:0] sub_ln859_2_fu_829_p2;
reg  signed [17:0] sub_ln859_2_reg_1227;
wire   [0:0] icmp_ln1700_fu_835_p2;
reg   [0:0] icmp_ln1700_reg_1232;
reg   [17:0] p_load90_reg_1241;
wire    ap_CS_fsm_state17;
reg   [17:0] p_load84_reg_1246;
reg   [17:0] p_load77_reg_1251;
wire   [0:0] icmp_ln1700_1_fu_856_p2;
reg   [0:0] icmp_ln1700_1_reg_1256;
wire    ap_CS_fsm_state54;
wire   [0:0] icmp_ln1700_2_fu_876_p2;
reg   [0:0] icmp_ln1700_2_reg_1265;
wire    ap_CS_fsm_state89;
reg   [17:0] p_load87_reg_1284;
wire    ap_CS_fsm_state125;
wire   [0:0] icmp_ln371_fu_904_p2;
reg   [17:0] p_load80_reg_1289;
reg   [17:0] p_load_reg_1294;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_start;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_done;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_idle;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_ready;
wire   [9:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_0_address0;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_0_ce0;
wire   [9:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_1_address0;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_1_ce0;
wire   [9:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_2_address0;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_2_ce0;
wire   [17:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_o;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_o_ap_vld;
wire   [17:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_4_o;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_4_o_ap_vld;
wire   [17:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_3_o;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_3_o_ap_vld;
wire   [17:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out_ap_vld;
wire   [17:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out1;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out1_ap_vld;
wire   [17:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out2;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out2_ap_vld;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_start;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_done;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_idle;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_ready;
wire   [9:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_0_address0;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_0_ce0;
wire   [9:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_1_address0;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_1_ce0;
wire   [9:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_2_address0;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_2_ce0;
wire   [17:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_o;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_o_ap_vld;
wire   [17:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_4_o;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_4_o_ap_vld;
wire   [17:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_3_o;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_3_o_ap_vld;
wire   [17:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out_ap_vld;
wire   [17:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out1;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out1_ap_vld;
wire   [17:0] grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out2;
wire    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out2_ap_vld;
wire    grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_start;
wire    grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_done;
wire    grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_idle;
wire    grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_ready;
wire    grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_impop_data1_read;
wire   [29:0] grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ltm_in_data242_din;
wire    grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ltm_in_data242_write;
wire   [25:0] inv_val_V_fu_851_p1;
reg   [25:0] inv_val_V_1_reg_218;
wire   [25:0] inv_val_V_2_fu_871_p1;
reg   [25:0] inv_val_V_3_reg_230;
wire   [25:0] inv_val_V_4_fu_891_p1;
reg   [25:0] inv_val_V_5_reg_242;
wire    ap_CS_fsm_state124;
reg    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_start_reg;
reg   [17:0] minValue_V_fu_172;
reg   [17:0] minValue_V_5_fu_180;
reg   [17:0] minValue_V_4_fu_176;
reg   [17:0] empty_293_fu_168;
reg   [17:0] empty_291_fu_160;
reg   [17:0] empty_289_fu_152;
reg    grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_start_reg;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
reg   [17:0] maxValue_V_fu_184;
reg   [17:0] maxValue_V_9_fu_192;
reg   [17:0] maxValue_V_8_fu_188;
reg   [17:0] empty_292_fu_164;
reg   [17:0] empty_290_fu_156;
reg   [17:0] empty_fu_148;
reg    grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_start_reg;
wire    ap_CS_fsm_state126;
reg   [1:0] j_fu_144;
wire   [1:0] add_ln303_fu_806_p2;
reg   [10:0] row_V_fu_196;
wire   [10:0] row_V_4_fu_909_p2;
wire   [63:0] grp_fu_312_p1;
wire   [63:0] ireg_fu_402_p1;
wire   [52:0] p_Result_18_fu_443_p3;
wire   [53:0] zext_ln604_fu_450_p1;
wire   [53:0] man_V_1_fu_454_p2;
wire   [11:0] zext_ln501_fu_440_p1;
wire   [11:0] F2_fu_472_p2;
wire   [0:0] icmp_ln616_fu_478_p2;
wire   [11:0] add_ln616_fu_484_p2;
wire   [11:0] sub_ln616_fu_490_p2;
wire   [0:0] or_ln617_fu_514_p2;
wire   [0:0] xor_ln617_fu_520_p2;
wire   [17:0] sext_ln616cast_fu_545_p1;
wire   [0:0] icmp_ln638_fu_540_p2;
wire   [17:0] shl_ln639_fu_549_p2;
wire   [0:0] xor_ln606_fu_562_p2;
wire   [0:0] and_ln617_fu_567_p2;
wire   [17:0] select_ln638_fu_554_p3;
wire   [53:0] zext_ln621_fu_579_p1;
wire   [53:0] ashr_ln621_fu_582_p2;
wire   [31:0] bitcast_ln768_fu_591_p1;
wire   [0:0] tmp_fu_594_p3;
wire   [17:0] trunc_ln621_fu_587_p1;
wire   [17:0] select_ln623_fu_602_p3;
wire   [17:0] select_ln620_fu_610_p3;
wire   [17:0] select_ln616_fu_617_p3;
wire  signed [20:0] sext_ln1394_fu_630_p1;
wire   [21:0] grp_fu_645_p0;
wire   [20:0] grp_fu_645_p1;
wire   [42:0] grp_fu_667_p0;
wire   [44:0] grp_fu_667_p1;
wire   [41:0] grp_fu_676_p1;
wire   [80:0] sub_ln1349_fu_697_p2;
wire   [33:0] tmp_66_fu_702_p4;
wire  signed [39:0] sext_ln1349_4_fu_712_p1;
wire   [39:0] select_ln1349_fu_719_p3;
wire   [39:0] select_ln1349_1_fu_732_p3;
wire   [25:0] tmp_s_fu_737_p4;
wire   [13:0] trunc_ln1049_fu_751_p1;
wire  signed [26:0] sext_ln1048_fu_747_p1;
wire   [0:0] icmp_ln1049_fu_755_p2;
wire   [26:0] ret_V_fu_761_p2;
wire   [26:0] select_ln1048_fu_767_p3;
wire   [86:0] grp_fu_667_p2;
wire   [22:0] tmp_68_fu_782_p4;
wire  signed [17:0] sub_ln859_fu_817_p2;
wire   [25:0] grp_fu_845_p2;
wire   [25:0] grp_fu_865_p2;
wire   [25:0] grp_fu_885_p2;
wire   [10:0] grp_fu_920_p0;
wire   [10:0] grp_fu_920_p1;
wire   [21:0] grp_fu_926_p0;
reg    grp_fu_845_ap_start;
wire    grp_fu_845_ap_done;
reg    grp_fu_865_ap_start;
wire    grp_fu_865_ap_done;
reg    grp_fu_885_ap_start;
wire    grp_fu_885_ap_done;
reg   [125:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
reg    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
reg    ap_ST_fsm_state126_blk;
wire   [42:0] grp_fu_645_p00;
wire   [42:0] grp_fu_645_p10;
wire   [86:0] grp_fu_667_p00;
wire   [21:0] grp_fu_920_p00;
wire   [21:0] grp_fu_920_p10;
wire   [39:0] grp_fu_926_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 126'd1;
#0 grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_start_reg = 1'b0;
#0 grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_start_reg = 1'b0;
#0 grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_start_reg = 1'b0;
end

ISPPipeline_accel_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3 grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_start),
    .ap_done(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_done),
    .ap_idle(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_idle),
    .ap_ready(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_ready),
    .hist_0_address0(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_0_address0),
    .hist_0_ce0(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_0_ce0),
    .hist_0_q0(hist_0_q0),
    .hist_1_address0(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_1_address0),
    .hist_1_ce0(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_1_ce0),
    .hist_1_q0(hist_1_q0),
    .hist_2_address0(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_2_address0),
    .hist_2_ce0(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_2_ce0),
    .hist_2_q0(hist_2_q0),
    .j(j_5_reg_1213),
    .conv_i_i1584(ret_V_53_reg_1203),
    .minValue_V_i(minValue_V_fu_172),
    .minValue_V_o(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_o),
    .minValue_V_o_ap_vld(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_o_ap_vld),
    .minValue_V_4_i(minValue_V_5_fu_180),
    .minValue_V_4_o(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_4_o),
    .minValue_V_4_o_ap_vld(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_4_o_ap_vld),
    .minValue_V_3_i(minValue_V_4_fu_176),
    .minValue_V_3_o(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_3_o),
    .minValue_V_3_o_ap_vld(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_3_o_ap_vld),
    .p_out(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out),
    .p_out_ap_vld(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out_ap_vld),
    .p_out1(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out1),
    .p_out1_ap_vld(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out1_ap_vld),
    .p_out2(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out2),
    .p_out2_ap_vld(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out2_ap_vld)
);

ISPPipeline_accel_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4 grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_start),
    .ap_done(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_done),
    .ap_idle(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_idle),
    .ap_ready(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_ready),
    .empty_98(p_load77_reg_1251),
    .empty_99(p_load84_reg_1246),
    .empty(p_load90_reg_1241),
    .zext_ln285(total_reg_1119),
    .hist_0_address0(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_0_address0),
    .hist_0_ce0(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_0_ce0),
    .hist_0_q0(hist_0_q0),
    .hist_1_address0(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_1_address0),
    .hist_1_ce0(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_1_ce0),
    .hist_1_q0(hist_1_q0),
    .hist_2_address0(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_2_address0),
    .hist_2_ce0(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_2_ce0),
    .hist_2_q0(hist_2_q0),
    .j(j_5_reg_1213),
    .conv_i_i1466(zext_ln1029_reg_1208),
    .maxValue_V_i(maxValue_V_fu_184),
    .maxValue_V_o(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_o),
    .maxValue_V_o_ap_vld(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_o_ap_vld),
    .maxValue_V_4_i(maxValue_V_9_fu_192),
    .maxValue_V_4_o(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_4_o),
    .maxValue_V_4_o_ap_vld(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_4_o_ap_vld),
    .maxValue_V_3_i(maxValue_V_8_fu_188),
    .maxValue_V_3_o(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_3_o),
    .maxValue_V_3_o_ap_vld(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_3_o_ap_vld),
    .p_out(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out),
    .p_out_ap_vld(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out_ap_vld),
    .p_out1(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out1),
    .p_out1_ap_vld(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out1_ap_vld),
    .p_out2(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out2),
    .p_out2_ap_vld(grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out2_ap_vld)
);

ISPPipeline_accel_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1 grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_start),
    .ap_done(grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_done),
    .ap_idle(grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_idle),
    .ap_ready(grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_ready),
    .impop_data1_dout(impop_data1_dout),
    .impop_data1_num_data_valid(2'd0),
    .impop_data1_fifo_cap(2'd0),
    .impop_data1_empty_n(impop_data1_empty_n),
    .impop_data1_read(grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_impop_data1_read),
    .ltm_in_data242_din(grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ltm_in_data242_din),
    .ltm_in_data242_num_data_valid(2'd0),
    .ltm_in_data242_fifo_cap(2'd0),
    .ltm_in_data242_full_n(ltm_in_data242_full_n),
    .ltm_in_data242_write(grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ltm_in_data242_write),
    .p_read1(p_read1),
    .empty_100(p_load87_reg_1284),
    .conv7_i184(inv_val_V_1_reg_218),
    .empty_101(p_load80_reg_1289),
    .conv7_i184_1(inv_val_V_3_reg_230),
    .empty(p_load_reg_1294),
    .conv7_i184_2(inv_val_V_5_reg_242)
);

ISPPipeline_accel_fpext_32ns_64_2_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
fpext_32ns_64_2_no_dsp_1_U307(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p),
    .ce(1'b1),
    .dout(grp_fu_312_p1)
);

ISPPipeline_accel_mul_22ns_21ns_43_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 43 ))
mul_22ns_21ns_43_4_1_U308(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_645_p0),
    .din1(grp_fu_645_p1),
    .ce(1'b1),
    .dout(grp_fu_645_p2)
);

ISPPipeline_accel_mul_43ns_45ns_87_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 43 ),
    .din1_WIDTH( 45 ),
    .dout_WIDTH( 87 ))
mul_43ns_45ns_87_5_1_U309(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_667_p0),
    .din1(grp_fu_667_p1),
    .ce(1'b1),
    .dout(grp_fu_667_p2)
);

ISPPipeline_accel_mul_40s_42ns_81_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 40 ),
    .din1_WIDTH( 42 ),
    .dout_WIDTH( 81 ))
mul_40s_42ns_81_2_1_U310(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(r_V_reg_1156),
    .din1(grp_fu_676_p1),
    .ce(1'b1),
    .dout(grp_fu_676_p2)
);

ISPPipeline_accel_sdiv_32ns_18s_26_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
sdiv_32ns_18s_26_36_seq_1_U311(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_845_ap_start),
    .done(grp_fu_845_ap_done),
    .din0(32'd1073741824),
    .din1(sub_ln859_fu_817_p2),
    .ce(1'b1),
    .dout(grp_fu_845_p2)
);

ISPPipeline_accel_sdiv_32ns_18s_26_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
sdiv_32ns_18s_26_36_seq_1_U312(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_865_ap_start),
    .done(grp_fu_865_ap_done),
    .din0(32'd1073741824),
    .din1(sub_ln859_1_reg_1222),
    .ce(1'b1),
    .dout(grp_fu_865_p2)
);

ISPPipeline_accel_sdiv_32ns_18s_26_36_seq_1 #(
    .ID( 1 ),
    .NUM_STAGE( 36 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 26 ))
sdiv_32ns_18s_26_36_seq_1_U313(
    .clk(ap_clk),
    .reset(ap_rst),
    .start(grp_fu_885_ap_start),
    .done(grp_fu_885_ap_done),
    .din0(32'd1073741824),
    .din1(sub_ln859_2_reg_1227),
    .ce(1'b1),
    .dout(grp_fu_885_p2)
);

ISPPipeline_accel_mul_mul_11ns_11ns_22_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .dout_WIDTH( 22 ))
mul_mul_11ns_11ns_22_4_1_U314(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_920_p0),
    .din1(grp_fu_920_p1),
    .ce(1'b1),
    .dout(grp_fu_920_p2)
);

ISPPipeline_accel_mul_mul_22ns_18s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 18 ),
    .dout_WIDTH( 40 ))
mul_mul_22ns_18s_40_4_1_U315(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_926_p0),
    .din1(s2_V_reg_1113),
    .ce(1'b1),
    .dout(grp_fu_926_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln371_fu_904_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state125))) begin
            grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_start_reg <= 1'b1;
        end else if ((grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_ready == 1'b1)) begin
            grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln303_fu_800_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
            grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_start_reg <= 1'b1;
        end else if ((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_ready == 1'b1)) begin
            grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state18)) begin
            grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_start_reg <= 1'b1;
        end else if ((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_ready == 1'b1)) begin
            grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_289_fu_152 <= 18'd262112;
    end else if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        empty_289_fu_152 <= grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_290_fu_156 <= 18'd65504;
    end else if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        empty_290_fu_156 <= grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_291_fu_160 <= 18'd262112;
    end else if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out1_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        empty_291_fu_160 <= grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_292_fu_164 <= 18'd65504;
    end else if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        empty_292_fu_164 <= grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_293_fu_168 <= 18'd262112;
    end else if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        empty_293_fu_168 <= grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_p_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        empty_fu_148 <= 18'd65504;
    end else if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out2_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        empty_fu_148 <= grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_p_out2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        j_fu_144 <= 2'd0;
    end else if (((icmp_ln303_fu_800_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16))) begin
        j_fu_144 <= add_ln303_fu_806_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        maxValue_V_8_fu_188 <= 18'd65504;
    end else if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        maxValue_V_8_fu_188 <= grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        maxValue_V_9_fu_192 <= 18'd65504;
    end else if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        maxValue_V_9_fu_192 <= grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_4_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        maxValue_V_fu_184 <= 18'd65504;
    end else if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
        maxValue_V_fu_184 <= grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_maxValue_V_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        minValue_V_4_fu_176 <= 18'd262112;
    end else if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        minValue_V_4_fu_176 <= grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        minValue_V_5_fu_180 <= 18'd262112;
    end else if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        minValue_V_5_fu_180 <= grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_4_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        minValue_V_fu_172 <= 18'd262112;
    end else if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
        minValue_V_fu_172 <= grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_minValue_V_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state124)) begin
        row_V_fu_196 <= 11'd0;
    end else if (((icmp_ln371_fu_904_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state125))) begin
        row_V_fu_196 <= row_V_4_fu_909_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        and_ln616_reg_1093 <= and_ln616_fu_526_p2;
        icmp_ln606_reg_1069 <= icmp_ln606_fu_467_p2;
        icmp_ln617_reg_1082 <= icmp_ln617_fu_504_p2;
        man_V_2_reg_1064 <= man_V_2_fu_460_p3;
        sh_amt_reg_1075 <= sh_amt_fu_496_p3;
        trunc_ln618_reg_1087 <= trunc_ln618_fu_510_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        exp_tmp_reg_1034 <= {{ireg_fu_402_p1[62:52]}};
        p_Result_17_reg_1029 <= ireg_fu_402_p1[32'd63];
        trunc_ln590_reg_1024 <= trunc_ln590_fu_406_p1;
        trunc_ln600_reg_1039 <= trunc_ln600_fu_428_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        icmp_ln1700_1_reg_1256 <= icmp_ln1700_1_fu_856_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        icmp_ln1700_2_reg_1265 <= icmp_ln1700_2_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln303_fu_800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        icmp_ln1700_reg_1232 <= icmp_ln1700_fu_835_p2;
        sub_ln859_1_reg_1222 <= sub_ln859_1_fu_823_p2;
        sub_ln859_2_reg_1227 <= sub_ln859_2_fu_829_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln616_reg_1093) & (icmp_ln606_reg_1069 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        icmp_ln620_reg_1103 <= icmp_ln620_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1700_reg_1232 == 1'd0) & (1'b1 == ap_CS_fsm_state54))) begin
        inv_val_V_1_reg_218 <= inv_val_V_fu_851_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1700_1_reg_1256 == 1'd0) & (1'b1 == ap_CS_fsm_state89))) begin
        inv_val_V_3_reg_230 <= inv_val_V_2_fu_871_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1700_2_reg_1265 == 1'd0) & (1'b1 == ap_CS_fsm_state124))) begin
        inv_val_V_5_reg_242 <= inv_val_V_4_fu_891_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        j_5_reg_1213 <= j_fu_144;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        mul_ln1349_reg_1183 <= grp_fu_676_p2;
        tmp_67_reg_1188 <= {{grp_fu_676_p2[80:47]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_Result_s_reg_1178 <= p_Result_s_fu_682_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        p_load77_reg_1251 <= empty_292_fu_164;
        p_load84_reg_1246 <= empty_290_fu_156;
        p_load90_reg_1241 <= empty_fu_148;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln371_fu_904_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state125))) begin
        p_load80_reg_1289 <= empty_291_fu_160;
        p_load87_reg_1284 <= empty_289_fu_152;
        p_load_reg_1294 <= empty_293_fu_168;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        r_V_24_reg_1151 <= grp_fu_645_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        r_V_reg_1156 <= grp_fu_926_p2;
        tmp_65_reg_1162 <= grp_fu_926_p2[32'd39];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        ret_V_53_reg_1203 <= ret_V_53_fu_775_p3;
        zext_ln1029_reg_1208[22 : 0] <= zext_ln1029_fu_792_p1[22 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ret_V_54_reg_1126 <= ret_V_54_fu_633_p2;
        total_reg_1119 <= grp_fu_920_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        s2_V_reg_1113 <= s2_V_fu_623_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln616_reg_1093) & (icmp_ln606_reg_1069 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        select_ln617_reg_1108 <= select_ln617_fu_572_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        sext_ln1349_5_reg_1193 <= sext_ln1349_5_fu_716_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln606_reg_1069 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        sext_ln616_reg_1098 <= sext_ln616_fu_532_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_65_reg_1162 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        sub_ln1349_1_reg_1198 <= sub_ln1349_1_fu_726_p2;
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

always @ (*) begin
    if ((grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_done == 1'b0)) begin
        ap_ST_fsm_state126_blk = 1'b1;
    end else begin
        ap_ST_fsm_state126_blk = 1'b0;
    end
end

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

always @ (*) begin
    if ((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_done == 1'b0)) begin
        ap_ST_fsm_state17_blk = 1'b1;
    end else begin
        ap_ST_fsm_state17_blk = 1'b0;
    end
end

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln371_fu_904_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state125)) | ((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln371_fu_904_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state125))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1700_fu_835_p2 == 1'd0) & (icmp_ln303_fu_800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
        grp_fu_845_ap_start = 1'b1;
    end else begin
        grp_fu_845_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1700_1_fu_856_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state54))) begin
        grp_fu_865_ap_start = 1'b1;
    end else begin
        grp_fu_865_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln1700_2_fu_876_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state89))) begin
        grp_fu_885_ap_start = 1'b1;
    end else begin
        grp_fu_885_ap_start = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        hist_0_address0 = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_0_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        hist_0_address0 = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_0_address0;
    end else begin
        hist_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        hist_0_ce0 = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_0_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        hist_0_ce0 = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_0_ce0;
    end else begin
        hist_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        hist_1_address0 = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        hist_1_address0 = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_1_address0;
    end else begin
        hist_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        hist_1_ce0 = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        hist_1_ce0 = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_1_ce0;
    end else begin
        hist_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        hist_2_address0 = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        hist_2_address0 = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_2_address0;
    end else begin
        hist_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        hist_2_ce0 = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_hist_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        hist_2_ce0 = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_hist_2_ce0;
    end else begin
        hist_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state126)) begin
        impop_data1_read = grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_impop_data1_read;
    end else begin
        impop_data1_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state126)) begin
        ltm_in_data242_write = grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ltm_in_data242_write;
    end else begin
        ltm_in_data242_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln1700_fu_835_p2 == 1'd1) & (icmp_ln303_fu_800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state54;
            end else if (((icmp_ln1700_fu_835_p2 == 1'd0) & (icmp_ln303_fu_800_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state17))) begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            if (((grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            if (((icmp_ln1700_1_fu_856_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state54))) begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            if (((icmp_ln1700_2_fu_876_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state89))) begin
                ap_NS_fsm = ap_ST_fsm_state124;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            if (((icmp_ln371_fu_904_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state125))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state126;
            end
        end
        ap_ST_fsm_state126 : begin
            if (((grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state126))) begin
                ap_NS_fsm = ap_ST_fsm_state125;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state126;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign F2_fu_472_p2 = (12'd1075 - zext_ln501_fu_440_p1);

assign add_ln303_fu_806_p2 = (j_fu_144 + 2'd1);

assign add_ln616_fu_484_p2 = ($signed(F2_fu_472_p2) + $signed(12'd4082));

assign and_ln616_fu_526_p2 = (xor_ln617_fu_520_p2 & icmp_ln616_fu_478_p2);

assign and_ln617_fu_567_p2 = (xor_ln606_fu_562_p2 & icmp_ln617_reg_1082);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state124 = ap_CS_fsm[32'd123];

assign ap_CS_fsm_state125 = ap_CS_fsm[32'd124];

assign ap_CS_fsm_state126 = ap_CS_fsm[32'd125];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ashr_ln621_fu_582_p2 = $signed(man_V_2_reg_1064) >>> zext_ln621_fu_579_p1;

assign bitcast_ln768_fu_591_p1 = p;

assign grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_start = grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ap_start_reg;

assign grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_start = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_319_3_fu_254_ap_start_reg;

assign grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_start = grp_AWBNormalizationkernel_Pipeline_VITIS_LOOP_329_4_fu_272_ap_start_reg;

assign grp_fu_645_p0 = grp_fu_645_p00;

assign grp_fu_645_p00 = total_reg_1119;

assign grp_fu_645_p1 = grp_fu_645_p10;

assign grp_fu_645_p10 = ret_V_54_reg_1126;

assign grp_fu_667_p0 = grp_fu_667_p00;

assign grp_fu_667_p00 = r_V_24_reg_1151;

assign grp_fu_667_p1 = 87'd11258999068427;

assign grp_fu_676_p1 = 81'd1407374883554;

assign grp_fu_920_p0 = grp_fu_920_p00;

assign grp_fu_920_p00 = p_read;

assign grp_fu_920_p1 = grp_fu_920_p10;

assign grp_fu_920_p10 = p_read1;

assign grp_fu_926_p0 = grp_fu_926_p00;

assign grp_fu_926_p00 = total_reg_1119;

assign icmp_ln1049_fu_755_p2 = ((trunc_ln1049_fu_751_p1 == 14'd0) ? 1'b1 : 1'b0);

assign icmp_ln1700_1_fu_856_p2 = ((empty_290_fu_156 == empty_291_fu_160) ? 1'b1 : 1'b0);

assign icmp_ln1700_2_fu_876_p2 = ((empty_292_fu_164 == empty_293_fu_168) ? 1'b1 : 1'b0);

assign icmp_ln1700_fu_835_p2 = ((empty_fu_148 == empty_289_fu_152) ? 1'b1 : 1'b0);

assign icmp_ln303_fu_800_p2 = ((j_fu_144 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln371_fu_904_p2 = ((row_V_fu_196 == p_read) ? 1'b1 : 1'b0);

assign icmp_ln606_fu_467_p2 = ((trunc_ln590_reg_1024 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln616_fu_478_p2 = (($signed(F2_fu_472_p2) > $signed(12'd14)) ? 1'b1 : 1'b0);

assign icmp_ln617_fu_504_p2 = ((F2_fu_472_p2 == 12'd14) ? 1'b1 : 1'b0);

assign icmp_ln620_fu_535_p2 = ((sh_amt_reg_1075 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln638_fu_540_p2 = ((sh_amt_reg_1075 < 12'd18) ? 1'b1 : 1'b0);

assign inv_val_V_2_fu_871_p1 = grp_fu_865_p2[25:0];

assign inv_val_V_4_fu_891_p1 = grp_fu_885_p2[25:0];

assign inv_val_V_fu_851_p1 = grp_fu_845_p2[25:0];

assign ireg_fu_402_p1 = grp_fu_312_p1;

assign ltm_in_data242_din = grp_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_Pipeline_Col_Loop1_fu_294_ltm_in_data242_din;

assign man_V_1_fu_454_p2 = (54'd0 - zext_ln604_fu_450_p1);

assign man_V_2_fu_460_p3 = ((p_Result_17_reg_1029[0:0] == 1'b1) ? man_V_1_fu_454_p2 : zext_ln604_fu_450_p1);

assign or_ln617_fu_514_p2 = (icmp_ln617_fu_504_p2 | icmp_ln606_fu_467_p2);

assign p_Result_18_fu_443_p3 = {{1'd1}, {trunc_ln600_reg_1039}};

assign p_Result_s_fu_682_p2 = (($signed(r_V_reg_1156) < $signed(40'd1099511627677)) ? 1'b1 : 1'b0);

assign ret_V_53_fu_775_p3 = ((p_Result_s_reg_1178[0:0] == 1'b1) ? select_ln1048_fu_767_p3 : sext_ln1048_fu_747_p1);

assign ret_V_54_fu_633_p2 = ($signed(21'd1638400) - $signed(sext_ln1394_fu_630_p1));

assign ret_V_fu_761_p2 = ($signed(sext_ln1048_fu_747_p1) + $signed(27'd1));

assign row_V_4_fu_909_p2 = (row_V_fu_196 + 11'd1);

assign s2_V_fu_623_p3 = ((icmp_ln606_reg_1069[0:0] == 1'b1) ? 18'd0 : select_ln616_fu_617_p3);

assign select_ln1048_fu_767_p3 = ((icmp_ln1049_fu_755_p2[0:0] == 1'b1) ? sext_ln1048_fu_747_p1 : ret_V_fu_761_p2);

assign select_ln1349_1_fu_732_p3 = ((tmp_65_reg_1162[0:0] == 1'b1) ? sub_ln1349_1_reg_1198 : sext_ln1349_5_reg_1193);

assign select_ln1349_fu_719_p3 = ((tmp_65_reg_1162[0:0] == 1'b1) ? sext_ln1349_4_fu_712_p1 : sext_ln1349_5_fu_716_p1);

assign select_ln616_fu_617_p3 = ((and_ln616_reg_1093[0:0] == 1'b1) ? select_ln620_fu_610_p3 : select_ln617_reg_1108);

assign select_ln617_fu_572_p3 = ((and_ln617_fu_567_p2[0:0] == 1'b1) ? trunc_ln618_reg_1087 : select_ln638_fu_554_p3);

assign select_ln620_fu_610_p3 = ((icmp_ln620_reg_1103[0:0] == 1'b1) ? trunc_ln621_fu_587_p1 : select_ln623_fu_602_p3);

assign select_ln623_fu_602_p3 = ((tmp_fu_594_p3[0:0] == 1'b1) ? 18'd262143 : 18'd0);

assign select_ln638_fu_554_p3 = ((icmp_ln638_fu_540_p2[0:0] == 1'b1) ? shl_ln639_fu_549_p2 : 18'd0);

assign sext_ln1048_fu_747_p1 = $signed(tmp_s_fu_737_p4);

assign sext_ln1349_4_fu_712_p1 = $signed(tmp_66_fu_702_p4);

assign sext_ln1349_5_fu_716_p1 = $signed(tmp_67_reg_1188);

assign sext_ln1394_fu_630_p1 = s2_V_reg_1113;

assign sext_ln616_fu_532_p1 = sh_amt_reg_1075;

assign sext_ln616cast_fu_545_p1 = sext_ln616_fu_532_p1[17:0];

assign sh_amt_fu_496_p3 = ((icmp_ln616_fu_478_p2[0:0] == 1'b1) ? add_ln616_fu_484_p2 : sub_ln616_fu_490_p2);

assign shl_ln639_fu_549_p2 = trunc_ln618_reg_1087 << sext_ln616cast_fu_545_p1;

assign sub_ln1349_1_fu_726_p2 = (40'd0 - select_ln1349_fu_719_p3);

assign sub_ln1349_fu_697_p2 = (81'd0 - mul_ln1349_reg_1183);

assign sub_ln616_fu_490_p2 = (12'd14 - F2_fu_472_p2);

assign sub_ln859_1_fu_823_p2 = (empty_290_fu_156 - empty_291_fu_160);

assign sub_ln859_2_fu_829_p2 = (empty_292_fu_164 - empty_293_fu_168);

assign sub_ln859_fu_817_p2 = (empty_fu_148 - empty_289_fu_152);

assign tmp_66_fu_702_p4 = {{sub_ln1349_fu_697_p2[80:47]}};

assign tmp_68_fu_782_p4 = {{grp_fu_667_p2[86:64]}};

assign tmp_fu_594_p3 = bitcast_ln768_fu_591_p1[32'd31];

assign tmp_s_fu_737_p4 = {{select_ln1349_1_fu_732_p3[39:14]}};

assign trunc_ln1049_fu_751_p1 = select_ln1349_1_fu_732_p3[13:0];

assign trunc_ln590_fu_406_p1 = ireg_fu_402_p1[62:0];

assign trunc_ln600_fu_428_p1 = ireg_fu_402_p1[51:0];

assign trunc_ln618_fu_510_p1 = man_V_2_fu_460_p3[17:0];

assign trunc_ln621_fu_587_p1 = ashr_ln621_fu_582_p2[17:0];

assign xor_ln606_fu_562_p2 = (icmp_ln606_reg_1069 ^ 1'd1);

assign xor_ln617_fu_520_p2 = (or_ln617_fu_514_p2 ^ 1'd1);

assign zext_ln1029_fu_792_p1 = tmp_68_fu_782_p4;

assign zext_ln501_fu_440_p1 = exp_tmp_reg_1034;

assign zext_ln604_fu_450_p1 = p_Result_18_fu_443_p3;

assign zext_ln621_fu_579_p1 = $unsigned(sext_ln616_reg_1098);

always @ (posedge ap_clk) begin
    zext_ln1029_reg_1208[28:23] <= 6'b000000;
end

endmodule //ISPPipeline_accel_AWBNormalizationkernel_17_17_1080_1920_1_21_1_1024_2_s
