/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib -o objects/nangate45/riscv_v_rf/base/lib/NangateOpenCellLibrary_typical.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lib/NangateOpenCellLibrary_typical.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/nangate45/riscv_v_rf/base/lib/NangateOpenCellLibrary_typical.lib
mkdir -p results/nangate45/riscv_v_rf/base/
echo 30.0 > results/nangate45/riscv_v_rf/base/clock_period.txt
mkdir -p ./results/nangate45/riscv_v_rf/base ./logs/nangate45/riscv_v_rf/base ./reports/nangate45/riscv_v_rf/base ./objects/nangate45/riscv_v_rf/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_rf/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/nangate45/riscv_v_rf/base/lib/NangateOpenCellLibrary_typical.lib
58. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/riscv_v_rf/base/clock_period.txt
Setting clock period to 30.0
59. Executing HIERARCHY pass (managing design hierarchy).
60. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf'.
60.1. Analyzing design hierarchy..
60.2. Analyzing design hierarchy..
61. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_rf because it contains processes (run 'proc' command first).
62. Executing RTLIL backend.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 0cb606eb37, CPU: user 0.19s system 0.02s, MEM: 43.38 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 36% 1x hierarchy (0 sec), 33% 2x read_liberty (0 sec), ...
Elapsed time: 0:00.27[h:]min:sec. CPU time: user 0.24 sys 0.03 (100%). Peak memory: 45568KB.
mkdir -p ./results/nangate45/riscv_v_rf/base ./logs/nangate45/riscv_v_rf/base ./reports/nangate45/riscv_v_rf/base
(export VERILOG_FILES=./results/nangate45/riscv_v_rf/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_rf/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (100%). Peak memory: 12800KB.
mkdir -p ./results/nangate45/riscv_v_rf/base ./logs/nangate45/riscv_v_rf/base ./reports/nangate45/riscv_v_rf/base ./objects/nangate45/riscv_v_rf/base
(export VERILOG_FILES=./results/nangate45/riscv_v_rf/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/nangate45/riscv_v_rf/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/nangate45/riscv_v_rf/base/lib/NangateOpenCellLibrary_typical.lib
3. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_clkgate.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/riscv_v_rf/base/clock_period.txt
Setting clock period to 30.0
synth -top riscv_v_rf -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
4. Executing SYNTH pass.
4.1. Executing HIERARCHY pass (managing design hierarchy).
4.1.1. Analyzing design hierarchy..
4.1.2. Analyzing design hierarchy..
4.2. Executing PROC pass (convert processes to netlists).
4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
4.2.4. Executing PROC_INIT pass (extract init attributes).
4.2.5. Executing PROC_ARST pass (detect async resets in processes).
4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.12. Executing OPT_EXPR pass (perform const folding).
4.3. Executing FLATTEN pass (flatten design).
4.4. Executing OPT_EXPR pass (perform const folding).
4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
4.6. Executing CHECK pass (checking for obvious problems).
4.7. Executing OPT pass (performing simple optimizations).
4.7.1. Executing OPT_EXPR pass (perform const folding).
4.7.2. Executing OPT_MERGE pass (detect identical cells).
4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.5. Executing OPT_MERGE pass (detect identical cells).
4.7.6. Executing OPT_DFF pass (perform DFF optimizations).
4.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.8. Executing OPT_EXPR pass (perform const folding).
4.7.9. Rerunning OPT passes. (Maybe there is more to do..)
4.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.12. Executing OPT_MERGE pass (detect identical cells).
4.7.13. Executing OPT_DFF pass (perform DFF optimizations).
4.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.15. Executing OPT_EXPR pass (perform const folding).
4.7.16. Finished OPT passes. (There is nothing left to do.)
4.8. Executing FSM pass (extract and optimize FSM).
4.8.1. Executing FSM_DETECT pass (finding FSMs in design).
4.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
4.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
4.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
4.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
4.9. Executing OPT pass (performing simple optimizations).
4.9.1. Executing OPT_EXPR pass (perform const folding).
4.9.2. Executing OPT_MERGE pass (detect identical cells).
4.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.9.5. Executing OPT_MERGE pass (detect identical cells).
4.9.6. Executing OPT_DFF pass (perform DFF optimizations).
4.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.8. Executing OPT_EXPR pass (perform const folding).
4.9.9. Finished OPT passes. (There is nothing left to do.)
4.10. Executing WREDUCE pass (reducing word size of cells).
4.11. Executing PEEPOPT pass (run peephole optimizers).
4.12. Executing OPT_CLEAN pass (remove unused cells and wires).
4.13. Executing ALUMACC pass (create $alu and $macc cells).
4.14. Executing SHARE pass (SAT-based resource sharing).
4.15. Executing OPT pass (performing simple optimizations).
4.15.1. Executing OPT_EXPR pass (perform const folding).
4.15.2. Executing OPT_MERGE pass (detect identical cells).
4.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.15.5. Executing OPT_MERGE pass (detect identical cells).
4.15.6. Executing OPT_DFF pass (perform DFF optimizations).
4.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.15.8. Executing OPT_EXPR pass (perform const folding).
4.15.9. Finished OPT passes. (There is nothing left to do.)
4.16. Executing MEMORY pass.
4.16.1. Executing OPT_MEM pass (optimize memories).
4.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
4.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
4.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
4.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
4.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
4.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
4.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
5. Executing SYNTH pass.
5.1. Executing OPT pass (performing simple optimizations).
5.1.1. Executing OPT_EXPR pass (perform const folding).
5.1.2. Executing OPT_MERGE pass (detect identical cells).
5.1.3. Executing OPT_DFF pass (perform DFF optimizations).
5.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.1.5. Finished fast OPT passes.
5.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
5.3. Executing OPT pass (performing simple optimizations).
5.3.1. Executing OPT_EXPR pass (perform const folding).
5.3.2. Executing OPT_MERGE pass (detect identical cells).
5.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.3.5. Executing OPT_MERGE pass (detect identical cells).
5.3.6. Executing OPT_SHARE pass.
5.3.7. Executing OPT_DFF pass (perform DFF optimizations).
5.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
5.3.9. Executing OPT_EXPR pass (perform const folding).
5.3.10. Rerunning OPT passes. (Maybe there is more to do..)
5.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.3.13. Executing OPT_MERGE pass (detect identical cells).
5.3.14. Executing OPT_SHARE pass.
5.3.15. Executing OPT_DFF pass (perform DFF optimizations).
5.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
5.3.17. Executing OPT_EXPR pass (perform const folding).
5.3.18. Finished OPT passes. (There is nothing left to do.)
5.4. Executing TECHMAP pass (map to technology primitives).
5.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
5.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
5.4.3. Continuing TECHMAP pass.
5.4.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.19. Executing OPT_EXPR pass (perform const folding).
5.4.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.26. Executing OPT_EXPR pass (perform const folding).
5.4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.33. Executing OPT_EXPR pass (perform const folding).
5.4.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.40. Executing OPT_EXPR pass (perform const folding).
5.4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.47. Executing OPT_EXPR pass (perform const folding).
5.4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.54. Executing OPT_EXPR pass (perform const folding).
5.4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.61. Executing OPT_EXPR pass (perform const folding).
5.4.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.68. Executing OPT_EXPR pass (perform const folding).
5.4.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.75. Executing OPT_EXPR pass (perform const folding).
5.4.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.82. Executing OPT_EXPR pass (perform const folding).
5.4.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.89. Executing OPT_EXPR pass (perform const folding).
5.4.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.96. Executing OPT_EXPR pass (perform const folding).
5.4.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.103. Executing OPT_EXPR pass (perform const folding).
5.4.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.110. Executing OPT_EXPR pass (perform const folding).
5.4.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.117. Executing OPT_EXPR pass (perform const folding).
5.4.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.119. Executing OPT_EXPR pass (perform const folding).
5.5. Executing OPT pass (performing simple optimizations).
5.5.1. Executing OPT_EXPR pass (perform const folding).
5.5.2. Executing OPT_MERGE pass (detect identical cells).
5.5.3. Executing OPT_DFF pass (perform DFF optimizations).
5.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.5.5. Finished fast OPT passes.
5.6. Executing ABC pass (technology mapping using ABC).
5.6.1. Extracting gate netlist of module `\riscv_v_rf' to `<abc-temp-dir>/input.blif'..
5.7. Executing OPT pass (performing simple optimizations).
5.7.1. Executing OPT_EXPR pass (perform const folding).
5.7.2. Executing OPT_MERGE pass (detect identical cells).
5.7.3. Executing OPT_DFF pass (perform DFF optimizations).
5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.7.5. Finished fast OPT passes.
5.8. Executing HIERARCHY pass (managing design hierarchy).
5.8.1. Analyzing design hierarchy..
5.8.2. Analyzing design hierarchy..
5.9. Printing statistics.
5.10. Executing CHECK pass (checking for obvious problems).
6. Executing OPT pass (performing simple optimizations).
6.1. Executing OPT_EXPR pass (perform const folding).
6.2. Executing OPT_MERGE pass (detect identical cells).
6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.5. Executing OPT_MERGE pass (detect identical cells).
6.6. Executing OPT_DFF pass (perform DFF optimizations).
6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.8. Executing OPT_EXPR pass (perform const folding).
6.9. Rerunning OPT passes. (Maybe there is more to do..)
6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.12. Executing OPT_MERGE pass (detect identical cells).
6.13. Executing OPT_DFF pass (perform DFF optimizations).
6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15. Executing OPT_EXPR pass (perform const folding).
6.16. Finished OPT passes. (There is nothing left to do.)
7. Executing TECHMAP pass (map to technology primitives).
7.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/cells_latch.v
7.2. Continuing TECHMAP pass.
8. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFRS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFR_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFFS_X2' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X1' - skipping.
Warning: Found unsupported expression 'SE*SI+D*!SE' in pin attribute of cell 'SDFF_X2' - skipping.
8.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
9. Executing OPT pass (performing simple optimizations).
9.1. Executing OPT_EXPR pass (perform const folding).
9.2. Executing OPT_MERGE pass (detect identical cells).
9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.5. Executing OPT_MERGE pass (detect identical cells).
9.6. Executing OPT_DFF pass (perform DFF optimizations).
9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
9.8. Executing OPT_EXPR pass (perform const folding).
9.9. Rerunning OPT passes. (Maybe there is more to do..)
9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.12. Executing OPT_MERGE pass (detect identical cells).
9.13. Executing OPT_DFF pass (perform DFF optimizations).
9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
9.15. Executing OPT_EXPR pass (perform const folding).
9.16. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/nangate45/riscv_v_rf/base/lib/NangateOpenCellLibrary_typical.lib -constr ./objects/nangate45/riscv_v_rf/base/abc.constr -dont_use TAPCELL_X1 -dont_use FILLCELL_X1 -dont_use AOI211_X1 -dont_use OAI211_X1 -D 30.0
10. Executing ABC pass (technology mapping using ABC).
10.1. Extracting gate netlist of module `\riscv_v_rf' to `<abc-temp-dir>/input.blif'..
10.1.1. Executing ABC.
10.1.2. Re-integrating ABC results.
11. Executing SETUNDEF pass (replace undef values with defined constants).
12. Executing SPLITNETS pass (splitting up multi-bit signals).
13. Executing OPT_CLEAN pass (remove unused cells and wires).
14. Executing HILOMAP pass (mapping to constant drivers).
15. Executing INSBUF pass (insert buffer cells for connected wires).
16. Executing CHECK pass (checking for obvious problems).
17. Printing statistics.
18. Executing Verilog backend.
exec cp ./designs/nangate45/riscv_v_rf/constraint.sdc ./results/nangate45/riscv_v_rf/base/1_synth.sdc
Warnings: 8 unique messages, 72 total
End of script. Logfile hash: 47c8716796, CPU: user 439.65s system 15.27s, MEM: 20175.77 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 36% 107x opt_expr (173 sec), 13% 22x opt_clean (62 sec), ...
Elapsed time: 8:03.39[h:]min:sec. CPU time: user 466.80 sys 16.54 (99%). Peak memory: 20659992KB.
mkdir -p ./results/nangate45/riscv_v_rf/base ./logs/nangate45/riscv_v_rf/base ./reports/nangate45/riscv_v_rf/base
cp ./results/nangate45/riscv_v_rf/base/1_1_yosys.v ./results/nangate45/riscv_v_rf/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/nangate45/riscv_v_rf/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef, created 22 layers, 27 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef, created 135 library cells
[WARNING STA-0347] current_design for other than top cell not supported.

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 31009
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.070, 200.200).
[INFO IFP-0001] Added 2714 rows of 19999 site FreePDK45_38x28_10R_NP_162NW_34O.
[INFO RSZ-0026] Removed 3203 buffers.
Default units for flow
 time 1ns
 capacitance 1fF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 56210 u^2 0% utilization.
Elapsed time: 0:18.00[h:]min:sec. CPU time: user 17.89 sys 0.10 (99%). Peak memory: 264420KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
place_pins -hor_layers metal5 -ver_layers metal6 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:00.48[h:]min:sec. CPU time: user 0.42 sys 0.06 (99%). Peak memory: 168252KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/nangate45/riscv_v_rf/base/2_2_floorplan_io.odb ./results/nangate45/riscv_v_rf/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.11 sys 0.04 (100%). Peak memory: 100272KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
No macros found: Skipping macro_placement
Elapsed time: 0:00.49[h:]min:sec. CPU time: user 0.43 sys 0.06 (100%). Peak memory: 165812KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO TAP-0004] Inserted 5428 endcaps.
[INFO TAP-0005] Inserted 42098 tapcells.
Elapsed time: 0:00.56[h:]min:sec. CPU time: user 0.49 sys 0.06 (100%). Peak memory: 168020KB.
Running pdn.tcl, stage 2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:04.51[h:]min:sec. CPU time: user 4.39 sys 0.12 (100%). Peak memory: 255692KB.
cp ./results/nangate45/riscv_v_rf/base/2_6_floorplan_pdn.odb ./results/nangate45/riscv_v_rf/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             75332
[INFO GPL-0007] NumPlaceInstances:        27806
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  32072
[INFO GPL-0011] NumPins:                 110790
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:       56210.056 um^2
[INFO GPL-0019] Util:                     0.390 %
[INFO GPL-0020] StdInstsArea:         56210.056 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:   7387794
[INFO GPL-0032] FillerInit:NumGNets:      32072
[INFO GPL-0033] FillerInit:NumGPins:     110790
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        2.022 um^2
[INFO GPL-0025] IdealBinArea:             2.022 um^2
[INFO GPL-0026] IdealBinCnt:            7142073
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             75332
[INFO GPL-0007] NumPlaceInstances:        27806
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  32072
[INFO GPL-0011] NumPins:                 110204
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:       56210.056 um^2
[INFO GPL-0019] Util:                     0.390 %
[INFO GPL-0020] StdInstsArea:         56210.056 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:   6725683
[INFO GPL-0032] FillerInit:NumGNets:      32072
[INFO GPL-0033] FillerInit:NumGPins:     110204
[INFO GPL-0023] TargetDensity:            0.910
[INFO GPL-0024] AvrgPlaceInstArea:        2.022 um^2
[INFO GPL-0025] IdealBinArea:             2.220 um^2
[INFO GPL-0026] IdealBinCnt:            6502069
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[NesterovSolve] Iter:    1 overflow: 0.999 HPWL: 64660157
[NesterovSolve] Iter:   10 overflow: 0.999 HPWL: 30108595
[NesterovSolve] Iter:   20 overflow: 0.999 HPWL: 29206855
[NesterovSolve] Iter:   30 overflow: 0.999 HPWL: 29138583
[NesterovSolve] Iter:   40 overflow: 0.999 HPWL: 29122676
[NesterovSolve] Iter:   50 overflow: 0.999 HPWL: 29123552
[NesterovSolve] Iter:   60 overflow: 0.999 HPWL: 29119378
[NesterovSolve] Iter:   70 overflow: 0.999 HPWL: 29116244
[NesterovSolve] Iter:   80 overflow: 0.999 HPWL: 29128071
[NesterovSolve] Iter:   90 overflow: 0.999 HPWL: 29147476
[NesterovSolve] Iter:  100 overflow: 0.999 HPWL: 29196269
[NesterovSolve] Iter:  110 overflow: 0.999 HPWL: 29318611
[NesterovSolve] Iter:  120 overflow: 0.999 HPWL: 29659490
[NesterovSolve] Iter:  130 overflow: 0.999 HPWL: 30604621
[NesterovSolve] Iter:  140 overflow: 0.999 HPWL: 33051168
[NesterovSolve] Iter:  150 overflow: 0.998 HPWL: 38332285
[NesterovSolve] Iter:  160 overflow: 0.995 HPWL: 46842078
[NesterovSolve] Iter:  170 overflow: 0.991 HPWL: 57105915
[NesterovSolve] Iter:  180 overflow: 0.986 HPWL: 67513562
[NesterovSolve] Iter:  190 overflow: 0.980 HPWL: 78439658
[NesterovSolve] Iter:  200 overflow: 0.973 HPWL: 92320540
[NesterovSolve] Iter:  210 overflow: 0.962 HPWL: 115452798
[NesterovSolve] Iter:  220 overflow: 0.944 HPWL: 149168541
[NesterovSolve] Iter:  230 overflow: 0.921 HPWL: 188351631
[NesterovSolve] Iter:  240 overflow: 0.897 HPWL: 209039571
[NesterovSolve] Iter:  250 overflow: 0.872 HPWL: 193376566
[NesterovSolve] Iter:  260 overflow: 0.843 HPWL: 209470465
[NesterovSolve] Iter:  270 overflow: 0.801 HPWL: 291800912
[NesterovSolve] Iter:  280 overflow: 0.777 HPWL: 291815445
[NesterovSolve] Iter:  290 overflow: 0.743 HPWL: 303969528
[NesterovSolve] Iter:  300 overflow: 0.720 HPWL: 341634244
[NesterovSolve] Iter:  310 overflow: 0.684 HPWL: 335096701
[NesterovSolve] Iter:  320 overflow: 0.664 HPWL: 282590397
[NesterovSolve] Iter:  330 overflow: 0.625 HPWL: 289087476
[NesterovSolve] Iter:  340 overflow: 0.583 HPWL: 288458432
[NesterovSolve] Iter:  350 overflow: 0.543 HPWL: 292949544
[NesterovSolve] Iter:  360 overflow: 0.498 HPWL: 296690944
[NesterovSolve] Iter:  370 overflow: 0.453 HPWL: 301466667
[NesterovSolve] Iter:  380 overflow: 0.408 HPWL: 308279265
[NesterovSolve] Iter:  390 overflow: 0.363 HPWL: 316538563
[NesterovSolve] Iter:  400 overflow: 0.323 HPWL: 327092102
[NesterovSolve] Iter:  410 overflow: 0.287 HPWL: 339153575
[NesterovSolve] Iter:  420 overflow: 0.248 HPWL: 356724395
[NesterovSolve] Iter:  430 overflow: 0.220 HPWL: 339591375
[NesterovSolve] Iter:  440 overflow: 0.185 HPWL: 320567463
[NesterovSolve] Iter:  450 overflow: 0.156 HPWL: 319538521
[NesterovSolve] Iter:  460 overflow: 0.132 HPWL: 316609944
[NesterovSolve] Iter:  470 overflow: 0.111 HPWL: 312880624
[NesterovSolve] Finished with Overflow: 0.099127
Elapsed time: 36:21.33[h:]min:sec. CPU time: user 2526.05 sys 2.78 (115%). Peak memory: 2349224KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers metal5 -ver_layers metal6
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           28564
[INFO PPL-0002] Number of I/O             586
[INFO PPL-0003] Number of I/O w/sink      586
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 1100897.62 um.
Elapsed time: 0:00.90[h:]min:sec. CPU time: user 0.79 sys 0.11 (100%). Peak memory: 241712KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             75332
[INFO GPL-0007] NumPlaceInstances:        27806
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  32072
[INFO GPL-0011] NumPins:                 110790
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:       56210.056 um^2
[INFO GPL-0019] Util:                     0.390 %
[INFO GPL-0020] StdInstsArea:         56210.056 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:   7387794
[INFO GPL-0032] FillerInit:NumGNets:      32072
[INFO GPL-0033] FillerInit:NumGPins:     110790
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:        2.022 um^2
[INFO GPL-0025] IdealBinArea:             2.022 um^2
[INFO GPL-0026] IdealBinCnt:            7142073
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
global_placement -density 0.9103896679496393 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 2000
[INFO GPL-0003] SiteSize: (  0.190  1.400 ) um
[INFO GPL-0004] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0006] NumInstances:             75332
[INFO GPL-0007] NumPlaceInstances:        27806
[INFO GPL-0008] NumFixedInstances:        47526
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  32072
[INFO GPL-0011] NumPins:                 110790
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 4000.000 4000.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.070 200.200 ) ( 3999.880 3999.800 ) um
[INFO GPL-0016] CoreArea:            14437758.076 um^2
[INFO GPL-0017] NonPlaceInstsArea:    12641.916 um^2
[INFO GPL-0018] PlaceInstsArea:       56210.056 um^2
[INFO GPL-0019] Util:                     0.390 %
[INFO GPL-0020] StdInstsArea:         56210.056 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00003950 HPWL: 2696568723
[InitialPlace]  Iter: 2 CG residual: 0.00013597 HPWL: 2530689167
[InitialPlace]  Iter: 3 CG residual: 0.00007455 HPWL: 2529924933
[InitialPlace]  Iter: 4 CG residual: 0.00006653 HPWL: 2528523257
[InitialPlace]  Iter: 5 CG residual: 0.00005734 HPWL: 2526601546
[InitialPlace]  Iter: 6 CG residual: 0.00005800 HPWL: 2524678724
[InitialPlace]  Iter: 7 CG residual: 0.00005520 HPWL: 2522076578
[InitialPlace]  Iter: 8 CG residual: 0.00005227 HPWL: 2520044683
[InitialPlace]  Iter: 9 CG residual: 0.00004934 HPWL: 2518144421
[InitialPlace]  Iter: 10 CG residual: 0.00004335 HPWL: 2515486635
[InitialPlace]  Iter: 11 CG residual: 0.00005282 HPWL: 2513905745
[InitialPlace]  Iter: 12 CG residual: 0.00004765 HPWL: 2511462295
[InitialPlace]  Iter: 13 CG residual: 0.00004595 HPWL: 2510296758
[InitialPlace]  Iter: 14 CG residual: 0.00004654 HPWL: 2508175420
[InitialPlace]  Iter: 15 CG residual: 0.00004900 HPWL: 2506742541
[InitialPlace]  Iter: 16 CG residual: 0.00004262 HPWL: 2505845777
[InitialPlace]  Iter: 17 CG residual: 0.00004532 HPWL: 2504228456
[InitialPlace]  Iter: 18 CG residual: 0.00004300 HPWL: 2501933623
[InitialPlace]  Iter: 19 CG residual: 0.00004571 HPWL: 2501919189
[InitialPlace]  Iter: 20 CG residual: 0.00019173 HPWL: 2499700193
[INFO GPL-0031] FillerInit:NumGCells:   6725683
[INFO GPL-0032] FillerInit:NumGNets:      32072
[INFO GPL-0033] FillerInit:NumGPins:     110790
[INFO GPL-0023] TargetDensity:            0.910
[INFO GPL-0024] AvrgPlaceInstArea:        2.022 um^2
[INFO GPL-0025] IdealBinArea:             2.220 um^2
[INFO GPL-0026] IdealBinCnt:            6502069
[INFO GPL-0027] TotalBinArea:        14437758.076 um^2
[INFO GPL-0028] BinCnt:      2048   2048
[INFO GPL-0029] BinSize: (  1.855  1.855 )
[INFO GPL-0030] NumBins: 4194304
[NesterovSolve] Iter:    1 overflow: 0.919 HPWL: 2406965478
[NesterovSolve] Iter:   10 overflow: 0.849 HPWL: 2498389212
[NesterovSolve] Iter:   20 overflow: 0.848 HPWL: 2466321895
[NesterovSolve] Iter:   30 overflow: 0.846 HPWL: 2463765471
[NesterovSolve] Iter:   40 overflow: 0.844 HPWL: 2465594939
[NesterovSolve] Iter:   50 overflow: 0.840 HPWL: 2466183774
[NesterovSolve] Iter:   60 overflow: 0.838 HPWL: 2469196154
[NesterovSolve] Iter:   70 overflow: 0.838 HPWL: 2471213809
[NesterovSolve] Iter:   80 overflow: 0.839 HPWL: 2473862034
[NesterovSolve] Iter:   90 overflow: 0.841 HPWL: 2476538803
[NesterovSolve] Iter:  100 overflow: 0.842 HPWL: 2478217219
[NesterovSolve] Iter:  110 overflow: 0.842 HPWL: 2479928633
[NesterovSolve] Iter:  120 overflow: 0.842 HPWL: 2479739060
[NesterovSolve] Iter:  130 overflow: 0.841 HPWL: 2479467003
[NesterovSolve] Iter:  140 overflow: 0.840 HPWL: 2478047993
[NesterovSolve] Iter:  150 overflow: 0.839 HPWL: 2476816750
[NesterovSolve] Iter:  160 overflow: 0.838 HPWL: 2476684761
[NesterovSolve] Iter:  170 overflow: 0.836 HPWL: 2475310012
[NesterovSolve] Iter:  180 overflow: 0.832 HPWL: 2476022441
[NesterovSolve] Iter:  190 overflow: 0.826 HPWL: 2480413970
[NesterovSolve] Iter:  200 overflow: 0.818 HPWL: 2490916996
[NesterovSolve] Iter:  210 overflow: 0.807 HPWL: 2508700384
[NesterovSolve] Iter:  220 overflow: 0.795 HPWL: 2509243456
[NesterovSolve] Iter:  230 overflow: 0.784 HPWL: 2474675182
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.53e-08
[INFO GPL-0103] Timing-driven: weighted 2975 nets.
[NesterovSolve] Iter:  240 overflow: 0.769 HPWL: 2435410055
[NesterovSolve] Iter:  250 overflow: 0.747 HPWL: 2450695073
[NesterovSolve] Iter:  260 overflow: 0.721 HPWL: 2460878720
[NesterovSolve] Iter:  270 overflow: 0.697 HPWL: 2429433558
[NesterovSolve] Iter:  280 overflow: 0.664 HPWL: 2438562300
[NesterovSolve] Iter:  290 overflow: 0.634 HPWL: 2417358045
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.57e-08
[INFO GPL-0103] Timing-driven: weighted 2961 nets.
[NesterovSolve] Iter:  300 overflow: 0.607 HPWL: 2432309684
[NesterovSolve] Snapshot saved at iter = 301
[NesterovSolve] Iter:  310 overflow: 0.562 HPWL: 2412987506
[NesterovSolve] Iter:  320 overflow: 0.523 HPWL: 2411633342
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.6e-08
[INFO GPL-0103] Timing-driven: weighted 2971 nets.
[NesterovSolve] Iter:  330 overflow: 0.481 HPWL: 2413489345
[NesterovSolve] Iter:  340 overflow: 0.438 HPWL: 2415871887
[NesterovSolve] Iter:  350 overflow: 0.393 HPWL: 2423795499
[NesterovSolve] Iter:  360 overflow: 0.345 HPWL: 2433344715
[NesterovSolve] Iter:  370 overflow: 0.307 HPWL: 2443742627
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) ( 4200 4200 ) DBU
[INFO GPL-0038] TileCnt:    1904 1904
[INFO GPL-0040] NumTiles: 3625216
[INFO GPL-0081] TotalRouteOverflow: 0.0
[INFO GPL-0082] OverflowTileCnt: 0
[INFO GPL-0083] 0.5%RC: 0.5301657195631033
[INFO GPL-0084] 1.0%RC: 0.5063559876715986
[INFO GPL-0085] 2.0%RC: 0.4870349530359522
[INFO GPL-0086] 5.0%RC: 0.46384099846812593
[INFO GPL-0087] FinalRC: 0.51826084
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.58e-08
[INFO GPL-0103] Timing-driven: weighted 2923 nets.
[NesterovSolve] Iter:  380 overflow: 0.268 HPWL: 2462148062
[NesterovSolve] Iter:  390 overflow: 0.229 HPWL: 2483761016
[NesterovSolve] Iter:  400 overflow: 0.207 HPWL: 2404543600
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.59e-08
[INFO GPL-0103] Timing-driven: weighted 2943 nets.
[NesterovSolve] Iter:  410 overflow: 0.175 HPWL: 2399672044
[NesterovSolve] Iter:  420 overflow: 0.147 HPWL: 2394512626
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 1.59e-08
[INFO GPL-0103] Timing-driven: weighted 3004 nets.
[NesterovSolve] Iter:  430 overflow: 0.123 HPWL: 2390223055
[NesterovSolve] Iter:  440 overflow: 0.105 HPWL: 2385343769
[NesterovSolve] Finished with Overflow: 0.098780
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 68852 u^2 0% utilization.
Elapsed time: 34:52.94[h:]min:sec. CPU time: user 2509.34 sys 4.05 (120%). Peak memory: 5350476KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 169 input buffers.
[INFO RSZ-0028] Inserted 416 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 640um.
[INFO RSZ-0034] Found 18739 slew violations.
[INFO RSZ-0036] Found 462 capacitance violations.
[INFO RSZ-0037] Found 762 long wires.
[INFO RSZ-0038] Inserted 2025 buffers in 19359 nets.
[INFO RSZ-0039] Resized 1736 instances.
Repair tie lo fanout...
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 85077 u^2 1% utilization.
Instance count before 75332, after 77942
Pin count before 110204, after 115424
Elapsed time: 0:34.48[h:]min:sec. CPU time: user 34.20 sys 0.28 (99%). Peak memory: 493192KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement      94798.3 u
average displacement        1.2 u
max displacement           29.7 u
original HPWL         1304995.8 u
legalized HPWL        1411650.4 u
delta HPWL                    8 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 77942 cells, 586 terminals, 34682 edges, 116010 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 78528, edges 34682, pins 116010
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 14000 2800 units.
[INFO DPO-0320] Collected 48112 fixed cells.
[INFO DPO-0318] Collected 30416 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (400140, 400400) - (7999380, 7999600)
[INFO DPO-0310] Assigned 30416 cells into segments.  Movement in X-direction is 0.000000, movement in Y-direction is 0.000000.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 2.827507e+09.
[INFO DPO-0302] End of matching; objective is 2.823325e+09, improvement is 0.15 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 2.802820e+09.
[INFO DPO-0307] End of global swaps; objective is 2.802820e+09, improvement is 0.73 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 2.799536e+09.
[INFO DPO-0309] End of vertical swaps; objective is 2.799536e+09, improvement is 0.12 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 2.766987e+09.
[INFO DPO-0304] Pass   2 of reordering; objective is 2.759980e+09.
[INFO DPO-0305] End of reordering; objective is 2.759980e+09, improvement is 1.41 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 608320 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 608320, swaps 131828, moves 39485 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 2.729847e+09, Scratch cost 2.718861e+09, Incremental cost 2.718861e+09, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 2.718861e+09.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.40 percent.
[INFO DPO-0328] End of random improver; improvement is 0.402435 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 15140 cell orientations for row compatibility.
[INFO DPO-0383] Performed 7835 cell flips.
[INFO DPO-0384] End of flipping; objective is 2.733839e+09, improvement is 0.55 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 0 site alignment problems.
[INFO DPO-0311] Found 0 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL          1411650.4 u
Final HPWL             1364049.7 u
Delta HPWL                  -3.4 %

[INFO DPL-0020] Mirrored 673 instances
[INFO DPL-0021] HPWL before          1364049.7 u
[INFO DPL-0022] HPWL after           1363926.2 u
[INFO DPL-0023] HPWL delta               -0.0 %
[INFO FLW-0012] Placement violations .
Report metrics stage 3, detailed place...

==========================================================================
detailed place report_design_area
--------------------------------------------------------------------------
Design area 85077 u^2 1% utilization.
Elapsed time: 0:59.54[h:]min:sec. CPU time: user 54.94 sys 4.59 (99%). Peak memory: 8106484KB.
cp ./results/nangate45/riscv_v_rf/base/3_5_place_dp.odb ./results/nangate45/riscv_v_rf/base/3_place.odb
cp ./results/nangate45/riscv_v_rf/base/2_floorplan.sdc ./results/nangate45/riscv_v_rf/base/3_place.sdc
Running cts.tcl, stage 4_1_cts
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is CLKBUF_X3.
[INFO CTS-0051] Sink buffer is CLKBUF_X3.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    CLKBUF_X3
[INFO CTS-0049] Characterization buffer is CLKBUF_X3.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4096 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4096.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 20 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 555.
[INFO CTS-0024]  Normalized sink region: [(283.653, 284.537), (393.712, 360.923)].
[INFO CTS-0025]     Width:  110.0591.
[INFO CTS-0026]     Height: 76.3861.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 278
    Sub-region size: 55.0296 X 76.3861
[INFO CTS-0034]     Segment length (rounded): 28.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 139
    Sub-region size: 55.0296 X 38.1931
[INFO CTS-0034]     Segment length (rounded): 20.
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 70
    Sub-region size: 27.5148 X 38.1931
[INFO CTS-0034]     Segment length (rounded): 14.
 Level 4
    Direction: Vertical
    Sinks per sub-region: 35
    Sub-region size: 27.5148 X 19.0965
[INFO CTS-0034]     Segment length (rounded): 10.
 Level 5
    Direction: Horizontal
    Sinks per sub-region: 18
    Sub-region size: 13.7574 X 19.0965
[INFO CTS-0034]     Segment length (rounded): 6.
 Level 6
    Direction: Vertical
    Sinks per sub-region: 9
    Sub-region size: 13.7574 X 9.5483
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 555.
[INFO CTS-0018]     Created 662 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 6.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 6.
[INFO CTS-0015]     Created 662 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:1, 3:3, 4:16, 5:13, 6:80, 7:191, 8:218, 9:72, 10:9, 11:5, 12:2, 13:4, 14:2, 15:1, 17:1, 21:1..
[INFO CTS-0017]     Max level of the clock tree: 6.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 4563
[INFO CTS-0100]  Leaf buffers 555
[INFO CTS-0101]  Average sink wire length 2365.39 um
[INFO CTS-0102]  Path depth 5 - 6
[INFO CTS-0207]  Leaf load cells 467
[INFO RSZ-0058] Using max wire length 640um.
[INFO RSZ-0047] Found 1 long wires.
[INFO RSZ-0048] Inserted 2 buffers in 1 nets.
Placement Analysis
---------------------------------
total displacement      24509.2 u
average displacement        0.3 u
max displacement           35.4 u
original HPWL         1384711.1 u
legalized HPWL        1425358.2 u
delta HPWL                    3 %

repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         1425358.2 u
legalized HPWL        1425358.2 u
delta HPWL                    0 %

Report metrics stage 4, cts final...

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 86307 u^2 1% utilization.
Elapsed time: 0:50.79[h:]min:sec. CPU time: user 47.68 sys 3.10 (99%). Peak memory: 8211560KB.
cp ./results/nangate45/riscv_v_rf/base/4_1_cts.odb ./results/nangate45/riscv_v_rf/base/4_cts.odb
Running global_route.tcl, stage 5_1_grt
global_route -congestion_report_file ./reports/nangate45/riscv_v_rf/base/congestion.rpt -congestion_iterations 30 -congestion_report_iter_step 5 -verbose
[INFO GRT-0020] Min routing layer: metal2
[INFO GRT-0021] Max routing layer: metal10
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0088] Layer metal1  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1350
[INFO GRT-0088] Layer metal2  Track-Pitch = 0.1900  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal3  Track-Pitch = 0.1400  line-2-Via Pitch: 0.1400
[INFO GRT-0088] Layer metal4  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal5  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal6  Track-Pitch = 0.2800  line-2-Via Pitch: 0.2800
[INFO GRT-0088] Layer metal7  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal8  Track-Pitch = 0.8000  line-2-Via Pitch: 0.8000
[INFO GRT-0088] Layer metal9  Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0088] Layer metal10 Track-Pitch = 1.6000  line-2-Via Pitch: 1.6000
[INFO GRT-0019] Found 665 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 171
[INFO GRT-0003] Macros: 0
[INFO GRT-0043] No OR_DEFAULT vias defined.
[INFO GRT-0004] Blockages: 0

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
metal1     Horizontal          0             0          0.00%
metal2     Vertical     39892608      25249755          36.71%
metal3     Horizontal   54399184      32623129          40.03%
metal4     Vertical     25387936      14173612          44.17%
metal5     Horizontal   25387936      14500860          42.88%
metal6     Vertical     25387936      14488552          42.93%
metal7     Horizontal    7254240       3235649          55.40%
metal8     Vertical      7254240       3625215          50.03%
metal9     Horizontal    3627120       3621409          0.16%
metal10    Vertical      3627120       3621409          0.16%
---------------------------------------------------------------

[INFO GRT-0101] Running extra iterations to remove overflow.
[INFO GRT-0197] Via related to pin nodes: 229283
[INFO GRT-0198] Via related Steiner nodes: 7545
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 308876
[INFO GRT-0112] Final usage 3D: 1682109

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
metal1               0             0            0.00%             0 /  0 /  0
metal2        25249755        253991            1.01%             0 /  0 /  0
metal3        32623129        317334            0.97%             0 /  0 /  0
metal4        14173612         58441            0.41%             0 /  0 /  0
metal5        14500860         56099            0.39%             0 /  0 /  0
metal6        14488552         46799            0.32%             0 /  0 /  0
metal7         3235649          8648            0.27%             0 /  0 /  0
metal8         3625215          7740            0.21%             0 /  0 /  0
metal9         3621409          3224            0.09%             0 /  0 /  0
metal10        3621409          3205            0.09%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total        115139590        755481            0.66%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 1824263 um
[INFO GRT-0014] Routed nets: 31506
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 640um.
[INFO RSZ-0036] Found 6 capacitance violations.
[INFO RSZ-0037] Found 6 long wires.
[INFO RSZ-0038] Inserted 6 buffers in 6 nets.
[INFO RSZ-0039] Resized 3 instances.
Placement Analysis
---------------------------------
total displacement       1441.1 u
average displacement        0.0 u
max displacement           11.4 u
original HPWL         1425492.9 u
legalized HPWL        1427168.3 u
delta HPWL                    0 %

Repair setup and hold violations...
repair_timing -verbose -repair_tns 100
[INFO RSZ-0098] No setup violations found
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL         1427168.3 u
legalized HPWL        1427168.3 u
delta HPWL                    0 %

Repair antennas...
[WARNING GRT-0246] No diode with LEF class CORE ANTENNACELL found.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Estimate parasitics...
Report metrics stage 5, global route...

==========================================================================
global route report_design_area
--------------------------------------------------------------------------
Design area 86317 u^2 1% utilization.
[INFO FLW-0007] clock clk period 30.000000
[INFO FLW-0008] Clock clk period 13.569
[INFO FLW-0009] Clock clk slack 15.717
[INFO FLW-0011] Path endpoint count 8819
Elapsed time: 1:45.85[h:]min:sec. CPU time: user 212.81 sys 5.05 (205%). Peak memory: 11099752KB.
Running detail_route.tcl, stage 5_2_route
detailed_route -output_drc ./reports/nangate45/riscv_v_rf/base/5_route_drc.rpt -output_maze ./results/nangate45/riscv_v_rf/base/maze.log -bottom_routing_layer metal2 -top_routing_layer metal10 -save_guide_updates -verbose 1 -drc_report_iter_step 5
[INFO DRT-0149] Reading tech and libs.

Units:                2000
Number of layers:     21
Number of macros:     135
Number of vias:       33
Number of viarulegen: 19

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net2535 has 110 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2533 has 130 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2513 has 103 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2511 has 151 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2510 has 170 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2509 has 161 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2508 has 155 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2504 has 124 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2503 has 152 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2502 has 120 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2501 has 101 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2500 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2499 has 120 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2497 has 144 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2494 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2493 has 125 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2490 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2466 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2465 has 106 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2464 has 143 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2463 has 151 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2462 has 151 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2458 has 129 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2456 has 139 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2455 has 145 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2454 has 153 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2453 has 161 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2447 has 124 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2445 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2418 has 122 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2417 has 160 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2416 has 119 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2415 has 147 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2414 has 162 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2410 has 154 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2409 has 160 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2408 has 164 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2407 has 155 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2406 has 162 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2405 has 134 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2404 has 156 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2372 has 109 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2371 has 146 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2370 has 163 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2369 has 107 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2368 has 148 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2367 has 124 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2363 has 157 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2362 has 118 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2361 has 162 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2360 has 171 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2359 has 114 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2358 has 123 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net2357 has 153 pins which may impact routing performance. Consider optimization.

Design:                   riscv_v_rf
Die area:                 ( 0 0 ) ( 8000000 8000000 )
Number of track patterns: 20
Number of DEF vias:       0
Number of components:     79079
Number of terminals:      586
Number of snets:          2
Number of nets:           35352

[INFO DRT-0167] List of default vias:
  Layer via2
    default via: via2_5
  Layer via3
    default via: via3_2
  Layer via4
    default via: via4_0
  Layer via5
    default via: via5_0
  Layer via6
    default via: via6_0
  Layer via7
    default via: via7_0
  Layer via8
    default via: via8_0
  Layer via9
    default via: via9_0
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 140.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete active.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete metal1.
[INFO DRT-0024]   Complete via1.
[INFO DRT-0024]   Complete metal2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete metal3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete metal4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete metal5.
[INFO DRT-0024]   Complete via5.
[INFO DRT-0024]   Complete metal6.
[INFO DRT-0024]   Complete via6.
[INFO DRT-0024]   Complete metal7.
[INFO DRT-0024]   Complete via7.
[INFO DRT-0024]   Complete metal8.
[INFO DRT-0024]   Complete via8.
[INFO DRT-0024]   Complete metal9.
[INFO DRT-0024]   Complete via9.
[INFO DRT-0024]   Complete metal10.
[INFO DRT-0033] active shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] metal1 shape region query size = 1167495.
[INFO DRT-0033] via1 shape region query size = 553860.
[INFO DRT-0033] metal2 shape region query size = 369240.
[INFO DRT-0033] via2 shape region query size = 553860.
[INFO DRT-0033] metal3 shape region query size = 369240.
[INFO DRT-0033] via3 shape region query size = 553860.
[INFO DRT-0033] metal4 shape region query size = 202028.
[INFO DRT-0033] via4 shape region query size = 172720.
[INFO DRT-0033] metal5 shape region query size = 34854.
[INFO DRT-0033] via5 shape region query size = 172720.
[INFO DRT-0033] metal6 shape region query size = 34820.
[INFO DRT-0033] via6 shape region query size = 69088.
[INFO DRT-0033] metal7 shape region query size = 17526.
[INFO DRT-0033] via7 shape region query size = 0.
[INFO DRT-0033] metal8 shape region query size = 0.
[INFO DRT-0033] via8 shape region query size = 0.
[INFO DRT-0033] metal9 shape region query size = 0.
[INFO DRT-0033] via9 shape region query size = 0.
[INFO DRT-0033] metal10 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 527 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 136 unique inst patterns.
[INFO DRT-0084]   Complete 8947 groups.
#scanned instances     = 79079
#unique  instances     = 140
#stdCellGenAp          = 5592
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 3850
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 117231
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:09:47, elapsed time = 00:01:23, memory = 613.46 (MB), peak = 616.96 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.

[INFO DRT-0157] Number of guides:     340148

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 1904 STEP 4200 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 1904 STEP 4200 ;
[INFO DRT-0026]   Complete 100000 origin guides.
[INFO DRT-0026]   Complete 200000 origin guides.
[INFO DRT-0026]   Complete 300000 origin guides.
[INFO DRT-0028]   Complete active.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete metal1.
[INFO DRT-0028]   Complete via1.
[INFO DRT-0028]   Complete metal2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete metal3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete metal4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete metal5.
[INFO DRT-0028]   Complete via5.
[INFO DRT-0028]   Complete metal6.
[INFO DRT-0028]   Complete via6.
[INFO DRT-0028]   Complete metal7.
[INFO DRT-0028]   Complete via7.
[INFO DRT-0028]   Complete metal8.
[INFO DRT-0028]   Complete via8.
[INFO DRT-0028]   Complete metal9.
[INFO DRT-0028]   Complete via9.
[INFO DRT-0028]   Complete metal10.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete active (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete metal1 (guide).
[INFO DRT-0035]   Complete via1 (guide).
[INFO DRT-0035]   Complete metal2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete metal3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete metal4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete metal5 (guide).
[INFO DRT-0035]   Complete via5 (guide).
[INFO DRT-0035]   Complete metal6 (guide).
[INFO DRT-0035]   Complete via6 (guide).
[INFO DRT-0035]   Complete metal7 (guide).
[INFO DRT-0035]   Complete via7 (guide).
[INFO DRT-0035]   Complete metal8 (guide).
[INFO DRT-0035]   Complete via8 (guide).
[INFO DRT-0035]   Complete metal9 (guide).
[INFO DRT-0035]   Complete via9 (guide).
[INFO DRT-0035]   Complete metal10 (guide).
[INFO DRT-0036] active guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] metal1 guide region query size = 102248.
[INFO DRT-0036] via1 guide region query size = 0.
[INFO DRT-0036] metal2 guide region query size = 89214.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] metal3 guide region query size = 56685.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] metal4 guide region query size = 12344.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] metal5 guide region query size = 6381.
[INFO DRT-0036] via5 guide region query size = 0.
[INFO DRT-0036] metal6 guide region query size = 2587.
[INFO DRT-0036] via6 guide region query size = 0.
[INFO DRT-0036] metal7 guide region query size = 637.
[INFO DRT-0036] via7 guide region query size = 0.
[INFO DRT-0036] metal8 guide region query size = 368.
[INFO DRT-0036] via8 guide region query size = 0.
[INFO DRT-0036] metal9 guide region query size = 203.
[INFO DRT-0036] via9 guide region query size = 0.
[INFO DRT-0036] metal10 guide region query size = 45.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 104558 vertical wires in 39 frboxes and 166154 horizontal wires in 39 frboxes.
[INFO DRT-0186] Done with 43520 vertical wires in 39 frboxes and 41260 horizontal wires in 39 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:33, elapsed time = 00:00:12, memory = 1181.84 (MB), peak = 1265.50 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1330.84 (MB), peak = 1330.84 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 1529.71 (MB).
    Completing 20% with 3213 violations.
    elapsed time = 00:00:37, memory = 1873.02 (MB).
    Completing 30% with 3213 violations.
    elapsed time = 00:00:38, memory = 1873.02 (MB).
    Completing 40% with 5246 violations.
    elapsed time = 00:01:04, memory = 1957.65 (MB).
    Completing 50% with 6590 violations.
    elapsed time = 00:01:22, memory = 1968.40 (MB).
    Completing 60% with 6590 violations.
    elapsed time = 00:01:23, memory = 1968.40 (MB).
    Completing 70% with 10125 violations.
    elapsed time = 00:02:05, memory = 2016.75 (MB).
    Completing 80% with 10125 violations.
    elapsed time = 00:02:06, memory = 2016.75 (MB).
    Completing 90% with 12304 violations.
    elapsed time = 00:02:39, memory = 2054.18 (MB).
    Completing 100% with 13857 violations.
    elapsed time = 00:02:59, memory = 2062.60 (MB).
[INFO DRT-0199]   Number of violations = 16633.
Viol/Layer      metal1   via1 metal2   via2 metal3 metal4   via4 metal5   via5 metal6   via6 metal7   via7   via9
Cut Spacing          0     31      0     44      0      0     41      0      2      0      1      0      1      3
Metal Spacing      419      0   1462      0     97      4      0      6      0      0      0      0      0      0
Recheck              2      0   1764      0    901     58      0     16      0      6      0     29      0      0
Short                5      1   9685      1   1999     23      0     28      0      1      1      2      0      0
[INFO DRT-0267] cpu time = 00:18:41, elapsed time = 00:03:01, memory = 2150.50 (MB), peak = 2176.98 (MB)
Total wire length = 1610191 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 539881 um.
Total wire length on LAYER metal3 = 678393 um.
Total wire length on LAYER metal4 = 128088 um.
Total wire length on LAYER metal5 = 116791 um.
Total wire length on LAYER metal6 = 98615 um.
Total wire length on LAYER metal7 = 17797 um.
Total wire length on LAYER metal8 = 16433 um.
Total wire length on LAYER metal9 = 7406 um.
Total wire length on LAYER metal10 = 6782 um.
Total number of vias = 276161.
Up-via summary (total 276161):

-----------------
 active         0
 metal1    113403
 metal2    130624
 metal3     18308
 metal4      8397
 metal5      3940
 metal6       758
 metal7       400
 metal8       260
 metal9        71
-----------------
           276161


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 16633 violations.
    elapsed time = 00:00:00, memory = 2150.50 (MB).
    Completing 20% with 14897 violations.
    elapsed time = 00:00:34, memory = 2160.74 (MB).
    Completing 30% with 14897 violations.
    elapsed time = 00:00:35, memory = 2160.74 (MB).
    Completing 40% with 13075 violations.
    elapsed time = 00:01:00, memory = 2169.99 (MB).
    Completing 50% with 11754 violations.
    elapsed time = 00:01:15, memory = 2184.99 (MB).
    Completing 60% with 11754 violations.
    elapsed time = 00:01:16, memory = 2184.99 (MB).
    Completing 70% with 10091 violations.
    elapsed time = 00:01:50, memory = 2187.95 (MB).
    Completing 80% with 10091 violations.
    elapsed time = 00:01:51, memory = 2187.95 (MB).
    Completing 90% with 8373 violations.
    elapsed time = 00:02:17, memory = 2202.45 (MB).
    Completing 100% with 6909 violations.
    elapsed time = 00:02:34, memory = 2223.58 (MB).
[INFO DRT-0199]   Number of violations = 6909.
Viol/Layer      metal1   via1 metal2   via2 metal3 metal4   via4 metal5   via5   via9
Cut Spacing          0      1      0     13      0      0      2      0      1      1
Metal Spacing        2      0   1277      0     60      7      0      0      0      0
Recheck              0      0      1      0      2      0      0      0      0      0
Short                0      0   4679      0    849      8      0      6      0      0
[INFO DRT-0267] cpu time = 00:16:18, elapsed time = 00:02:35, memory = 2232.45 (MB), peak = 2232.45 (MB)
Total wire length = 1606034 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 535915 um.
Total wire length on LAYER metal3 = 677152 um.
Total wire length on LAYER metal4 = 129566 um.
Total wire length on LAYER metal5 = 116601 um.
Total wire length on LAYER metal6 = 98600 um.
Total wire length on LAYER metal7 = 17722 um.
Total wire length on LAYER metal8 = 16357 um.
Total wire length on LAYER metal9 = 7360 um.
Total wire length on LAYER metal10 = 6758 um.
Total number of vias = 273994.
Up-via summary (total 273994):

-----------------
 active         0
 metal1    113391
 metal2    128502
 metal3     18645
 metal4      8210
 metal5      3868
 metal6       691
 metal7       372
 metal8       248
 metal9        67
-----------------
           273994


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 6909 violations.
    elapsed time = 00:00:00, memory = 2232.45 (MB).
    Completing 20% with 6949 violations.
    elapsed time = 00:00:30, memory = 2232.45 (MB).
    Completing 30% with 6949 violations.
    elapsed time = 00:00:31, memory = 2232.45 (MB).
    Completing 40% with 6806 violations.
    elapsed time = 00:00:50, memory = 2232.45 (MB).
    Completing 50% with 6766 violations.
    elapsed time = 00:01:04, memory = 2232.45 (MB).
    Completing 60% with 6766 violations.
    elapsed time = 00:01:04, memory = 2232.45 (MB).
    Completing 70% with 6508 violations.
    elapsed time = 00:01:36, memory = 2232.45 (MB).
    Completing 80% with 6508 violations.
    elapsed time = 00:01:36, memory = 2232.45 (MB).
    Completing 90% with 6378 violations.
    elapsed time = 00:01:53, memory = 2233.45 (MB).
    Completing 100% with 6223 violations.
    elapsed time = 00:02:06, memory = 2233.45 (MB).
[INFO DRT-0199]   Number of violations = 6223.
Viol/Layer      metal1 metal2   via2 metal3   via4 metal5   via5   via9
Cut Spacing          0      0     20      0      3      0      1      1
Metal Spacing        1   1172      0     56      0      1      0      0
Short                0   4227      0    734      0      7      0      0
[INFO DRT-0267] cpu time = 00:12:57, elapsed time = 00:02:07, memory = 2239.58 (MB), peak = 2239.58 (MB)
Total wire length = 1605129 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 535044 um.
Total wire length on LAYER metal3 = 677151 um.
Total wire length on LAYER metal4 = 129688 um.
Total wire length on LAYER metal5 = 116591 um.
Total wire length on LAYER metal6 = 98540 um.
Total wire length on LAYER metal7 = 17677 um.
Total wire length on LAYER metal8 = 16345 um.
Total wire length on LAYER metal9 = 7316 um.
Total wire length on LAYER metal10 = 6772 um.
Total number of vias = 273249.
Up-via summary (total 273249):

-----------------
 active         0
 metal1    113391
 metal2    127803
 metal3     18667
 metal4      8218
 metal5      3835
 metal6       671
 metal7       363
 metal8       234
 metal9        67
-----------------
           273249


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 6223 violations.
    elapsed time = 00:00:00, memory = 2239.58 (MB).
    Completing 20% with 5026 violations.
    elapsed time = 00:00:14, memory = 2207.50 (MB).
    Completing 30% with 5026 violations.
    elapsed time = 00:00:14, memory = 2207.50 (MB).
    Completing 40% with 4073 violations.
    elapsed time = 00:00:28, memory = 2246.12 (MB).
    Completing 50% with 3558 violations.
    elapsed time = 00:00:32, memory = 2246.12 (MB).
    Completing 60% with 3558 violations.
    elapsed time = 00:00:32, memory = 2246.12 (MB).
    Completing 70% with 2110 violations.
    elapsed time = 00:00:50, memory = 2249.37 (MB).
    Completing 80% with 2110 violations.
    elapsed time = 00:00:50, memory = 2249.37 (MB).
    Completing 90% with 1120 violations.
    elapsed time = 00:01:08, memory = 2263.62 (MB).
    Completing 100% with 565 violations.
    elapsed time = 00:01:16, memory = 2263.62 (MB).
[INFO DRT-0199]   Number of violations = 565.
Viol/Layer      metal2   via2 metal3 metal4
Cut Spacing          0      2      0      0
Metal Spacing      136      0     12      0
Short              299      1    114      1
[INFO DRT-0267] cpu time = 00:06:00, elapsed time = 00:01:17, memory = 2266.50 (MB), peak = 2266.50 (MB)
Total wire length = 1604805 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 526381 um.
Total wire length on LAYER metal3 = 677246 um.
Total wire length on LAYER metal4 = 137221 um.
Total wire length on LAYER metal5 = 117178 um.
Total wire length on LAYER metal6 = 98705 um.
Total wire length on LAYER metal7 = 17675 um.
Total wire length on LAYER metal8 = 16348 um.
Total wire length on LAYER metal9 = 7294 um.
Total wire length on LAYER metal10 = 6753 um.
Total number of vias = 277868.
Up-via summary (total 277868):

-----------------
 active         0
 metal1    113391
 metal2    129122
 metal3     21722
 metal4      8432
 metal5      3872
 metal6       668
 metal7       364
 metal8       232
 metal9        65
-----------------
           277868


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 565 violations.
    elapsed time = 00:00:00, memory = 2266.50 (MB).
    Completing 20% with 514 violations.
    elapsed time = 00:00:04, memory = 2266.50 (MB).
    Completing 30% with 514 violations.
    elapsed time = 00:00:04, memory = 2266.50 (MB).
    Completing 40% with 226 violations.
    elapsed time = 00:00:06, memory = 2266.50 (MB).
    Completing 50% with 197 violations.
    elapsed time = 00:00:06, memory = 2266.50 (MB).
    Completing 60% with 197 violations.
    elapsed time = 00:00:06, memory = 2266.50 (MB).
    Completing 70% with 159 violations.
    elapsed time = 00:00:08, memory = 2266.50 (MB).
    Completing 80% with 159 violations.
    elapsed time = 00:00:08, memory = 2266.50 (MB).
    Completing 90% with 17 violations.
    elapsed time = 00:00:09, memory = 2266.50 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:10, memory = 2266.50 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer      metal2
Short                1
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:10, memory = 2266.50 (MB), peak = 2266.50 (MB)
Total wire length = 1604750 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 526142 um.
Total wire length on LAYER metal3 = 677226 um.
Total wire length on LAYER metal4 = 137429 um.
Total wire length on LAYER metal5 = 117176 um.
Total wire length on LAYER metal6 = 98702 um.
Total wire length on LAYER metal7 = 17675 um.
Total wire length on LAYER metal8 = 16350 um.
Total wire length on LAYER metal9 = 7294 um.
Total wire length on LAYER metal10 = 6753 um.
Total number of vias = 277989.
Up-via summary (total 277989):

-----------------
 active         0
 metal1    113391
 metal2    129150
 metal3     21822
 metal4      8426
 metal5      3871
 metal6       668
 metal7       364
 metal8       232
 metal9        65
-----------------
           277989


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 2266.50 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:02, memory = 2266.50 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:02, memory = 2266.50 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:03, memory = 2266.50 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:03, memory = 2266.50 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:03, memory = 2266.50 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:03, memory = 2266.50 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:03, memory = 2266.50 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:03, memory = 2266.50 (MB).
    Completing 100% with 1 violations.
    elapsed time = 00:00:03, memory = 2266.50 (MB).
[INFO DRT-0199]   Number of violations = 1.
Viol/Layer      metal2
Short                1
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:03, memory = 2266.50 (MB), peak = 2266.50 (MB)
Total wire length = 1604750 um.
Total wire length on LAYER metal1 = 0 um.
Total wire length on LAYER metal2 = 526142 um.
Total wire length on LAYER metal3 = 677221 um.
Total wire length on LAYER metal4 = 137430 um.
Total wire length on LAYER metal5 = 117180 um.
Total wire length on LAYER metal6 = 98702 um.
Total wire length on LAYER metal7 = 17675 um.
Total wire length on LAYER metal8 = 16350 um.
Total wire length on LAYER metal9 = 7294 um.
Total wire length on LAYER metal10 = 6753 um.
Total number of vias = 277991.
Up-via summary (total 277991):

-----------------
 active         0
 metal1    113391
 metal2    129148
 metal3     21824
 metal4      8428
 metal5      3871
 metal6       668
 metal7       364
 metal8       232
 metal9        65
-----------------
           277991


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 1 violations.
    elapsed time = 00:00:00, memory = 2266.50 (MB).
    Completing 20% with 1 violations.
    elapsed time = 00:00:00, memory = 2266.50 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:00, memory = 2266.50 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:00, memory = 2266.50 (MB).
    Completing 50% with 0 violations.
    elapsed time = 00:00:00, memory = 2266.50 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 2266.50 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 2266.50 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 2266.50 (MB).
    Completing 90% with 0 violations.
    elapsed     2770 |       0 |      86 |     1637 |    747 |   752 | -960.365 |   -70770.7 |    128 | result[121]
     2780 |       0 |      87 |     1637 |    752 |   756 | -949.401 |   -69202.7 |    128 | result[121]
     2790 |       0 |      87 |     1639 |    758 |   759 | -943.908 |   -68731.5 |    128 | result[121]
     2800 |       0 |      88 |     1639 |    763 |   763 | -944.794 |   -68839.9 |    128 | result[121]
     2800 |       0 |      88 |     1639 |    763 |   763 | -944.794 |   -68839.9 |    128 | result[121]
     2810 |       0 |      88 |     1643 |    769 |   764 | -946.909 |   -68918.4 |    128 | result[121]
     2820 |       0 |      88 |     1645 |    775 |   767 | -939.869 |   -67895.0 |    128 | result[121]
     2830 |       0 |      88 |     1645 |    779 |   773 | -935.519 |   -67370.9 |    128 | result[121]
     2840 |       0 |      88 |     1645 |    785 |   777 | -933.458 |   -67469.7 |    128 | result[121]
     2850 |       0 |      90 |     1651 |    790 |   778 | -929.315 |   -66936.0 |    128 | result[121]
     2860 |       0 |      91 |     1655 |    793 |   782 | -931.105 |   -67149.1 |    128 | result[121]
     2870 |       0 |      94 |     1655 |    797 |   785 | -928.408 |   -66824.8 |    128 | result[121]
metal3 = 677224 um.
Total wire length on LAYER metal4 = 137430 um.
Total wire length on LAYER metal5 = 117180 um.
Total wire length on LAYER metal6 = 98702 um.
Total wire length on LAYER metal7 = 17675 um.
Total wire length on LAYER metal8 = 16350 um.
Total wire length on LAYER metal9 = 7294 um.
Total wire length on LAYER metal10 = 6753 um.
Total number of vias = 277994.
Up-via summary (total 277994):

-----------------
 active         0
 metal1    113391
 metal2    129151
 metal3     21824
 metal4      8428
 metal5      3871
 metal6       668
 metal7       364
 metal8       232
 metal9        65
-----------------
           277994


[INFO DRT-0267] cpu time = 00:54:45, elapsed time = 00:09:18, memory = 2266.50 (MB), peak = 2266.50 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Elapsed time: 11:14.85[h:]min:sec. CPU time: user 4005.29 sys 2.33 (593%). Peak memory: 2321916KB.
Running fillcell.tcl, stage 5_3_fillcell
filler_placement FILLCELL_X1 FILLCELL_X2 FILLCELL_X4 FILLCELL_X8 FILLCELL_X16 FILLCELL_X32
[INFO DPL-0001] Placed 1809187 filler instances.
Elapsed time: 0:25.01[h:]min:sec. CPU time: user 19.87 sys 5.13 (99%). Peak memory: 8896892KB.
cp ./results/nangate45/riscv_v_rf/base/5_3_fillcell.odb ./results/nangate45/riscv_v_rf/base/5_route.odb
cp ./results/nangate45/riscv_v_rf/base/4_cts.sdc ./results/nangate45/riscv_v_rf/base/5_route.sdc
Running density_fill.tcl, stage 6_1_fill
exec cp ./results/nangate45/riscv_v_rf/base/5_route.odb ./results/nangate45/riscv_v_rf/base/6_1_fill.odb
Elapsed time: 0:03.79[h:]min:sec. CPU time: user 2.99 sys 0.79 (99%). Peak memory: 1026992KB.
cp ./results/nangate45/riscv_v_rf/base/5_route.sdc ./results/nangate45/riscv_v_rf/base/6_1_fill.sdc
Running final_report.tcl, stage 6_report
Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0435] Reading extraction model file /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation riscv_v_rf (max_merge_res 50.0) ...
[INFO RCX-0040] Final 158412 rc segments
[INFO RCX-0439] Coupling Cap extraction riscv_v_rf ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0442] 16% of 305670 wires extracted
[INFO RCX-0442] 22% of 305670 wires extracted
[INFO RCX-0442] 46% of 305670 wires extracted
[INFO RCX-0442] 69% of 305670 wires extracted
[INFO RCX-0442] 78% of 305670 wires extracted
[INFO RCX-0442] 87% of 305670 wires extracted
[INFO RCX-0442] 99% of 305670 wires extracted
[INFO RCX-0442] 100% of 305670 wires extracted
[INFO RCX-0045] Extract 35352 nets, 189924 rsegs, 189924 caps, 488128 ccs
[INFO RCX-0443] 35352 nets finished
[INFO PSM-0040] All shapes on net VDD are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VDD
Corner           : default
Supply voltage   : 1.10e+00 V
Worstcase voltage: 1.10e+00 V
Average voltage  : 1.10e+00 V
Average IR drop  : 9.55e-05 V
Worstcase IR drop: 1.87e-03 V
Percentage drop  : 0.17 %
######################################
[INFO PSM-0040] All shapes on net VSS are connected.
[INFO PSM-0073] Using bump pattern with x-pitch 140.0000um, y-pitch 140.0000um, and size 70.0000um with an reduction factor of 3x.
########## IR report #################
Net              : VSS
Corner           : default
Supply voltage   : 0.00e+00 V
Worstcase voltage: 1.66e-03 V
Average voltage  : 8.53e-05 V
Average IR drop  : 8.53e-05 V
Worstcase IR drop: 1.66e-03 V
Percentage drop  : 0.15 %
######################################
Cell type report:                       Count       Area
  Fill cell                           1809187 14351441.08
  Tap cell                              47526   12641.92
  Clock buffer                            862    1056.02
  Timing Repair Buffer                   2616   14140.03
  Inverter                                235     253.76
  Clock inverter                          269     173.96
  Sequential cell                        4096   18526.90
  Multi-Input combinational cell        23475   39524.41
  Total                               1888266 14437758.08
Report metrics stage 6, finish...

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 86317 u^2 1% utilization.
Elapsed time: 6:20.44[h:]min:sec. CPU time: user 374.34 sys 6.22 (100%). Peak memory: 7276752KB.
cp ./results/nangate45/riscv_v_rf/base/5_route.sdc ./results/nangate45/riscv_v_rf/base/6_final.sdc
cp /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.tech.lef ./objects/nangate45/riscv_v_rf/base/klayout_tech.lef
sed 's,<lef-files>.*</lef-files>,<lef-files>../../../../../tools/openROAD/flow/objects/nangate45/riscv_v_rf/base/klayout_tech.lef</lef-files> <lef-files>../../../../../tools/openROAD/flow/platforms/nangate45/lef/NangateOpenCellLibrary.macro.mod.lef</lef-files>,g' /home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/FreePDK45.lyt > ./objects/nangate45/riscv_v_rf/base/klayout.lyt
sed -i 's,<map-file>.*</map-file>,<map-file>/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/*map</map-file>,g' ./objects/nangate45/riscv_v_rf/base/klayout.lyt
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' stdbuf -o L /usr/bin/klayout -zz -rd design_name=riscv_v_rf \
        -rd in_def=./results/nangate45/riscv_v_rf/base/6_final.def \
        -rd in_files="/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds  " \
        -rd seal_file="" \
        -rd out_file=./results/nangate45/riscv_v_rf/base/6_1_merged.gds \
        -rd tech_file=./objects/nangate45/riscv_v_rf/base/klayout.lyt \
        -rd layer_map= \
        -r /home/ubuntu/mbucio/tools/openROAD/flow/util/def2stream.py) 2>&1 | tee ./logs/nangate45/riscv_v_rf/base/6_1_merge.log
[INFO] Reporting cells prior to loading DEF ...
[INFO] Reading DEF ...
[INFO] Clearing cells...
[INFO] Merging GDS/OAS files...
	/home/ubuntu/mbucio/tools/openROAD/flow/platforms/nangate45/gds/NangateOpenCellLibrary.gds
[INFO] Copying toplevel cell 'riscv_v_rf'
[INFO] Checking for missing cell from GDS/OAS...
[INFO] Found GDS_ALLOW_EMPTY variable.
[INFO] All LEF cells have matching GDS/OAS cells
[INFO] Checking for orphan cell in the final layout...
[INFO] No orphan cells
[INFO] Writing out GDS/OAS './results/nangate45/riscv_v_rf/base/6_1_merged.gds'
Elapsed time: 0:26.15[h:]min:sec. CPU time: user 24.53 sys 1.62 (99%). Peak memory: 3886348KB.
cp results/nangate45/riscv_v_rf/base/6_1_merged.gds results/nangate45/riscv_v_rf/base/6_final.gds
./logs/nangate45/riscv_v_rf/base
Log                            Elapsed seconds Peak Memory/MB
1_1_yosys                                  483          20175
1_1_yosys_canonicalize                       0             44
1_1_yosys_hier_report                        0             12
2_1_floorplan                               18            258
2_2_floorplan_io                             0            164
2_3_floorplan_tdms                           0             97
2_4_floorplan_macro                          0            161
2_5_floorplan_tapcell                        0            164
2_6_floorplan_pdn                            4            249
3_1_place_gp_skip_io                      2181           2294
3_2_place_iop                                0            236
3_3_place_gp                              2092           5225
3_4_place_resized                           34            481
3_5_place_dp                                59           7916
4_1_cts                                     50           8019
5_1_grt                                    105          10839
5_2_route                                  674           2267
5_3_fillcell                                25           8688
6_1_fill                                     3           1002
6_1_merge                                   26           3795
6_report                                   380           7106
Total                                     6134          20175
