2 
 
子可靠度研究[15]，因此本計畫探討在漂移
區具有 STI 結構的 n 型 LDMOS 電晶體因熱
載子所引起的 Ron 退化的現象和物理機制，
結果顯示 Ron 在實驗的初期有減少的現象，
但隨著實驗時間的增加 Ron 有增加的趨勢，
依據實驗數據與電腦輔助模擬(TCAD)的結
果，本研究發現 Ron 偏移的物理機制是電洞
被捕捉(hole trapping)與介面缺陷(interface 
trap)的產生，最後再根據 Ron 偏移的物理機
制，建立 Ron 退化的模型。 
 
四、研究方法及結果討論 
圖一是本計畫所用的n通道高電壓矽金
氧半電晶體的結構圖，此元件在靠近汲極端
的 n-漂移區具有 STI 的結構，是使用相容於
0.25 μm CMOS 製程所製造。元件的通道長
度大約是 0.3 μm，閘極寬度是 10 μm，閘極
氧化層厚度是 30 nm，元件的汲極操作電壓
Vds為 40 V，閘極操作電壓 Vgs為 12 V。為
了要研究元件的熱載子可靠度，本計畫在室
溫下，將元件的源極和基極接地，Vds 固定
為 40 V，改變不同的 Vgs執行 DC stress 實
驗，stress 過程中定期測量元件的汲極電流
(Id)與 Ron，Ron (= Vds / Id)的量測條件是 Vds= 
0.1 V 與 Vgs = 12 V。本計畫除了執行 stress
實驗，也執行二維的 TCAD 模擬，藉由碰撞
游離率和沿著 Si/SiO2 介面的垂直電場來解
釋實驗結果，並且分析元件退化的物理機
制。 
 
Source Drain 
n- p- 
channel n+ n+ STI 
Substrate 
p+ 
Gate 
A
B
 
圖一: 本計畫所使用的 n 通道高電壓矽金氧
半電晶體的結構圖。 
 
圖二是元件基板電流(Isub)對 Vgs的特性
曲線，結果顯示此元件有兩個 Isub 峰值，第
一個峰值在 Vgs為 4 V 時，此特性與一般的
金氧半場效電晶體(MOSFET)類似，而當 Vgs 
> 8 V，Isub 由於 Kirk effect 會再次增加
[4][16]，第二個 Isub 峰值發生在 Vgs = 12 V。
本計畫對元件 stress 在 Vds = 40 V，改變不同
的 Vgs(2.5、4、8 和 12 V)，結果顯示元件在
Vgs = 12 V 的 stress 條件下退化最為嚴重。因
此以下的分析將討論元件 stress 在 Vgs = 12 
V 時之結果。 
0 2 4 6 8 10 12
0
10
20
30
40
50
Vg (V)
I b 
(A
/m
)
 
Vd = 40 V
 
圖二: Vds = 40 V 時，元件的 Isub-Vgs特性圖。 
 
圖三是元件在Vds = 40 V與Vgs = 12 V的
條件下 stress 3000 秒，元件的線性區汲極電
流(Id，在 Vds = 0.1 V 時量測)隨 stress 時間變
化的關係圖，結果顯示元件在 stress 1 秒後
Id 會些微增加，而當元件 stress 3000 秒後，
Id 則會下降，這樣的結果可以藉由圖四加以
明確描述。圖四為元件的 Ron 偏移隨 stress
時間變化的關係圖，可以清楚看出當 stress
時間小於 10 秒時，Ron 低於初始值(Id 增加)，
但當 stress 時間大於 10 秒時，Ron大於初始
值(Id 下降)。 
4 
 
0.0 0.2 0.4 0.6 0.8 1.0
-2
-1
0
1
2
3
 
V
er
tic
al
 E
le
ct
ric
 F
ie
ld
 (x
10
5  V
/c
m
)
X coordinate (a.u.)
Gate
STI
hole
injection
electron
injection
 
圖六: 在 Vds = 40 V 與 Vgs = 12 V 的條件
下，元件垂直電場沿著 Si/SiO2 接面分布的
情形。 
 
在本研究之前的分析中，利用實驗結果
與 TCAD 模擬，已經推論出 Ron 的退化物理
機制。為了建立 Ron 的退化模型，本計畫參
考 Peter Moens 曾提出的 Ron 退化數學模
型，如下所示： 
m
m
n
n
on tD
tC
tB
tAR 


11
        (1) 
上式中的第一項可描述在 B 區的損傷所導
致的 Ron 退化，而第二項則是代表在 A 處的
hole trapping 對 Ron 偏移的貢獻，式中第二
項的減號表示 Ron 下降。式中兩項的分母能
反映 Ron 退化的飽和現象，參數 n 與 m 分別
是這兩個機制與熱載子 stress 時間的相依
性，根據圖四的實驗數據，可得到 Ron 退化
的模型計算結果如圖七所示，表一則是模型
計算時使用的模型參數值，n 大約為 0.45，
m 則大約為 0.22。根據文獻[19]指出，若 n
大約為 0.45 則意味著在 B 區中主要的損傷
為 Nit而不是 electron trapping [20]，此外 B = 
A/3.9 與 D = C/0.6 也意味著 hole trapping
這個機制達到飽和的時間比起 Nit 機制來的
短，造成此現象的原因可能為 hole trapping
導致 A 處的 Ey降低，使得熱電洞注入較快
出現飽和的現象，這樣的趨勢與之前的研究
發現一致[18-19]。因為圖七的退化模型計算
結果與實驗量測數據互相吻合，可驗證本計
畫建立的 Ron 退化模型能正確描述元件 Ron
的退化結果。 
100 101 102 103
10-3
10-2
10-1
100
101
      Ron
decrease
      Ron
increase
 
 
 data
 model
|R
on
 S
hi
ft|
 (%
)
Stress Time (s)
Hole trapping
at point A
Damage at region B
 
圖七: 實驗數據與 Ron 退化模型計算結果比
較，Ron 退化模型包含 A 處 hole trapping 與
B 區損傷對於 Ron 偏移的貢獻。 
 
表一: 圖七計算 Ron 偏移使用的模型參數。 
A B n C D m 
0.24 A/3.9 0.45 4.80 C/0.6 0.22
 
五、結論 
本計畫探討熱載子對於在漂移區具有
STI 結構的 n 通道橫向擴散矽金氧半電晶
體，Ron 退化的現象與物理機制。根據實驗
數據與 TCAD 模擬結果，可知在 stress 初期
Ron 減小是因為在 STI 轉角接近通道的地方
有熱電洞注入和 trapping 的現象。隨著 stress
時間增加，STI 邊緣靠近汲極處，因熱電子
注入造成的損傷會導致 Ron 增大。本計畫最
後利用實驗數據，考慮 hole trapping 與 Nit
產生此兩個物理機制，成功建立 Ron 退化模
型，可正確計算元件 Ron 的退化結果。 
 
  
 
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                   日期： 98 年 10 月 22 日 
一、參加會議經過 
此報告為本人接受國科會補助，參加2009國際固態元件與材料會議(SSDM 2009)
之心得報告。此會議於西元2009年10月7日至10月9日於日本仙台市舉行，是由日本應
用物理學會(The Japan Society of Applied Physics)主辦，國際電機電子學會電子元件分
會(IEEE Electron Devices Society)協辦，自從西元1969年召開第1屆會議，之後每年召
開一次會議，本次為第41屆會議，約有900餘名相關領域之學者與專家參與此次盛會。 
今年此會議有 3 天的論文發表，論文發表分為 14 大議程，計有: Advanced Gate 
Stack/Si Processing & Material Science、Characterization and Materials Engineering for 
Interconnect Integration 、 CMOS Devices/Device Physics 、 Advanced Memory 
Technology、Advanced Circuits and Systems、Compound Semiconductor Circuits, Electron 
Devices and Device Physics、Photonic Devices and Device Physics、Advanced Material 
Synthesis and Crystal Growth Technology、Physics and Applications of Novel Functional 
Materials and Devices、Organic Materials Science, Device Physics, and Applications、
Micro/Nano Electromechanical and Bio-Systems (Devices)、Spintronic Materials and 
計畫編號 NSC 98 － 2221 － E － 006 － 242 － 
計畫名稱 高電壓矽金氧半電晶體可靠度之研究與模型建立 
出國人員
姓名 陳 志 方 
服務機構
及職稱 國立成功大學微電子所 教授 
會議時間 98年 10月 7日至 98 年 10 月 9 日 會議地點 日本仙台市 
會議名稱 
(中文) 2009 國際固態元件與材料會議 
(英文) 2009 International Conference on Solid State Devices and 
Materials (SSDM 2009) 
發表論文
題目 
(中文) 熱載子導致 DEMOS 電晶體異常之飽和區汲極電流退化 
(英文) Anomalous Hot-Carrier-Induced Saturation Drain Current 
Degradation in DEMOS Transistors 
附件四 
Anomalous Hot-Carrier-Induced Saturation Drain Current Degradation in DEMOS Transistors 
 
Jone F. Chen1, Kaung-Wan Lin1, Shiang-Yu Chen1, Kuo-Ming Wu2, J. R. Shih2, and Kenneth Wu2 
 
1Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Tainan, Taiwan 
Phone: +886-6-2757575, fax: +886-6-2345482, E-mail: jfchen@mail.ncku.edu.tw 
2Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan 
 
1. Introduction 
High-voltage drain-extended MOS (DEMOS) devices 
have been intensively used for the applications in flat panel 
display drivers and smart-power management [1]-[2]. One 
major reliability concern in DEMOS transistors is hot- 
carrier reliability because the devices are often operated 
under high drain voltage (Vd) and high gate voltage (Vg). 
Since hot-carrier-induced damage in most of the DEMOS 
devices is located in the drift region, on-resistance (Ron) 
degradation of the device is usually much greater than 
saturation drain current (Idsat) degradation [3]. 
In this paper, the mechanism responsible for hot- 
carrier-induced device degradation in a 32V n-type 
DEMOS device is discussed. In addition, an unexpected 
high Idsat degradation (close to Ron degradation) is observed 
in this 32V DEMOS device. According to data and 
simulation results, the mechanism responsible for such an 
anomalous Idsat degradation is suggested. 
 
2. Experiments 
Fig. 1 shows the schematic cross section of the DEMOS 
transistor used in this work. The channel region (Lch), 
accumulation region (Lacc), and gate overlapped shallow 
trench isolation (STI) region (Ls) are depicted. This device 
is fabricated with a 0.18μm CMOS process. The 
operational voltage of the device is 32V for both Vd and Vg. 
DC stressing with various Vg and Vd = 35.2V at room 
temperature is performed with the source and bulk 
connected to the ground. To extract stress-induced interface 
state formation (ΔNit), charge pumping current (Icp) is 
measured. The stress tests are interrupted periodically to 
measure the degradation of device parameters (including 
Ron, Idsat, maximum transconductance Gmmax, threshold 
voltage VT) and Icp. Ron (= Vd/Id) is measured at Vd = 0.1V 
and Vg = 32V. Idsat is monitored when Vd = Vg = 32V. Gmmax 
and VT are extracted at Vd = 0.1V. TCAD simulation results 
including impact ionization rate and current flow are 
analyzed to examine the mechanism responsible for device 
degradation as well as the unexpected high Idsat degradation. 
 
3. Results and Discussion 
To evaluate the effect of Vg on device degradation, 
devices are stressed under various Vg (ranging from 2V to 
32V) at Vd = 35.2V. Stress results reveal that the Vg that 
produces the most Ron degradation is Vg = 32V. Thus, the 
following analysis is focused on the device stressed under 
Vg = 32V. Fig. 2 shows the degradation of device parameter 
during stress. Ron degrades much more seriously than Gmmax. 
Besides, VT shift is small (< 10mV), revealing that 
stress-induced damage is mainly located in the N- drift 
region. Note that the value of Idsat degradation is close to 
Ron degradation. Such a trend is different from most of the 
hot-carrier-induced degradation in DEMOS devices where 
Ron degradation is much greater than Idsat degradation [3]. 
To investigate the mechanism responsible for device 
degradation, the impact ionization rate along Si/SiO2 
interface is simulated. Results in Fig. 3 reveal that the 
maximum of impact ionization is located at the STI corner 
closest to the channel (i.e. Si/SiO2 interface in Ls region). 
To experimentally locate the damage, ΔNit in Lch, Lacc, and 
Ls regions are extracted from Icp data by the method 
proposed in [4]. Results in Fig. 4 show that ΔNit in Lch 
region is much smaller than ΔNit in Lacc and Ls regions. 
This is consistent with the data in Fig. 2 that Gmmax 
degradation and VT shift are small. For ΔNit in Lacc and Ls 
regions, ΔNit in Ls region is much greater than ΔNit in Lacc 
region. Such a result suggests that the device degradation is 
mainly caused by ΔNit in Ls region. This is also consistent 
with the simulation result in Fig. 3 that the impact 
ionization maximum is located in Ls region. To further 
verify whether device degradation is caused by ΔNit in Ls 
region, the correlation between device degradation and ΔNit 
in Ls region is investigated. As seen in Fig. 5, ΔNit in Ls 
region correlates with Ron and Idsat degradation well. 
According to results in Figs. 3–5, ΔNit in Ls region is the 
main mechanism responsible for Ron and Idsat degradation. 
To examine the mechanism responsible for unexpected 
high Idsat degradation, Id vs. Vd characteristics of the device 
is shown in Fig. 6. When the measured Vg is lower (8, 16V), 
the saturation of Id under high Vd bias is due to the 
pinch-off in the channel region. When the measured Vg is 
higher (24, 32V), the increase of saturation Id becomes less 
evident because the saturation of Id under high Vd bias is 
caused by carrier velocity saturation in the drift region 
rather than by conventional pinch-off in the channel region. 
Such a phenomenon is known as quasi-saturation [5]-[6]. 
To investigate the effect of quasi-saturation on device 
degradation, Id degradation (ΔId/Id) measured at Vd = 32V 
with measured Vg as a parameter is analyzed. As seen in 
Fig. 7, ΔId/Id is small when the measured Vg is lower. 
However, ΔId/Id is significant when the measured Vg is 
higher. To understand the effect of measured Vg on ΔId/Id, 
current flow of the device biased at low Vg (Vg = 8V) and 
high Vg (Vg = 32V) under Vd = 32V are simulated and 
shown in Fig. 8. When the measured Vg is low, the current 
flow in Ls region is distributed away from Si/SiO2 interface 
due to channel pinch-off. Thus, ΔNit in Ls region has small 
influence on ΔId/Id, resulting in small ΔId/Id. On the other 
hand, when the measured Vg is high (the device is operated 
under quasi-saturation region), the current flow in Ls region 
is close to Si/SiO2 interface. Thus, ΔNit in Ls region has 
severe impact on ΔId/Id at high measured Vg. According to 
results in Figs. 6–8, the occurrence of quasi-saturation is 
the main mechanism responsible for unexpected high Idsat 
degradation. 
 
4. Conclusions 
The mechanism of hot-carrier-induced degradation in 
our DEMOS transistor is identified to be ΔNit in Ls region. 
Our findings also reveal that unexpected high Idsat 
degradation is observed in devices that exhibit quasi- 
saturation phenomenon. Such anomalous Idsat degradation 
should be paid special attention in evaluating hot-carrier 
reliability of DEMOS transistors. 
無研發成果推廣資料 
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
無 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
