
14-UART-DMA.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000233c  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040233c  0040233c  0001233c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000004a0  20400000  00402344  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000001a0  204004a0  004027e4  000204a0  2**2
                  ALLOC
  4 .stack        00002000  20400640  00402984  000204a0  2**0
                  ALLOC
  5 .heap         00000200  20402640  00404984  000204a0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000204a0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000204ce  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001028d  00000000  00000000  00020527  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00001d44  00000000  00000000  000307b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000677e  00000000  00000000  000324f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ad8  00000000  00000000  00038c76  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000a18  00000000  00000000  0003974e  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001d6aa  00000000  00000000  0003a166  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00009616  00000000  00000000  00057810  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008ace8  00000000  00000000  00060e26  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  0000305c  00000000  00000000  000ebb10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	40 26 40 20 cd 12 40 00 7d 13 40 00 7d 13 40 00     @&@ ..@.}.@.}.@.
  400010:	7d 13 40 00 7d 13 40 00 7d 13 40 00 00 00 00 00     }.@.}.@.}.@.....
	...
  40002c:	7d 13 40 00 7d 13 40 00 00 00 00 00 7d 13 40 00     }.@.}.@.....}.@.
  40003c:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  40004c:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  40005c:	7d 13 40 00 7d 13 40 00 00 00 00 00 d1 09 40 00     }.@.}.@.......@.
  40006c:	e9 09 40 00 01 0a 40 00 7d 13 40 00 9d 19 40 00     ..@...@.}.@...@.
  40007c:	7d 13 40 00 19 0a 40 00 31 0a 40 00 7d 13 40 00     }.@...@.1.@.}.@.
  40008c:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  40009c:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  4000ac:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  4000bc:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  4000cc:	7d 13 40 00 00 00 00 00 7d 13 40 00 00 00 00 00     }.@.....}.@.....
  4000dc:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  4000ec:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  4000fc:	7d 13 40 00 7d 13 40 00 7d 13 40 00 7d 13 40 00     }.@.}.@.}.@.}.@.
  40010c:	7d 13 40 00 7d 13 40 00 00 00 00 00 00 00 00 00     }.@.}.@.........
  40011c:	00 00 00 00 7d 13 40 00 7d 13 40 00 e1 19 40 00     ....}.@.}.@...@.
  40012c:	7d 13 40 00 7d 13 40 00 00 00 00 00 7d 13 40 00     }.@.}.@.....}.@.
  40013c:	7d 13 40 00                                         }.@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204004a0 	.word	0x204004a0
  40015c:	00000000 	.word	0x00000000
  400160:	00402344 	.word	0x00402344

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00402344 	.word	0x00402344
  4001a0:	204004a4 	.word	0x204004a4
  4001a4:	00402344 	.word	0x00402344
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400b49 	.word	0x00400b49
  40022c:	00400bb5 	.word	0x00400bb5
  400230:	00400c25 	.word	0x00400c25

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400b81 	.word	0x00400b81
  4002a0:	00400c9d 	.word	0x00400c9d

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400cb9 	.word	0x00400cb9
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400cd5 	.word	0x00400cd5
  400418:	00400cf1 	.word	0x00400cf1

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	004014ed 	.word	0x004014ed
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400a49 	.word	0x00400a49
  40051c:	00400ac5 	.word	0x00400ac5
  400520:	00401385 	.word	0x00401385
  400524:	00400499 	.word	0x00400499

00400528 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400528:	b480      	push	{r7}
  40052a:	b085      	sub	sp, #20
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	2b00      	cmp	r3, #0
  400538:	d003      	beq.n	400542 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40053a:	68fb      	ldr	r3, [r7, #12]
  40053c:	68ba      	ldr	r2, [r7, #8]
  40053e:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400540:	e002      	b.n	400548 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400542:	68fb      	ldr	r3, [r7, #12]
  400544:	68ba      	ldr	r2, [r7, #8]
  400546:	661a      	str	r2, [r3, #96]	; 0x60
}
  400548:	bf00      	nop
  40054a:	3714      	adds	r7, #20
  40054c:	46bd      	mov	sp, r7
  40054e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400552:	4770      	bx	lr

00400554 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400554:	b480      	push	{r7}
  400556:	b083      	sub	sp, #12
  400558:	af00      	add	r7, sp, #0
  40055a:	6078      	str	r0, [r7, #4]
  40055c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	683a      	ldr	r2, [r7, #0]
  400562:	631a      	str	r2, [r3, #48]	; 0x30
}
  400564:	bf00      	nop
  400566:	370c      	adds	r7, #12
  400568:	46bd      	mov	sp, r7
  40056a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40056e:	4770      	bx	lr

00400570 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400570:	b480      	push	{r7}
  400572:	b083      	sub	sp, #12
  400574:	af00      	add	r7, sp, #0
  400576:	6078      	str	r0, [r7, #4]
  400578:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40057a:	687b      	ldr	r3, [r7, #4]
  40057c:	683a      	ldr	r2, [r7, #0]
  40057e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400580:	bf00      	nop
  400582:	370c      	adds	r7, #12
  400584:	46bd      	mov	sp, r7
  400586:	f85d 7b04 	ldr.w	r7, [sp], #4
  40058a:	4770      	bx	lr

0040058c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40058c:	b480      	push	{r7}
  40058e:	b087      	sub	sp, #28
  400590:	af00      	add	r7, sp, #0
  400592:	60f8      	str	r0, [r7, #12]
  400594:	60b9      	str	r1, [r7, #8]
  400596:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	687a      	ldr	r2, [r7, #4]
  40059c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40059e:	68bb      	ldr	r3, [r7, #8]
  4005a0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005a4:	d04a      	beq.n	40063c <pio_set_peripheral+0xb0>
  4005a6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4005aa:	d808      	bhi.n	4005be <pio_set_peripheral+0x32>
  4005ac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4005b0:	d016      	beq.n	4005e0 <pio_set_peripheral+0x54>
  4005b2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4005b6:	d02c      	beq.n	400612 <pio_set_peripheral+0x86>
  4005b8:	2b00      	cmp	r3, #0
  4005ba:	d069      	beq.n	400690 <pio_set_peripheral+0x104>
  4005bc:	e064      	b.n	400688 <pio_set_peripheral+0xfc>
  4005be:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c2:	d065      	beq.n	400690 <pio_set_peripheral+0x104>
  4005c4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4005c8:	d803      	bhi.n	4005d2 <pio_set_peripheral+0x46>
  4005ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4005ce:	d04a      	beq.n	400666 <pio_set_peripheral+0xda>
  4005d0:	e05a      	b.n	400688 <pio_set_peripheral+0xfc>
  4005d2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4005d6:	d05b      	beq.n	400690 <pio_set_peripheral+0x104>
  4005d8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4005dc:	d058      	beq.n	400690 <pio_set_peripheral+0x104>
  4005de:	e053      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005e0:	68fb      	ldr	r3, [r7, #12]
  4005e2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005e4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005ea:	687b      	ldr	r3, [r7, #4]
  4005ec:	43d9      	mvns	r1, r3
  4005ee:	697b      	ldr	r3, [r7, #20]
  4005f0:	400b      	ands	r3, r1
  4005f2:	401a      	ands	r2, r3
  4005f4:	68fb      	ldr	r3, [r7, #12]
  4005f6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005f8:	68fb      	ldr	r3, [r7, #12]
  4005fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005fc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4005fe:	68fb      	ldr	r3, [r7, #12]
  400600:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400602:	687b      	ldr	r3, [r7, #4]
  400604:	43d9      	mvns	r1, r3
  400606:	697b      	ldr	r3, [r7, #20]
  400608:	400b      	ands	r3, r1
  40060a:	401a      	ands	r2, r3
  40060c:	68fb      	ldr	r3, [r7, #12]
  40060e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400610:	e03a      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400612:	68fb      	ldr	r3, [r7, #12]
  400614:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400616:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400618:	687a      	ldr	r2, [r7, #4]
  40061a:	697b      	ldr	r3, [r7, #20]
  40061c:	431a      	orrs	r2, r3
  40061e:	68fb      	ldr	r3, [r7, #12]
  400620:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400622:	68fb      	ldr	r3, [r7, #12]
  400624:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400626:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400628:	68fb      	ldr	r3, [r7, #12]
  40062a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40062c:	687b      	ldr	r3, [r7, #4]
  40062e:	43d9      	mvns	r1, r3
  400630:	697b      	ldr	r3, [r7, #20]
  400632:	400b      	ands	r3, r1
  400634:	401a      	ands	r2, r3
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40063a:	e025      	b.n	400688 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40063c:	68fb      	ldr	r3, [r7, #12]
  40063e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400640:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400642:	68fb      	ldr	r3, [r7, #12]
  400644:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400646:	687b      	ldr	r3, [r7, #4]
  400648:	43d9      	mvns	r1, r3
  40064a:	697b      	ldr	r3, [r7, #20]
  40064c:	400b      	ands	r3, r1
  40064e:	401a      	ands	r2, r3
  400650:	68fb      	ldr	r3, [r7, #12]
  400652:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400654:	68fb      	ldr	r3, [r7, #12]
  400656:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400658:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40065a:	687a      	ldr	r2, [r7, #4]
  40065c:	697b      	ldr	r3, [r7, #20]
  40065e:	431a      	orrs	r2, r3
  400660:	68fb      	ldr	r3, [r7, #12]
  400662:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400664:	e010      	b.n	400688 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40066a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40066c:	687a      	ldr	r2, [r7, #4]
  40066e:	697b      	ldr	r3, [r7, #20]
  400670:	431a      	orrs	r2, r3
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400676:	68fb      	ldr	r3, [r7, #12]
  400678:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40067a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40067c:	687a      	ldr	r2, [r7, #4]
  40067e:	697b      	ldr	r3, [r7, #20]
  400680:	431a      	orrs	r2, r3
  400682:	68fb      	ldr	r3, [r7, #12]
  400684:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400686:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400688:	68fb      	ldr	r3, [r7, #12]
  40068a:	687a      	ldr	r2, [r7, #4]
  40068c:	605a      	str	r2, [r3, #4]
  40068e:	e000      	b.n	400692 <pio_set_peripheral+0x106>
		return;
  400690:	bf00      	nop
}
  400692:	371c      	adds	r7, #28
  400694:	46bd      	mov	sp, r7
  400696:	f85d 7b04 	ldr.w	r7, [sp], #4
  40069a:	4770      	bx	lr

0040069c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40069c:	b580      	push	{r7, lr}
  40069e:	b084      	sub	sp, #16
  4006a0:	af00      	add	r7, sp, #0
  4006a2:	60f8      	str	r0, [r7, #12]
  4006a4:	60b9      	str	r1, [r7, #8]
  4006a6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4006a8:	68b9      	ldr	r1, [r7, #8]
  4006aa:	68f8      	ldr	r0, [r7, #12]
  4006ac:	4b19      	ldr	r3, [pc, #100]	; (400714 <pio_set_input+0x78>)
  4006ae:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4006b0:	687b      	ldr	r3, [r7, #4]
  4006b2:	f003 0301 	and.w	r3, r3, #1
  4006b6:	461a      	mov	r2, r3
  4006b8:	68b9      	ldr	r1, [r7, #8]
  4006ba:	68f8      	ldr	r0, [r7, #12]
  4006bc:	4b16      	ldr	r3, [pc, #88]	; (400718 <pio_set_input+0x7c>)
  4006be:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4006c0:	687b      	ldr	r3, [r7, #4]
  4006c2:	f003 030a 	and.w	r3, r3, #10
  4006c6:	2b00      	cmp	r3, #0
  4006c8:	d003      	beq.n	4006d2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4006ca:	68fb      	ldr	r3, [r7, #12]
  4006cc:	68ba      	ldr	r2, [r7, #8]
  4006ce:	621a      	str	r2, [r3, #32]
  4006d0:	e002      	b.n	4006d8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	68ba      	ldr	r2, [r7, #8]
  4006d6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4006d8:	687b      	ldr	r3, [r7, #4]
  4006da:	f003 0302 	and.w	r3, r3, #2
  4006de:	2b00      	cmp	r3, #0
  4006e0:	d004      	beq.n	4006ec <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	68ba      	ldr	r2, [r7, #8]
  4006e6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4006ea:	e008      	b.n	4006fe <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	f003 0308 	and.w	r3, r3, #8
  4006f2:	2b00      	cmp	r3, #0
  4006f4:	d003      	beq.n	4006fe <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4006f6:	68fb      	ldr	r3, [r7, #12]
  4006f8:	68ba      	ldr	r2, [r7, #8]
  4006fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4006fe:	68fb      	ldr	r3, [r7, #12]
  400700:	68ba      	ldr	r2, [r7, #8]
  400702:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400704:	68fb      	ldr	r3, [r7, #12]
  400706:	68ba      	ldr	r2, [r7, #8]
  400708:	601a      	str	r2, [r3, #0]
}
  40070a:	bf00      	nop
  40070c:	3710      	adds	r7, #16
  40070e:	46bd      	mov	sp, r7
  400710:	bd80      	pop	{r7, pc}
  400712:	bf00      	nop
  400714:	00400831 	.word	0x00400831
  400718:	00400529 	.word	0x00400529

0040071c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40071c:	b580      	push	{r7, lr}
  40071e:	b084      	sub	sp, #16
  400720:	af00      	add	r7, sp, #0
  400722:	60f8      	str	r0, [r7, #12]
  400724:	60b9      	str	r1, [r7, #8]
  400726:	607a      	str	r2, [r7, #4]
  400728:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40072a:	68b9      	ldr	r1, [r7, #8]
  40072c:	68f8      	ldr	r0, [r7, #12]
  40072e:	4b12      	ldr	r3, [pc, #72]	; (400778 <pio_set_output+0x5c>)
  400730:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400732:	69ba      	ldr	r2, [r7, #24]
  400734:	68b9      	ldr	r1, [r7, #8]
  400736:	68f8      	ldr	r0, [r7, #12]
  400738:	4b10      	ldr	r3, [pc, #64]	; (40077c <pio_set_output+0x60>)
  40073a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40073c:	683b      	ldr	r3, [r7, #0]
  40073e:	2b00      	cmp	r3, #0
  400740:	d003      	beq.n	40074a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	68ba      	ldr	r2, [r7, #8]
  400746:	651a      	str	r2, [r3, #80]	; 0x50
  400748:	e002      	b.n	400750 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40074a:	68fb      	ldr	r3, [r7, #12]
  40074c:	68ba      	ldr	r2, [r7, #8]
  40074e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400750:	687b      	ldr	r3, [r7, #4]
  400752:	2b00      	cmp	r3, #0
  400754:	d003      	beq.n	40075e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400756:	68fb      	ldr	r3, [r7, #12]
  400758:	68ba      	ldr	r2, [r7, #8]
  40075a:	631a      	str	r2, [r3, #48]	; 0x30
  40075c:	e002      	b.n	400764 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40075e:	68fb      	ldr	r3, [r7, #12]
  400760:	68ba      	ldr	r2, [r7, #8]
  400762:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400764:	68fb      	ldr	r3, [r7, #12]
  400766:	68ba      	ldr	r2, [r7, #8]
  400768:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40076a:	68fb      	ldr	r3, [r7, #12]
  40076c:	68ba      	ldr	r2, [r7, #8]
  40076e:	601a      	str	r2, [r3, #0]
}
  400770:	bf00      	nop
  400772:	3710      	adds	r7, #16
  400774:	46bd      	mov	sp, r7
  400776:	bd80      	pop	{r7, pc}
  400778:	00400831 	.word	0x00400831
  40077c:	00400529 	.word	0x00400529

00400780 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400780:	b480      	push	{r7}
  400782:	b083      	sub	sp, #12
  400784:	af00      	add	r7, sp, #0
  400786:	6078      	str	r0, [r7, #4]
  400788:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40078a:	687b      	ldr	r3, [r7, #4]
  40078c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40078e:	683b      	ldr	r3, [r7, #0]
  400790:	4013      	ands	r3, r2
  400792:	2b00      	cmp	r3, #0
  400794:	d101      	bne.n	40079a <pio_get_output_data_status+0x1a>
		return 0;
  400796:	2300      	movs	r3, #0
  400798:	e000      	b.n	40079c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40079a:	2301      	movs	r3, #1
	}
}
  40079c:	4618      	mov	r0, r3
  40079e:	370c      	adds	r7, #12
  4007a0:	46bd      	mov	sp, r7
  4007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007a6:	4770      	bx	lr

004007a8 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4007a8:	b480      	push	{r7}
  4007aa:	b085      	sub	sp, #20
  4007ac:	af00      	add	r7, sp, #0
  4007ae:	60f8      	str	r0, [r7, #12]
  4007b0:	60b9      	str	r1, [r7, #8]
  4007b2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4007b4:	687b      	ldr	r3, [r7, #4]
  4007b6:	f003 0310 	and.w	r3, r3, #16
  4007ba:	2b00      	cmp	r3, #0
  4007bc:	d020      	beq.n	400800 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4007be:	68fb      	ldr	r3, [r7, #12]
  4007c0:	68ba      	ldr	r2, [r7, #8]
  4007c2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4007c6:	687b      	ldr	r3, [r7, #4]
  4007c8:	f003 0320 	and.w	r3, r3, #32
  4007cc:	2b00      	cmp	r3, #0
  4007ce:	d004      	beq.n	4007da <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4007d0:	68fb      	ldr	r3, [r7, #12]
  4007d2:	68ba      	ldr	r2, [r7, #8]
  4007d4:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4007d8:	e003      	b.n	4007e2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	68ba      	ldr	r2, [r7, #8]
  4007de:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4007e2:	687b      	ldr	r3, [r7, #4]
  4007e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4007e8:	2b00      	cmp	r3, #0
  4007ea:	d004      	beq.n	4007f6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4007ec:	68fb      	ldr	r3, [r7, #12]
  4007ee:	68ba      	ldr	r2, [r7, #8]
  4007f0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4007f4:	e008      	b.n	400808 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4007f6:	68fb      	ldr	r3, [r7, #12]
  4007f8:	68ba      	ldr	r2, [r7, #8]
  4007fa:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4007fe:	e003      	b.n	400808 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  400800:	68fb      	ldr	r3, [r7, #12]
  400802:	68ba      	ldr	r2, [r7, #8]
  400804:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400808:	bf00      	nop
  40080a:	3714      	adds	r7, #20
  40080c:	46bd      	mov	sp, r7
  40080e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400812:	4770      	bx	lr

00400814 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400814:	b480      	push	{r7}
  400816:	b083      	sub	sp, #12
  400818:	af00      	add	r7, sp, #0
  40081a:	6078      	str	r0, [r7, #4]
  40081c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  40081e:	687b      	ldr	r3, [r7, #4]
  400820:	683a      	ldr	r2, [r7, #0]
  400822:	641a      	str	r2, [r3, #64]	; 0x40
}
  400824:	bf00      	nop
  400826:	370c      	adds	r7, #12
  400828:	46bd      	mov	sp, r7
  40082a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40082e:	4770      	bx	lr

00400830 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400830:	b480      	push	{r7}
  400832:	b083      	sub	sp, #12
  400834:	af00      	add	r7, sp, #0
  400836:	6078      	str	r0, [r7, #4]
  400838:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  40083a:	687b      	ldr	r3, [r7, #4]
  40083c:	683a      	ldr	r2, [r7, #0]
  40083e:	645a      	str	r2, [r3, #68]	; 0x44
}
  400840:	bf00      	nop
  400842:	370c      	adds	r7, #12
  400844:	46bd      	mov	sp, r7
  400846:	f85d 7b04 	ldr.w	r7, [sp], #4
  40084a:	4770      	bx	lr

0040084c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40084c:	b480      	push	{r7}
  40084e:	b083      	sub	sp, #12
  400850:	af00      	add	r7, sp, #0
  400852:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400854:	687b      	ldr	r3, [r7, #4]
  400856:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400858:	4618      	mov	r0, r3
  40085a:	370c      	adds	r7, #12
  40085c:	46bd      	mov	sp, r7
  40085e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400862:	4770      	bx	lr

00400864 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400864:	b480      	push	{r7}
  400866:	b083      	sub	sp, #12
  400868:	af00      	add	r7, sp, #0
  40086a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40086c:	687b      	ldr	r3, [r7, #4]
  40086e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400870:	4618      	mov	r0, r3
  400872:	370c      	adds	r7, #12
  400874:	46bd      	mov	sp, r7
  400876:	f85d 7b04 	ldr.w	r7, [sp], #4
  40087a:	4770      	bx	lr

0040087c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40087c:	b580      	push	{r7, lr}
  40087e:	b084      	sub	sp, #16
  400880:	af00      	add	r7, sp, #0
  400882:	6078      	str	r0, [r7, #4]
  400884:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400886:	6878      	ldr	r0, [r7, #4]
  400888:	4b26      	ldr	r3, [pc, #152]	; (400924 <pio_handler_process+0xa8>)
  40088a:	4798      	blx	r3
  40088c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40088e:	6878      	ldr	r0, [r7, #4]
  400890:	4b25      	ldr	r3, [pc, #148]	; (400928 <pio_handler_process+0xac>)
  400892:	4798      	blx	r3
  400894:	4602      	mov	r2, r0
  400896:	68fb      	ldr	r3, [r7, #12]
  400898:	4013      	ands	r3, r2
  40089a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40089c:	68fb      	ldr	r3, [r7, #12]
  40089e:	2b00      	cmp	r3, #0
  4008a0:	d03c      	beq.n	40091c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4008a2:	2300      	movs	r3, #0
  4008a4:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4008a6:	e034      	b.n	400912 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4008a8:	4a20      	ldr	r2, [pc, #128]	; (40092c <pio_handler_process+0xb0>)
  4008aa:	68bb      	ldr	r3, [r7, #8]
  4008ac:	011b      	lsls	r3, r3, #4
  4008ae:	4413      	add	r3, r2
  4008b0:	681a      	ldr	r2, [r3, #0]
  4008b2:	683b      	ldr	r3, [r7, #0]
  4008b4:	429a      	cmp	r2, r3
  4008b6:	d126      	bne.n	400906 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4008b8:	4a1c      	ldr	r2, [pc, #112]	; (40092c <pio_handler_process+0xb0>)
  4008ba:	68bb      	ldr	r3, [r7, #8]
  4008bc:	011b      	lsls	r3, r3, #4
  4008be:	4413      	add	r3, r2
  4008c0:	3304      	adds	r3, #4
  4008c2:	681a      	ldr	r2, [r3, #0]
  4008c4:	68fb      	ldr	r3, [r7, #12]
  4008c6:	4013      	ands	r3, r2
  4008c8:	2b00      	cmp	r3, #0
  4008ca:	d01c      	beq.n	400906 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4008cc:	4a17      	ldr	r2, [pc, #92]	; (40092c <pio_handler_process+0xb0>)
  4008ce:	68bb      	ldr	r3, [r7, #8]
  4008d0:	011b      	lsls	r3, r3, #4
  4008d2:	4413      	add	r3, r2
  4008d4:	330c      	adds	r3, #12
  4008d6:	681b      	ldr	r3, [r3, #0]
  4008d8:	4914      	ldr	r1, [pc, #80]	; (40092c <pio_handler_process+0xb0>)
  4008da:	68ba      	ldr	r2, [r7, #8]
  4008dc:	0112      	lsls	r2, r2, #4
  4008de:	440a      	add	r2, r1
  4008e0:	6810      	ldr	r0, [r2, #0]
  4008e2:	4912      	ldr	r1, [pc, #72]	; (40092c <pio_handler_process+0xb0>)
  4008e4:	68ba      	ldr	r2, [r7, #8]
  4008e6:	0112      	lsls	r2, r2, #4
  4008e8:	440a      	add	r2, r1
  4008ea:	3204      	adds	r2, #4
  4008ec:	6812      	ldr	r2, [r2, #0]
  4008ee:	4611      	mov	r1, r2
  4008f0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4008f2:	4a0e      	ldr	r2, [pc, #56]	; (40092c <pio_handler_process+0xb0>)
  4008f4:	68bb      	ldr	r3, [r7, #8]
  4008f6:	011b      	lsls	r3, r3, #4
  4008f8:	4413      	add	r3, r2
  4008fa:	3304      	adds	r3, #4
  4008fc:	681b      	ldr	r3, [r3, #0]
  4008fe:	43db      	mvns	r3, r3
  400900:	68fa      	ldr	r2, [r7, #12]
  400902:	4013      	ands	r3, r2
  400904:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400906:	68bb      	ldr	r3, [r7, #8]
  400908:	3301      	adds	r3, #1
  40090a:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40090c:	68bb      	ldr	r3, [r7, #8]
  40090e:	2b06      	cmp	r3, #6
  400910:	d803      	bhi.n	40091a <pio_handler_process+0x9e>
		while (status != 0) {
  400912:	68fb      	ldr	r3, [r7, #12]
  400914:	2b00      	cmp	r3, #0
  400916:	d1c7      	bne.n	4008a8 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  400918:	e000      	b.n	40091c <pio_handler_process+0xa0>
				break;
  40091a:	bf00      	nop
}
  40091c:	bf00      	nop
  40091e:	3710      	adds	r7, #16
  400920:	46bd      	mov	sp, r7
  400922:	bd80      	pop	{r7, pc}
  400924:	0040084d 	.word	0x0040084d
  400928:	00400865 	.word	0x00400865
  40092c:	204004bc 	.word	0x204004bc

00400930 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400930:	b580      	push	{r7, lr}
  400932:	b086      	sub	sp, #24
  400934:	af00      	add	r7, sp, #0
  400936:	60f8      	str	r0, [r7, #12]
  400938:	60b9      	str	r1, [r7, #8]
  40093a:	607a      	str	r2, [r7, #4]
  40093c:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40093e:	4b21      	ldr	r3, [pc, #132]	; (4009c4 <pio_handler_set+0x94>)
  400940:	681b      	ldr	r3, [r3, #0]
  400942:	2b06      	cmp	r3, #6
  400944:	d901      	bls.n	40094a <pio_handler_set+0x1a>
		return 1;
  400946:	2301      	movs	r3, #1
  400948:	e038      	b.n	4009bc <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40094a:	2300      	movs	r3, #0
  40094c:	75fb      	strb	r3, [r7, #23]
  40094e:	e011      	b.n	400974 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400950:	7dfb      	ldrb	r3, [r7, #23]
  400952:	011b      	lsls	r3, r3, #4
  400954:	4a1c      	ldr	r2, [pc, #112]	; (4009c8 <pio_handler_set+0x98>)
  400956:	4413      	add	r3, r2
  400958:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  40095a:	693b      	ldr	r3, [r7, #16]
  40095c:	681a      	ldr	r2, [r3, #0]
  40095e:	68bb      	ldr	r3, [r7, #8]
  400960:	429a      	cmp	r2, r3
  400962:	d104      	bne.n	40096e <pio_handler_set+0x3e>
  400964:	693b      	ldr	r3, [r7, #16]
  400966:	685a      	ldr	r2, [r3, #4]
  400968:	687b      	ldr	r3, [r7, #4]
  40096a:	429a      	cmp	r2, r3
  40096c:	d008      	beq.n	400980 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40096e:	7dfb      	ldrb	r3, [r7, #23]
  400970:	3301      	adds	r3, #1
  400972:	75fb      	strb	r3, [r7, #23]
  400974:	7dfa      	ldrb	r2, [r7, #23]
  400976:	4b13      	ldr	r3, [pc, #76]	; (4009c4 <pio_handler_set+0x94>)
  400978:	681b      	ldr	r3, [r3, #0]
  40097a:	429a      	cmp	r2, r3
  40097c:	d9e8      	bls.n	400950 <pio_handler_set+0x20>
  40097e:	e000      	b.n	400982 <pio_handler_set+0x52>
			break;
  400980:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400982:	693b      	ldr	r3, [r7, #16]
  400984:	68ba      	ldr	r2, [r7, #8]
  400986:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400988:	693b      	ldr	r3, [r7, #16]
  40098a:	687a      	ldr	r2, [r7, #4]
  40098c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40098e:	693b      	ldr	r3, [r7, #16]
  400990:	683a      	ldr	r2, [r7, #0]
  400992:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400994:	693b      	ldr	r3, [r7, #16]
  400996:	6a3a      	ldr	r2, [r7, #32]
  400998:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40099a:	7dfa      	ldrb	r2, [r7, #23]
  40099c:	4b09      	ldr	r3, [pc, #36]	; (4009c4 <pio_handler_set+0x94>)
  40099e:	681b      	ldr	r3, [r3, #0]
  4009a0:	3301      	adds	r3, #1
  4009a2:	429a      	cmp	r2, r3
  4009a4:	d104      	bne.n	4009b0 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  4009a6:	4b07      	ldr	r3, [pc, #28]	; (4009c4 <pio_handler_set+0x94>)
  4009a8:	681b      	ldr	r3, [r3, #0]
  4009aa:	3301      	adds	r3, #1
  4009ac:	4a05      	ldr	r2, [pc, #20]	; (4009c4 <pio_handler_set+0x94>)
  4009ae:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  4009b0:	683a      	ldr	r2, [r7, #0]
  4009b2:	6879      	ldr	r1, [r7, #4]
  4009b4:	68f8      	ldr	r0, [r7, #12]
  4009b6:	4b05      	ldr	r3, [pc, #20]	; (4009cc <pio_handler_set+0x9c>)
  4009b8:	4798      	blx	r3

	return 0;
  4009ba:	2300      	movs	r3, #0
}
  4009bc:	4618      	mov	r0, r3
  4009be:	3718      	adds	r7, #24
  4009c0:	46bd      	mov	sp, r7
  4009c2:	bd80      	pop	{r7, pc}
  4009c4:	2040052c 	.word	0x2040052c
  4009c8:	204004bc 	.word	0x204004bc
  4009cc:	004007a9 	.word	0x004007a9

004009d0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4009d0:	b580      	push	{r7, lr}
  4009d2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4009d4:	210a      	movs	r1, #10
  4009d6:	4802      	ldr	r0, [pc, #8]	; (4009e0 <PIOA_Handler+0x10>)
  4009d8:	4b02      	ldr	r3, [pc, #8]	; (4009e4 <PIOA_Handler+0x14>)
  4009da:	4798      	blx	r3
}
  4009dc:	bf00      	nop
  4009de:	bd80      	pop	{r7, pc}
  4009e0:	400e0e00 	.word	0x400e0e00
  4009e4:	0040087d 	.word	0x0040087d

004009e8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4009e8:	b580      	push	{r7, lr}
  4009ea:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4009ec:	210b      	movs	r1, #11
  4009ee:	4802      	ldr	r0, [pc, #8]	; (4009f8 <PIOB_Handler+0x10>)
  4009f0:	4b02      	ldr	r3, [pc, #8]	; (4009fc <PIOB_Handler+0x14>)
  4009f2:	4798      	blx	r3
}
  4009f4:	bf00      	nop
  4009f6:	bd80      	pop	{r7, pc}
  4009f8:	400e1000 	.word	0x400e1000
  4009fc:	0040087d 	.word	0x0040087d

00400a00 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400a00:	b580      	push	{r7, lr}
  400a02:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400a04:	210c      	movs	r1, #12
  400a06:	4802      	ldr	r0, [pc, #8]	; (400a10 <PIOC_Handler+0x10>)
  400a08:	4b02      	ldr	r3, [pc, #8]	; (400a14 <PIOC_Handler+0x14>)
  400a0a:	4798      	blx	r3
}
  400a0c:	bf00      	nop
  400a0e:	bd80      	pop	{r7, pc}
  400a10:	400e1200 	.word	0x400e1200
  400a14:	0040087d 	.word	0x0040087d

00400a18 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400a18:	b580      	push	{r7, lr}
  400a1a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400a1c:	2110      	movs	r1, #16
  400a1e:	4802      	ldr	r0, [pc, #8]	; (400a28 <PIOD_Handler+0x10>)
  400a20:	4b02      	ldr	r3, [pc, #8]	; (400a2c <PIOD_Handler+0x14>)
  400a22:	4798      	blx	r3
}
  400a24:	bf00      	nop
  400a26:	bd80      	pop	{r7, pc}
  400a28:	400e1400 	.word	0x400e1400
  400a2c:	0040087d 	.word	0x0040087d

00400a30 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400a30:	b580      	push	{r7, lr}
  400a32:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400a34:	2111      	movs	r1, #17
  400a36:	4802      	ldr	r0, [pc, #8]	; (400a40 <PIOE_Handler+0x10>)
  400a38:	4b02      	ldr	r3, [pc, #8]	; (400a44 <PIOE_Handler+0x14>)
  400a3a:	4798      	blx	r3
}
  400a3c:	bf00      	nop
  400a3e:	bd80      	pop	{r7, pc}
  400a40:	400e1600 	.word	0x400e1600
  400a44:	0040087d 	.word	0x0040087d

00400a48 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400a48:	b480      	push	{r7}
  400a4a:	b083      	sub	sp, #12
  400a4c:	af00      	add	r7, sp, #0
  400a4e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400a50:	687b      	ldr	r3, [r7, #4]
  400a52:	3b01      	subs	r3, #1
  400a54:	2b03      	cmp	r3, #3
  400a56:	d81a      	bhi.n	400a8e <pmc_mck_set_division+0x46>
  400a58:	a201      	add	r2, pc, #4	; (adr r2, 400a60 <pmc_mck_set_division+0x18>)
  400a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400a5e:	bf00      	nop
  400a60:	00400a71 	.word	0x00400a71
  400a64:	00400a77 	.word	0x00400a77
  400a68:	00400a7f 	.word	0x00400a7f
  400a6c:	00400a87 	.word	0x00400a87
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a70:	2300      	movs	r3, #0
  400a72:	607b      	str	r3, [r7, #4]
			break;
  400a74:	e00e      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400a76:	f44f 7380 	mov.w	r3, #256	; 0x100
  400a7a:	607b      	str	r3, [r7, #4]
			break;
  400a7c:	e00a      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400a7e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400a82:	607b      	str	r3, [r7, #4]
			break;
  400a84:	e006      	b.n	400a94 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400a86:	f44f 7300 	mov.w	r3, #512	; 0x200
  400a8a:	607b      	str	r3, [r7, #4]
			break;
  400a8c:	e002      	b.n	400a94 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400a8e:	2300      	movs	r3, #0
  400a90:	607b      	str	r3, [r7, #4]
			break;
  400a92:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400a94:	490a      	ldr	r1, [pc, #40]	; (400ac0 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400a96:	4b0a      	ldr	r3, [pc, #40]	; (400ac0 <pmc_mck_set_division+0x78>)
  400a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400a9a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400a9e:	687b      	ldr	r3, [r7, #4]
  400aa0:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400aa2:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400aa4:	bf00      	nop
  400aa6:	4b06      	ldr	r3, [pc, #24]	; (400ac0 <pmc_mck_set_division+0x78>)
  400aa8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400aaa:	f003 0308 	and.w	r3, r3, #8
  400aae:	2b00      	cmp	r3, #0
  400ab0:	d0f9      	beq.n	400aa6 <pmc_mck_set_division+0x5e>
}
  400ab2:	bf00      	nop
  400ab4:	370c      	adds	r7, #12
  400ab6:	46bd      	mov	sp, r7
  400ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400abc:	4770      	bx	lr
  400abe:	bf00      	nop
  400ac0:	400e0600 	.word	0x400e0600

00400ac4 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400ac4:	b480      	push	{r7}
  400ac6:	b085      	sub	sp, #20
  400ac8:	af00      	add	r7, sp, #0
  400aca:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400acc:	491d      	ldr	r1, [pc, #116]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400ace:	4b1d      	ldr	r3, [pc, #116]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400ad2:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400ad6:	687b      	ldr	r3, [r7, #4]
  400ad8:	4313      	orrs	r3, r2
  400ada:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400adc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ae0:	60fb      	str	r3, [r7, #12]
  400ae2:	e007      	b.n	400af4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ae4:	68fb      	ldr	r3, [r7, #12]
  400ae6:	2b00      	cmp	r3, #0
  400ae8:	d101      	bne.n	400aee <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400aea:	2301      	movs	r3, #1
  400aec:	e023      	b.n	400b36 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400aee:	68fb      	ldr	r3, [r7, #12]
  400af0:	3b01      	subs	r3, #1
  400af2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400af4:	4b13      	ldr	r3, [pc, #76]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400af6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400af8:	f003 0308 	and.w	r3, r3, #8
  400afc:	2b00      	cmp	r3, #0
  400afe:	d0f1      	beq.n	400ae4 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400b00:	4a10      	ldr	r2, [pc, #64]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b02:	4b10      	ldr	r3, [pc, #64]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b06:	f023 0303 	bic.w	r3, r3, #3
  400b0a:	f043 0302 	orr.w	r3, r3, #2
  400b0e:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400b14:	60fb      	str	r3, [r7, #12]
  400b16:	e007      	b.n	400b28 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400b18:	68fb      	ldr	r3, [r7, #12]
  400b1a:	2b00      	cmp	r3, #0
  400b1c:	d101      	bne.n	400b22 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400b1e:	2301      	movs	r3, #1
  400b20:	e009      	b.n	400b36 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400b22:	68fb      	ldr	r3, [r7, #12]
  400b24:	3b01      	subs	r3, #1
  400b26:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b28:	4b06      	ldr	r3, [pc, #24]	; (400b44 <pmc_switch_mck_to_pllack+0x80>)
  400b2a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b2c:	f003 0308 	and.w	r3, r3, #8
  400b30:	2b00      	cmp	r3, #0
  400b32:	d0f1      	beq.n	400b18 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400b34:	2300      	movs	r3, #0
}
  400b36:	4618      	mov	r0, r3
  400b38:	3714      	adds	r7, #20
  400b3a:	46bd      	mov	sp, r7
  400b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b40:	4770      	bx	lr
  400b42:	bf00      	nop
  400b44:	400e0600 	.word	0x400e0600

00400b48 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400b48:	b480      	push	{r7}
  400b4a:	b083      	sub	sp, #12
  400b4c:	af00      	add	r7, sp, #0
  400b4e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400b50:	687b      	ldr	r3, [r7, #4]
  400b52:	2b01      	cmp	r3, #1
  400b54:	d105      	bne.n	400b62 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400b56:	4907      	ldr	r1, [pc, #28]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b58:	4b06      	ldr	r3, [pc, #24]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b5a:	689a      	ldr	r2, [r3, #8]
  400b5c:	4b06      	ldr	r3, [pc, #24]	; (400b78 <pmc_switch_sclk_to_32kxtal+0x30>)
  400b5e:	4313      	orrs	r3, r2
  400b60:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400b62:	4b04      	ldr	r3, [pc, #16]	; (400b74 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400b64:	4a05      	ldr	r2, [pc, #20]	; (400b7c <pmc_switch_sclk_to_32kxtal+0x34>)
  400b66:	601a      	str	r2, [r3, #0]
}
  400b68:	bf00      	nop
  400b6a:	370c      	adds	r7, #12
  400b6c:	46bd      	mov	sp, r7
  400b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b72:	4770      	bx	lr
  400b74:	400e1810 	.word	0x400e1810
  400b78:	a5100000 	.word	0xa5100000
  400b7c:	a5000008 	.word	0xa5000008

00400b80 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400b80:	b480      	push	{r7}
  400b82:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400b84:	4b09      	ldr	r3, [pc, #36]	; (400bac <pmc_osc_is_ready_32kxtal+0x2c>)
  400b86:	695b      	ldr	r3, [r3, #20]
  400b88:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400b8c:	2b00      	cmp	r3, #0
  400b8e:	d007      	beq.n	400ba0 <pmc_osc_is_ready_32kxtal+0x20>
  400b90:	4b07      	ldr	r3, [pc, #28]	; (400bb0 <pmc_osc_is_ready_32kxtal+0x30>)
  400b92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b94:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400b98:	2b00      	cmp	r3, #0
  400b9a:	d001      	beq.n	400ba0 <pmc_osc_is_ready_32kxtal+0x20>
  400b9c:	2301      	movs	r3, #1
  400b9e:	e000      	b.n	400ba2 <pmc_osc_is_ready_32kxtal+0x22>
  400ba0:	2300      	movs	r3, #0
}
  400ba2:	4618      	mov	r0, r3
  400ba4:	46bd      	mov	sp, r7
  400ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400baa:	4770      	bx	lr
  400bac:	400e1810 	.word	0x400e1810
  400bb0:	400e0600 	.word	0x400e0600

00400bb4 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400bb4:	b480      	push	{r7}
  400bb6:	b083      	sub	sp, #12
  400bb8:	af00      	add	r7, sp, #0
  400bba:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400bbc:	4915      	ldr	r1, [pc, #84]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bbe:	4b15      	ldr	r3, [pc, #84]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bc0:	6a1a      	ldr	r2, [r3, #32]
  400bc2:	4b15      	ldr	r3, [pc, #84]	; (400c18 <pmc_switch_mainck_to_fastrc+0x64>)
  400bc4:	4313      	orrs	r3, r2
  400bc6:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bc8:	bf00      	nop
  400bca:	4b12      	ldr	r3, [pc, #72]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bd2:	2b00      	cmp	r3, #0
  400bd4:	d0f9      	beq.n	400bca <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400bd6:	490f      	ldr	r1, [pc, #60]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bd8:	4b0e      	ldr	r3, [pc, #56]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bda:	6a1a      	ldr	r2, [r3, #32]
  400bdc:	4b0f      	ldr	r3, [pc, #60]	; (400c1c <pmc_switch_mainck_to_fastrc+0x68>)
  400bde:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400be0:	687a      	ldr	r2, [r7, #4]
  400be2:	4313      	orrs	r3, r2
  400be4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400be8:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400bea:	bf00      	nop
  400bec:	4b09      	ldr	r3, [pc, #36]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bee:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bf0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400bf4:	2b00      	cmp	r3, #0
  400bf6:	d0f9      	beq.n	400bec <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400bf8:	4906      	ldr	r1, [pc, #24]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bfa:	4b06      	ldr	r3, [pc, #24]	; (400c14 <pmc_switch_mainck_to_fastrc+0x60>)
  400bfc:	6a1a      	ldr	r2, [r3, #32]
  400bfe:	4b08      	ldr	r3, [pc, #32]	; (400c20 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c00:	4013      	ands	r3, r2
  400c02:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400c06:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400c08:	bf00      	nop
  400c0a:	370c      	adds	r7, #12
  400c0c:	46bd      	mov	sp, r7
  400c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c12:	4770      	bx	lr
  400c14:	400e0600 	.word	0x400e0600
  400c18:	00370008 	.word	0x00370008
  400c1c:	ffc8ff8f 	.word	0xffc8ff8f
  400c20:	fec8ffff 	.word	0xfec8ffff

00400c24 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400c24:	b480      	push	{r7}
  400c26:	b083      	sub	sp, #12
  400c28:	af00      	add	r7, sp, #0
  400c2a:	6078      	str	r0, [r7, #4]
  400c2c:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400c2e:	687b      	ldr	r3, [r7, #4]
  400c30:	2b00      	cmp	r3, #0
  400c32:	d008      	beq.n	400c46 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c34:	4913      	ldr	r1, [pc, #76]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c36:	4b13      	ldr	r3, [pc, #76]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c38:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400c3a:	4a13      	ldr	r2, [pc, #76]	; (400c88 <pmc_switch_mainck_to_xtal+0x64>)
  400c3c:	401a      	ands	r2, r3
  400c3e:	4b13      	ldr	r3, [pc, #76]	; (400c8c <pmc_switch_mainck_to_xtal+0x68>)
  400c40:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400c42:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400c44:	e018      	b.n	400c78 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c46:	490f      	ldr	r1, [pc, #60]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c48:	4b0e      	ldr	r3, [pc, #56]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c4a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c4c:	4b10      	ldr	r3, [pc, #64]	; (400c90 <pmc_switch_mainck_to_xtal+0x6c>)
  400c4e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400c50:	683a      	ldr	r2, [r7, #0]
  400c52:	0212      	lsls	r2, r2, #8
  400c54:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400c56:	431a      	orrs	r2, r3
  400c58:	4b0e      	ldr	r3, [pc, #56]	; (400c94 <pmc_switch_mainck_to_xtal+0x70>)
  400c5a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400c5c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400c5e:	bf00      	nop
  400c60:	4b08      	ldr	r3, [pc, #32]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c64:	f003 0301 	and.w	r3, r3, #1
  400c68:	2b00      	cmp	r3, #0
  400c6a:	d0f9      	beq.n	400c60 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400c6c:	4905      	ldr	r1, [pc, #20]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c6e:	4b05      	ldr	r3, [pc, #20]	; (400c84 <pmc_switch_mainck_to_xtal+0x60>)
  400c70:	6a1a      	ldr	r2, [r3, #32]
  400c72:	4b09      	ldr	r3, [pc, #36]	; (400c98 <pmc_switch_mainck_to_xtal+0x74>)
  400c74:	4313      	orrs	r3, r2
  400c76:	620b      	str	r3, [r1, #32]
}
  400c78:	bf00      	nop
  400c7a:	370c      	adds	r7, #12
  400c7c:	46bd      	mov	sp, r7
  400c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c82:	4770      	bx	lr
  400c84:	400e0600 	.word	0x400e0600
  400c88:	fec8fffc 	.word	0xfec8fffc
  400c8c:	01370002 	.word	0x01370002
  400c90:	ffc8fffc 	.word	0xffc8fffc
  400c94:	00370001 	.word	0x00370001
  400c98:	01370000 	.word	0x01370000

00400c9c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400c9c:	b480      	push	{r7}
  400c9e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400ca0:	4b04      	ldr	r3, [pc, #16]	; (400cb4 <pmc_osc_is_ready_mainck+0x18>)
  400ca2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ca4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400ca8:	4618      	mov	r0, r3
  400caa:	46bd      	mov	sp, r7
  400cac:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cb0:	4770      	bx	lr
  400cb2:	bf00      	nop
  400cb4:	400e0600 	.word	0x400e0600

00400cb8 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400cb8:	b480      	push	{r7}
  400cba:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400cbc:	4b04      	ldr	r3, [pc, #16]	; (400cd0 <pmc_disable_pllack+0x18>)
  400cbe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400cc2:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400cc4:	bf00      	nop
  400cc6:	46bd      	mov	sp, r7
  400cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ccc:	4770      	bx	lr
  400cce:	bf00      	nop
  400cd0:	400e0600 	.word	0x400e0600

00400cd4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400cd4:	b480      	push	{r7}
  400cd6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400cd8:	4b04      	ldr	r3, [pc, #16]	; (400cec <pmc_is_locked_pllack+0x18>)
  400cda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cdc:	f003 0302 	and.w	r3, r3, #2
}
  400ce0:	4618      	mov	r0, r3
  400ce2:	46bd      	mov	sp, r7
  400ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ce8:	4770      	bx	lr
  400cea:	bf00      	nop
  400cec:	400e0600 	.word	0x400e0600

00400cf0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400cf0:	b480      	push	{r7}
  400cf2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400cf4:	4b04      	ldr	r3, [pc, #16]	; (400d08 <pmc_is_locked_upll+0x18>)
  400cf6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400cfc:	4618      	mov	r0, r3
  400cfe:	46bd      	mov	sp, r7
  400d00:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d04:	4770      	bx	lr
  400d06:	bf00      	nop
  400d08:	400e0600 	.word	0x400e0600

00400d0c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400d0c:	b480      	push	{r7}
  400d0e:	b083      	sub	sp, #12
  400d10:	af00      	add	r7, sp, #0
  400d12:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400d14:	687b      	ldr	r3, [r7, #4]
  400d16:	2b3f      	cmp	r3, #63	; 0x3f
  400d18:	d901      	bls.n	400d1e <pmc_enable_periph_clk+0x12>
		return 1;
  400d1a:	2301      	movs	r3, #1
  400d1c:	e02f      	b.n	400d7e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400d1e:	687b      	ldr	r3, [r7, #4]
  400d20:	2b1f      	cmp	r3, #31
  400d22:	d813      	bhi.n	400d4c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400d24:	4b19      	ldr	r3, [pc, #100]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d26:	699a      	ldr	r2, [r3, #24]
  400d28:	2101      	movs	r1, #1
  400d2a:	687b      	ldr	r3, [r7, #4]
  400d2c:	fa01 f303 	lsl.w	r3, r1, r3
  400d30:	401a      	ands	r2, r3
  400d32:	2101      	movs	r1, #1
  400d34:	687b      	ldr	r3, [r7, #4]
  400d36:	fa01 f303 	lsl.w	r3, r1, r3
  400d3a:	429a      	cmp	r2, r3
  400d3c:	d01e      	beq.n	400d7c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400d3e:	4a13      	ldr	r2, [pc, #76]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d40:	2101      	movs	r1, #1
  400d42:	687b      	ldr	r3, [r7, #4]
  400d44:	fa01 f303 	lsl.w	r3, r1, r3
  400d48:	6113      	str	r3, [r2, #16]
  400d4a:	e017      	b.n	400d7c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400d4c:	687b      	ldr	r3, [r7, #4]
  400d4e:	3b20      	subs	r3, #32
  400d50:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400d52:	4b0e      	ldr	r3, [pc, #56]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d54:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400d58:	2101      	movs	r1, #1
  400d5a:	687b      	ldr	r3, [r7, #4]
  400d5c:	fa01 f303 	lsl.w	r3, r1, r3
  400d60:	401a      	ands	r2, r3
  400d62:	2101      	movs	r1, #1
  400d64:	687b      	ldr	r3, [r7, #4]
  400d66:	fa01 f303 	lsl.w	r3, r1, r3
  400d6a:	429a      	cmp	r2, r3
  400d6c:	d006      	beq.n	400d7c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400d6e:	4a07      	ldr	r2, [pc, #28]	; (400d8c <pmc_enable_periph_clk+0x80>)
  400d70:	2101      	movs	r1, #1
  400d72:	687b      	ldr	r3, [r7, #4]
  400d74:	fa01 f303 	lsl.w	r3, r1, r3
  400d78:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400d7c:	2300      	movs	r3, #0
}
  400d7e:	4618      	mov	r0, r3
  400d80:	370c      	adds	r7, #12
  400d82:	46bd      	mov	sp, r7
  400d84:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d88:	4770      	bx	lr
  400d8a:	bf00      	nop
  400d8c:	400e0600 	.word	0x400e0600

00400d90 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400d90:	b480      	push	{r7}
  400d92:	b083      	sub	sp, #12
  400d94:	af00      	add	r7, sp, #0
  400d96:	6078      	str	r0, [r7, #4]
  400d98:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400d9a:	687b      	ldr	r3, [r7, #4]
  400d9c:	695b      	ldr	r3, [r3, #20]
  400d9e:	f003 0301 	and.w	r3, r3, #1
  400da2:	2b00      	cmp	r3, #0
  400da4:	d101      	bne.n	400daa <uart_read+0x1a>
		return 1;
  400da6:	2301      	movs	r3, #1
  400da8:	e005      	b.n	400db6 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400daa:	687b      	ldr	r3, [r7, #4]
  400dac:	699b      	ldr	r3, [r3, #24]
  400dae:	b2da      	uxtb	r2, r3
  400db0:	683b      	ldr	r3, [r7, #0]
  400db2:	701a      	strb	r2, [r3, #0]
	return 0;
  400db4:	2300      	movs	r3, #0
}
  400db6:	4618      	mov	r0, r3
  400db8:	370c      	adds	r7, #12
  400dba:	46bd      	mov	sp, r7
  400dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dc0:	4770      	bx	lr

00400dc2 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400dc2:	b480      	push	{r7}
  400dc4:	b089      	sub	sp, #36	; 0x24
  400dc6:	af00      	add	r7, sp, #0
  400dc8:	60f8      	str	r0, [r7, #12]
  400dca:	60b9      	str	r1, [r7, #8]
  400dcc:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400dce:	68bb      	ldr	r3, [r7, #8]
  400dd0:	011a      	lsls	r2, r3, #4
  400dd2:	687b      	ldr	r3, [r7, #4]
  400dd4:	429a      	cmp	r2, r3
  400dd6:	d802      	bhi.n	400dde <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400dd8:	2310      	movs	r3, #16
  400dda:	61fb      	str	r3, [r7, #28]
  400ddc:	e001      	b.n	400de2 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400dde:	2308      	movs	r3, #8
  400de0:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400de2:	687b      	ldr	r3, [r7, #4]
  400de4:	00da      	lsls	r2, r3, #3
  400de6:	69fb      	ldr	r3, [r7, #28]
  400de8:	68b9      	ldr	r1, [r7, #8]
  400dea:	fb01 f303 	mul.w	r3, r1, r3
  400dee:	085b      	lsrs	r3, r3, #1
  400df0:	441a      	add	r2, r3
  400df2:	69fb      	ldr	r3, [r7, #28]
  400df4:	68b9      	ldr	r1, [r7, #8]
  400df6:	fb01 f303 	mul.w	r3, r1, r3
  400dfa:	fbb2 f3f3 	udiv	r3, r2, r3
  400dfe:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400e00:	69bb      	ldr	r3, [r7, #24]
  400e02:	08db      	lsrs	r3, r3, #3
  400e04:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400e06:	69bb      	ldr	r3, [r7, #24]
  400e08:	f003 0307 	and.w	r3, r3, #7
  400e0c:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400e0e:	697b      	ldr	r3, [r7, #20]
  400e10:	2b00      	cmp	r3, #0
  400e12:	d003      	beq.n	400e1c <usart_set_async_baudrate+0x5a>
  400e14:	697b      	ldr	r3, [r7, #20]
  400e16:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e1a:	d301      	bcc.n	400e20 <usart_set_async_baudrate+0x5e>
		return 1;
  400e1c:	2301      	movs	r3, #1
  400e1e:	e00f      	b.n	400e40 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400e20:	69fb      	ldr	r3, [r7, #28]
  400e22:	2b08      	cmp	r3, #8
  400e24:	d105      	bne.n	400e32 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400e26:	68fb      	ldr	r3, [r7, #12]
  400e28:	685b      	ldr	r3, [r3, #4]
  400e2a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400e2e:	68fb      	ldr	r3, [r7, #12]
  400e30:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400e32:	693b      	ldr	r3, [r7, #16]
  400e34:	041a      	lsls	r2, r3, #16
  400e36:	697b      	ldr	r3, [r7, #20]
  400e38:	431a      	orrs	r2, r3
  400e3a:	68fb      	ldr	r3, [r7, #12]
  400e3c:	621a      	str	r2, [r3, #32]

	return 0;
  400e3e:	2300      	movs	r3, #0
}
  400e40:	4618      	mov	r0, r3
  400e42:	3724      	adds	r7, #36	; 0x24
  400e44:	46bd      	mov	sp, r7
  400e46:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e4a:	4770      	bx	lr

00400e4c <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400e4c:	b580      	push	{r7, lr}
  400e4e:	b082      	sub	sp, #8
  400e50:	af00      	add	r7, sp, #0
  400e52:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400e54:	6878      	ldr	r0, [r7, #4]
  400e56:	4b0d      	ldr	r3, [pc, #52]	; (400e8c <usart_reset+0x40>)
  400e58:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400e5a:	687b      	ldr	r3, [r7, #4]
  400e5c:	2200      	movs	r2, #0
  400e5e:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400e60:	687b      	ldr	r3, [r7, #4]
  400e62:	2200      	movs	r2, #0
  400e64:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400e66:	687b      	ldr	r3, [r7, #4]
  400e68:	2200      	movs	r2, #0
  400e6a:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400e6c:	6878      	ldr	r0, [r7, #4]
  400e6e:	4b08      	ldr	r3, [pc, #32]	; (400e90 <usart_reset+0x44>)
  400e70:	4798      	blx	r3
	usart_reset_rx(p_usart);
  400e72:	6878      	ldr	r0, [r7, #4]
  400e74:	4b07      	ldr	r3, [pc, #28]	; (400e94 <usart_reset+0x48>)
  400e76:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400e78:	6878      	ldr	r0, [r7, #4]
  400e7a:	4b07      	ldr	r3, [pc, #28]	; (400e98 <usart_reset+0x4c>)
  400e7c:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  400e7e:	6878      	ldr	r0, [r7, #4]
  400e80:	4b06      	ldr	r3, [pc, #24]	; (400e9c <usart_reset+0x50>)
  400e82:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  400e84:	bf00      	nop
  400e86:	3708      	adds	r7, #8
  400e88:	46bd      	mov	sp, r7
  400e8a:	bd80      	pop	{r7, pc}
  400e8c:	00401011 	.word	0x00401011
  400e90:	00400f3f 	.word	0x00400f3f
  400e94:	00400f73 	.word	0x00400f73
  400e98:	00400fa5 	.word	0x00400fa5
  400e9c:	00400fc1 	.word	0x00400fc1

00400ea0 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  400ea0:	b580      	push	{r7, lr}
  400ea2:	b084      	sub	sp, #16
  400ea4:	af00      	add	r7, sp, #0
  400ea6:	60f8      	str	r0, [r7, #12]
  400ea8:	60b9      	str	r1, [r7, #8]
  400eaa:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  400eac:	68f8      	ldr	r0, [r7, #12]
  400eae:	4b1a      	ldr	r3, [pc, #104]	; (400f18 <usart_init_rs232+0x78>)
  400eb0:	4798      	blx	r3

	ul_reg_val = 0;
  400eb2:	4b1a      	ldr	r3, [pc, #104]	; (400f1c <usart_init_rs232+0x7c>)
  400eb4:	2200      	movs	r2, #0
  400eb6:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  400eb8:	68bb      	ldr	r3, [r7, #8]
  400eba:	2b00      	cmp	r3, #0
  400ebc:	d009      	beq.n	400ed2 <usart_init_rs232+0x32>
  400ebe:	68bb      	ldr	r3, [r7, #8]
  400ec0:	681b      	ldr	r3, [r3, #0]
  400ec2:	687a      	ldr	r2, [r7, #4]
  400ec4:	4619      	mov	r1, r3
  400ec6:	68f8      	ldr	r0, [r7, #12]
  400ec8:	4b15      	ldr	r3, [pc, #84]	; (400f20 <usart_init_rs232+0x80>)
  400eca:	4798      	blx	r3
  400ecc:	4603      	mov	r3, r0
  400ece:	2b00      	cmp	r3, #0
  400ed0:	d001      	beq.n	400ed6 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  400ed2:	2301      	movs	r3, #1
  400ed4:	e01b      	b.n	400f0e <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ed6:	68bb      	ldr	r3, [r7, #8]
  400ed8:	685a      	ldr	r2, [r3, #4]
  400eda:	68bb      	ldr	r3, [r7, #8]
  400edc:	689b      	ldr	r3, [r3, #8]
  400ede:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400ee0:	68bb      	ldr	r3, [r7, #8]
  400ee2:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400ee4:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  400ee6:	68bb      	ldr	r3, [r7, #8]
  400ee8:	68db      	ldr	r3, [r3, #12]
  400eea:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  400eec:	4b0b      	ldr	r3, [pc, #44]	; (400f1c <usart_init_rs232+0x7c>)
  400eee:	681b      	ldr	r3, [r3, #0]
  400ef0:	4313      	orrs	r3, r2
  400ef2:	4a0a      	ldr	r2, [pc, #40]	; (400f1c <usart_init_rs232+0x7c>)
  400ef4:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  400ef6:	4b09      	ldr	r3, [pc, #36]	; (400f1c <usart_init_rs232+0x7c>)
  400ef8:	681b      	ldr	r3, [r3, #0]
  400efa:	4a08      	ldr	r2, [pc, #32]	; (400f1c <usart_init_rs232+0x7c>)
  400efc:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400efe:	68fb      	ldr	r3, [r7, #12]
  400f00:	685a      	ldr	r2, [r3, #4]
  400f02:	4b06      	ldr	r3, [pc, #24]	; (400f1c <usart_init_rs232+0x7c>)
  400f04:	681b      	ldr	r3, [r3, #0]
  400f06:	431a      	orrs	r2, r3
  400f08:	68fb      	ldr	r3, [r7, #12]
  400f0a:	605a      	str	r2, [r3, #4]

	return 0;
  400f0c:	2300      	movs	r3, #0
}
  400f0e:	4618      	mov	r0, r3
  400f10:	3710      	adds	r7, #16
  400f12:	46bd      	mov	sp, r7
  400f14:	bd80      	pop	{r7, pc}
  400f16:	bf00      	nop
  400f18:	00400e4d 	.word	0x00400e4d
  400f1c:	20400530 	.word	0x20400530
  400f20:	00400dc3 	.word	0x00400dc3

00400f24 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  400f24:	b480      	push	{r7}
  400f26:	b083      	sub	sp, #12
  400f28:	af00      	add	r7, sp, #0
  400f2a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400f2c:	687b      	ldr	r3, [r7, #4]
  400f2e:	2240      	movs	r2, #64	; 0x40
  400f30:	601a      	str	r2, [r3, #0]
}
  400f32:	bf00      	nop
  400f34:	370c      	adds	r7, #12
  400f36:	46bd      	mov	sp, r7
  400f38:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f3c:	4770      	bx	lr

00400f3e <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400f3e:	b480      	push	{r7}
  400f40:	b083      	sub	sp, #12
  400f42:	af00      	add	r7, sp, #0
  400f44:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  400f46:	687b      	ldr	r3, [r7, #4]
  400f48:	2288      	movs	r2, #136	; 0x88
  400f4a:	601a      	str	r2, [r3, #0]
}
  400f4c:	bf00      	nop
  400f4e:	370c      	adds	r7, #12
  400f50:	46bd      	mov	sp, r7
  400f52:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f56:	4770      	bx	lr

00400f58 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  400f58:	b480      	push	{r7}
  400f5a:	b083      	sub	sp, #12
  400f5c:	af00      	add	r7, sp, #0
  400f5e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400f60:	687b      	ldr	r3, [r7, #4]
  400f62:	2210      	movs	r2, #16
  400f64:	601a      	str	r2, [r3, #0]
}
  400f66:	bf00      	nop
  400f68:	370c      	adds	r7, #12
  400f6a:	46bd      	mov	sp, r7
  400f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f70:	4770      	bx	lr

00400f72 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400f72:	b480      	push	{r7}
  400f74:	b083      	sub	sp, #12
  400f76:	af00      	add	r7, sp, #0
  400f78:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  400f7a:	687b      	ldr	r3, [r7, #4]
  400f7c:	2224      	movs	r2, #36	; 0x24
  400f7e:	601a      	str	r2, [r3, #0]
}
  400f80:	bf00      	nop
  400f82:	370c      	adds	r7, #12
  400f84:	46bd      	mov	sp, r7
  400f86:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f8a:	4770      	bx	lr

00400f8c <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  400f8c:	b480      	push	{r7}
  400f8e:	b083      	sub	sp, #12
  400f90:	af00      	add	r7, sp, #0
  400f92:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  400f94:	687b      	ldr	r3, [r7, #4]
  400f96:	695b      	ldr	r3, [r3, #20]
}
  400f98:	4618      	mov	r0, r3
  400f9a:	370c      	adds	r7, #12
  400f9c:	46bd      	mov	sp, r7
  400f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fa2:	4770      	bx	lr

00400fa4 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  400fa4:	b480      	push	{r7}
  400fa6:	b083      	sub	sp, #12
  400fa8:	af00      	add	r7, sp, #0
  400faa:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  400fac:	687b      	ldr	r3, [r7, #4]
  400fae:	f44f 7280 	mov.w	r2, #256	; 0x100
  400fb2:	601a      	str	r2, [r3, #0]
}
  400fb4:	bf00      	nop
  400fb6:	370c      	adds	r7, #12
  400fb8:	46bd      	mov	sp, r7
  400fba:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fbe:	4770      	bx	lr

00400fc0 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  400fc0:	b480      	push	{r7}
  400fc2:	b083      	sub	sp, #12
  400fc4:	af00      	add	r7, sp, #0
  400fc6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  400fc8:	687b      	ldr	r3, [r7, #4]
  400fca:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400fce:	601a      	str	r2, [r3, #0]
}
  400fd0:	bf00      	nop
  400fd2:	370c      	adds	r7, #12
  400fd4:	46bd      	mov	sp, r7
  400fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fda:	4770      	bx	lr

00400fdc <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  400fdc:	b480      	push	{r7}
  400fde:	b083      	sub	sp, #12
  400fe0:	af00      	add	r7, sp, #0
  400fe2:	6078      	str	r0, [r7, #4]
  400fe4:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400fe6:	687b      	ldr	r3, [r7, #4]
  400fe8:	695b      	ldr	r3, [r3, #20]
  400fea:	f003 0301 	and.w	r3, r3, #1
  400fee:	2b00      	cmp	r3, #0
  400ff0:	d101      	bne.n	400ff6 <usart_read+0x1a>
		return 1;
  400ff2:	2301      	movs	r3, #1
  400ff4:	e006      	b.n	401004 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400ff6:	687b      	ldr	r3, [r7, #4]
  400ff8:	699b      	ldr	r3, [r3, #24]
  400ffa:	f3c3 0208 	ubfx	r2, r3, #0, #9
  400ffe:	683b      	ldr	r3, [r7, #0]
  401000:	601a      	str	r2, [r3, #0]

	return 0;
  401002:	2300      	movs	r3, #0
}
  401004:	4618      	mov	r0, r3
  401006:	370c      	adds	r7, #12
  401008:	46bd      	mov	sp, r7
  40100a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40100e:	4770      	bx	lr

00401010 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401010:	b480      	push	{r7}
  401012:	b083      	sub	sp, #12
  401014:	af00      	add	r7, sp, #0
  401016:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401018:	687b      	ldr	r3, [r7, #4]
  40101a:	4a04      	ldr	r2, [pc, #16]	; (40102c <usart_disable_writeprotect+0x1c>)
  40101c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401020:	bf00      	nop
  401022:	370c      	adds	r7, #12
  401024:	46bd      	mov	sp, r7
  401026:	f85d 7b04 	ldr.w	r7, [sp], #4
  40102a:	4770      	bx	lr
  40102c:	55534100 	.word	0x55534100

00401030 <xdmac_channel_get_interrupt_status>:
 *
 * \param[out] xdmac Module hardware register base address pointer.
 * \param[in] channel_num  XDMA Channel number (range 0 to 23).
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
  401030:	b480      	push	{r7}
  401032:	b083      	sub	sp, #12
  401034:	af00      	add	r7, sp, #0
  401036:	6078      	str	r0, [r7, #4]
  401038:	6039      	str	r1, [r7, #0]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  40103a:	687a      	ldr	r2, [r7, #4]
  40103c:	683b      	ldr	r3, [r7, #0]
  40103e:	019b      	lsls	r3, r3, #6
  401040:	4413      	add	r3, r2
  401042:	335c      	adds	r3, #92	; 0x5c
  401044:	681b      	ldr	r3, [r3, #0]
}
  401046:	4618      	mov	r0, r3
  401048:	370c      	adds	r7, #12
  40104a:	46bd      	mov	sp, r7
  40104c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401050:	4770      	bx	lr

00401052 <xdmac_channel_set_source_addr>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] src_addr Source address
 */
static inline void xdmac_channel_set_source_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t src_addr)
{
  401052:	b480      	push	{r7}
  401054:	b085      	sub	sp, #20
  401056:	af00      	add	r7, sp, #0
  401058:	60f8      	str	r0, [r7, #12]
  40105a:	60b9      	str	r1, [r7, #8]
  40105c:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  40105e:	68fa      	ldr	r2, [r7, #12]
  401060:	68bb      	ldr	r3, [r7, #8]
  401062:	019b      	lsls	r3, r3, #6
  401064:	4413      	add	r3, r2
  401066:	3360      	adds	r3, #96	; 0x60
  401068:	687a      	ldr	r2, [r7, #4]
  40106a:	601a      	str	r2, [r3, #0]
}
  40106c:	bf00      	nop
  40106e:	3714      	adds	r7, #20
  401070:	46bd      	mov	sp, r7
  401072:	f85d 7b04 	ldr.w	r7, [sp], #4
  401076:	4770      	bx	lr

00401078 <xdmac_channel_set_destination_addr>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] dst_addr Destination address
 */
static inline void xdmac_channel_set_destination_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t dst_addr)
{
  401078:	b480      	push	{r7}
  40107a:	b085      	sub	sp, #20
  40107c:	af00      	add	r7, sp, #0
  40107e:	60f8      	str	r0, [r7, #12]
  401080:	60b9      	str	r1, [r7, #8]
  401082:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  401084:	68fa      	ldr	r2, [r7, #12]
  401086:	68bb      	ldr	r3, [r7, #8]
  401088:	019b      	lsls	r3, r3, #6
  40108a:	4413      	add	r3, r2
  40108c:	3364      	adds	r3, #100	; 0x64
  40108e:	687a      	ldr	r2, [r7, #4]
  401090:	601a      	str	r2, [r3, #0]
}
  401092:	bf00      	nop
  401094:	3714      	adds	r7, #20
  401096:	46bd      	mov	sp, r7
  401098:	f85d 7b04 	ldr.w	r7, [sp], #4
  40109c:	4770      	bx	lr

0040109e <xdmac_channel_set_microblock_control>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  DMA Channel number (range 0 to 23)
 * \param[in] ublen Microblock length.
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
  40109e:	b480      	push	{r7}
  4010a0:	b085      	sub	sp, #20
  4010a2:	af00      	add	r7, sp, #0
  4010a4:	60f8      	str	r0, [r7, #12]
  4010a6:	60b9      	str	r1, [r7, #8]
  4010a8:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  4010aa:	687b      	ldr	r3, [r7, #4]
  4010ac:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  4010b0:	68f9      	ldr	r1, [r7, #12]
  4010b2:	68bb      	ldr	r3, [r7, #8]
  4010b4:	019b      	lsls	r3, r3, #6
  4010b6:	440b      	add	r3, r1
  4010b8:	3370      	adds	r3, #112	; 0x70
  4010ba:	601a      	str	r2, [r3, #0]
}
  4010bc:	bf00      	nop
  4010be:	3714      	adds	r7, #20
  4010c0:	46bd      	mov	sp, r7
  4010c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010c6:	4770      	bx	lr

004010c8 <xdmac_channel_set_block_control>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] blen Block length.
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
  4010c8:	b480      	push	{r7}
  4010ca:	b085      	sub	sp, #20
  4010cc:	af00      	add	r7, sp, #0
  4010ce:	60f8      	str	r0, [r7, #12]
  4010d0:	60b9      	str	r1, [r7, #8]
  4010d2:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  4010d4:	687b      	ldr	r3, [r7, #4]
  4010d6:	f3c3 020b 	ubfx	r2, r3, #0, #12
  4010da:	68f9      	ldr	r1, [r7, #12]
  4010dc:	68bb      	ldr	r3, [r7, #8]
  4010de:	019b      	lsls	r3, r3, #6
  4010e0:	440b      	add	r3, r1
  4010e2:	3374      	adds	r3, #116	; 0x74
  4010e4:	601a      	str	r2, [r3, #0]
}
  4010e6:	bf00      	nop
  4010e8:	3714      	adds	r7, #20
  4010ea:	46bd      	mov	sp, r7
  4010ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010f0:	4770      	bx	lr

004010f2 <xdmac_channel_set_config>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] config Channel configuration.
 */
static inline void xdmac_channel_set_config(Xdmac *xdmac, uint32_t channel_num, uint32_t config)
{
  4010f2:	b480      	push	{r7}
  4010f4:	b085      	sub	sp, #20
  4010f6:	af00      	add	r7, sp, #0
  4010f8:	60f8      	str	r0, [r7, #12]
  4010fa:	60b9      	str	r1, [r7, #8]
  4010fc:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  4010fe:	68fa      	ldr	r2, [r7, #12]
  401100:	68bb      	ldr	r3, [r7, #8]
  401102:	019b      	lsls	r3, r3, #6
  401104:	4413      	add	r3, r2
  401106:	3378      	adds	r3, #120	; 0x78
  401108:	687a      	ldr	r2, [r7, #4]
  40110a:	601a      	str	r2, [r3, #0]
}
  40110c:	bf00      	nop
  40110e:	3714      	adds	r7, #20
  401110:	46bd      	mov	sp, r7
  401112:	f85d 7b04 	ldr.w	r7, [sp], #4
  401116:	4770      	bx	lr

00401118 <xdmac_channel_set_datastride_mempattern>:
 * \param[out] xdmac Module hardware register base address pointer
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] dds_msp Data stride memory pattern.
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
  401118:	b480      	push	{r7}
  40111a:	b085      	sub	sp, #20
  40111c:	af00      	add	r7, sp, #0
  40111e:	60f8      	str	r0, [r7, #12]
  401120:	60b9      	str	r1, [r7, #8]
  401122:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  401124:	68fa      	ldr	r2, [r7, #12]
  401126:	68bb      	ldr	r3, [r7, #8]
  401128:	019b      	lsls	r3, r3, #6
  40112a:	4413      	add	r3, r2
  40112c:	337c      	adds	r3, #124	; 0x7c
  40112e:	687a      	ldr	r2, [r7, #4]
  401130:	601a      	str	r2, [r3, #0]
}
  401132:	bf00      	nop
  401134:	3714      	adds	r7, #20
  401136:	46bd      	mov	sp, r7
  401138:	f85d 7b04 	ldr.w	r7, [sp], #4
  40113c:	4770      	bx	lr

0040113e <xdmac_channel_set_source_microblock_stride>:
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] subs Source microblock stride.
 */
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
  40113e:	b480      	push	{r7}
  401140:	b085      	sub	sp, #20
  401142:	af00      	add	r7, sp, #0
  401144:	60f8      	str	r0, [r7, #12]
  401146:	60b9      	str	r1, [r7, #8]
  401148:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  40114a:	687b      	ldr	r3, [r7, #4]
  40114c:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  401150:	68f9      	ldr	r1, [r7, #12]
  401152:	68bb      	ldr	r3, [r7, #8]
  401154:	3302      	adds	r3, #2
  401156:	019b      	lsls	r3, r3, #6
  401158:	440b      	add	r3, r1
  40115a:	601a      	str	r2, [r3, #0]
}
  40115c:	bf00      	nop
  40115e:	3714      	adds	r7, #20
  401160:	46bd      	mov	sp, r7
  401162:	f85d 7b04 	ldr.w	r7, [sp], #4
  401166:	4770      	bx	lr

00401168 <xdmac_channel_set_destination_microblock_stride>:
 * \param[in] channel_num  XDMA Channel number (range 0 to 23)
 * \param[in] dubs Destination microblock stride.
 */
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
  401168:	b480      	push	{r7}
  40116a:	b085      	sub	sp, #20
  40116c:	af00      	add	r7, sp, #0
  40116e:	60f8      	str	r0, [r7, #12]
  401170:	60b9      	str	r1, [r7, #8]
  401172:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  401174:	687b      	ldr	r3, [r7, #4]
  401176:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  40117a:	68f9      	ldr	r1, [r7, #12]
  40117c:	68bb      	ldr	r3, [r7, #8]
  40117e:	3302      	adds	r3, #2
  401180:	019b      	lsls	r3, r3, #6
  401182:	440b      	add	r3, r1
  401184:	3304      	adds	r3, #4
  401186:	601a      	str	r2, [r3, #0]
}
  401188:	bf00      	nop
  40118a:	3714      	adds	r7, #20
  40118c:	46bd      	mov	sp, r7
  40118e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401192:	4770      	bx	lr

00401194 <xdmac_configure_transfer>:
 * \param[in] channel_num The used channel number.
 * \param[in] cfg   The configuration for used channel
 */
void xdmac_configure_transfer(Xdmac *xdmac,
		uint32_t channel_num, xdmac_channel_config_t *cfg)
{
  401194:	b580      	push	{r7, lr}
  401196:	b084      	sub	sp, #16
  401198:	af00      	add	r7, sp, #0
  40119a:	60f8      	str	r0, [r7, #12]
  40119c:	60b9      	str	r1, [r7, #8]
  40119e:	607a      	str	r2, [r7, #4]
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
  4011a0:	68b9      	ldr	r1, [r7, #8]
  4011a2:	68f8      	ldr	r0, [r7, #12]
  4011a4:	4b1e      	ldr	r3, [pc, #120]	; (401220 <xdmac_configure_transfer+0x8c>)
  4011a6:	4798      	blx	r3
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  4011a8:	687b      	ldr	r3, [r7, #4]
  4011aa:	685b      	ldr	r3, [r3, #4]
  4011ac:	461a      	mov	r2, r3
  4011ae:	68b9      	ldr	r1, [r7, #8]
  4011b0:	68f8      	ldr	r0, [r7, #12]
  4011b2:	4b1c      	ldr	r3, [pc, #112]	; (401224 <xdmac_configure_transfer+0x90>)
  4011b4:	4798      	blx	r3
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  4011b6:	687b      	ldr	r3, [r7, #4]
  4011b8:	689b      	ldr	r3, [r3, #8]
  4011ba:	461a      	mov	r2, r3
  4011bc:	68b9      	ldr	r1, [r7, #8]
  4011be:	68f8      	ldr	r0, [r7, #12]
  4011c0:	4b19      	ldr	r3, [pc, #100]	; (401228 <xdmac_configure_transfer+0x94>)
  4011c2:	4798      	blx	r3
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
  4011c4:	687b      	ldr	r3, [r7, #4]
  4011c6:	681b      	ldr	r3, [r3, #0]
  4011c8:	461a      	mov	r2, r3
  4011ca:	68b9      	ldr	r1, [r7, #8]
  4011cc:	68f8      	ldr	r0, [r7, #12]
  4011ce:	4b17      	ldr	r3, [pc, #92]	; (40122c <xdmac_configure_transfer+0x98>)
  4011d0:	4798      	blx	r3
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
  4011d2:	687b      	ldr	r3, [r7, #4]
  4011d4:	691b      	ldr	r3, [r3, #16]
  4011d6:	461a      	mov	r2, r3
  4011d8:	68b9      	ldr	r1, [r7, #8]
  4011da:	68f8      	ldr	r0, [r7, #12]
  4011dc:	4b14      	ldr	r3, [pc, #80]	; (401230 <xdmac_configure_transfer+0x9c>)
  4011de:	4798      	blx	r3
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  4011e0:	687b      	ldr	r3, [r7, #4]
  4011e2:	695b      	ldr	r3, [r3, #20]
  4011e4:	461a      	mov	r2, r3
  4011e6:	68b9      	ldr	r1, [r7, #8]
  4011e8:	68f8      	ldr	r0, [r7, #12]
  4011ea:	4b12      	ldr	r3, [pc, #72]	; (401234 <xdmac_configure_transfer+0xa0>)
  4011ec:	4798      	blx	r3
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
  4011ee:	687b      	ldr	r3, [r7, #4]
  4011f0:	699b      	ldr	r3, [r3, #24]
  4011f2:	461a      	mov	r2, r3
  4011f4:	68b9      	ldr	r1, [r7, #8]
  4011f6:	68f8      	ldr	r0, [r7, #12]
  4011f8:	4b0f      	ldr	r3, [pc, #60]	; (401238 <xdmac_configure_transfer+0xa4>)
  4011fa:	4798      	blx	r3
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
  4011fc:	687b      	ldr	r3, [r7, #4]
  4011fe:	69db      	ldr	r3, [r3, #28]
  401200:	461a      	mov	r2, r3
  401202:	68b9      	ldr	r1, [r7, #8]
  401204:	68f8      	ldr	r0, [r7, #12]
  401206:	4b0d      	ldr	r3, [pc, #52]	; (40123c <xdmac_configure_transfer+0xa8>)
  401208:	4798      	blx	r3
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  40120a:	687b      	ldr	r3, [r7, #4]
  40120c:	68db      	ldr	r3, [r3, #12]
  40120e:	461a      	mov	r2, r3
  401210:	68b9      	ldr	r1, [r7, #8]
  401212:	68f8      	ldr	r0, [r7, #12]
  401214:	4b0a      	ldr	r3, [pc, #40]	; (401240 <xdmac_configure_transfer+0xac>)
  401216:	4798      	blx	r3
  401218:	bf00      	nop
  40121a:	3710      	adds	r7, #16
  40121c:	46bd      	mov	sp, r7
  40121e:	bd80      	pop	{r7, pc}
  401220:	00401031 	.word	0x00401031
  401224:	00401053 	.word	0x00401053
  401228:	00401079 	.word	0x00401079
  40122c:	0040109f 	.word	0x0040109f
  401230:	004010c9 	.word	0x004010c9
  401234:	00401119 	.word	0x00401119
  401238:	0040113f 	.word	0x0040113f
  40123c:	00401169 	.word	0x00401169
  401240:	004010f3 	.word	0x004010f3

00401244 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  401244:	b480      	push	{r7}
  401246:	b083      	sub	sp, #12
  401248:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40124a:	f3ef 8310 	mrs	r3, PRIMASK
  40124e:	607b      	str	r3, [r7, #4]
  return(result);
  401250:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  401252:	2b00      	cmp	r3, #0
  401254:	bf0c      	ite	eq
  401256:	2301      	moveq	r3, #1
  401258:	2300      	movne	r3, #0
  40125a:	b2db      	uxtb	r3, r3
  40125c:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40125e:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  401260:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401264:	4b04      	ldr	r3, [pc, #16]	; (401278 <cpu_irq_save+0x34>)
  401266:	2200      	movs	r2, #0
  401268:	701a      	strb	r2, [r3, #0]
	return flags;
  40126a:	683b      	ldr	r3, [r7, #0]
}
  40126c:	4618      	mov	r0, r3
  40126e:	370c      	adds	r7, #12
  401270:	46bd      	mov	sp, r7
  401272:	f85d 7b04 	ldr.w	r7, [sp], #4
  401276:	4770      	bx	lr
  401278:	2040000a 	.word	0x2040000a

0040127c <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  40127c:	b480      	push	{r7}
  40127e:	b083      	sub	sp, #12
  401280:	af00      	add	r7, sp, #0
  401282:	6078      	str	r0, [r7, #4]
	return (flags);
  401284:	687b      	ldr	r3, [r7, #4]
  401286:	2b00      	cmp	r3, #0
  401288:	bf14      	ite	ne
  40128a:	2301      	movne	r3, #1
  40128c:	2300      	moveq	r3, #0
  40128e:	b2db      	uxtb	r3, r3
}
  401290:	4618      	mov	r0, r3
  401292:	370c      	adds	r7, #12
  401294:	46bd      	mov	sp, r7
  401296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40129a:	4770      	bx	lr

0040129c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  40129c:	b580      	push	{r7, lr}
  40129e:	b082      	sub	sp, #8
  4012a0:	af00      	add	r7, sp, #0
  4012a2:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  4012a4:	6878      	ldr	r0, [r7, #4]
  4012a6:	4b07      	ldr	r3, [pc, #28]	; (4012c4 <cpu_irq_restore+0x28>)
  4012a8:	4798      	blx	r3
  4012aa:	4603      	mov	r3, r0
  4012ac:	2b00      	cmp	r3, #0
  4012ae:	d005      	beq.n	4012bc <cpu_irq_restore+0x20>
		cpu_irq_enable();
  4012b0:	4b05      	ldr	r3, [pc, #20]	; (4012c8 <cpu_irq_restore+0x2c>)
  4012b2:	2201      	movs	r2, #1
  4012b4:	701a      	strb	r2, [r3, #0]
  4012b6:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  4012ba:	b662      	cpsie	i
}
  4012bc:	bf00      	nop
  4012be:	3708      	adds	r7, #8
  4012c0:	46bd      	mov	sp, r7
  4012c2:	bd80      	pop	{r7, pc}
  4012c4:	0040127d 	.word	0x0040127d
  4012c8:	2040000a 	.word	0x2040000a

004012cc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4012cc:	b580      	push	{r7, lr}
  4012ce:	b084      	sub	sp, #16
  4012d0:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  4012d2:	4b1e      	ldr	r3, [pc, #120]	; (40134c <Reset_Handler+0x80>)
  4012d4:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  4012d6:	4b1e      	ldr	r3, [pc, #120]	; (401350 <Reset_Handler+0x84>)
  4012d8:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  4012da:	68fa      	ldr	r2, [r7, #12]
  4012dc:	68bb      	ldr	r3, [r7, #8]
  4012de:	429a      	cmp	r2, r3
  4012e0:	d00c      	beq.n	4012fc <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  4012e2:	e007      	b.n	4012f4 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  4012e4:	68bb      	ldr	r3, [r7, #8]
  4012e6:	1d1a      	adds	r2, r3, #4
  4012e8:	60ba      	str	r2, [r7, #8]
  4012ea:	68fa      	ldr	r2, [r7, #12]
  4012ec:	1d11      	adds	r1, r2, #4
  4012ee:	60f9      	str	r1, [r7, #12]
  4012f0:	6812      	ldr	r2, [r2, #0]
  4012f2:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  4012f4:	68bb      	ldr	r3, [r7, #8]
  4012f6:	4a17      	ldr	r2, [pc, #92]	; (401354 <Reset_Handler+0x88>)
  4012f8:	4293      	cmp	r3, r2
  4012fa:	d3f3      	bcc.n	4012e4 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4012fc:	4b16      	ldr	r3, [pc, #88]	; (401358 <Reset_Handler+0x8c>)
  4012fe:	60bb      	str	r3, [r7, #8]
  401300:	e004      	b.n	40130c <Reset_Handler+0x40>
                *pDest++ = 0;
  401302:	68bb      	ldr	r3, [r7, #8]
  401304:	1d1a      	adds	r2, r3, #4
  401306:	60ba      	str	r2, [r7, #8]
  401308:	2200      	movs	r2, #0
  40130a:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  40130c:	68bb      	ldr	r3, [r7, #8]
  40130e:	4a13      	ldr	r2, [pc, #76]	; (40135c <Reset_Handler+0x90>)
  401310:	4293      	cmp	r3, r2
  401312:	d3f6      	bcc.n	401302 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  401314:	4b12      	ldr	r3, [pc, #72]	; (401360 <Reset_Handler+0x94>)
  401316:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  401318:	4a12      	ldr	r2, [pc, #72]	; (401364 <Reset_Handler+0x98>)
  40131a:	68fb      	ldr	r3, [r7, #12]
  40131c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  401320:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  401322:	4b11      	ldr	r3, [pc, #68]	; (401368 <Reset_Handler+0x9c>)
  401324:	4798      	blx	r3
  401326:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  401328:	4a10      	ldr	r2, [pc, #64]	; (40136c <Reset_Handler+0xa0>)
  40132a:	4b10      	ldr	r3, [pc, #64]	; (40136c <Reset_Handler+0xa0>)
  40132c:	681b      	ldr	r3, [r3, #0]
  40132e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  401332:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  401334:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401338:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  40133c:	6878      	ldr	r0, [r7, #4]
  40133e:	4b0c      	ldr	r3, [pc, #48]	; (401370 <Reset_Handler+0xa4>)
  401340:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  401342:	4b0c      	ldr	r3, [pc, #48]	; (401374 <Reset_Handler+0xa8>)
  401344:	4798      	blx	r3

        /* Branch to main function */
        main();
  401346:	4b0c      	ldr	r3, [pc, #48]	; (401378 <Reset_Handler+0xac>)
  401348:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  40134a:	e7fe      	b.n	40134a <Reset_Handler+0x7e>
  40134c:	00402344 	.word	0x00402344
  401350:	20400000 	.word	0x20400000
  401354:	204004a0 	.word	0x204004a0
  401358:	204004a0 	.word	0x204004a0
  40135c:	20400640 	.word	0x20400640
  401360:	00400000 	.word	0x00400000
  401364:	e000ed00 	.word	0xe000ed00
  401368:	00401245 	.word	0x00401245
  40136c:	e000ed88 	.word	0xe000ed88
  401370:	0040129d 	.word	0x0040129d
  401374:	004021c1 	.word	0x004021c1
  401378:	00401d79 	.word	0x00401d79

0040137c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40137c:	b480      	push	{r7}
  40137e:	af00      	add	r7, sp, #0
        while (1) {
  401380:	e7fe      	b.n	401380 <Dummy_Handler+0x4>
	...

00401384 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401384:	b480      	push	{r7}
  401386:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401388:	4b52      	ldr	r3, [pc, #328]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  40138a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40138c:	f003 0303 	and.w	r3, r3, #3
  401390:	2b01      	cmp	r3, #1
  401392:	d014      	beq.n	4013be <SystemCoreClockUpdate+0x3a>
  401394:	2b01      	cmp	r3, #1
  401396:	d302      	bcc.n	40139e <SystemCoreClockUpdate+0x1a>
  401398:	2b02      	cmp	r3, #2
  40139a:	d038      	beq.n	40140e <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  40139c:	e07a      	b.n	401494 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40139e:	4b4e      	ldr	r3, [pc, #312]	; (4014d8 <SystemCoreClockUpdate+0x154>)
  4013a0:	695b      	ldr	r3, [r3, #20]
  4013a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4013a6:	2b00      	cmp	r3, #0
  4013a8:	d004      	beq.n	4013b4 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4013aa:	4b4c      	ldr	r3, [pc, #304]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013ac:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4013b0:	601a      	str	r2, [r3, #0]
    break;
  4013b2:	e06f      	b.n	401494 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4013b4:	4b49      	ldr	r3, [pc, #292]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013b6:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4013ba:	601a      	str	r2, [r3, #0]
    break;
  4013bc:	e06a      	b.n	401494 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013be:	4b45      	ldr	r3, [pc, #276]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  4013c0:	6a1b      	ldr	r3, [r3, #32]
  4013c2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4013c6:	2b00      	cmp	r3, #0
  4013c8:	d003      	beq.n	4013d2 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  4013ca:	4b44      	ldr	r3, [pc, #272]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013cc:	4a44      	ldr	r2, [pc, #272]	; (4014e0 <SystemCoreClockUpdate+0x15c>)
  4013ce:	601a      	str	r2, [r3, #0]
    break;
  4013d0:	e060      	b.n	401494 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013d2:	4b42      	ldr	r3, [pc, #264]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013d4:	4a43      	ldr	r2, [pc, #268]	; (4014e4 <SystemCoreClockUpdate+0x160>)
  4013d6:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013d8:	4b3e      	ldr	r3, [pc, #248]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  4013da:	6a1b      	ldr	r3, [r3, #32]
  4013dc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013e0:	2b10      	cmp	r3, #16
  4013e2:	d004      	beq.n	4013ee <SystemCoreClockUpdate+0x6a>
  4013e4:	2b20      	cmp	r3, #32
  4013e6:	d008      	beq.n	4013fa <SystemCoreClockUpdate+0x76>
  4013e8:	2b00      	cmp	r3, #0
  4013ea:	d00e      	beq.n	40140a <SystemCoreClockUpdate+0x86>
          break;
  4013ec:	e00e      	b.n	40140c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  4013ee:	4b3b      	ldr	r3, [pc, #236]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013f0:	681b      	ldr	r3, [r3, #0]
  4013f2:	005b      	lsls	r3, r3, #1
  4013f4:	4a39      	ldr	r2, [pc, #228]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013f6:	6013      	str	r3, [r2, #0]
          break;
  4013f8:	e008      	b.n	40140c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  4013fa:	4b38      	ldr	r3, [pc, #224]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4013fc:	681a      	ldr	r2, [r3, #0]
  4013fe:	4613      	mov	r3, r2
  401400:	005b      	lsls	r3, r3, #1
  401402:	4413      	add	r3, r2
  401404:	4a35      	ldr	r2, [pc, #212]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401406:	6013      	str	r3, [r2, #0]
          break;
  401408:	e000      	b.n	40140c <SystemCoreClockUpdate+0x88>
          break;
  40140a:	bf00      	nop
    break;
  40140c:	e042      	b.n	401494 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40140e:	4b31      	ldr	r3, [pc, #196]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  401410:	6a1b      	ldr	r3, [r3, #32]
  401412:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401416:	2b00      	cmp	r3, #0
  401418:	d003      	beq.n	401422 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40141a:	4b30      	ldr	r3, [pc, #192]	; (4014dc <SystemCoreClockUpdate+0x158>)
  40141c:	4a30      	ldr	r2, [pc, #192]	; (4014e0 <SystemCoreClockUpdate+0x15c>)
  40141e:	601a      	str	r2, [r3, #0]
  401420:	e01c      	b.n	40145c <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401422:	4b2e      	ldr	r3, [pc, #184]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401424:	4a2f      	ldr	r2, [pc, #188]	; (4014e4 <SystemCoreClockUpdate+0x160>)
  401426:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401428:	4b2a      	ldr	r3, [pc, #168]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  40142a:	6a1b      	ldr	r3, [r3, #32]
  40142c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401430:	2b10      	cmp	r3, #16
  401432:	d004      	beq.n	40143e <SystemCoreClockUpdate+0xba>
  401434:	2b20      	cmp	r3, #32
  401436:	d008      	beq.n	40144a <SystemCoreClockUpdate+0xc6>
  401438:	2b00      	cmp	r3, #0
  40143a:	d00e      	beq.n	40145a <SystemCoreClockUpdate+0xd6>
          break;
  40143c:	e00e      	b.n	40145c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  40143e:	4b27      	ldr	r3, [pc, #156]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401440:	681b      	ldr	r3, [r3, #0]
  401442:	005b      	lsls	r3, r3, #1
  401444:	4a25      	ldr	r2, [pc, #148]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401446:	6013      	str	r3, [r2, #0]
          break;
  401448:	e008      	b.n	40145c <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  40144a:	4b24      	ldr	r3, [pc, #144]	; (4014dc <SystemCoreClockUpdate+0x158>)
  40144c:	681a      	ldr	r2, [r3, #0]
  40144e:	4613      	mov	r3, r2
  401450:	005b      	lsls	r3, r3, #1
  401452:	4413      	add	r3, r2
  401454:	4a21      	ldr	r2, [pc, #132]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401456:	6013      	str	r3, [r2, #0]
          break;
  401458:	e000      	b.n	40145c <SystemCoreClockUpdate+0xd8>
          break;
  40145a:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  40145c:	4b1d      	ldr	r3, [pc, #116]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  40145e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401460:	f003 0303 	and.w	r3, r3, #3
  401464:	2b02      	cmp	r3, #2
  401466:	d114      	bne.n	401492 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401468:	4b1a      	ldr	r3, [pc, #104]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  40146a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40146c:	0c1b      	lsrs	r3, r3, #16
  40146e:	f3c3 030a 	ubfx	r3, r3, #0, #11
  401472:	3301      	adds	r3, #1
  401474:	4a19      	ldr	r2, [pc, #100]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401476:	6812      	ldr	r2, [r2, #0]
  401478:	fb02 f303 	mul.w	r3, r2, r3
  40147c:	4a17      	ldr	r2, [pc, #92]	; (4014dc <SystemCoreClockUpdate+0x158>)
  40147e:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  401480:	4b14      	ldr	r3, [pc, #80]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  401482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401484:	b2db      	uxtb	r3, r3
  401486:	4a15      	ldr	r2, [pc, #84]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401488:	6812      	ldr	r2, [r2, #0]
  40148a:	fbb2 f3f3 	udiv	r3, r2, r3
  40148e:	4a13      	ldr	r2, [pc, #76]	; (4014dc <SystemCoreClockUpdate+0x158>)
  401490:	6013      	str	r3, [r2, #0]
    break;
  401492:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401494:	4b0f      	ldr	r3, [pc, #60]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  401496:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401498:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40149c:	2b70      	cmp	r3, #112	; 0x70
  40149e:	d108      	bne.n	4014b2 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  4014a0:	4b0e      	ldr	r3, [pc, #56]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4014a2:	681b      	ldr	r3, [r3, #0]
  4014a4:	4a10      	ldr	r2, [pc, #64]	; (4014e8 <SystemCoreClockUpdate+0x164>)
  4014a6:	fba2 2303 	umull	r2, r3, r2, r3
  4014aa:	085b      	lsrs	r3, r3, #1
  4014ac:	4a0b      	ldr	r2, [pc, #44]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4014ae:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  4014b0:	e00a      	b.n	4014c8 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4014b2:	4b08      	ldr	r3, [pc, #32]	; (4014d4 <SystemCoreClockUpdate+0x150>)
  4014b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4014b6:	091b      	lsrs	r3, r3, #4
  4014b8:	f003 0307 	and.w	r3, r3, #7
  4014bc:	4a07      	ldr	r2, [pc, #28]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4014be:	6812      	ldr	r2, [r2, #0]
  4014c0:	fa22 f303 	lsr.w	r3, r2, r3
  4014c4:	4a05      	ldr	r2, [pc, #20]	; (4014dc <SystemCoreClockUpdate+0x158>)
  4014c6:	6013      	str	r3, [r2, #0]
}
  4014c8:	bf00      	nop
  4014ca:	46bd      	mov	sp, r7
  4014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014d0:	4770      	bx	lr
  4014d2:	bf00      	nop
  4014d4:	400e0600 	.word	0x400e0600
  4014d8:	400e1810 	.word	0x400e1810
  4014dc:	2040000c 	.word	0x2040000c
  4014e0:	00b71b00 	.word	0x00b71b00
  4014e4:	003d0900 	.word	0x003d0900
  4014e8:	aaaaaaab 	.word	0xaaaaaaab

004014ec <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  4014ec:	b480      	push	{r7}
  4014ee:	b083      	sub	sp, #12
  4014f0:	af00      	add	r7, sp, #0
  4014f2:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4014f4:	687b      	ldr	r3, [r7, #4]
  4014f6:	4a19      	ldr	r2, [pc, #100]	; (40155c <system_init_flash+0x70>)
  4014f8:	4293      	cmp	r3, r2
  4014fa:	d804      	bhi.n	401506 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014fc:	4b18      	ldr	r3, [pc, #96]	; (401560 <system_init_flash+0x74>)
  4014fe:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  401502:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  401504:	e023      	b.n	40154e <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  401506:	687b      	ldr	r3, [r7, #4]
  401508:	4a16      	ldr	r2, [pc, #88]	; (401564 <system_init_flash+0x78>)
  40150a:	4293      	cmp	r3, r2
  40150c:	d803      	bhi.n	401516 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40150e:	4b14      	ldr	r3, [pc, #80]	; (401560 <system_init_flash+0x74>)
  401510:	4a15      	ldr	r2, [pc, #84]	; (401568 <system_init_flash+0x7c>)
  401512:	601a      	str	r2, [r3, #0]
}
  401514:	e01b      	b.n	40154e <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  401516:	687b      	ldr	r3, [r7, #4]
  401518:	4a14      	ldr	r2, [pc, #80]	; (40156c <system_init_flash+0x80>)
  40151a:	4293      	cmp	r3, r2
  40151c:	d803      	bhi.n	401526 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40151e:	4b10      	ldr	r3, [pc, #64]	; (401560 <system_init_flash+0x74>)
  401520:	4a13      	ldr	r2, [pc, #76]	; (401570 <system_init_flash+0x84>)
  401522:	601a      	str	r2, [r3, #0]
}
  401524:	e013      	b.n	40154e <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  401526:	687b      	ldr	r3, [r7, #4]
  401528:	4a12      	ldr	r2, [pc, #72]	; (401574 <system_init_flash+0x88>)
  40152a:	4293      	cmp	r3, r2
  40152c:	d803      	bhi.n	401536 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40152e:	4b0c      	ldr	r3, [pc, #48]	; (401560 <system_init_flash+0x74>)
  401530:	4a11      	ldr	r2, [pc, #68]	; (401578 <system_init_flash+0x8c>)
  401532:	601a      	str	r2, [r3, #0]
}
  401534:	e00b      	b.n	40154e <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  401536:	687b      	ldr	r3, [r7, #4]
  401538:	4a10      	ldr	r2, [pc, #64]	; (40157c <system_init_flash+0x90>)
  40153a:	4293      	cmp	r3, r2
  40153c:	d804      	bhi.n	401548 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40153e:	4b08      	ldr	r3, [pc, #32]	; (401560 <system_init_flash+0x74>)
  401540:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401544:	601a      	str	r2, [r3, #0]
}
  401546:	e002      	b.n	40154e <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401548:	4b05      	ldr	r3, [pc, #20]	; (401560 <system_init_flash+0x74>)
  40154a:	4a0d      	ldr	r2, [pc, #52]	; (401580 <system_init_flash+0x94>)
  40154c:	601a      	str	r2, [r3, #0]
}
  40154e:	bf00      	nop
  401550:	370c      	adds	r7, #12
  401552:	46bd      	mov	sp, r7
  401554:	f85d 7b04 	ldr.w	r7, [sp], #4
  401558:	4770      	bx	lr
  40155a:	bf00      	nop
  40155c:	01312cff 	.word	0x01312cff
  401560:	400e0c00 	.word	0x400e0c00
  401564:	026259ff 	.word	0x026259ff
  401568:	04000100 	.word	0x04000100
  40156c:	039386ff 	.word	0x039386ff
  401570:	04000200 	.word	0x04000200
  401574:	04c4b3ff 	.word	0x04c4b3ff
  401578:	04000300 	.word	0x04000300
  40157c:	05f5e0ff 	.word	0x05f5e0ff
  401580:	04000500 	.word	0x04000500

00401584 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401584:	b480      	push	{r7}
  401586:	b083      	sub	sp, #12
  401588:	af00      	add	r7, sp, #0
  40158a:	4603      	mov	r3, r0
  40158c:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40158e:	4909      	ldr	r1, [pc, #36]	; (4015b4 <NVIC_EnableIRQ+0x30>)
  401590:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401594:	095b      	lsrs	r3, r3, #5
  401596:	79fa      	ldrb	r2, [r7, #7]
  401598:	f002 021f 	and.w	r2, r2, #31
  40159c:	2001      	movs	r0, #1
  40159e:	fa00 f202 	lsl.w	r2, r0, r2
  4015a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4015a6:	bf00      	nop
  4015a8:	370c      	adds	r7, #12
  4015aa:	46bd      	mov	sp, r7
  4015ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015b0:	4770      	bx	lr
  4015b2:	bf00      	nop
  4015b4:	e000e100 	.word	0xe000e100

004015b8 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4015b8:	b480      	push	{r7}
  4015ba:	b083      	sub	sp, #12
  4015bc:	af00      	add	r7, sp, #0
  4015be:	4603      	mov	r3, r0
  4015c0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4015c2:	4909      	ldr	r1, [pc, #36]	; (4015e8 <NVIC_ClearPendingIRQ+0x30>)
  4015c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015c8:	095b      	lsrs	r3, r3, #5
  4015ca:	79fa      	ldrb	r2, [r7, #7]
  4015cc:	f002 021f 	and.w	r2, r2, #31
  4015d0:	2001      	movs	r0, #1
  4015d2:	fa00 f202 	lsl.w	r2, r0, r2
  4015d6:	3360      	adds	r3, #96	; 0x60
  4015d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4015dc:	bf00      	nop
  4015de:	370c      	adds	r7, #12
  4015e0:	46bd      	mov	sp, r7
  4015e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015e6:	4770      	bx	lr
  4015e8:	e000e100 	.word	0xe000e100

004015ec <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4015ec:	b480      	push	{r7}
  4015ee:	b083      	sub	sp, #12
  4015f0:	af00      	add	r7, sp, #0
  4015f2:	4603      	mov	r3, r0
  4015f4:	6039      	str	r1, [r7, #0]
  4015f6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4015f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015fc:	2b00      	cmp	r3, #0
  4015fe:	da0b      	bge.n	401618 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401600:	490d      	ldr	r1, [pc, #52]	; (401638 <NVIC_SetPriority+0x4c>)
  401602:	79fb      	ldrb	r3, [r7, #7]
  401604:	f003 030f 	and.w	r3, r3, #15
  401608:	3b04      	subs	r3, #4
  40160a:	683a      	ldr	r2, [r7, #0]
  40160c:	b2d2      	uxtb	r2, r2
  40160e:	0152      	lsls	r2, r2, #5
  401610:	b2d2      	uxtb	r2, r2
  401612:	440b      	add	r3, r1
  401614:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  401616:	e009      	b.n	40162c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401618:	4908      	ldr	r1, [pc, #32]	; (40163c <NVIC_SetPriority+0x50>)
  40161a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40161e:	683a      	ldr	r2, [r7, #0]
  401620:	b2d2      	uxtb	r2, r2
  401622:	0152      	lsls	r2, r2, #5
  401624:	b2d2      	uxtb	r2, r2
  401626:	440b      	add	r3, r1
  401628:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  40162c:	bf00      	nop
  40162e:	370c      	adds	r7, #12
  401630:	46bd      	mov	sp, r7
  401632:	f85d 7b04 	ldr.w	r7, [sp], #4
  401636:	4770      	bx	lr
  401638:	e000ed00 	.word	0xe000ed00
  40163c:	e000e100 	.word	0xe000e100

00401640 <SCB_CleanInvalidateDCache>:
/** \brief Clean & Invalidate D-Cache

    The function cleans and Invalidates D-Cache
  */
__STATIC_INLINE void SCB_CleanInvalidateDCache(void)
{
  401640:	b480      	push	{r7}
  401642:	b08b      	sub	sp, #44	; 0x2c
  401644:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  401646:	4b22      	ldr	r3, [pc, #136]	; (4016d0 <SCB_CleanInvalidateDCache+0x90>)
  401648:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  40164c:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  40164e:	69fb      	ldr	r3, [r7, #28]
  401650:	0b5b      	lsrs	r3, r3, #13
  401652:	f3c3 030e 	ubfx	r3, r3, #0, #15
  401656:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401658:	69fb      	ldr	r3, [r7, #28]
  40165a:	f003 0307 	and.w	r3, r3, #7
  40165e:	3304      	adds	r3, #4
  401660:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  401662:	69fb      	ldr	r3, [r7, #28]
  401664:	08db      	lsrs	r3, r3, #3
  401666:	f3c3 0309 	ubfx	r3, r3, #0, #10
  40166a:	617b      	str	r3, [r7, #20]
  40166c:	697b      	ldr	r3, [r7, #20]
  40166e:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401670:	68bb      	ldr	r3, [r7, #8]
  401672:	fab3 f383 	clz	r3, r3
  401676:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401678:	687b      	ldr	r3, [r7, #4]
  40167a:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  40167c:	f003 031f 	and.w	r3, r3, #31
  401680:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  401682:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
  401686:	697b      	ldr	r3, [r7, #20]
  401688:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  40168a:	6a3a      	ldr	r2, [r7, #32]
  40168c:	693b      	ldr	r3, [r7, #16]
  40168e:	fa02 f303 	lsl.w	r3, r2, r3
  401692:	4619      	mov	r1, r3
  401694:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401696:	69bb      	ldr	r3, [r7, #24]
  401698:	fa02 f303 	lsl.w	r3, r2, r3
  40169c:	430b      	orrs	r3, r1
  40169e:	60fb      	str	r3, [r7, #12]
              SCB->DCCISW = sw;
  4016a0:	4a0b      	ldr	r2, [pc, #44]	; (4016d0 <SCB_CleanInvalidateDCache+0x90>)
  4016a2:	68fb      	ldr	r3, [r7, #12]
  4016a4:	f8c2 3274 	str.w	r3, [r2, #628]	; 0x274
            } while(tmpways--);
  4016a8:	6a3b      	ldr	r3, [r7, #32]
  4016aa:	1e5a      	subs	r2, r3, #1
  4016ac:	623a      	str	r2, [r7, #32]
  4016ae:	2b00      	cmp	r3, #0
  4016b0:	d1eb      	bne.n	40168a <SCB_CleanInvalidateDCache+0x4a>
        } while(sets--);
  4016b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4016b4:	1e5a      	subs	r2, r3, #1
  4016b6:	627a      	str	r2, [r7, #36]	; 0x24
  4016b8:	2b00      	cmp	r3, #0
  4016ba:	d1e4      	bne.n	401686 <SCB_CleanInvalidateDCache+0x46>
  4016bc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4016c0:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
 #endif
}
  4016c4:	bf00      	nop
  4016c6:	372c      	adds	r7, #44	; 0x2c
  4016c8:	46bd      	mov	sp, r7
  4016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ce:	4770      	bx	lr
  4016d0:	e000ed00 	.word	0xe000ed00

004016d4 <osc_get_rate>:
{
  4016d4:	b480      	push	{r7}
  4016d6:	b083      	sub	sp, #12
  4016d8:	af00      	add	r7, sp, #0
  4016da:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4016dc:	687b      	ldr	r3, [r7, #4]
  4016de:	2b07      	cmp	r3, #7
  4016e0:	d825      	bhi.n	40172e <osc_get_rate+0x5a>
  4016e2:	a201      	add	r2, pc, #4	; (adr r2, 4016e8 <osc_get_rate+0x14>)
  4016e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4016e8:	00401709 	.word	0x00401709
  4016ec:	0040170f 	.word	0x0040170f
  4016f0:	00401715 	.word	0x00401715
  4016f4:	0040171b 	.word	0x0040171b
  4016f8:	0040171f 	.word	0x0040171f
  4016fc:	00401723 	.word	0x00401723
  401700:	00401727 	.word	0x00401727
  401704:	0040172b 	.word	0x0040172b
		return OSC_SLCK_32K_RC_HZ;
  401708:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40170c:	e010      	b.n	401730 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40170e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401712:	e00d      	b.n	401730 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401714:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401718:	e00a      	b.n	401730 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40171a:	4b08      	ldr	r3, [pc, #32]	; (40173c <osc_get_rate+0x68>)
  40171c:	e008      	b.n	401730 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40171e:	4b08      	ldr	r3, [pc, #32]	; (401740 <osc_get_rate+0x6c>)
  401720:	e006      	b.n	401730 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401722:	4b08      	ldr	r3, [pc, #32]	; (401744 <osc_get_rate+0x70>)
  401724:	e004      	b.n	401730 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401726:	4b07      	ldr	r3, [pc, #28]	; (401744 <osc_get_rate+0x70>)
  401728:	e002      	b.n	401730 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40172a:	4b06      	ldr	r3, [pc, #24]	; (401744 <osc_get_rate+0x70>)
  40172c:	e000      	b.n	401730 <osc_get_rate+0x5c>
	return 0;
  40172e:	2300      	movs	r3, #0
}
  401730:	4618      	mov	r0, r3
  401732:	370c      	adds	r7, #12
  401734:	46bd      	mov	sp, r7
  401736:	f85d 7b04 	ldr.w	r7, [sp], #4
  40173a:	4770      	bx	lr
  40173c:	003d0900 	.word	0x003d0900
  401740:	007a1200 	.word	0x007a1200
  401744:	00b71b00 	.word	0x00b71b00

00401748 <sysclk_get_main_hz>:
{
  401748:	b580      	push	{r7, lr}
  40174a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40174c:	2006      	movs	r0, #6
  40174e:	4b05      	ldr	r3, [pc, #20]	; (401764 <sysclk_get_main_hz+0x1c>)
  401750:	4798      	blx	r3
  401752:	4602      	mov	r2, r0
  401754:	4613      	mov	r3, r2
  401756:	009b      	lsls	r3, r3, #2
  401758:	4413      	add	r3, r2
  40175a:	009a      	lsls	r2, r3, #2
  40175c:	4413      	add	r3, r2
}
  40175e:	4618      	mov	r0, r3
  401760:	bd80      	pop	{r7, pc}
  401762:	bf00      	nop
  401764:	004016d5 	.word	0x004016d5

00401768 <sysclk_get_cpu_hz>:
{
  401768:	b580      	push	{r7, lr}
  40176a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40176c:	4b02      	ldr	r3, [pc, #8]	; (401778 <sysclk_get_cpu_hz+0x10>)
  40176e:	4798      	blx	r3
  401770:	4603      	mov	r3, r0
}
  401772:	4618      	mov	r0, r3
  401774:	bd80      	pop	{r7, pc}
  401776:	bf00      	nop
  401778:	00401749 	.word	0x00401749

0040177c <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  40177c:	b580      	push	{r7, lr}
  40177e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401780:	4b02      	ldr	r3, [pc, #8]	; (40178c <sysclk_get_peripheral_hz+0x10>)
  401782:	4798      	blx	r3
  401784:	4603      	mov	r3, r0
  401786:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  401788:	4618      	mov	r0, r3
  40178a:	bd80      	pop	{r7, pc}
  40178c:	00401749 	.word	0x00401749

00401790 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401790:	b580      	push	{r7, lr}
  401792:	b082      	sub	sp, #8
  401794:	af00      	add	r7, sp, #0
  401796:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401798:	6878      	ldr	r0, [r7, #4]
  40179a:	4b03      	ldr	r3, [pc, #12]	; (4017a8 <sysclk_enable_peripheral_clock+0x18>)
  40179c:	4798      	blx	r3
}
  40179e:	bf00      	nop
  4017a0:	3708      	adds	r7, #8
  4017a2:	46bd      	mov	sp, r7
  4017a4:	bd80      	pop	{r7, pc}
  4017a6:	bf00      	nop
  4017a8:	00400d0d 	.word	0x00400d0d

004017ac <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4017ac:	b580      	push	{r7, lr}
  4017ae:	b084      	sub	sp, #16
  4017b0:	af00      	add	r7, sp, #0
  4017b2:	6078      	str	r0, [r7, #4]
  4017b4:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4017b6:	2300      	movs	r3, #0
  4017b8:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4017ba:	687b      	ldr	r3, [r7, #4]
  4017bc:	4a34      	ldr	r2, [pc, #208]	; (401890 <usart_serial_getchar+0xe4>)
  4017be:	4293      	cmp	r3, r2
  4017c0:	d107      	bne.n	4017d2 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4017c2:	bf00      	nop
  4017c4:	6839      	ldr	r1, [r7, #0]
  4017c6:	6878      	ldr	r0, [r7, #4]
  4017c8:	4b32      	ldr	r3, [pc, #200]	; (401894 <usart_serial_getchar+0xe8>)
  4017ca:	4798      	blx	r3
  4017cc:	4603      	mov	r3, r0
  4017ce:	2b00      	cmp	r3, #0
  4017d0:	d1f8      	bne.n	4017c4 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4017d2:	687b      	ldr	r3, [r7, #4]
  4017d4:	4a30      	ldr	r2, [pc, #192]	; (401898 <usart_serial_getchar+0xec>)
  4017d6:	4293      	cmp	r3, r2
  4017d8:	d107      	bne.n	4017ea <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4017da:	bf00      	nop
  4017dc:	6839      	ldr	r1, [r7, #0]
  4017de:	6878      	ldr	r0, [r7, #4]
  4017e0:	4b2c      	ldr	r3, [pc, #176]	; (401894 <usart_serial_getchar+0xe8>)
  4017e2:	4798      	blx	r3
  4017e4:	4603      	mov	r3, r0
  4017e6:	2b00      	cmp	r3, #0
  4017e8:	d1f8      	bne.n	4017dc <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4017ea:	687b      	ldr	r3, [r7, #4]
  4017ec:	4a2b      	ldr	r2, [pc, #172]	; (40189c <usart_serial_getchar+0xf0>)
  4017ee:	4293      	cmp	r3, r2
  4017f0:	d107      	bne.n	401802 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4017f2:	bf00      	nop
  4017f4:	6839      	ldr	r1, [r7, #0]
  4017f6:	6878      	ldr	r0, [r7, #4]
  4017f8:	4b26      	ldr	r3, [pc, #152]	; (401894 <usart_serial_getchar+0xe8>)
  4017fa:	4798      	blx	r3
  4017fc:	4603      	mov	r3, r0
  4017fe:	2b00      	cmp	r3, #0
  401800:	d1f8      	bne.n	4017f4 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401802:	687b      	ldr	r3, [r7, #4]
  401804:	4a26      	ldr	r2, [pc, #152]	; (4018a0 <usart_serial_getchar+0xf4>)
  401806:	4293      	cmp	r3, r2
  401808:	d107      	bne.n	40181a <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  40180a:	bf00      	nop
  40180c:	6839      	ldr	r1, [r7, #0]
  40180e:	6878      	ldr	r0, [r7, #4]
  401810:	4b20      	ldr	r3, [pc, #128]	; (401894 <usart_serial_getchar+0xe8>)
  401812:	4798      	blx	r3
  401814:	4603      	mov	r3, r0
  401816:	2b00      	cmp	r3, #0
  401818:	d1f8      	bne.n	40180c <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40181a:	687b      	ldr	r3, [r7, #4]
  40181c:	4a21      	ldr	r2, [pc, #132]	; (4018a4 <usart_serial_getchar+0xf8>)
  40181e:	4293      	cmp	r3, r2
  401820:	d10d      	bne.n	40183e <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401822:	bf00      	nop
  401824:	f107 030c 	add.w	r3, r7, #12
  401828:	4619      	mov	r1, r3
  40182a:	6878      	ldr	r0, [r7, #4]
  40182c:	4b1e      	ldr	r3, [pc, #120]	; (4018a8 <usart_serial_getchar+0xfc>)
  40182e:	4798      	blx	r3
  401830:	4603      	mov	r3, r0
  401832:	2b00      	cmp	r3, #0
  401834:	d1f6      	bne.n	401824 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401836:	68fb      	ldr	r3, [r7, #12]
  401838:	b2da      	uxtb	r2, r3
  40183a:	683b      	ldr	r3, [r7, #0]
  40183c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40183e:	687b      	ldr	r3, [r7, #4]
  401840:	4a1a      	ldr	r2, [pc, #104]	; (4018ac <usart_serial_getchar+0x100>)
  401842:	4293      	cmp	r3, r2
  401844:	d10d      	bne.n	401862 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401846:	bf00      	nop
  401848:	f107 030c 	add.w	r3, r7, #12
  40184c:	4619      	mov	r1, r3
  40184e:	6878      	ldr	r0, [r7, #4]
  401850:	4b15      	ldr	r3, [pc, #84]	; (4018a8 <usart_serial_getchar+0xfc>)
  401852:	4798      	blx	r3
  401854:	4603      	mov	r3, r0
  401856:	2b00      	cmp	r3, #0
  401858:	d1f6      	bne.n	401848 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40185a:	68fb      	ldr	r3, [r7, #12]
  40185c:	b2da      	uxtb	r2, r3
  40185e:	683b      	ldr	r3, [r7, #0]
  401860:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401862:	687b      	ldr	r3, [r7, #4]
  401864:	4a12      	ldr	r2, [pc, #72]	; (4018b0 <usart_serial_getchar+0x104>)
  401866:	4293      	cmp	r3, r2
  401868:	d10d      	bne.n	401886 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40186a:	bf00      	nop
  40186c:	f107 030c 	add.w	r3, r7, #12
  401870:	4619      	mov	r1, r3
  401872:	6878      	ldr	r0, [r7, #4]
  401874:	4b0c      	ldr	r3, [pc, #48]	; (4018a8 <usart_serial_getchar+0xfc>)
  401876:	4798      	blx	r3
  401878:	4603      	mov	r3, r0
  40187a:	2b00      	cmp	r3, #0
  40187c:	d1f6      	bne.n	40186c <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40187e:	68fb      	ldr	r3, [r7, #12]
  401880:	b2da      	uxtb	r2, r3
  401882:	683b      	ldr	r3, [r7, #0]
  401884:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401886:	bf00      	nop
  401888:	3710      	adds	r7, #16
  40188a:	46bd      	mov	sp, r7
  40188c:	bd80      	pop	{r7, pc}
  40188e:	bf00      	nop
  401890:	400e0800 	.word	0x400e0800
  401894:	00400d91 	.word	0x00400d91
  401898:	400e0a00 	.word	0x400e0a00
  40189c:	400e1a00 	.word	0x400e1a00
  4018a0:	400e1c00 	.word	0x400e1c00
  4018a4:	40024000 	.word	0x40024000
  4018a8:	00400fdd 	.word	0x00400fdd
  4018ac:	40028000 	.word	0x40028000
  4018b0:	4002c000 	.word	0x4002c000

004018b4 <xdmac_enable_interrupt>:
{
  4018b4:	b480      	push	{r7}
  4018b6:	b083      	sub	sp, #12
  4018b8:	af00      	add	r7, sp, #0
  4018ba:	6078      	str	r0, [r7, #4]
  4018bc:	6039      	str	r1, [r7, #0]
	xdmac->XDMAC_GIE = ( XDMAC_GIE_IE0 << channel_num) ;
  4018be:	2201      	movs	r2, #1
  4018c0:	683b      	ldr	r3, [r7, #0]
  4018c2:	409a      	lsls	r2, r3
  4018c4:	687b      	ldr	r3, [r7, #4]
  4018c6:	60da      	str	r2, [r3, #12]
}
  4018c8:	bf00      	nop
  4018ca:	370c      	adds	r7, #12
  4018cc:	46bd      	mov	sp, r7
  4018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018d2:	4770      	bx	lr

004018d4 <xdmac_channel_enable>:
{
  4018d4:	b580      	push	{r7, lr}
  4018d6:	b082      	sub	sp, #8
  4018d8:	af00      	add	r7, sp, #0
  4018da:	6078      	str	r0, [r7, #4]
  4018dc:	6039      	str	r1, [r7, #0]
	SCB_CleanInvalidateDCache();
  4018de:	4b05      	ldr	r3, [pc, #20]	; (4018f4 <xdmac_channel_enable+0x20>)
  4018e0:	4798      	blx	r3
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  4018e2:	2201      	movs	r2, #1
  4018e4:	683b      	ldr	r3, [r7, #0]
  4018e6:	409a      	lsls	r2, r3
  4018e8:	687b      	ldr	r3, [r7, #4]
  4018ea:	61da      	str	r2, [r3, #28]
}
  4018ec:	bf00      	nop
  4018ee:	3708      	adds	r7, #8
  4018f0:	46bd      	mov	sp, r7
  4018f2:	bd80      	pop	{r7, pc}
  4018f4:	00401641 	.word	0x00401641

004018f8 <xdmac_channel_enable_interrupt>:
{
  4018f8:	b480      	push	{r7}
  4018fa:	b085      	sub	sp, #20
  4018fc:	af00      	add	r7, sp, #0
  4018fe:	60f8      	str	r0, [r7, #12]
  401900:	60b9      	str	r1, [r7, #8]
  401902:	607a      	str	r2, [r7, #4]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CIE = mask;
  401904:	68fa      	ldr	r2, [r7, #12]
  401906:	68bb      	ldr	r3, [r7, #8]
  401908:	019b      	lsls	r3, r3, #6
  40190a:	4413      	add	r3, r2
  40190c:	3350      	adds	r3, #80	; 0x50
  40190e:	687a      	ldr	r2, [r7, #4]
  401910:	601a      	str	r2, [r3, #0]
}
  401912:	bf00      	nop
  401914:	3714      	adds	r7, #20
  401916:	46bd      	mov	sp, r7
  401918:	f85d 7b04 	ldr.w	r7, [sp], #4
  40191c:	4770      	bx	lr

0040191e <xdmac_channel_get_interrupt_status>:
{
  40191e:	b480      	push	{r7}
  401920:	b083      	sub	sp, #12
  401922:	af00      	add	r7, sp, #0
  401924:	6078      	str	r0, [r7, #4]
  401926:	6039      	str	r1, [r7, #0]
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401928:	687a      	ldr	r2, [r7, #4]
  40192a:	683b      	ldr	r3, [r7, #0]
  40192c:	019b      	lsls	r3, r3, #6
  40192e:	4413      	add	r3, r2
  401930:	335c      	adds	r3, #92	; 0x5c
  401932:	681b      	ldr	r3, [r3, #0]
}
  401934:	4618      	mov	r0, r3
  401936:	370c      	adds	r7, #12
  401938:	46bd      	mov	sp, r7
  40193a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40193e:	4770      	bx	lr

00401940 <xdmac_channel_set_descriptor_control>:
{
  401940:	b480      	push	{r7}
  401942:	b085      	sub	sp, #20
  401944:	af00      	add	r7, sp, #0
  401946:	60f8      	str	r0, [r7, #12]
  401948:	60b9      	str	r1, [r7, #8]
  40194a:	607a      	str	r2, [r7, #4]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CNDC = config;
  40194c:	68fa      	ldr	r2, [r7, #12]
  40194e:	68bb      	ldr	r3, [r7, #8]
  401950:	019b      	lsls	r3, r3, #6
  401952:	4413      	add	r3, r2
  401954:	336c      	adds	r3, #108	; 0x6c
  401956:	687a      	ldr	r2, [r7, #4]
  401958:	601a      	str	r2, [r3, #0]
}
  40195a:	bf00      	nop
  40195c:	3714      	adds	r7, #20
  40195e:	46bd      	mov	sp, r7
  401960:	f85d 7b04 	ldr.w	r7, [sp], #4
  401964:	4770      	bx	lr
	...

00401968 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  401968:	b580      	push	{r7, lr}
  40196a:	b082      	sub	sp, #8
  40196c:	af00      	add	r7, sp, #0
  40196e:	6078      	str	r0, [r7, #4]
  401970:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  401972:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401976:	4806      	ldr	r0, [pc, #24]	; (401990 <Button1_Handler+0x28>)
  401978:	4b06      	ldr	r3, [pc, #24]	; (401994 <Button1_Handler+0x2c>)
  40197a:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  40197c:	f44f 7180 	mov.w	r1, #256	; 0x100
  401980:	4805      	ldr	r0, [pc, #20]	; (401998 <Button1_Handler+0x30>)
  401982:	4b04      	ldr	r3, [pc, #16]	; (401994 <Button1_Handler+0x2c>)
  401984:	4798      	blx	r3
}
  401986:	bf00      	nop
  401988:	3708      	adds	r7, #8
  40198a:	46bd      	mov	sp, r7
  40198c:	bd80      	pop	{r7, pc}
  40198e:	bf00      	nop
  401990:	400e1400 	.word	0x400e1400
  401994:	00401b81 	.word	0x00401b81
  401998:	400e1200 	.word	0x400e1200

0040199c <USART1_Handler>:

void USART1_Handler(void){
  40199c:	b580      	push	{r7, lr}
  40199e:	b082      	sub	sp, #8
  4019a0:	af00      	add	r7, sp, #0
  uint32_t ret = usart_get_status(USART_COM);
  4019a2:	480a      	ldr	r0, [pc, #40]	; (4019cc <USART1_Handler+0x30>)
  4019a4:	4b0a      	ldr	r3, [pc, #40]	; (4019d0 <USART1_Handler+0x34>)
  4019a6:	4798      	blx	r3
  4019a8:	6078      	str	r0, [r7, #4]
  uint8_t  c;
  
  // Verifica por qual motivo entrou na interrupcao
  if(ret & US_IER_RXRDY){                     // Dado disponvel para leitura
  4019aa:	687b      	ldr	r3, [r7, #4]
  4019ac:	f003 0301 	and.w	r3, r3, #1
  4019b0:	2b00      	cmp	r3, #0
  4019b2:	d007      	beq.n	4019c4 <USART1_Handler+0x28>
    usart_serial_getchar(USART_COM, &c);
  4019b4:	1cfb      	adds	r3, r7, #3
  4019b6:	4619      	mov	r1, r3
  4019b8:	4804      	ldr	r0, [pc, #16]	; (4019cc <USART1_Handler+0x30>)
  4019ba:	4b06      	ldr	r3, [pc, #24]	; (4019d4 <USART1_Handler+0x38>)
  4019bc:	4798      	blx	r3
    usart_puts(bufferTX);
  4019be:	4806      	ldr	r0, [pc, #24]	; (4019d8 <USART1_Handler+0x3c>)
  4019c0:	4b06      	ldr	r3, [pc, #24]	; (4019dc <USART1_Handler+0x40>)
  4019c2:	4798      	blx	r3
  } else if(ret & US_IER_TXRDY){              // Transmisso finalizada
    
  }
}
  4019c4:	bf00      	nop
  4019c6:	3708      	adds	r7, #8
  4019c8:	46bd      	mov	sp, r7
  4019ca:	bd80      	pop	{r7, pc}
  4019cc:	40028000 	.word	0x40028000
  4019d0:	00400f8d 	.word	0x00400f8d
  4019d4:	004017ad 	.word	0x004017ad
  4019d8:	204005dc 	.word	0x204005dc
  4019dc:	00401d11 	.word	0x00401d11

004019e0 <XDMAC_Handler>:

/**
* \brief XDMAC interrupt handler.
*/
void XDMAC_Handler(void)
{
  4019e0:	b580      	push	{r7, lr}
  4019e2:	b082      	sub	sp, #8
  4019e4:	af00      	add	r7, sp, #0
	uint32_t dma_status_tx, dma_status_rx;
	dma_status_tx = xdmac_channel_get_interrupt_status(XDMAC, XDMAC_TX_CH);
  4019e6:	2100      	movs	r1, #0
  4019e8:	480a      	ldr	r0, [pc, #40]	; (401a14 <XDMAC_Handler+0x34>)
  4019ea:	4b0b      	ldr	r3, [pc, #44]	; (401a18 <XDMAC_Handler+0x38>)
  4019ec:	4798      	blx	r3
  4019ee:	6078      	str	r0, [r7, #4]
	dma_status_rx = xdmac_channel_get_interrupt_status(XDMAC, XDMAC_RX_CH);
  4019f0:	2101      	movs	r1, #1
  4019f2:	4808      	ldr	r0, [pc, #32]	; (401a14 <XDMAC_Handler+0x34>)
  4019f4:	4b08      	ldr	r3, [pc, #32]	; (401a18 <XDMAC_Handler+0x38>)
  4019f6:	4798      	blx	r3
  4019f8:	6038      	str	r0, [r7, #0]
	UNUSED(dma_status_tx);
	UNUSED(dma_status_rx);
	// Verificamos se a transferncia foi completa
	if(dma_status_rx & (XDMAC_CIS_BIS | XDMAC_CIS_LIS)){
  4019fa:	683b      	ldr	r3, [r7, #0]
  4019fc:	f003 0303 	and.w	r3, r3, #3
  401a00:	2b00      	cmp	r3, #0
  401a02:	d002      	beq.n	401a0a <XDMAC_Handler+0x2a>
		flag_rx = 1;
  401a04:	4b05      	ldr	r3, [pc, #20]	; (401a1c <XDMAC_Handler+0x3c>)
  401a06:	2201      	movs	r2, #1
  401a08:	701a      	strb	r2, [r3, #0]
	}
}
  401a0a:	bf00      	nop
  401a0c:	3708      	adds	r7, #8
  401a0e:	46bd      	mov	sp, r7
  401a10:	bd80      	pop	{r7, pc}
  401a12:	bf00      	nop
  401a14:	40078000 	.word	0x40078000
  401a18:	0040191f 	.word	0x0040191f
  401a1c:	20400574 	.word	0x20400574

00401a20 <uart_xdmac_configure>:


/************************************************************************/
/* Funcoes                                                              */
/************************************************************************/
static void uart_xdmac_configure(){
  401a20:	b580      	push	{r7, lr}
  401a22:	b082      	sub	sp, #8
  401a24:	af00      	add	r7, sp, #0
	uint32_t xdmaint;
	
	/* Initialize and enable DMA controller */
	pmc_enable_periph_clk(ID_XDMAC);
  401a26:	203a      	movs	r0, #58	; 0x3a
  401a28:	4b11      	ldr	r3, [pc, #68]	; (401a70 <uart_xdmac_configure+0x50>)
  401a2a:	4798      	blx	r3
	
	xdmaint = ( XDMAC_CIE_BIE |
  401a2c:	237d      	movs	r3, #125	; 0x7d
  401a2e:	607b      	str	r3, [r7, #4]
				XDMAC_CIE_FIE |
				XDMAC_CIE_RBIE |
				XDMAC_CIE_WBIE |
				XDMAC_CIE_ROIE);
	
	xdmac_channel_enable_interrupt(XDMAC, XDMAC_TX_CH, xdmaint);
  401a30:	687a      	ldr	r2, [r7, #4]
  401a32:	2100      	movs	r1, #0
  401a34:	480f      	ldr	r0, [pc, #60]	; (401a74 <uart_xdmac_configure+0x54>)
  401a36:	4b10      	ldr	r3, [pc, #64]	; (401a78 <uart_xdmac_configure+0x58>)
  401a38:	4798      	blx	r3
	xdmac_enable_interrupt(XDMAC, XDMAC_TX_CH);
  401a3a:	2100      	movs	r1, #0
  401a3c:	480d      	ldr	r0, [pc, #52]	; (401a74 <uart_xdmac_configure+0x54>)
  401a3e:	4b0f      	ldr	r3, [pc, #60]	; (401a7c <uart_xdmac_configure+0x5c>)
  401a40:	4798      	blx	r3
	xdmac_channel_enable_interrupt(XDMAC, XDMAC_RX_CH, xdmaint);
  401a42:	687a      	ldr	r2, [r7, #4]
  401a44:	2101      	movs	r1, #1
  401a46:	480b      	ldr	r0, [pc, #44]	; (401a74 <uart_xdmac_configure+0x54>)
  401a48:	4b0b      	ldr	r3, [pc, #44]	; (401a78 <uart_xdmac_configure+0x58>)
  401a4a:	4798      	blx	r3
	xdmac_enable_interrupt(XDMAC, XDMAC_RX_CH);
  401a4c:	2101      	movs	r1, #1
  401a4e:	4809      	ldr	r0, [pc, #36]	; (401a74 <uart_xdmac_configure+0x54>)
  401a50:	4b0a      	ldr	r3, [pc, #40]	; (401a7c <uart_xdmac_configure+0x5c>)
  401a52:	4798      	blx	r3
	
	/*Enable XDMAC interrupt */
	NVIC_ClearPendingIRQ(XDMAC_IRQn);
  401a54:	203a      	movs	r0, #58	; 0x3a
  401a56:	4b0a      	ldr	r3, [pc, #40]	; (401a80 <uart_xdmac_configure+0x60>)
  401a58:	4798      	blx	r3
	NVIC_SetPriority( XDMAC_IRQn ,1);
  401a5a:	2101      	movs	r1, #1
  401a5c:	203a      	movs	r0, #58	; 0x3a
  401a5e:	4b09      	ldr	r3, [pc, #36]	; (401a84 <uart_xdmac_configure+0x64>)
  401a60:	4798      	blx	r3
	NVIC_EnableIRQ(XDMAC_IRQn);
  401a62:	203a      	movs	r0, #58	; 0x3a
  401a64:	4b08      	ldr	r3, [pc, #32]	; (401a88 <uart_xdmac_configure+0x68>)
  401a66:	4798      	blx	r3
	
}
  401a68:	bf00      	nop
  401a6a:	3708      	adds	r7, #8
  401a6c:	46bd      	mov	sp, r7
  401a6e:	bd80      	pop	{r7, pc}
  401a70:	00400d0d 	.word	0x00400d0d
  401a74:	40078000 	.word	0x40078000
  401a78:	004018f9 	.word	0x004018f9
  401a7c:	004018b5 	.word	0x004018b5
  401a80:	004015b9 	.word	0x004015b9
  401a84:	004015ed 	.word	0x004015ed
  401a88:	00401585 	.word	0x00401585

00401a8c <uart_xdmac_Tx>:
static void uart_xdmac_Tx(uint32_t *peripheral_address,
						  uint32_t *orgin_address,
						  uint32_t buffer_size){
  401a8c:	b580      	push	{r7, lr}
  401a8e:	b084      	sub	sp, #16
  401a90:	af00      	add	r7, sp, #0
  401a92:	60f8      	str	r0, [r7, #12]
  401a94:	60b9      	str	r1, [r7, #8]
  401a96:	607a      	str	r2, [r7, #4]
							  
	/* Initialize channel config for transmitter */
	g_xdmac_tx_cfg.mbr_ubc = buffer_size;
  401a98:	4a14      	ldr	r2, [pc, #80]	; (401aec <uart_xdmac_Tx+0x60>)
  401a9a:	687b      	ldr	r3, [r7, #4]
  401a9c:	6013      	str	r3, [r2, #0]
	g_xdmac_tx_cfg.mbr_sa = (uint32_t)orgin_address;
  401a9e:	68bb      	ldr	r3, [r7, #8]
  401aa0:	4a12      	ldr	r2, [pc, #72]	; (401aec <uart_xdmac_Tx+0x60>)
  401aa2:	6053      	str	r3, [r2, #4]
	g_xdmac_tx_cfg.mbr_da = (uint32_t)peripheral_address;
  401aa4:	68fb      	ldr	r3, [r7, #12]
  401aa6:	4a11      	ldr	r2, [pc, #68]	; (401aec <uart_xdmac_Tx+0x60>)
  401aa8:	6093      	str	r3, [r2, #8]
	
	g_xdmac_tx_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN |
  401aaa:	4b10      	ldr	r3, [pc, #64]	; (401aec <uart_xdmac_Tx+0x60>)
  401aac:	4a10      	ldr	r2, [pc, #64]	; (401af0 <uart_xdmac_Tx+0x64>)
  401aae:	60da      	str	r2, [r3, #12]
							 XDMAC_CC_DIF_AHB_IF1 |
							 XDMAC_CC_SAM_INCREMENTED_AM |
							 XDMAC_CC_DAM_FIXED_AM |
							 XDMAC_CC_PERID(USART_XDMAC_TX_CH_NUM);
							 
	g_xdmac_tx_cfg.mbr_bc = 0;
  401ab0:	4b0e      	ldr	r3, [pc, #56]	; (401aec <uart_xdmac_Tx+0x60>)
  401ab2:	2200      	movs	r2, #0
  401ab4:	611a      	str	r2, [r3, #16]
	g_xdmac_tx_cfg.mbr_ds = 0;
  401ab6:	4b0d      	ldr	r3, [pc, #52]	; (401aec <uart_xdmac_Tx+0x60>)
  401ab8:	2200      	movs	r2, #0
  401aba:	615a      	str	r2, [r3, #20]
	g_xdmac_tx_cfg.mbr_sus = 0;
  401abc:	4b0b      	ldr	r3, [pc, #44]	; (401aec <uart_xdmac_Tx+0x60>)
  401abe:	2200      	movs	r2, #0
  401ac0:	619a      	str	r2, [r3, #24]
	g_xdmac_tx_cfg.mbr_dus = 0;
  401ac2:	4b0a      	ldr	r3, [pc, #40]	; (401aec <uart_xdmac_Tx+0x60>)
  401ac4:	2200      	movs	r2, #0
  401ac6:	61da      	str	r2, [r3, #28]
	xdmac_configure_transfer(XDMAC, XDMAC_TX_CH, &g_xdmac_tx_cfg);
  401ac8:	4a08      	ldr	r2, [pc, #32]	; (401aec <uart_xdmac_Tx+0x60>)
  401aca:	2100      	movs	r1, #0
  401acc:	4809      	ldr	r0, [pc, #36]	; (401af4 <uart_xdmac_Tx+0x68>)
  401ace:	4b0a      	ldr	r3, [pc, #40]	; (401af8 <uart_xdmac_Tx+0x6c>)
  401ad0:	4798      	blx	r3
	xdmac_channel_set_descriptor_control(XDMAC, XDMAC_TX_CH, 0);
  401ad2:	2200      	movs	r2, #0
  401ad4:	2100      	movs	r1, #0
  401ad6:	4807      	ldr	r0, [pc, #28]	; (401af4 <uart_xdmac_Tx+0x68>)
  401ad8:	4b08      	ldr	r3, [pc, #32]	; (401afc <uart_xdmac_Tx+0x70>)
  401ada:	4798      	blx	r3
	xdmac_channel_enable(XDMAC, XDMAC_TX_CH);		  
  401adc:	2100      	movs	r1, #0
  401ade:	4805      	ldr	r0, [pc, #20]	; (401af4 <uart_xdmac_Tx+0x68>)
  401ae0:	4b07      	ldr	r3, [pc, #28]	; (401b00 <uart_xdmac_Tx+0x74>)
  401ae2:	4798      	blx	r3
}
  401ae4:	bf00      	nop
  401ae6:	3710      	adds	r7, #16
  401ae8:	46bd      	mov	sp, r7
  401aea:	bd80      	pop	{r7, pc}
  401aec:	20400534 	.word	0x20400534
  401af0:	09014011 	.word	0x09014011
  401af4:	40078000 	.word	0x40078000
  401af8:	00401195 	.word	0x00401195
  401afc:	00401941 	.word	0x00401941
  401b00:	004018d5 	.word	0x004018d5

00401b04 <uart_xdmac_Rx>:

static void uart_xdmac_Rx(uint32_t *peripheral_address,
						  uint32_t *orgin_address,
						  uint32_t buffer_size){
  401b04:	b580      	push	{r7, lr}
  401b06:	b084      	sub	sp, #16
  401b08:	af00      	add	r7, sp, #0
  401b0a:	60f8      	str	r0, [r7, #12]
  401b0c:	60b9      	str	r1, [r7, #8]
  401b0e:	607a      	str	r2, [r7, #4]
							  
	/* Initialize channel config for receiver */
	g_xdmac_rx_cfg.mbr_ubc = buffer_size;
  401b10:	4a14      	ldr	r2, [pc, #80]	; (401b64 <uart_xdmac_Rx+0x60>)
  401b12:	687b      	ldr	r3, [r7, #4]
  401b14:	6013      	str	r3, [r2, #0]
	g_xdmac_rx_cfg.mbr_da = (uint32_t)orgin_address;
  401b16:	68bb      	ldr	r3, [r7, #8]
  401b18:	4a12      	ldr	r2, [pc, #72]	; (401b64 <uart_xdmac_Rx+0x60>)
  401b1a:	6093      	str	r3, [r2, #8]
	g_xdmac_rx_cfg.mbr_sa = (uint32_t)peripheral_address;
  401b1c:	68fb      	ldr	r3, [r7, #12]
  401b1e:	4a11      	ldr	r2, [pc, #68]	; (401b64 <uart_xdmac_Rx+0x60>)
  401b20:	6053      	str	r3, [r2, #4]
	
 	g_xdmac_rx_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN |
  401b22:	4b10      	ldr	r3, [pc, #64]	; (401b64 <uart_xdmac_Rx+0x60>)
  401b24:	4a10      	ldr	r2, [pc, #64]	; (401b68 <uart_xdmac_Rx+0x64>)
  401b26:	60da      	str	r2, [r3, #12]
 							 XDMAC_CC_DIF_AHB_IF0 |
 							 XDMAC_CC_SAM_FIXED_AM |
 							 XDMAC_CC_DAM_INCREMENTED_AM |
 							 XDMAC_CC_PERID(USART_XDMAC_RX_CH_NUM);				  
							  
	g_xdmac_rx_cfg.mbr_bc = 0;
  401b28:	4b0e      	ldr	r3, [pc, #56]	; (401b64 <uart_xdmac_Rx+0x60>)
  401b2a:	2200      	movs	r2, #0
  401b2c:	611a      	str	r2, [r3, #16]
	g_xdmac_tx_cfg.mbr_ds = 0;
  401b2e:	4b0f      	ldr	r3, [pc, #60]	; (401b6c <uart_xdmac_Rx+0x68>)
  401b30:	2200      	movs	r2, #0
  401b32:	615a      	str	r2, [r3, #20]
	g_xdmac_rx_cfg.mbr_sus = 0;
  401b34:	4b0b      	ldr	r3, [pc, #44]	; (401b64 <uart_xdmac_Rx+0x60>)
  401b36:	2200      	movs	r2, #0
  401b38:	619a      	str	r2, [r3, #24]
	g_xdmac_rx_cfg.mbr_dus =0;
  401b3a:	4b0a      	ldr	r3, [pc, #40]	; (401b64 <uart_xdmac_Rx+0x60>)
  401b3c:	2200      	movs	r2, #0
  401b3e:	61da      	str	r2, [r3, #28]
	xdmac_configure_transfer(XDMAC, XDMAC_RX_CH, &g_xdmac_rx_cfg);
  401b40:	4a08      	ldr	r2, [pc, #32]	; (401b64 <uart_xdmac_Rx+0x60>)
  401b42:	2101      	movs	r1, #1
  401b44:	480a      	ldr	r0, [pc, #40]	; (401b70 <uart_xdmac_Rx+0x6c>)
  401b46:	4b0b      	ldr	r3, [pc, #44]	; (401b74 <uart_xdmac_Rx+0x70>)
  401b48:	4798      	blx	r3
	xdmac_channel_set_descriptor_control(XDMAC, XDMAC_RX_CH, 0);
  401b4a:	2200      	movs	r2, #0
  401b4c:	2101      	movs	r1, #1
  401b4e:	4808      	ldr	r0, [pc, #32]	; (401b70 <uart_xdmac_Rx+0x6c>)
  401b50:	4b09      	ldr	r3, [pc, #36]	; (401b78 <uart_xdmac_Rx+0x74>)
  401b52:	4798      	blx	r3
	xdmac_channel_enable(XDMAC, XDMAC_RX_CH);
  401b54:	2101      	movs	r1, #1
  401b56:	4806      	ldr	r0, [pc, #24]	; (401b70 <uart_xdmac_Rx+0x6c>)
  401b58:	4b08      	ldr	r3, [pc, #32]	; (401b7c <uart_xdmac_Rx+0x78>)
  401b5a:	4798      	blx	r3
}
  401b5c:	bf00      	nop
  401b5e:	3710      	adds	r7, #16
  401b60:	46bd      	mov	sp, r7
  401b62:	bd80      	pop	{r7, pc}
  401b64:	20400554 	.word	0x20400554
  401b68:	0a042001 	.word	0x0a042001
  401b6c:	20400534 	.word	0x20400534
  401b70:	40078000 	.word	0x40078000
  401b74:	00401195 	.word	0x00401195
  401b78:	00401941 	.word	0x00401941
  401b7c:	004018d5 	.word	0x004018d5

00401b80 <pin_toggle>:

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401b80:	b580      	push	{r7, lr}
  401b82:	b082      	sub	sp, #8
  401b84:	af00      	add	r7, sp, #0
  401b86:	6078      	str	r0, [r7, #4]
  401b88:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  401b8a:	6839      	ldr	r1, [r7, #0]
  401b8c:	6878      	ldr	r0, [r7, #4]
  401b8e:	4b09      	ldr	r3, [pc, #36]	; (401bb4 <pin_toggle+0x34>)
  401b90:	4798      	blx	r3
  401b92:	4603      	mov	r3, r0
  401b94:	2b00      	cmp	r3, #0
  401b96:	d004      	beq.n	401ba2 <pin_toggle+0x22>
    pio_clear(pio, mask);
  401b98:	6839      	ldr	r1, [r7, #0]
  401b9a:	6878      	ldr	r0, [r7, #4]
  401b9c:	4b06      	ldr	r3, [pc, #24]	; (401bb8 <pin_toggle+0x38>)
  401b9e:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401ba0:	e003      	b.n	401baa <pin_toggle+0x2a>
    pio_set(pio,mask);
  401ba2:	6839      	ldr	r1, [r7, #0]
  401ba4:	6878      	ldr	r0, [r7, #4]
  401ba6:	4b05      	ldr	r3, [pc, #20]	; (401bbc <pin_toggle+0x3c>)
  401ba8:	4798      	blx	r3
}
  401baa:	bf00      	nop
  401bac:	3708      	adds	r7, #8
  401bae:	46bd      	mov	sp, r7
  401bb0:	bd80      	pop	{r7, pc}
  401bb2:	bf00      	nop
  401bb4:	00400781 	.word	0x00400781
  401bb8:	00400571 	.word	0x00400571
  401bbc:	00400555 	.word	0x00400555

00401bc0 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  401bc0:	b590      	push	{r4, r7, lr}
  401bc2:	b083      	sub	sp, #12
  401bc4:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  401bc6:	200a      	movs	r0, #10
  401bc8:	4b10      	ldr	r3, [pc, #64]	; (401c0c <BUT_init+0x4c>)
  401bca:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401bcc:	2209      	movs	r2, #9
  401bce:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401bd2:	480f      	ldr	r0, [pc, #60]	; (401c10 <BUT_init+0x50>)
  401bd4:	4b0f      	ldr	r3, [pc, #60]	; (401c14 <BUT_init+0x54>)
  401bd6:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  401bd8:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401bdc:	480c      	ldr	r0, [pc, #48]	; (401c10 <BUT_init+0x50>)
  401bde:	4b0e      	ldr	r3, [pc, #56]	; (401c18 <BUT_init+0x58>)
  401be0:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  401be2:	4b0e      	ldr	r3, [pc, #56]	; (401c1c <BUT_init+0x5c>)
  401be4:	9300      	str	r3, [sp, #0]
  401be6:	2350      	movs	r3, #80	; 0x50
  401be8:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401bec:	210a      	movs	r1, #10
  401bee:	4808      	ldr	r0, [pc, #32]	; (401c10 <BUT_init+0x50>)
  401bf0:	4c0b      	ldr	r4, [pc, #44]	; (401c20 <BUT_init+0x60>)
  401bf2:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  401bf4:	200a      	movs	r0, #10
  401bf6:	4b0b      	ldr	r3, [pc, #44]	; (401c24 <BUT_init+0x64>)
  401bf8:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  401bfa:	2101      	movs	r1, #1
  401bfc:	200a      	movs	r0, #10
  401bfe:	4b0a      	ldr	r3, [pc, #40]	; (401c28 <BUT_init+0x68>)
  401c00:	4798      	blx	r3
};
  401c02:	bf00      	nop
  401c04:	3704      	adds	r7, #4
  401c06:	46bd      	mov	sp, r7
  401c08:	bd90      	pop	{r4, r7, pc}
  401c0a:	bf00      	nop
  401c0c:	00400d0d 	.word	0x00400d0d
  401c10:	400e0e00 	.word	0x400e0e00
  401c14:	0040069d 	.word	0x0040069d
  401c18:	00400815 	.word	0x00400815
  401c1c:	00401969 	.word	0x00401969
  401c20:	00400931 	.word	0x00400931
  401c24:	00401585 	.word	0x00401585
  401c28:	004015ed 	.word	0x004015ed

00401c2c <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  401c2c:	b590      	push	{r4, r7, lr}
  401c2e:	b085      	sub	sp, #20
  401c30:	af02      	add	r7, sp, #8
  401c32:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  401c34:	200c      	movs	r0, #12
  401c36:	4b07      	ldr	r3, [pc, #28]	; (401c54 <LED_init+0x28>)
  401c38:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  401c3a:	687a      	ldr	r2, [r7, #4]
  401c3c:	2300      	movs	r3, #0
  401c3e:	9300      	str	r3, [sp, #0]
  401c40:	2300      	movs	r3, #0
  401c42:	f44f 7180 	mov.w	r1, #256	; 0x100
  401c46:	4804      	ldr	r0, [pc, #16]	; (401c58 <LED_init+0x2c>)
  401c48:	4c04      	ldr	r4, [pc, #16]	; (401c5c <LED_init+0x30>)
  401c4a:	47a0      	blx	r4
};
  401c4c:	bf00      	nop
  401c4e:	370c      	adds	r7, #12
  401c50:	46bd      	mov	sp, r7
  401c52:	bd90      	pop	{r4, r7, pc}
  401c54:	00400d0d 	.word	0x00400d0d
  401c58:	400e1200 	.word	0x400e1200
  401c5c:	0040071d 	.word	0x0040071d

00401c60 <USART1_init>:

/**
 * \brief Configure UART console.
 */
static void USART1_init(void){
  401c60:	b580      	push	{r7, lr}
  401c62:	b086      	sub	sp, #24
  401c64:	af00      	add	r7, sp, #0
  
  /* Configura USART1 Pinos */
 sysclk_enable_peripheral_clock(ID_PIOB);
  401c66:	200b      	movs	r0, #11
  401c68:	4b1f      	ldr	r3, [pc, #124]	; (401ce8 <USART1_init+0x88>)
  401c6a:	4798      	blx	r3
 sysclk_enable_peripheral_clock(ID_PIOA);
  401c6c:	200a      	movs	r0, #10
  401c6e:	4b1e      	ldr	r3, [pc, #120]	; (401ce8 <USART1_init+0x88>)
  401c70:	4798      	blx	r3
 pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  401c72:	2210      	movs	r2, #16
  401c74:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401c78:	481c      	ldr	r0, [pc, #112]	; (401cec <USART1_init+0x8c>)
  401c7a:	4b1d      	ldr	r3, [pc, #116]	; (401cf0 <USART1_init+0x90>)
  401c7c:	4798      	blx	r3
 pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  401c7e:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401c82:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401c86:	481b      	ldr	r0, [pc, #108]	; (401cf4 <USART1_init+0x94>)
  401c88:	4b19      	ldr	r3, [pc, #100]	; (401cf0 <USART1_init+0x90>)
  401c8a:	4798      	blx	r3
 MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401c8c:	4a1a      	ldr	r2, [pc, #104]	; (401cf8 <USART1_init+0x98>)
  401c8e:	4b1a      	ldr	r3, [pc, #104]	; (401cf8 <USART1_init+0x98>)
  401c90:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401c94:	f043 0310 	orr.w	r3, r3, #16
  401c98:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  401c9c:	463b      	mov	r3, r7
  401c9e:	2200      	movs	r2, #0
  401ca0:	601a      	str	r2, [r3, #0]
  401ca2:	605a      	str	r2, [r3, #4]
  401ca4:	609a      	str	r2, [r3, #8]
  401ca6:	60da      	str	r2, [r3, #12]
  401ca8:	611a      	str	r2, [r3, #16]
  401caa:	615a      	str	r2, [r3, #20]
  401cac:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  401cb0:	603b      	str	r3, [r7, #0]
  401cb2:	23c0      	movs	r3, #192	; 0xc0
  401cb4:	607b      	str	r3, [r7, #4]
  401cb6:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401cba:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT    ,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(USART_COM_ID);
  401cbc:	200e      	movs	r0, #14
  401cbe:	4b0a      	ldr	r3, [pc, #40]	; (401ce8 <USART1_init+0x88>)
  401cc0:	4798      	blx	r3
  
  /* Configura USART para operar em modo RS232 */
  usart_init_rs232(USART_COM, &usart_settings, sysclk_get_peripheral_hz());
  401cc2:	4b0e      	ldr	r3, [pc, #56]	; (401cfc <USART1_init+0x9c>)
  401cc4:	4798      	blx	r3
  401cc6:	4602      	mov	r2, r0
  401cc8:	463b      	mov	r3, r7
  401cca:	4619      	mov	r1, r3
  401ccc:	480c      	ldr	r0, [pc, #48]	; (401d00 <USART1_init+0xa0>)
  401cce:	4b0d      	ldr	r3, [pc, #52]	; (401d04 <USART1_init+0xa4>)
  401cd0:	4798      	blx	r3
  
  /* Enable the receiver and transmitter. */
	usart_enable_tx(USART_COM);
  401cd2:	480b      	ldr	r0, [pc, #44]	; (401d00 <USART1_init+0xa0>)
  401cd4:	4b0c      	ldr	r3, [pc, #48]	; (401d08 <USART1_init+0xa8>)
  401cd6:	4798      	blx	r3
	usart_enable_rx(USART_COM);
  401cd8:	4809      	ldr	r0, [pc, #36]	; (401d00 <USART1_init+0xa0>)
  401cda:	4b0c      	ldr	r3, [pc, #48]	; (401d0c <USART1_init+0xac>)
  401cdc:	4798      	blx	r3
 }
  401cde:	bf00      	nop
  401ce0:	3718      	adds	r7, #24
  401ce2:	46bd      	mov	sp, r7
  401ce4:	bd80      	pop	{r7, pc}
  401ce6:	bf00      	nop
  401ce8:	00401791 	.word	0x00401791
  401cec:	400e1000 	.word	0x400e1000
  401cf0:	0040058d 	.word	0x0040058d
  401cf4:	400e0e00 	.word	0x400e0e00
  401cf8:	40088000 	.word	0x40088000
  401cfc:	0040177d 	.word	0x0040177d
  401d00:	40028000 	.word	0x40028000
  401d04:	00400ea1 	.word	0x00400ea1
  401d08:	00400f25 	.word	0x00400f25
  401d0c:	00400f59 	.word	0x00400f59

00401d10 <usart_puts>:
 * envia todos os dados do vetor at
 * encontrar o \NULL (0x00)
 *
 * Retorna a quantidade de char escritos
 */
uint32_t usart_puts(uint8_t *pstring){
  401d10:	b480      	push	{r7}
  401d12:	b083      	sub	sp, #12
  401d14:	af00      	add	r7, sp, #0
  401d16:	6078      	str	r0, [r7, #4]
     
  return 0;
  401d18:	2300      	movs	r3, #0
}
  401d1a:	4618      	mov	r0, r3
  401d1c:	370c      	adds	r7, #12
  401d1e:	46bd      	mov	sp, r7
  401d20:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d24:	4770      	bx	lr
	...

00401d28 <usart_puts_dma>:
uint32_t usart_gets(uint8_t *pstring){

  return 0;  
}

void usart_puts_dma(uint8_t *pstring, uint8_t nChars){
  401d28:	b580      	push	{r7, lr}
  401d2a:	b082      	sub	sp, #8
  401d2c:	af00      	add	r7, sp, #0
  401d2e:	6078      	str	r0, [r7, #4]
  401d30:	460b      	mov	r3, r1
  401d32:	70fb      	strb	r3, [r7, #3]
	
	uart_xdmac_Tx(USART_XDMA_DEST_REG, (uint32_t) pstring, nChars);
  401d34:	78fb      	ldrb	r3, [r7, #3]
  401d36:	461a      	mov	r2, r3
  401d38:	6879      	ldr	r1, [r7, #4]
  401d3a:	4803      	ldr	r0, [pc, #12]	; (401d48 <usart_puts_dma+0x20>)
  401d3c:	4b03      	ldr	r3, [pc, #12]	; (401d4c <usart_puts_dma+0x24>)
  401d3e:	4798      	blx	r3
}
  401d40:	bf00      	nop
  401d42:	3708      	adds	r7, #8
  401d44:	46bd      	mov	sp, r7
  401d46:	bd80      	pop	{r7, pc}
  401d48:	4002801c 	.word	0x4002801c
  401d4c:	00401a8d 	.word	0x00401a8d

00401d50 <usart_gets_dma>:

void usart_gets_dma(uint8_t *pstring, uint8_t nChars){
  401d50:	b580      	push	{r7, lr}
  401d52:	b082      	sub	sp, #8
  401d54:	af00      	add	r7, sp, #0
  401d56:	6078      	str	r0, [r7, #4]
  401d58:	460b      	mov	r3, r1
  401d5a:	70fb      	strb	r3, [r7, #3]
	uart_xdmac_Rx(USART_XDMA_ORIG_REG, pstring, nChars);
  401d5c:	78fb      	ldrb	r3, [r7, #3]
  401d5e:	461a      	mov	r2, r3
  401d60:	6879      	ldr	r1, [r7, #4]
  401d62:	4803      	ldr	r0, [pc, #12]	; (401d70 <usart_gets_dma+0x20>)
  401d64:	4b03      	ldr	r3, [pc, #12]	; (401d74 <usart_gets_dma+0x24>)
  401d66:	4798      	blx	r3
}
  401d68:	bf00      	nop
  401d6a:	3708      	adds	r7, #8
  401d6c:	46bd      	mov	sp, r7
  401d6e:	bd80      	pop	{r7, pc}
  401d70:	40028018 	.word	0x40028018
  401d74:	00401b05 	.word	0x00401b05

00401d78 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  401d78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401d7c:	b087      	sub	sp, #28
  401d7e:	af00      	add	r7, sp, #0


  /* Initialize the SAM system */
  sysclk_init();
  401d80:	4b3a      	ldr	r3, [pc, #232]	; (401e6c <main+0xf4>)
  401d82:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  401d84:	4b3a      	ldr	r3, [pc, #232]	; (401e70 <main+0xf8>)
  401d86:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401d8a:	605a      	str	r2, [r3, #4]

  /* Configura Leds */
  LED_init(1);
  401d8c:	2001      	movs	r0, #1
  401d8e:	4b39      	ldr	r3, [pc, #228]	; (401e74 <main+0xfc>)
  401d90:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  401d92:	4b39      	ldr	r3, [pc, #228]	; (401e78 <main+0x100>)
  401d94:	4798      	blx	r3
  
  /* Inicializa com serial com PC*/
  USART1_init();
  401d96:	4b39      	ldr	r3, [pc, #228]	; (401e7c <main+0x104>)
  401d98:	4798      	blx	r3
 
  /* Inicializa funcao de delay */
  delay_init( sysclk_get_cpu_hz());
  
  uart_xdmac_configure();
  401d9a:	4b39      	ldr	r3, [pc, #228]	; (401e80 <main+0x108>)
  401d9c:	4798      	blx	r3
  
  
  /*configura uma transferncia do endereo de registrador do perifrico
  USART_XDMA_ORIG_REG para o buffer em memria : g_rx_buffer de tamanho
  g_buffer_size*/ 
  uart_xdmac_Rx(USART_XDMA_ORIG_REG, (uint32_t) g_rx_buffer, g_buffer_size);      
  401d9e:	4b39      	ldr	r3, [pc, #228]	; (401e84 <main+0x10c>)
  401da0:	681b      	ldr	r3, [r3, #0]
  401da2:	461a      	mov	r2, r3
  401da4:	4938      	ldr	r1, [pc, #224]	; (401e88 <main+0x110>)
  401da6:	4839      	ldr	r0, [pc, #228]	; (401e8c <main+0x114>)
  401da8:	4b39      	ldr	r3, [pc, #228]	; (401e90 <main+0x118>)
  401daa:	4798      	blx	r3
	
	while (1) {
	uint8_t string[] = "Ola voce \n";
  401dac:	4a39      	ldr	r2, [pc, #228]	; (401e94 <main+0x11c>)
  401dae:	f107 030c 	add.w	r3, r7, #12
  401db2:	ca07      	ldmia	r2, {r0, r1, r2}
  401db4:	c303      	stmia	r3!, {r0, r1}
  401db6:	801a      	strh	r2, [r3, #0]
  401db8:	3302      	adds	r3, #2
  401dba:	0c12      	lsrs	r2, r2, #16
  401dbc:	701a      	strb	r2, [r3, #0]
	uint8_t nChar = sizeof(string);
  401dbe:	230b      	movs	r3, #11
  401dc0:	75fb      	strb	r3, [r7, #23]
	usart_puts_dma(string, nChar);
  401dc2:	7dfa      	ldrb	r2, [r7, #23]
  401dc4:	f107 030c 	add.w	r3, r7, #12
  401dc8:	4611      	mov	r1, r2
  401dca:	4618      	mov	r0, r3
  401dcc:	4b32      	ldr	r3, [pc, #200]	; (401e98 <main+0x120>)
  401dce:	4798      	blx	r3
	usart_gets_dma(string,nChar);
  401dd0:	7dfa      	ldrb	r2, [r7, #23]
  401dd2:	f107 030c 	add.w	r3, r7, #12
  401dd6:	4611      	mov	r1, r2
  401dd8:	4618      	mov	r0, r3
  401dda:	4b30      	ldr	r3, [pc, #192]	; (401e9c <main+0x124>)
  401ddc:	4798      	blx	r3

	if(flag_rx == 1){
  401dde:	4b30      	ldr	r3, [pc, #192]	; (401ea0 <main+0x128>)
  401de0:	781b      	ldrb	r3, [r3, #0]
  401de2:	b2db      	uxtb	r3, r3
  401de4:	2b01      	cmp	r3, #1
  401de6:	d102      	bne.n	401dee <main+0x76>
		flag_rx = 0;
  401de8:	4b2d      	ldr	r3, [pc, #180]	; (401ea0 <main+0x128>)
  401dea:	2200      	movs	r2, #0
  401dec:	701a      	strb	r2, [r3, #0]
	}
    
    delay_s(1);
  401dee:	4b2d      	ldr	r3, [pc, #180]	; (401ea4 <main+0x12c>)
  401df0:	4798      	blx	r3
  401df2:	4603      	mov	r3, r0
  401df4:	4619      	mov	r1, r3
  401df6:	f04f 0200 	mov.w	r2, #0
  401dfa:	460b      	mov	r3, r1
  401dfc:	4614      	mov	r4, r2
  401dfe:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  401e02:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  401e06:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  401e0a:	4653      	mov	r3, sl
  401e0c:	465c      	mov	r4, fp
  401e0e:	1a5b      	subs	r3, r3, r1
  401e10:	eb64 0402 	sbc.w	r4, r4, r2
  401e14:	ea4f 0984 	mov.w	r9, r4, lsl #2
  401e18:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  401e1c:	ea4f 0883 	mov.w	r8, r3, lsl #2
  401e20:	4643      	mov	r3, r8
  401e22:	464c      	mov	r4, r9
  401e24:	185b      	adds	r3, r3, r1
  401e26:	eb44 0402 	adc.w	r4, r4, r2
  401e2a:	00e2      	lsls	r2, r4, #3
  401e2c:	607a      	str	r2, [r7, #4]
  401e2e:	687a      	ldr	r2, [r7, #4]
  401e30:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  401e34:	607a      	str	r2, [r7, #4]
  401e36:	00db      	lsls	r3, r3, #3
  401e38:	603b      	str	r3, [r7, #0]
  401e3a:	e9d7 3400 	ldrd	r3, r4, [r7]
  401e3e:	4619      	mov	r1, r3
  401e40:	4622      	mov	r2, r4
  401e42:	f241 732b 	movw	r3, #5931	; 0x172b
  401e46:	f04f 0400 	mov.w	r4, #0
  401e4a:	18cd      	adds	r5, r1, r3
  401e4c:	eb42 0604 	adc.w	r6, r2, r4
  401e50:	4628      	mov	r0, r5
  401e52:	4631      	mov	r1, r6
  401e54:	4c14      	ldr	r4, [pc, #80]	; (401ea8 <main+0x130>)
  401e56:	f241 722c 	movw	r2, #5932	; 0x172c
  401e5a:	f04f 0300 	mov.w	r3, #0
  401e5e:	47a0      	blx	r4
  401e60:	4603      	mov	r3, r0
  401e62:	460c      	mov	r4, r1
  401e64:	4618      	mov	r0, r3
  401e66:	4b11      	ldr	r3, [pc, #68]	; (401eac <main+0x134>)
  401e68:	4798      	blx	r3
	while (1) {
  401e6a:	e79f      	b.n	401dac <main+0x34>
  401e6c:	004004ad 	.word	0x004004ad
  401e70:	400e1850 	.word	0x400e1850
  401e74:	00401c2d 	.word	0x00401c2d
  401e78:	00401bc1 	.word	0x00401bc1
  401e7c:	00401c61 	.word	0x00401c61
  401e80:	00401a21 	.word	0x00401a21
  401e84:	20400074 	.word	0x20400074
  401e88:	20400010 	.word	0x20400010
  401e8c:	40028018 	.word	0x40028018
  401e90:	00401b05 	.word	0x00401b05
  401e94:	00402308 	.word	0x00402308
  401e98:	00401d29 	.word	0x00401d29
  401e9c:	00401d51 	.word	0x00401d51
  401ea0:	20400574 	.word	0x20400574
  401ea4:	00401769 	.word	0x00401769
  401ea8:	00401eb1 	.word	0x00401eb1
  401eac:	20400001 	.word	0x20400001

00401eb0 <__aeabi_uldivmod>:
  401eb0:	b953      	cbnz	r3, 401ec8 <__aeabi_uldivmod+0x18>
  401eb2:	b94a      	cbnz	r2, 401ec8 <__aeabi_uldivmod+0x18>
  401eb4:	2900      	cmp	r1, #0
  401eb6:	bf08      	it	eq
  401eb8:	2800      	cmpeq	r0, #0
  401eba:	bf1c      	itt	ne
  401ebc:	f04f 31ff 	movne.w	r1, #4294967295
  401ec0:	f04f 30ff 	movne.w	r0, #4294967295
  401ec4:	f000 b97a 	b.w	4021bc <__aeabi_idiv0>
  401ec8:	f1ad 0c08 	sub.w	ip, sp, #8
  401ecc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  401ed0:	f000 f806 	bl	401ee0 <__udivmoddi4>
  401ed4:	f8dd e004 	ldr.w	lr, [sp, #4]
  401ed8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  401edc:	b004      	add	sp, #16
  401ede:	4770      	bx	lr

00401ee0 <__udivmoddi4>:
  401ee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401ee4:	468c      	mov	ip, r1
  401ee6:	460d      	mov	r5, r1
  401ee8:	4604      	mov	r4, r0
  401eea:	9e08      	ldr	r6, [sp, #32]
  401eec:	2b00      	cmp	r3, #0
  401eee:	d151      	bne.n	401f94 <__udivmoddi4+0xb4>
  401ef0:	428a      	cmp	r2, r1
  401ef2:	4617      	mov	r7, r2
  401ef4:	d96d      	bls.n	401fd2 <__udivmoddi4+0xf2>
  401ef6:	fab2 fe82 	clz	lr, r2
  401efa:	f1be 0f00 	cmp.w	lr, #0
  401efe:	d00b      	beq.n	401f18 <__udivmoddi4+0x38>
  401f00:	f1ce 0c20 	rsb	ip, lr, #32
  401f04:	fa01 f50e 	lsl.w	r5, r1, lr
  401f08:	fa20 fc0c 	lsr.w	ip, r0, ip
  401f0c:	fa02 f70e 	lsl.w	r7, r2, lr
  401f10:	ea4c 0c05 	orr.w	ip, ip, r5
  401f14:	fa00 f40e 	lsl.w	r4, r0, lr
  401f18:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  401f1c:	0c25      	lsrs	r5, r4, #16
  401f1e:	fbbc f8fa 	udiv	r8, ip, sl
  401f22:	fa1f f987 	uxth.w	r9, r7
  401f26:	fb0a cc18 	mls	ip, sl, r8, ip
  401f2a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  401f2e:	fb08 f309 	mul.w	r3, r8, r9
  401f32:	42ab      	cmp	r3, r5
  401f34:	d90a      	bls.n	401f4c <__udivmoddi4+0x6c>
  401f36:	19ed      	adds	r5, r5, r7
  401f38:	f108 32ff 	add.w	r2, r8, #4294967295
  401f3c:	f080 8123 	bcs.w	402186 <__udivmoddi4+0x2a6>
  401f40:	42ab      	cmp	r3, r5
  401f42:	f240 8120 	bls.w	402186 <__udivmoddi4+0x2a6>
  401f46:	f1a8 0802 	sub.w	r8, r8, #2
  401f4a:	443d      	add	r5, r7
  401f4c:	1aed      	subs	r5, r5, r3
  401f4e:	b2a4      	uxth	r4, r4
  401f50:	fbb5 f0fa 	udiv	r0, r5, sl
  401f54:	fb0a 5510 	mls	r5, sl, r0, r5
  401f58:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  401f5c:	fb00 f909 	mul.w	r9, r0, r9
  401f60:	45a1      	cmp	r9, r4
  401f62:	d909      	bls.n	401f78 <__udivmoddi4+0x98>
  401f64:	19e4      	adds	r4, r4, r7
  401f66:	f100 33ff 	add.w	r3, r0, #4294967295
  401f6a:	f080 810a 	bcs.w	402182 <__udivmoddi4+0x2a2>
  401f6e:	45a1      	cmp	r9, r4
  401f70:	f240 8107 	bls.w	402182 <__udivmoddi4+0x2a2>
  401f74:	3802      	subs	r0, #2
  401f76:	443c      	add	r4, r7
  401f78:	eba4 0409 	sub.w	r4, r4, r9
  401f7c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  401f80:	2100      	movs	r1, #0
  401f82:	2e00      	cmp	r6, #0
  401f84:	d061      	beq.n	40204a <__udivmoddi4+0x16a>
  401f86:	fa24 f40e 	lsr.w	r4, r4, lr
  401f8a:	2300      	movs	r3, #0
  401f8c:	6034      	str	r4, [r6, #0]
  401f8e:	6073      	str	r3, [r6, #4]
  401f90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401f94:	428b      	cmp	r3, r1
  401f96:	d907      	bls.n	401fa8 <__udivmoddi4+0xc8>
  401f98:	2e00      	cmp	r6, #0
  401f9a:	d054      	beq.n	402046 <__udivmoddi4+0x166>
  401f9c:	2100      	movs	r1, #0
  401f9e:	e886 0021 	stmia.w	r6, {r0, r5}
  401fa2:	4608      	mov	r0, r1
  401fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401fa8:	fab3 f183 	clz	r1, r3
  401fac:	2900      	cmp	r1, #0
  401fae:	f040 808e 	bne.w	4020ce <__udivmoddi4+0x1ee>
  401fb2:	42ab      	cmp	r3, r5
  401fb4:	d302      	bcc.n	401fbc <__udivmoddi4+0xdc>
  401fb6:	4282      	cmp	r2, r0
  401fb8:	f200 80fa 	bhi.w	4021b0 <__udivmoddi4+0x2d0>
  401fbc:	1a84      	subs	r4, r0, r2
  401fbe:	eb65 0503 	sbc.w	r5, r5, r3
  401fc2:	2001      	movs	r0, #1
  401fc4:	46ac      	mov	ip, r5
  401fc6:	2e00      	cmp	r6, #0
  401fc8:	d03f      	beq.n	40204a <__udivmoddi4+0x16a>
  401fca:	e886 1010 	stmia.w	r6, {r4, ip}
  401fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401fd2:	b912      	cbnz	r2, 401fda <__udivmoddi4+0xfa>
  401fd4:	2701      	movs	r7, #1
  401fd6:	fbb7 f7f2 	udiv	r7, r7, r2
  401fda:	fab7 fe87 	clz	lr, r7
  401fde:	f1be 0f00 	cmp.w	lr, #0
  401fe2:	d134      	bne.n	40204e <__udivmoddi4+0x16e>
  401fe4:	1beb      	subs	r3, r5, r7
  401fe6:	0c3a      	lsrs	r2, r7, #16
  401fe8:	fa1f fc87 	uxth.w	ip, r7
  401fec:	2101      	movs	r1, #1
  401fee:	fbb3 f8f2 	udiv	r8, r3, r2
  401ff2:	0c25      	lsrs	r5, r4, #16
  401ff4:	fb02 3318 	mls	r3, r2, r8, r3
  401ff8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  401ffc:	fb0c f308 	mul.w	r3, ip, r8
  402000:	42ab      	cmp	r3, r5
  402002:	d907      	bls.n	402014 <__udivmoddi4+0x134>
  402004:	19ed      	adds	r5, r5, r7
  402006:	f108 30ff 	add.w	r0, r8, #4294967295
  40200a:	d202      	bcs.n	402012 <__udivmoddi4+0x132>
  40200c:	42ab      	cmp	r3, r5
  40200e:	f200 80d1 	bhi.w	4021b4 <__udivmoddi4+0x2d4>
  402012:	4680      	mov	r8, r0
  402014:	1aed      	subs	r5, r5, r3
  402016:	b2a3      	uxth	r3, r4
  402018:	fbb5 f0f2 	udiv	r0, r5, r2
  40201c:	fb02 5510 	mls	r5, r2, r0, r5
  402020:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402024:	fb0c fc00 	mul.w	ip, ip, r0
  402028:	45a4      	cmp	ip, r4
  40202a:	d907      	bls.n	40203c <__udivmoddi4+0x15c>
  40202c:	19e4      	adds	r4, r4, r7
  40202e:	f100 33ff 	add.w	r3, r0, #4294967295
  402032:	d202      	bcs.n	40203a <__udivmoddi4+0x15a>
  402034:	45a4      	cmp	ip, r4
  402036:	f200 80b8 	bhi.w	4021aa <__udivmoddi4+0x2ca>
  40203a:	4618      	mov	r0, r3
  40203c:	eba4 040c 	sub.w	r4, r4, ip
  402040:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402044:	e79d      	b.n	401f82 <__udivmoddi4+0xa2>
  402046:	4631      	mov	r1, r6
  402048:	4630      	mov	r0, r6
  40204a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40204e:	f1ce 0420 	rsb	r4, lr, #32
  402052:	fa05 f30e 	lsl.w	r3, r5, lr
  402056:	fa07 f70e 	lsl.w	r7, r7, lr
  40205a:	fa20 f804 	lsr.w	r8, r0, r4
  40205e:	0c3a      	lsrs	r2, r7, #16
  402060:	fa25 f404 	lsr.w	r4, r5, r4
  402064:	ea48 0803 	orr.w	r8, r8, r3
  402068:	fbb4 f1f2 	udiv	r1, r4, r2
  40206c:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402070:	fb02 4411 	mls	r4, r2, r1, r4
  402074:	fa1f fc87 	uxth.w	ip, r7
  402078:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40207c:	fb01 f30c 	mul.w	r3, r1, ip
  402080:	42ab      	cmp	r3, r5
  402082:	fa00 f40e 	lsl.w	r4, r0, lr
  402086:	d909      	bls.n	40209c <__udivmoddi4+0x1bc>
  402088:	19ed      	adds	r5, r5, r7
  40208a:	f101 30ff 	add.w	r0, r1, #4294967295
  40208e:	f080 808a 	bcs.w	4021a6 <__udivmoddi4+0x2c6>
  402092:	42ab      	cmp	r3, r5
  402094:	f240 8087 	bls.w	4021a6 <__udivmoddi4+0x2c6>
  402098:	3902      	subs	r1, #2
  40209a:	443d      	add	r5, r7
  40209c:	1aeb      	subs	r3, r5, r3
  40209e:	fa1f f588 	uxth.w	r5, r8
  4020a2:	fbb3 f0f2 	udiv	r0, r3, r2
  4020a6:	fb02 3310 	mls	r3, r2, r0, r3
  4020aa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4020ae:	fb00 f30c 	mul.w	r3, r0, ip
  4020b2:	42ab      	cmp	r3, r5
  4020b4:	d907      	bls.n	4020c6 <__udivmoddi4+0x1e6>
  4020b6:	19ed      	adds	r5, r5, r7
  4020b8:	f100 38ff 	add.w	r8, r0, #4294967295
  4020bc:	d26f      	bcs.n	40219e <__udivmoddi4+0x2be>
  4020be:	42ab      	cmp	r3, r5
  4020c0:	d96d      	bls.n	40219e <__udivmoddi4+0x2be>
  4020c2:	3802      	subs	r0, #2
  4020c4:	443d      	add	r5, r7
  4020c6:	1aeb      	subs	r3, r5, r3
  4020c8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4020cc:	e78f      	b.n	401fee <__udivmoddi4+0x10e>
  4020ce:	f1c1 0720 	rsb	r7, r1, #32
  4020d2:	fa22 f807 	lsr.w	r8, r2, r7
  4020d6:	408b      	lsls	r3, r1
  4020d8:	fa05 f401 	lsl.w	r4, r5, r1
  4020dc:	ea48 0303 	orr.w	r3, r8, r3
  4020e0:	fa20 fe07 	lsr.w	lr, r0, r7
  4020e4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  4020e8:	40fd      	lsrs	r5, r7
  4020ea:	ea4e 0e04 	orr.w	lr, lr, r4
  4020ee:	fbb5 f9fc 	udiv	r9, r5, ip
  4020f2:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4020f6:	fb0c 5519 	mls	r5, ip, r9, r5
  4020fa:	fa1f f883 	uxth.w	r8, r3
  4020fe:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402102:	fb09 f408 	mul.w	r4, r9, r8
  402106:	42ac      	cmp	r4, r5
  402108:	fa02 f201 	lsl.w	r2, r2, r1
  40210c:	fa00 fa01 	lsl.w	sl, r0, r1
  402110:	d908      	bls.n	402124 <__udivmoddi4+0x244>
  402112:	18ed      	adds	r5, r5, r3
  402114:	f109 30ff 	add.w	r0, r9, #4294967295
  402118:	d243      	bcs.n	4021a2 <__udivmoddi4+0x2c2>
  40211a:	42ac      	cmp	r4, r5
  40211c:	d941      	bls.n	4021a2 <__udivmoddi4+0x2c2>
  40211e:	f1a9 0902 	sub.w	r9, r9, #2
  402122:	441d      	add	r5, r3
  402124:	1b2d      	subs	r5, r5, r4
  402126:	fa1f fe8e 	uxth.w	lr, lr
  40212a:	fbb5 f0fc 	udiv	r0, r5, ip
  40212e:	fb0c 5510 	mls	r5, ip, r0, r5
  402132:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  402136:	fb00 f808 	mul.w	r8, r0, r8
  40213a:	45a0      	cmp	r8, r4
  40213c:	d907      	bls.n	40214e <__udivmoddi4+0x26e>
  40213e:	18e4      	adds	r4, r4, r3
  402140:	f100 35ff 	add.w	r5, r0, #4294967295
  402144:	d229      	bcs.n	40219a <__udivmoddi4+0x2ba>
  402146:	45a0      	cmp	r8, r4
  402148:	d927      	bls.n	40219a <__udivmoddi4+0x2ba>
  40214a:	3802      	subs	r0, #2
  40214c:	441c      	add	r4, r3
  40214e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402152:	eba4 0408 	sub.w	r4, r4, r8
  402156:	fba0 8902 	umull	r8, r9, r0, r2
  40215a:	454c      	cmp	r4, r9
  40215c:	46c6      	mov	lr, r8
  40215e:	464d      	mov	r5, r9
  402160:	d315      	bcc.n	40218e <__udivmoddi4+0x2ae>
  402162:	d012      	beq.n	40218a <__udivmoddi4+0x2aa>
  402164:	b156      	cbz	r6, 40217c <__udivmoddi4+0x29c>
  402166:	ebba 030e 	subs.w	r3, sl, lr
  40216a:	eb64 0405 	sbc.w	r4, r4, r5
  40216e:	fa04 f707 	lsl.w	r7, r4, r7
  402172:	40cb      	lsrs	r3, r1
  402174:	431f      	orrs	r7, r3
  402176:	40cc      	lsrs	r4, r1
  402178:	6037      	str	r7, [r6, #0]
  40217a:	6074      	str	r4, [r6, #4]
  40217c:	2100      	movs	r1, #0
  40217e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402182:	4618      	mov	r0, r3
  402184:	e6f8      	b.n	401f78 <__udivmoddi4+0x98>
  402186:	4690      	mov	r8, r2
  402188:	e6e0      	b.n	401f4c <__udivmoddi4+0x6c>
  40218a:	45c2      	cmp	sl, r8
  40218c:	d2ea      	bcs.n	402164 <__udivmoddi4+0x284>
  40218e:	ebb8 0e02 	subs.w	lr, r8, r2
  402192:	eb69 0503 	sbc.w	r5, r9, r3
  402196:	3801      	subs	r0, #1
  402198:	e7e4      	b.n	402164 <__udivmoddi4+0x284>
  40219a:	4628      	mov	r0, r5
  40219c:	e7d7      	b.n	40214e <__udivmoddi4+0x26e>
  40219e:	4640      	mov	r0, r8
  4021a0:	e791      	b.n	4020c6 <__udivmoddi4+0x1e6>
  4021a2:	4681      	mov	r9, r0
  4021a4:	e7be      	b.n	402124 <__udivmoddi4+0x244>
  4021a6:	4601      	mov	r1, r0
  4021a8:	e778      	b.n	40209c <__udivmoddi4+0x1bc>
  4021aa:	3802      	subs	r0, #2
  4021ac:	443c      	add	r4, r7
  4021ae:	e745      	b.n	40203c <__udivmoddi4+0x15c>
  4021b0:	4608      	mov	r0, r1
  4021b2:	e708      	b.n	401fc6 <__udivmoddi4+0xe6>
  4021b4:	f1a8 0802 	sub.w	r8, r8, #2
  4021b8:	443d      	add	r5, r7
  4021ba:	e72b      	b.n	402014 <__udivmoddi4+0x134>

004021bc <__aeabi_idiv0>:
  4021bc:	4770      	bx	lr
  4021be:	bf00      	nop

004021c0 <__libc_init_array>:
  4021c0:	b570      	push	{r4, r5, r6, lr}
  4021c2:	4e0f      	ldr	r6, [pc, #60]	; (402200 <__libc_init_array+0x40>)
  4021c4:	4d0f      	ldr	r5, [pc, #60]	; (402204 <__libc_init_array+0x44>)
  4021c6:	1b76      	subs	r6, r6, r5
  4021c8:	10b6      	asrs	r6, r6, #2
  4021ca:	bf18      	it	ne
  4021cc:	2400      	movne	r4, #0
  4021ce:	d005      	beq.n	4021dc <__libc_init_array+0x1c>
  4021d0:	3401      	adds	r4, #1
  4021d2:	f855 3b04 	ldr.w	r3, [r5], #4
  4021d6:	4798      	blx	r3
  4021d8:	42a6      	cmp	r6, r4
  4021da:	d1f9      	bne.n	4021d0 <__libc_init_array+0x10>
  4021dc:	4e0a      	ldr	r6, [pc, #40]	; (402208 <__libc_init_array+0x48>)
  4021de:	4d0b      	ldr	r5, [pc, #44]	; (40220c <__libc_init_array+0x4c>)
  4021e0:	1b76      	subs	r6, r6, r5
  4021e2:	f000 f899 	bl	402318 <_init>
  4021e6:	10b6      	asrs	r6, r6, #2
  4021e8:	bf18      	it	ne
  4021ea:	2400      	movne	r4, #0
  4021ec:	d006      	beq.n	4021fc <__libc_init_array+0x3c>
  4021ee:	3401      	adds	r4, #1
  4021f0:	f855 3b04 	ldr.w	r3, [r5], #4
  4021f4:	4798      	blx	r3
  4021f6:	42a6      	cmp	r6, r4
  4021f8:	d1f9      	bne.n	4021ee <__libc_init_array+0x2e>
  4021fa:	bd70      	pop	{r4, r5, r6, pc}
  4021fc:	bd70      	pop	{r4, r5, r6, pc}
  4021fe:	bf00      	nop
  402200:	00402324 	.word	0x00402324
  402204:	00402324 	.word	0x00402324
  402208:	0040232c 	.word	0x0040232c
  40220c:	00402324 	.word	0x00402324

00402210 <register_fini>:
  402210:	4b02      	ldr	r3, [pc, #8]	; (40221c <register_fini+0xc>)
  402212:	b113      	cbz	r3, 40221a <register_fini+0xa>
  402214:	4802      	ldr	r0, [pc, #8]	; (402220 <register_fini+0x10>)
  402216:	f000 b805 	b.w	402224 <atexit>
  40221a:	4770      	bx	lr
  40221c:	00000000 	.word	0x00000000
  402220:	00402231 	.word	0x00402231

00402224 <atexit>:
  402224:	2300      	movs	r3, #0
  402226:	4601      	mov	r1, r0
  402228:	461a      	mov	r2, r3
  40222a:	4618      	mov	r0, r3
  40222c:	f000 b81a 	b.w	402264 <__register_exitproc>

00402230 <__libc_fini_array>:
  402230:	b538      	push	{r3, r4, r5, lr}
  402232:	4c0a      	ldr	r4, [pc, #40]	; (40225c <__libc_fini_array+0x2c>)
  402234:	4d0a      	ldr	r5, [pc, #40]	; (402260 <__libc_fini_array+0x30>)
  402236:	1b64      	subs	r4, r4, r5
  402238:	10a4      	asrs	r4, r4, #2
  40223a:	d00a      	beq.n	402252 <__libc_fini_array+0x22>
  40223c:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402240:	3b01      	subs	r3, #1
  402242:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  402246:	3c01      	subs	r4, #1
  402248:	f855 3904 	ldr.w	r3, [r5], #-4
  40224c:	4798      	blx	r3
  40224e:	2c00      	cmp	r4, #0
  402250:	d1f9      	bne.n	402246 <__libc_fini_array+0x16>
  402252:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  402256:	f000 b869 	b.w	40232c <_fini>
  40225a:	bf00      	nop
  40225c:	0040233c 	.word	0x0040233c
  402260:	00402338 	.word	0x00402338

00402264 <__register_exitproc>:
  402264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402268:	4c25      	ldr	r4, [pc, #148]	; (402300 <__register_exitproc+0x9c>)
  40226a:	6825      	ldr	r5, [r4, #0]
  40226c:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  402270:	4606      	mov	r6, r0
  402272:	4688      	mov	r8, r1
  402274:	4692      	mov	sl, r2
  402276:	4699      	mov	r9, r3
  402278:	b3c4      	cbz	r4, 4022ec <__register_exitproc+0x88>
  40227a:	6860      	ldr	r0, [r4, #4]
  40227c:	281f      	cmp	r0, #31
  40227e:	dc17      	bgt.n	4022b0 <__register_exitproc+0x4c>
  402280:	1c43      	adds	r3, r0, #1
  402282:	b176      	cbz	r6, 4022a2 <__register_exitproc+0x3e>
  402284:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  402288:	2201      	movs	r2, #1
  40228a:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  40228e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  402292:	4082      	lsls	r2, r0
  402294:	4311      	orrs	r1, r2
  402296:	2e02      	cmp	r6, #2
  402298:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  40229c:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4022a0:	d01e      	beq.n	4022e0 <__register_exitproc+0x7c>
  4022a2:	3002      	adds	r0, #2
  4022a4:	6063      	str	r3, [r4, #4]
  4022a6:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4022aa:	2000      	movs	r0, #0
  4022ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4022b0:	4b14      	ldr	r3, [pc, #80]	; (402304 <__register_exitproc+0xa0>)
  4022b2:	b303      	cbz	r3, 4022f6 <__register_exitproc+0x92>
  4022b4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4022b8:	f3af 8000 	nop.w
  4022bc:	4604      	mov	r4, r0
  4022be:	b1d0      	cbz	r0, 4022f6 <__register_exitproc+0x92>
  4022c0:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  4022c4:	2700      	movs	r7, #0
  4022c6:	e880 0088 	stmia.w	r0, {r3, r7}
  4022ca:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4022ce:	4638      	mov	r0, r7
  4022d0:	2301      	movs	r3, #1
  4022d2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4022d6:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  4022da:	2e00      	cmp	r6, #0
  4022dc:	d0e1      	beq.n	4022a2 <__register_exitproc+0x3e>
  4022de:	e7d1      	b.n	402284 <__register_exitproc+0x20>
  4022e0:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  4022e4:	430a      	orrs	r2, r1
  4022e6:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  4022ea:	e7da      	b.n	4022a2 <__register_exitproc+0x3e>
  4022ec:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4022f0:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4022f4:	e7c1      	b.n	40227a <__register_exitproc+0x16>
  4022f6:	f04f 30ff 	mov.w	r0, #4294967295
  4022fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4022fe:	bf00      	nop
  402300:	00402314 	.word	0x00402314
  402304:	00000000 	.word	0x00000000
  402308:	20616c4f 	.word	0x20616c4f
  40230c:	65636f76 	.word	0x65636f76
  402310:	00000a20 	.word	0x00000a20

00402314 <_global_impure_ptr>:
  402314:	20400078                                x.@ 

00402318 <_init>:
  402318:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40231a:	bf00      	nop
  40231c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40231e:	bc08      	pop	{r3}
  402320:	469e      	mov	lr, r3
  402322:	4770      	bx	lr

00402324 <__init_array_start>:
  402324:	00402211 	.word	0x00402211

00402328 <__frame_dummy_init_array_entry>:
  402328:	00400165                                e.@.

0040232c <_fini>:
  40232c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40232e:	bf00      	nop
  402330:	bcf8      	pop	{r3, r4, r5, r6, r7}
  402332:	bc08      	pop	{r3}
  402334:	469e      	mov	lr, r3
  402336:	4770      	bx	lr

00402338 <__fini_array_start>:
  402338:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <g_rx_buffer>:
20400010:	0030 0000 0000 0000 0000 0000 0000 0000     0...............
	...

20400074 <g_buffer_size>:
20400074:	003e 0000                                   >...

20400078 <impure_data>:
20400078:	0000 0000 0364 2040 03cc 2040 0434 2040     ....d.@ ..@ 4.@ 
	...
20400120:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400130:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...
